<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="List of all items in this crate"><meta name="keywords" content="rust, rustlang, rust-lang"><title>List of all items in this crate</title><link rel="stylesheet" type="text/css" href="../normalize1.55.0.css"><link rel="stylesheet" type="text/css" href="../rustdoc1.55.0.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../light1.55.0.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../dark1.55.0.css" disabled ><link rel="stylesheet" type="text/css" href="../ayu1.55.0.css" disabled ><script id="default-settings"></script><script src="../storage1.55.0.js"></script><script src="../crates1.55.0.js"></script><noscript><link rel="stylesheet" href="../noscript1.55.0.css"></noscript><link rel="icon" type="image/svg+xml" href="../favicon1.55.0.svg">
<link rel="alternate icon" type="image/png" href="../favicon-16x161.55.0.png">
<link rel="alternate icon" type="image/png" href="../favicon-32x321.55.0.png"><style type="text/css">#crate-search{background-image:url("../down-arrow1.55.0.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../core/index.html'><div class='logo-container rust-logo'><img src='../rust-logo1.55.0.png' alt='logo'></div></a><h2 class="location">Crate core</h2><div class="block version"><p>Version 1.55.0-dev</p></div><a id="all-types" href="index.html"><p>Back to index</p></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../brush1.55.0.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../settings.html" title="settings"><img src="../wheel1.55.0.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">List of all items</span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span>
                 </span>
             </h1><h3 id="Structs">Structs</h3><ul class="structs docblock"><li><a href="alloc/struct.AllocError.html">alloc::AllocError</a></li><li><a href="alloc/struct.Layout.html">alloc::Layout</a></li><li><a href="alloc/struct.LayoutError.html">alloc::LayoutError</a></li><li><a href="any/struct.TypeId.html">any::TypeId</a></li><li><a href="arch/aarch64/struct.APSR.html">arch::aarch64::APSR</a></li><li><a href="arch/aarch64/struct.SY.html">arch::aarch64::SY</a></li><li><a href="arch/aarch64/struct.float32x2_t.html">arch::aarch64::float32x2_t</a></li><li><a href="arch/aarch64/struct.float32x4_t.html">arch::aarch64::float32x4_t</a></li><li><a href="arch/aarch64/struct.float64x1_t.html">arch::aarch64::float64x1_t</a></li><li><a href="arch/aarch64/struct.float64x2_t.html">arch::aarch64::float64x2_t</a></li><li><a href="arch/aarch64/struct.int16x4_t.html">arch::aarch64::int16x4_t</a></li><li><a href="arch/aarch64/struct.int16x8_t.html">arch::aarch64::int16x8_t</a></li><li><a href="arch/aarch64/struct.int32x2_t.html">arch::aarch64::int32x2_t</a></li><li><a href="arch/aarch64/struct.int32x4_t.html">arch::aarch64::int32x4_t</a></li><li><a href="arch/aarch64/struct.int64x1_t.html">arch::aarch64::int64x1_t</a></li><li><a href="arch/aarch64/struct.int64x2_t.html">arch::aarch64::int64x2_t</a></li><li><a href="arch/aarch64/struct.int8x16_t.html">arch::aarch64::int8x16_t</a></li><li><a href="arch/aarch64/struct.int8x16x2_t.html">arch::aarch64::int8x16x2_t</a></li><li><a href="arch/aarch64/struct.int8x16x3_t.html">arch::aarch64::int8x16x3_t</a></li><li><a href="arch/aarch64/struct.int8x16x4_t.html">arch::aarch64::int8x16x4_t</a></li><li><a href="arch/aarch64/struct.int8x8_t.html">arch::aarch64::int8x8_t</a></li><li><a href="arch/aarch64/struct.int8x8x2_t.html">arch::aarch64::int8x8x2_t</a></li><li><a href="arch/aarch64/struct.int8x8x3_t.html">arch::aarch64::int8x8x3_t</a></li><li><a href="arch/aarch64/struct.int8x8x4_t.html">arch::aarch64::int8x8x4_t</a></li><li><a href="arch/aarch64/struct.poly16x4_t.html">arch::aarch64::poly16x4_t</a></li><li><a href="arch/aarch64/struct.poly16x8_t.html">arch::aarch64::poly16x8_t</a></li><li><a href="arch/aarch64/struct.poly64x1_t.html">arch::aarch64::poly64x1_t</a></li><li><a href="arch/aarch64/struct.poly64x2_t.html">arch::aarch64::poly64x2_t</a></li><li><a href="arch/aarch64/struct.poly8x16_t.html">arch::aarch64::poly8x16_t</a></li><li><a href="arch/aarch64/struct.poly8x16x2_t.html">arch::aarch64::poly8x16x2_t</a></li><li><a href="arch/aarch64/struct.poly8x16x3_t.html">arch::aarch64::poly8x16x3_t</a></li><li><a href="arch/aarch64/struct.poly8x16x4_t.html">arch::aarch64::poly8x16x4_t</a></li><li><a href="arch/aarch64/struct.poly8x8_t.html">arch::aarch64::poly8x8_t</a></li><li><a href="arch/aarch64/struct.poly8x8x2_t.html">arch::aarch64::poly8x8x2_t</a></li><li><a href="arch/aarch64/struct.poly8x8x3_t.html">arch::aarch64::poly8x8x3_t</a></li><li><a href="arch/aarch64/struct.poly8x8x4_t.html">arch::aarch64::poly8x8x4_t</a></li><li><a href="arch/aarch64/struct.uint16x4_t.html">arch::aarch64::uint16x4_t</a></li><li><a href="arch/aarch64/struct.uint16x8_t.html">arch::aarch64::uint16x8_t</a></li><li><a href="arch/aarch64/struct.uint32x2_t.html">arch::aarch64::uint32x2_t</a></li><li><a href="arch/aarch64/struct.uint32x4_t.html">arch::aarch64::uint32x4_t</a></li><li><a href="arch/aarch64/struct.uint64x1_t.html">arch::aarch64::uint64x1_t</a></li><li><a href="arch/aarch64/struct.uint64x2_t.html">arch::aarch64::uint64x2_t</a></li><li><a href="arch/aarch64/struct.uint8x16_t.html">arch::aarch64::uint8x16_t</a></li><li><a href="arch/aarch64/struct.uint8x16x2_t.html">arch::aarch64::uint8x16x2_t</a></li><li><a href="arch/aarch64/struct.uint8x16x3_t.html">arch::aarch64::uint8x16x3_t</a></li><li><a href="arch/aarch64/struct.uint8x16x4_t.html">arch::aarch64::uint8x16x4_t</a></li><li><a href="arch/aarch64/struct.uint8x8_t.html">arch::aarch64::uint8x8_t</a></li><li><a href="arch/aarch64/struct.uint8x8x2_t.html">arch::aarch64::uint8x8x2_t</a></li><li><a href="arch/aarch64/struct.uint8x8x3_t.html">arch::aarch64::uint8x8x3_t</a></li><li><a href="arch/aarch64/struct.uint8x8x4_t.html">arch::aarch64::uint8x8x4_t</a></li><li><a href="arch/arm/struct.APSR.html">arch::arm::APSR</a></li><li><a href="arch/arm/struct.SY.html">arch::arm::SY</a></li><li><a href="arch/arm/dsp/struct.int16x2_t.html">arch::arm::dsp::int16x2_t</a></li><li><a href="arch/arm/dsp/struct.uint16x2_t.html">arch::arm::dsp::uint16x2_t</a></li><li><a href="arch/arm/struct.float32x2_t.html">arch::arm::float32x2_t</a></li><li><a href="arch/arm/struct.float32x4_t.html">arch::arm::float32x4_t</a></li><li><a href="arch/arm/struct.int16x2_t.html">arch::arm::int16x2_t</a></li><li><a href="arch/arm/struct.int16x4_t.html">arch::arm::int16x4_t</a></li><li><a href="arch/arm/struct.int16x8_t.html">arch::arm::int16x8_t</a></li><li><a href="arch/arm/struct.int32x2_t.html">arch::arm::int32x2_t</a></li><li><a href="arch/arm/struct.int32x4_t.html">arch::arm::int32x4_t</a></li><li><a href="arch/arm/struct.int64x1_t.html">arch::arm::int64x1_t</a></li><li><a href="arch/arm/struct.int64x2_t.html">arch::arm::int64x2_t</a></li><li><a href="arch/arm/struct.int8x16_t.html">arch::arm::int8x16_t</a></li><li><a href="arch/arm/struct.int8x4_t.html">arch::arm::int8x4_t</a></li><li><a href="arch/arm/struct.int8x8_t.html">arch::arm::int8x8_t</a></li><li><a href="arch/arm/struct.int8x8x2_t.html">arch::arm::int8x8x2_t</a></li><li><a href="arch/arm/struct.int8x8x3_t.html">arch::arm::int8x8x3_t</a></li><li><a href="arch/arm/struct.int8x8x4_t.html">arch::arm::int8x8x4_t</a></li><li><a href="arch/arm/struct.poly16x4_t.html">arch::arm::poly16x4_t</a></li><li><a href="arch/arm/struct.poly16x8_t.html">arch::arm::poly16x8_t</a></li><li><a href="arch/arm/struct.poly64x1_t.html">arch::arm::poly64x1_t</a></li><li><a href="arch/arm/struct.poly64x2_t.html">arch::arm::poly64x2_t</a></li><li><a href="arch/arm/struct.poly8x16_t.html">arch::arm::poly8x16_t</a></li><li><a href="arch/arm/struct.poly8x8_t.html">arch::arm::poly8x8_t</a></li><li><a href="arch/arm/struct.poly8x8x2_t.html">arch::arm::poly8x8x2_t</a></li><li><a href="arch/arm/struct.poly8x8x3_t.html">arch::arm::poly8x8x3_t</a></li><li><a href="arch/arm/struct.poly8x8x4_t.html">arch::arm::poly8x8x4_t</a></li><li><a href="arch/arm/struct.uint16x2_t.html">arch::arm::uint16x2_t</a></li><li><a href="arch/arm/struct.uint16x4_t.html">arch::arm::uint16x4_t</a></li><li><a href="arch/arm/struct.uint16x8_t.html">arch::arm::uint16x8_t</a></li><li><a href="arch/arm/struct.uint32x2_t.html">arch::arm::uint32x2_t</a></li><li><a href="arch/arm/struct.uint32x4_t.html">arch::arm::uint32x4_t</a></li><li><a href="arch/arm/struct.uint64x1_t.html">arch::arm::uint64x1_t</a></li><li><a href="arch/arm/struct.uint64x2_t.html">arch::arm::uint64x2_t</a></li><li><a href="arch/arm/struct.uint8x16_t.html">arch::arm::uint8x16_t</a></li><li><a href="arch/arm/struct.uint8x4_t.html">arch::arm::uint8x4_t</a></li><li><a href="arch/arm/struct.uint8x8_t.html">arch::arm::uint8x8_t</a></li><li><a href="arch/arm/struct.uint8x8x2_t.html">arch::arm::uint8x8x2_t</a></li><li><a href="arch/arm/struct.uint8x8x3_t.html">arch::arm::uint8x8x3_t</a></li><li><a href="arch/arm/struct.uint8x8x4_t.html">arch::arm::uint8x8x4_t</a></li><li><a href="arch/powerpc64/struct.vector_bool_long.html">arch::powerpc64::vector_bool_long</a></li><li><a href="arch/powerpc64/struct.vector_double.html">arch::powerpc64::vector_double</a></li><li><a href="arch/powerpc64/struct.vector_signed_long.html">arch::powerpc64::vector_signed_long</a></li><li><a href="arch/powerpc64/struct.vector_unsigned_long.html">arch::powerpc64::vector_unsigned_long</a></li><li><a href="arch/powerpc/struct.vector_bool_long.html">arch::powerpc::vector_bool_long</a></li><li><a href="arch/powerpc/struct.vector_double.html">arch::powerpc::vector_double</a></li><li><a href="arch/powerpc/struct.vector_signed_long.html">arch::powerpc::vector_signed_long</a></li><li><a href="arch/powerpc/struct.vector_unsigned_long.html">arch::powerpc::vector_unsigned_long</a></li><li><a href="arch/wasm32/struct.v128.html">arch::wasm32::v128</a></li><li><a href="arch/x86/struct.CpuidResult.html">arch::x86::CpuidResult</a></li><li><a href="arch/x86/struct.__m128.html">arch::x86::__m128</a></li><li><a href="arch/x86/struct.__m128bh.html">arch::x86::__m128bh</a></li><li><a href="arch/x86/struct.__m128d.html">arch::x86::__m128d</a></li><li><a href="arch/x86/struct.__m128i.html">arch::x86::__m128i</a></li><li><a href="arch/x86/struct.__m256.html">arch::x86::__m256</a></li><li><a href="arch/x86/struct.__m256bh.html">arch::x86::__m256bh</a></li><li><a href="arch/x86/struct.__m256d.html">arch::x86::__m256d</a></li><li><a href="arch/x86/struct.__m256i.html">arch::x86::__m256i</a></li><li><a href="arch/x86/struct.__m512.html">arch::x86::__m512</a></li><li><a href="arch/x86/struct.__m512bh.html">arch::x86::__m512bh</a></li><li><a href="arch/x86/struct.__m512d.html">arch::x86::__m512d</a></li><li><a href="arch/x86/struct.__m512i.html">arch::x86::__m512i</a></li><li><a href="arch/x86_64/struct.CpuidResult.html">arch::x86_64::CpuidResult</a></li><li><a href="arch/x86_64/struct.__m128.html">arch::x86_64::__m128</a></li><li><a href="arch/x86_64/struct.__m128bh.html">arch::x86_64::__m128bh</a></li><li><a href="arch/x86_64/struct.__m128d.html">arch::x86_64::__m128d</a></li><li><a href="arch/x86_64/struct.__m128i.html">arch::x86_64::__m128i</a></li><li><a href="arch/x86_64/struct.__m256.html">arch::x86_64::__m256</a></li><li><a href="arch/x86_64/struct.__m256bh.html">arch::x86_64::__m256bh</a></li><li><a href="arch/x86_64/struct.__m256d.html">arch::x86_64::__m256d</a></li><li><a href="arch/x86_64/struct.__m256i.html">arch::x86_64::__m256i</a></li><li><a href="arch/x86_64/struct.__m512.html">arch::x86_64::__m512</a></li><li><a href="arch/x86_64/struct.__m512bh.html">arch::x86_64::__m512bh</a></li><li><a href="arch/x86_64/struct.__m512d.html">arch::x86_64::__m512d</a></li><li><a href="arch/x86_64/struct.__m512i.html">arch::x86_64::__m512i</a></li><li><a href="array/struct.IntoIter.html">array::IntoIter</a></li><li><a href="array/struct.TryFromSliceError.html">array::TryFromSliceError</a></li><li><a href="ascii/struct.EscapeDefault.html">ascii::EscapeDefault</a></li><li><a href="cell/struct.BorrowError.html">cell::BorrowError</a></li><li><a href="cell/struct.BorrowMutError.html">cell::BorrowMutError</a></li><li><a href="cell/struct.Cell.html">cell::Cell</a></li><li><a href="cell/struct.Ref.html">cell::Ref</a></li><li><a href="cell/struct.RefCell.html">cell::RefCell</a></li><li><a href="cell/struct.RefMut.html">cell::RefMut</a></li><li><a href="cell/struct.UnsafeCell.html">cell::UnsafeCell</a></li><li><a href="char/struct.CharTryFromError.html">char::CharTryFromError</a></li><li><a href="char/struct.DecodeUtf16.html">char::DecodeUtf16</a></li><li><a href="char/struct.DecodeUtf16Error.html">char::DecodeUtf16Error</a></li><li><a href="char/struct.EscapeDebug.html">char::EscapeDebug</a></li><li><a href="char/struct.EscapeDefault.html">char::EscapeDefault</a></li><li><a href="char/struct.EscapeUnicode.html">char::EscapeUnicode</a></li><li><a href="char/struct.ParseCharError.html">char::ParseCharError</a></li><li><a href="char/struct.ToLowercase.html">char::ToLowercase</a></li><li><a href="char/struct.ToUppercase.html">char::ToUppercase</a></li><li><a href="cmp/struct.Reverse.html">cmp::Reverse</a></li><li><a href="ffi/struct.VaList.html">ffi::VaList</a></li><li><a href="ffi/struct.VaListImpl.html">ffi::VaListImpl</a></li><li><a href="fmt/struct.Arguments.html">fmt::Arguments</a></li><li><a href="fmt/struct.DebugList.html">fmt::DebugList</a></li><li><a href="fmt/struct.DebugMap.html">fmt::DebugMap</a></li><li><a href="fmt/struct.DebugSet.html">fmt::DebugSet</a></li><li><a href="fmt/struct.DebugStruct.html">fmt::DebugStruct</a></li><li><a href="fmt/struct.DebugTuple.html">fmt::DebugTuple</a></li><li><a href="fmt/struct.Error.html">fmt::Error</a></li><li><a href="fmt/struct.Formatter.html">fmt::Formatter</a></li><li><a href="future/struct.Pending.html">future::Pending</a></li><li><a href="future/struct.PollFn.html">future::PollFn</a></li><li><a href="future/struct.Ready.html">future::Ready</a></li><li><a href="hash/struct.BuildHasherDefault.html">hash::BuildHasherDefault</a></li><li><a href="hash/struct.SipHasher.html">hash::SipHasher</a></li><li><a href="iter/struct.Chain.html">iter::Chain</a></li><li><a href="iter/struct.Cloned.html">iter::Cloned</a></li><li><a href="iter/struct.Copied.html">iter::Copied</a></li><li><a href="iter/struct.Cycle.html">iter::Cycle</a></li><li><a href="iter/struct.Empty.html">iter::Empty</a></li><li><a href="iter/struct.Enumerate.html">iter::Enumerate</a></li><li><a href="iter/struct.Filter.html">iter::Filter</a></li><li><a href="iter/struct.FilterMap.html">iter::FilterMap</a></li><li><a href="iter/struct.FlatMap.html">iter::FlatMap</a></li><li><a href="iter/struct.Flatten.html">iter::Flatten</a></li><li><a href="iter/struct.FromFn.html">iter::FromFn</a></li><li><a href="iter/struct.Fuse.html">iter::Fuse</a></li><li><a href="iter/struct.Inspect.html">iter::Inspect</a></li><li><a href="iter/struct.Intersperse.html">iter::Intersperse</a></li><li><a href="iter/struct.IntersperseWith.html">iter::IntersperseWith</a></li><li><a href="iter/struct.Map.html">iter::Map</a></li><li><a href="iter/struct.MapWhile.html">iter::MapWhile</a></li><li><a href="iter/struct.Once.html">iter::Once</a></li><li><a href="iter/struct.OnceWith.html">iter::OnceWith</a></li><li><a href="iter/struct.Peekable.html">iter::Peekable</a></li><li><a href="iter/struct.Repeat.html">iter::Repeat</a></li><li><a href="iter/struct.RepeatWith.html">iter::RepeatWith</a></li><li><a href="iter/struct.Rev.html">iter::Rev</a></li><li><a href="iter/struct.Scan.html">iter::Scan</a></li><li><a href="iter/struct.Skip.html">iter::Skip</a></li><li><a href="iter/struct.SkipWhile.html">iter::SkipWhile</a></li><li><a href="iter/struct.StepBy.html">iter::StepBy</a></li><li><a href="iter/struct.Successors.html">iter::Successors</a></li><li><a href="iter/struct.Take.html">iter::Take</a></li><li><a href="iter/struct.TakeWhile.html">iter::TakeWhile</a></li><li><a href="iter/struct.Zip.html">iter::Zip</a></li><li><a href="lazy/struct.Lazy.html">lazy::Lazy</a></li><li><a href="lazy/struct.OnceCell.html">lazy::OnceCell</a></li><li><a href="marker/struct.PhantomData.html">marker::PhantomData</a></li><li><a href="marker/struct.PhantomPinned.html">marker::PhantomPinned</a></li><li><a href="mem/struct.Discriminant.html">mem::Discriminant</a></li><li><a href="mem/struct.ManuallyDrop.html">mem::ManuallyDrop</a></li><li><a href="num/struct.NonZeroI128.html">num::NonZeroI128</a></li><li><a href="num/struct.NonZeroI16.html">num::NonZeroI16</a></li><li><a href="num/struct.NonZeroI32.html">num::NonZeroI32</a></li><li><a href="num/struct.NonZeroI64.html">num::NonZeroI64</a></li><li><a href="num/struct.NonZeroI8.html">num::NonZeroI8</a></li><li><a href="num/struct.NonZeroIsize.html">num::NonZeroIsize</a></li><li><a href="num/struct.NonZeroU128.html">num::NonZeroU128</a></li><li><a href="num/struct.NonZeroU16.html">num::NonZeroU16</a></li><li><a href="num/struct.NonZeroU32.html">num::NonZeroU32</a></li><li><a href="num/struct.NonZeroU64.html">num::NonZeroU64</a></li><li><a href="num/struct.NonZeroU8.html">num::NonZeroU8</a></li><li><a href="num/struct.NonZeroUsize.html">num::NonZeroUsize</a></li><li><a href="num/struct.ParseFloatError.html">num::ParseFloatError</a></li><li><a href="num/struct.ParseIntError.html">num::ParseIntError</a></li><li><a href="num/struct.TryFromIntError.html">num::TryFromIntError</a></li><li><a href="num/struct.Wrapping.html">num::Wrapping</a></li><li><a href="ops/struct.Range.html">ops::Range</a></li><li><a href="ops/struct.RangeFrom.html">ops::RangeFrom</a></li><li><a href="ops/struct.RangeFull.html">ops::RangeFull</a></li><li><a href="ops/struct.RangeInclusive.html">ops::RangeInclusive</a></li><li><a href="ops/struct.RangeTo.html">ops::RangeTo</a></li><li><a href="ops/struct.RangeToInclusive.html">ops::RangeToInclusive</a></li><li><a href="option/struct.IntoIter.html">option::IntoIter</a></li><li><a href="option/struct.Iter.html">option::Iter</a></li><li><a href="option/struct.IterMut.html">option::IterMut</a></li><li><a href="panic/struct.Location.html">panic::Location</a></li><li><a href="panic/struct.PanicInfo.html">panic::PanicInfo</a></li><li><a href="pin/struct.Pin.html">pin::Pin</a></li><li><a href="ptr/struct.DynMetadata.html">ptr::DynMetadata</a></li><li><a href="ptr/struct.NonNull.html">ptr::NonNull</a></li><li><a href="result/struct.IntoIter.html">result::IntoIter</a></li><li><a href="result/struct.Iter.html">result::Iter</a></li><li><a href="result/struct.IterMut.html">result::IterMut</a></li><li><a href="slice/struct.ArrayChunks.html">slice::ArrayChunks</a></li><li><a href="slice/struct.ArrayChunksMut.html">slice::ArrayChunksMut</a></li><li><a href="slice/struct.ArrayWindows.html">slice::ArrayWindows</a></li><li><a href="slice/struct.Chunks.html">slice::Chunks</a></li><li><a href="slice/struct.ChunksExact.html">slice::ChunksExact</a></li><li><a href="slice/struct.ChunksExactMut.html">slice::ChunksExactMut</a></li><li><a href="slice/struct.ChunksMut.html">slice::ChunksMut</a></li><li><a href="slice/struct.EscapeAscii.html">slice::EscapeAscii</a></li><li><a href="slice/struct.GroupBy.html">slice::GroupBy</a></li><li><a href="slice/struct.GroupByMut.html">slice::GroupByMut</a></li><li><a href="slice/struct.Iter.html">slice::Iter</a></li><li><a href="slice/struct.IterMut.html">slice::IterMut</a></li><li><a href="slice/struct.RChunks.html">slice::RChunks</a></li><li><a href="slice/struct.RChunksExact.html">slice::RChunksExact</a></li><li><a href="slice/struct.RChunksExactMut.html">slice::RChunksExactMut</a></li><li><a href="slice/struct.RChunksMut.html">slice::RChunksMut</a></li><li><a href="slice/struct.RSplit.html">slice::RSplit</a></li><li><a href="slice/struct.RSplitMut.html">slice::RSplitMut</a></li><li><a href="slice/struct.RSplitN.html">slice::RSplitN</a></li><li><a href="slice/struct.RSplitNMut.html">slice::RSplitNMut</a></li><li><a href="slice/struct.Split.html">slice::Split</a></li><li><a href="slice/struct.SplitInclusive.html">slice::SplitInclusive</a></li><li><a href="slice/struct.SplitInclusiveMut.html">slice::SplitInclusiveMut</a></li><li><a href="slice/struct.SplitMut.html">slice::SplitMut</a></li><li><a href="slice/struct.SplitN.html">slice::SplitN</a></li><li><a href="slice/struct.SplitNMut.html">slice::SplitNMut</a></li><li><a href="slice/struct.Windows.html">slice::Windows</a></li><li><a href="str/struct.Bytes.html">str::Bytes</a></li><li><a href="str/struct.CharIndices.html">str::CharIndices</a></li><li><a href="str/struct.Chars.html">str::Chars</a></li><li><a href="str/struct.EncodeUtf16.html">str::EncodeUtf16</a></li><li><a href="str/struct.EscapeDebug.html">str::EscapeDebug</a></li><li><a href="str/struct.EscapeDefault.html">str::EscapeDefault</a></li><li><a href="str/struct.EscapeUnicode.html">str::EscapeUnicode</a></li><li><a href="str/struct.Lines.html">str::Lines</a></li><li><a href="str/struct.LinesAny.html">str::LinesAny</a></li><li><a href="str/struct.MatchIndices.html">str::MatchIndices</a></li><li><a href="str/struct.Matches.html">str::Matches</a></li><li><a href="str/struct.ParseBoolError.html">str::ParseBoolError</a></li><li><a href="str/struct.RMatchIndices.html">str::RMatchIndices</a></li><li><a href="str/struct.RMatches.html">str::RMatches</a></li><li><a href="str/struct.RSplit.html">str::RSplit</a></li><li><a href="str/struct.RSplitN.html">str::RSplitN</a></li><li><a href="str/struct.RSplitTerminator.html">str::RSplitTerminator</a></li><li><a href="str/struct.Split.html">str::Split</a></li><li><a href="str/struct.SplitAsciiWhitespace.html">str::SplitAsciiWhitespace</a></li><li><a href="str/struct.SplitInclusive.html">str::SplitInclusive</a></li><li><a href="str/struct.SplitN.html">str::SplitN</a></li><li><a href="str/struct.SplitTerminator.html">str::SplitTerminator</a></li><li><a href="str/struct.SplitWhitespace.html">str::SplitWhitespace</a></li><li><a href="str/struct.Utf8Error.html">str::Utf8Error</a></li><li><a href="str/lossy/struct.Utf8Lossy.html">str::lossy::Utf8Lossy</a></li><li><a href="str/lossy/struct.Utf8LossyChunk.html">str::lossy::Utf8LossyChunk</a></li><li><a href="str/lossy/struct.Utf8LossyChunksIter.html">str::lossy::Utf8LossyChunksIter</a></li><li><a href="str/pattern/struct.CharPredicateSearcher.html">str::pattern::CharPredicateSearcher</a></li><li><a href="str/pattern/struct.CharSearcher.html">str::pattern::CharSearcher</a></li><li><a href="str/pattern/struct.CharSliceSearcher.html">str::pattern::CharSliceSearcher</a></li><li><a href="str/pattern/struct.StrSearcher.html">str::pattern::StrSearcher</a></li><li><a href="sync/atomic/struct.AtomicBool.html">sync::atomic::AtomicBool</a></li><li><a href="sync/atomic/struct.AtomicI16.html">sync::atomic::AtomicI16</a></li><li><a href="sync/atomic/struct.AtomicI32.html">sync::atomic::AtomicI32</a></li><li><a href="sync/atomic/struct.AtomicI64.html">sync::atomic::AtomicI64</a></li><li><a href="sync/atomic/struct.AtomicI8.html">sync::atomic::AtomicI8</a></li><li><a href="sync/atomic/struct.AtomicIsize.html">sync::atomic::AtomicIsize</a></li><li><a href="sync/atomic/struct.AtomicPtr.html">sync::atomic::AtomicPtr</a></li><li><a href="sync/atomic/struct.AtomicU16.html">sync::atomic::AtomicU16</a></li><li><a href="sync/atomic/struct.AtomicU32.html">sync::atomic::AtomicU32</a></li><li><a href="sync/atomic/struct.AtomicU64.html">sync::atomic::AtomicU64</a></li><li><a href="sync/atomic/struct.AtomicU8.html">sync::atomic::AtomicU8</a></li><li><a href="sync/atomic/struct.AtomicUsize.html">sync::atomic::AtomicUsize</a></li><li><a href="task/struct.Context.html">task::Context</a></li><li><a href="task/struct.RawWaker.html">task::RawWaker</a></li><li><a href="task/struct.RawWakerVTable.html">task::RawWakerVTable</a></li><li><a href="task/struct.Waker.html">task::Waker</a></li><li><a href="time/struct.Duration.html">time::Duration</a></li><li><a href="time/struct.FromSecsError.html">time::FromSecsError</a></li></ul><h3 id="Enums">Enums</h3><ul class="enums docblock"><li><a href="cmp/enum.Ordering.html">cmp::Ordering</a></li><li><a href="convert/enum.Infallible.html">convert::Infallible</a></li><li><a href="ffi/enum.c_void.html">ffi::c_void</a></li><li><a href="fmt/enum.Alignment.html">fmt::Alignment</a></li><li><a href="num/enum.FpCategory.html">num::FpCategory</a></li><li><a href="num/enum.IntErrorKind.html">num::IntErrorKind</a></li><li><a href="ops/enum.Bound.html">ops::Bound</a></li><li><a href="ops/enum.ControlFlow.html">ops::ControlFlow</a></li><li><a href="ops/enum.GeneratorState.html">ops::GeneratorState</a></li><li><a href="option/enum.Option.html">option::Option</a></li><li><a href="result/enum.Result.html">result::Result</a></li><li><a href="str/pattern/enum.SearchStep.html">str::pattern::SearchStep</a></li><li><a href="sync/atomic/enum.Ordering.html">sync::atomic::Ordering</a></li><li><a href="task/enum.Poll.html">task::Poll</a></li></ul><h3 id="Unions">Unions</h3><ul class="unions docblock"><li><a href="mem/union.MaybeUninit.html">mem::MaybeUninit</a></li></ul><h3 id="Traits">Traits</h3><ul class="traits docblock"><li><a href="alloc/trait.Allocator.html">alloc::Allocator</a></li><li><a href="alloc/trait.GlobalAlloc.html">alloc::GlobalAlloc</a></li><li><a href="any/trait.Any.html">any::Any</a></li><li><a href="borrow/trait.Borrow.html">borrow::Borrow</a></li><li><a href="borrow/trait.BorrowMut.html">borrow::BorrowMut</a></li><li><a href="clone/trait.Clone.html">clone::Clone</a></li><li><a href="cmp/trait.Eq.html">cmp::Eq</a></li><li><a href="cmp/trait.Ord.html">cmp::Ord</a></li><li><a href="cmp/trait.PartialEq.html">cmp::PartialEq</a></li><li><a href="cmp/trait.PartialOrd.html">cmp::PartialOrd</a></li><li><a href="convert/trait.AsMut.html">convert::AsMut</a></li><li><a href="convert/trait.AsRef.html">convert::AsRef</a></li><li><a href="convert/trait.FloatToInt.html">convert::FloatToInt</a></li><li><a href="convert/trait.From.html">convert::From</a></li><li><a href="convert/trait.Into.html">convert::Into</a></li><li><a href="convert/trait.TryFrom.html">convert::TryFrom</a></li><li><a href="convert/trait.TryInto.html">convert::TryInto</a></li><li><a href="default/trait.Default.html">default::Default</a></li><li><a href="fmt/trait.Binary.html">fmt::Binary</a></li><li><a href="fmt/trait.Debug.html">fmt::Debug</a></li><li><a href="fmt/trait.Display.html">fmt::Display</a></li><li><a href="fmt/trait.LowerExp.html">fmt::LowerExp</a></li><li><a href="fmt/trait.LowerHex.html">fmt::LowerHex</a></li><li><a href="fmt/trait.Octal.html">fmt::Octal</a></li><li><a href="fmt/trait.Pointer.html">fmt::Pointer</a></li><li><a href="fmt/trait.UpperExp.html">fmt::UpperExp</a></li><li><a href="fmt/trait.UpperHex.html">fmt::UpperHex</a></li><li><a href="fmt/trait.Write.html">fmt::Write</a></li><li><a href="future/trait.Future.html">future::Future</a></li><li><a href="future/trait.IntoFuture.html">future::IntoFuture</a></li><li><a href="hash/trait.BuildHasher.html">hash::BuildHasher</a></li><li><a href="hash/trait.Hash.html">hash::Hash</a></li><li><a href="hash/trait.Hasher.html">hash::Hasher</a></li><li><a href="iter/trait.DoubleEndedIterator.html">iter::DoubleEndedIterator</a></li><li><a href="iter/trait.ExactSizeIterator.html">iter::ExactSizeIterator</a></li><li><a href="iter/trait.Extend.html">iter::Extend</a></li><li><a href="iter/trait.FromIterator.html">iter::FromIterator</a></li><li><a href="iter/trait.FusedIterator.html">iter::FusedIterator</a></li><li><a href="iter/trait.IntoIterator.html">iter::IntoIterator</a></li><li><a href="iter/trait.Iterator.html">iter::Iterator</a></li><li><a href="iter/trait.Product.html">iter::Product</a></li><li><a href="iter/trait.Step.html">iter::Step</a></li><li><a href="iter/trait.Sum.html">iter::Sum</a></li><li><a href="iter/trait.TrustedLen.html">iter::TrustedLen</a></li><li><a href="iter/trait.TrustedStep.html">iter::TrustedStep</a></li><li><a href="marker/trait.Copy.html">marker::Copy</a></li><li><a href="marker/trait.DiscriminantKind.html">marker::DiscriminantKind</a></li><li><a href="marker/trait.Send.html">marker::Send</a></li><li><a href="marker/trait.Sized.html">marker::Sized</a></li><li><a href="marker/trait.StructuralEq.html">marker::StructuralEq</a></li><li><a href="marker/trait.StructuralPartialEq.html">marker::StructuralPartialEq</a></li><li><a href="marker/trait.Sync.html">marker::Sync</a></li><li><a href="marker/trait.Unpin.html">marker::Unpin</a></li><li><a href="marker/trait.Unsize.html">marker::Unsize</a></li><li><a href="ops/trait.Add.html">ops::Add</a></li><li><a href="ops/trait.AddAssign.html">ops::AddAssign</a></li><li><a href="ops/trait.BitAnd.html">ops::BitAnd</a></li><li><a href="ops/trait.BitAndAssign.html">ops::BitAndAssign</a></li><li><a href="ops/trait.BitOr.html">ops::BitOr</a></li><li><a href="ops/trait.BitOrAssign.html">ops::BitOrAssign</a></li><li><a href="ops/trait.BitXor.html">ops::BitXor</a></li><li><a href="ops/trait.BitXorAssign.html">ops::BitXorAssign</a></li><li><a href="ops/trait.CoerceUnsized.html">ops::CoerceUnsized</a></li><li><a href="ops/trait.Deref.html">ops::Deref</a></li><li><a href="ops/trait.DerefMut.html">ops::DerefMut</a></li><li><a href="ops/trait.DispatchFromDyn.html">ops::DispatchFromDyn</a></li><li><a href="ops/trait.Div.html">ops::Div</a></li><li><a href="ops/trait.DivAssign.html">ops::DivAssign</a></li><li><a href="ops/trait.Drop.html">ops::Drop</a></li><li><a href="ops/trait.Fn.html">ops::Fn</a></li><li><a href="ops/trait.FnMut.html">ops::FnMut</a></li><li><a href="ops/trait.FnOnce.html">ops::FnOnce</a></li><li><a href="ops/trait.FromResidual.html">ops::FromResidual</a></li><li><a href="ops/trait.Generator.html">ops::Generator</a></li><li><a href="ops/trait.Index.html">ops::Index</a></li><li><a href="ops/trait.IndexMut.html">ops::IndexMut</a></li><li><a href="ops/trait.Mul.html">ops::Mul</a></li><li><a href="ops/trait.MulAssign.html">ops::MulAssign</a></li><li><a href="ops/trait.Neg.html">ops::Neg</a></li><li><a href="ops/trait.Not.html">ops::Not</a></li><li><a href="ops/trait.RangeBounds.html">ops::RangeBounds</a></li><li><a href="ops/trait.Rem.html">ops::Rem</a></li><li><a href="ops/trait.RemAssign.html">ops::RemAssign</a></li><li><a href="ops/trait.Shl.html">ops::Shl</a></li><li><a href="ops/trait.ShlAssign.html">ops::ShlAssign</a></li><li><a href="ops/trait.Shr.html">ops::Shr</a></li><li><a href="ops/trait.ShrAssign.html">ops::ShrAssign</a></li><li><a href="ops/trait.Sub.html">ops::Sub</a></li><li><a href="ops/trait.SubAssign.html">ops::SubAssign</a></li><li><a href="ops/trait.Try.html">ops::Try</a></li><li><a href="ptr/trait.Pointee.html">ptr::Pointee</a></li><li><a href="slice/trait.SliceIndex.html">slice::SliceIndex</a></li><li><a href="slice/trait.SlicePattern.html">slice::SlicePattern</a></li><li><a href="str/trait.FromStr.html">str::FromStr</a></li><li><a href="str/pattern/trait.DoubleEndedSearcher.html">str::pattern::DoubleEndedSearcher</a></li><li><a href="str/pattern/trait.Pattern.html">str::pattern::Pattern</a></li><li><a href="str/pattern/trait.ReverseSearcher.html">str::pattern::ReverseSearcher</a></li><li><a href="str/pattern/trait.Searcher.html">str::pattern::Searcher</a></li><li><a href="stream/trait.Stream.html">stream::Stream</a></li></ul><h3 id="Macros">Macros</h3><ul class="macros docblock"><li><a href="arch/macro.asm.html">arch::asm</a></li><li><a href="arch/macro.global_asm.html">arch::global_asm</a></li><li><a href="macro.assert.html">assert</a></li><li><a href="macro.assert_eq.html">assert_eq</a></li><li><a href="assert_matches/macro.assert_matches.html">assert_matches::assert_matches</a></li><li><a href="assert_matches/macro.debug_assert_matches.html">assert_matches::debug_assert_matches</a></li><li><a href="macro.assert_ne.html">assert_ne</a></li><li><a href="macro.cfg.html">cfg</a></li><li><a href="clone/macro.Clone.html">clone::Clone</a></li><li><a href="cmp/macro.Eq.html">cmp::Eq</a></li><li><a href="cmp/macro.Ord.html">cmp::Ord</a></li><li><a href="cmp/macro.PartialEq.html">cmp::PartialEq</a></li><li><a href="cmp/macro.PartialOrd.html">cmp::PartialOrd</a></li><li><a href="macro.column.html">column</a></li><li><a href="macro.compile_error.html">compile_error</a></li><li><a href="macro.concat.html">concat</a></li><li><a href="macro.concat_idents.html">concat_idents</a></li><li><a href="macro.debug_assert.html">debug_assert</a></li><li><a href="macro.debug_assert_eq.html">debug_assert_eq</a></li><li><a href="macro.debug_assert_ne.html">debug_assert_ne</a></li><li><a href="default/macro.Default.html">default::Default</a></li><li><a href="macro.env.html">env</a></li><li><a href="macro.file.html">file</a></li><li><a href="fmt/macro.Debug.html">fmt::Debug</a></li><li><a href="macro.format_args.html">format_args</a></li><li><a href="macro.format_args_nl.html">format_args_nl</a></li><li><a href="hash/macro.Hash.html">hash::Hash</a></li><li><a href="macro.include.html">include</a></li><li><a href="macro.include_bytes.html">include_bytes</a></li><li><a href="macro.include_str.html">include_str</a></li><li><a href="macro.line.html">line</a></li><li><a href="macro.llvm_asm.html">llvm_asm</a></li><li><a href="macro.log_syntax.html">log_syntax</a></li><li><a href="marker/macro.Copy.html">marker::Copy</a></li><li><a href="macro.matches.html">matches</a></li><li><a href="macro.module_path.html">module_path</a></li><li><a href="macro.option_env.html">option_env</a></li><li><a href="macro.panic.html">panic</a></li><li><a href="ptr/macro.addr_of.html">ptr::addr_of</a></li><li><a href="ptr/macro.addr_of_mut.html">ptr::addr_of_mut</a></li><li><a href="macro.stringify.html">stringify</a></li><li><a href="task/macro.ready.html">task::ready</a></li><li><a href="macro.todo.html">todo</a></li><li><a href="macro.trace_macros.html">trace_macros</a></li><li><a href="macro.try.html">try</a></li><li><a href="macro.unimplemented.html">unimplemented</a></li><li><a href="macro.unreachable.html">unreachable</a></li><li><a href="macro.write.html">write</a></li><li><a href="macro.writeln.html">writeln</a></li></ul><h3 id="Functions">Functions</h3><ul class="functions docblock"><li><a href="any/fn.type_name.html">any::type_name</a></li><li><a href="any/fn.type_name_of_val.html">any::type_name_of_val</a></li><li><a href="arch/aarch64/fn.__breakpoint.html">arch::aarch64::__breakpoint</a></li><li><a href="arch/aarch64/fn.__crc32b.html">arch::aarch64::__crc32b</a></li><li><a href="arch/aarch64/fn.__crc32cb.html">arch::aarch64::__crc32cb</a></li><li><a href="arch/aarch64/fn.__crc32cd.html">arch::aarch64::__crc32cd</a></li><li><a href="arch/aarch64/fn.__crc32ch.html">arch::aarch64::__crc32ch</a></li><li><a href="arch/aarch64/fn.__crc32cw.html">arch::aarch64::__crc32cw</a></li><li><a href="arch/aarch64/fn.__crc32d.html">arch::aarch64::__crc32d</a></li><li><a href="arch/aarch64/fn.__crc32h.html">arch::aarch64::__crc32h</a></li><li><a href="arch/aarch64/fn.__crc32w.html">arch::aarch64::__crc32w</a></li><li><a href="arch/aarch64/fn.__dmb.html">arch::aarch64::__dmb</a></li><li><a href="arch/aarch64/fn.__dsb.html">arch::aarch64::__dsb</a></li><li><a href="arch/aarch64/fn.__isb.html">arch::aarch64::__isb</a></li><li><a href="arch/aarch64/fn.__nop.html">arch::aarch64::__nop</a></li><li><a href="arch/aarch64/fn.__rsr.html">arch::aarch64::__rsr</a></li><li><a href="arch/aarch64/fn.__rsrp.html">arch::aarch64::__rsrp</a></li><li><a href="arch/aarch64/fn.__sev.html">arch::aarch64::__sev</a></li><li><a href="arch/aarch64/fn.__sevl.html">arch::aarch64::__sevl</a></li><li><a href="arch/aarch64/fn.__tcancel.html">arch::aarch64::__tcancel</a></li><li><a href="arch/aarch64/fn.__tcommit.html">arch::aarch64::__tcommit</a></li><li><a href="arch/aarch64/fn.__tstart.html">arch::aarch64::__tstart</a></li><li><a href="arch/aarch64/fn.__ttest.html">arch::aarch64::__ttest</a></li><li><a href="arch/aarch64/fn.__wfe.html">arch::aarch64::__wfe</a></li><li><a href="arch/aarch64/fn.__wfi.html">arch::aarch64::__wfi</a></li><li><a href="arch/aarch64/fn.__wsr.html">arch::aarch64::__wsr</a></li><li><a href="arch/aarch64/fn.__wsrp.html">arch::aarch64::__wsrp</a></li><li><a href="arch/aarch64/fn.__yield.html">arch::aarch64::__yield</a></li><li><a href="arch/aarch64/fn._cls_u32.html">arch::aarch64::_cls_u32</a></li><li><a href="arch/aarch64/fn._cls_u64.html">arch::aarch64::_cls_u64</a></li><li><a href="arch/aarch64/fn._clz_u64.html">arch::aarch64::_clz_u64</a></li><li><a href="arch/aarch64/fn._prefetch.html">arch::aarch64::_prefetch</a></li><li><a href="arch/aarch64/fn._rbit_u64.html">arch::aarch64::_rbit_u64</a></li><li><a href="arch/aarch64/fn._rev_u64.html">arch::aarch64::_rev_u64</a></li><li><a href="arch/aarch64/fn.brk.html">arch::aarch64::brk</a></li><li><a href="arch/aarch64/fn.vaba_s16.html">arch::aarch64::vaba_s16</a></li><li><a href="arch/aarch64/fn.vaba_s32.html">arch::aarch64::vaba_s32</a></li><li><a href="arch/aarch64/fn.vaba_s8.html">arch::aarch64::vaba_s8</a></li><li><a href="arch/aarch64/fn.vaba_u16.html">arch::aarch64::vaba_u16</a></li><li><a href="arch/aarch64/fn.vaba_u32.html">arch::aarch64::vaba_u32</a></li><li><a href="arch/aarch64/fn.vaba_u8.html">arch::aarch64::vaba_u8</a></li><li><a href="arch/aarch64/fn.vabal_high_s16.html">arch::aarch64::vabal_high_s16</a></li><li><a href="arch/aarch64/fn.vabal_high_s32.html">arch::aarch64::vabal_high_s32</a></li><li><a href="arch/aarch64/fn.vabal_high_s8.html">arch::aarch64::vabal_high_s8</a></li><li><a href="arch/aarch64/fn.vabal_high_u16.html">arch::aarch64::vabal_high_u16</a></li><li><a href="arch/aarch64/fn.vabal_high_u32.html">arch::aarch64::vabal_high_u32</a></li><li><a href="arch/aarch64/fn.vabal_high_u8.html">arch::aarch64::vabal_high_u8</a></li><li><a href="arch/aarch64/fn.vabal_s16.html">arch::aarch64::vabal_s16</a></li><li><a href="arch/aarch64/fn.vabal_s32.html">arch::aarch64::vabal_s32</a></li><li><a href="arch/aarch64/fn.vabal_s8.html">arch::aarch64::vabal_s8</a></li><li><a href="arch/aarch64/fn.vabal_u16.html">arch::aarch64::vabal_u16</a></li><li><a href="arch/aarch64/fn.vabal_u32.html">arch::aarch64::vabal_u32</a></li><li><a href="arch/aarch64/fn.vabal_u8.html">arch::aarch64::vabal_u8</a></li><li><a href="arch/aarch64/fn.vabaq_s16.html">arch::aarch64::vabaq_s16</a></li><li><a href="arch/aarch64/fn.vabaq_s32.html">arch::aarch64::vabaq_s32</a></li><li><a href="arch/aarch64/fn.vabaq_s8.html">arch::aarch64::vabaq_s8</a></li><li><a href="arch/aarch64/fn.vabaq_u16.html">arch::aarch64::vabaq_u16</a></li><li><a href="arch/aarch64/fn.vabaq_u32.html">arch::aarch64::vabaq_u32</a></li><li><a href="arch/aarch64/fn.vabaq_u8.html">arch::aarch64::vabaq_u8</a></li><li><a href="arch/aarch64/fn.vabd_f32.html">arch::aarch64::vabd_f32</a></li><li><a href="arch/aarch64/fn.vabd_f64.html">arch::aarch64::vabd_f64</a></li><li><a href="arch/aarch64/fn.vabd_s16.html">arch::aarch64::vabd_s16</a></li><li><a href="arch/aarch64/fn.vabd_s32.html">arch::aarch64::vabd_s32</a></li><li><a href="arch/aarch64/fn.vabd_s8.html">arch::aarch64::vabd_s8</a></li><li><a href="arch/aarch64/fn.vabd_u16.html">arch::aarch64::vabd_u16</a></li><li><a href="arch/aarch64/fn.vabd_u32.html">arch::aarch64::vabd_u32</a></li><li><a href="arch/aarch64/fn.vabd_u8.html">arch::aarch64::vabd_u8</a></li><li><a href="arch/aarch64/fn.vabdl_high_s16.html">arch::aarch64::vabdl_high_s16</a></li><li><a href="arch/aarch64/fn.vabdl_high_s32.html">arch::aarch64::vabdl_high_s32</a></li><li><a href="arch/aarch64/fn.vabdl_high_s8.html">arch::aarch64::vabdl_high_s8</a></li><li><a href="arch/aarch64/fn.vabdl_high_u16.html">arch::aarch64::vabdl_high_u16</a></li><li><a href="arch/aarch64/fn.vabdl_high_u32.html">arch::aarch64::vabdl_high_u32</a></li><li><a href="arch/aarch64/fn.vabdl_high_u8.html">arch::aarch64::vabdl_high_u8</a></li><li><a href="arch/aarch64/fn.vabdl_s16.html">arch::aarch64::vabdl_s16</a></li><li><a href="arch/aarch64/fn.vabdl_s32.html">arch::aarch64::vabdl_s32</a></li><li><a href="arch/aarch64/fn.vabdl_s8.html">arch::aarch64::vabdl_s8</a></li><li><a href="arch/aarch64/fn.vabdl_u16.html">arch::aarch64::vabdl_u16</a></li><li><a href="arch/aarch64/fn.vabdl_u32.html">arch::aarch64::vabdl_u32</a></li><li><a href="arch/aarch64/fn.vabdl_u8.html">arch::aarch64::vabdl_u8</a></li><li><a href="arch/aarch64/fn.vabdq_f32.html">arch::aarch64::vabdq_f32</a></li><li><a href="arch/aarch64/fn.vabdq_f64.html">arch::aarch64::vabdq_f64</a></li><li><a href="arch/aarch64/fn.vabdq_s16.html">arch::aarch64::vabdq_s16</a></li><li><a href="arch/aarch64/fn.vabdq_s32.html">arch::aarch64::vabdq_s32</a></li><li><a href="arch/aarch64/fn.vabdq_s8.html">arch::aarch64::vabdq_s8</a></li><li><a href="arch/aarch64/fn.vabdq_u16.html">arch::aarch64::vabdq_u16</a></li><li><a href="arch/aarch64/fn.vabdq_u32.html">arch::aarch64::vabdq_u32</a></li><li><a href="arch/aarch64/fn.vabdq_u8.html">arch::aarch64::vabdq_u8</a></li><li><a href="arch/aarch64/fn.vabs_f32.html">arch::aarch64::vabs_f32</a></li><li><a href="arch/aarch64/fn.vabs_f64.html">arch::aarch64::vabs_f64</a></li><li><a href="arch/aarch64/fn.vabs_s16.html">arch::aarch64::vabs_s16</a></li><li><a href="arch/aarch64/fn.vabs_s32.html">arch::aarch64::vabs_s32</a></li><li><a href="arch/aarch64/fn.vabs_s64.html">arch::aarch64::vabs_s64</a></li><li><a href="arch/aarch64/fn.vabs_s8.html">arch::aarch64::vabs_s8</a></li><li><a href="arch/aarch64/fn.vabsd_s64.html">arch::aarch64::vabsd_s64</a></li><li><a href="arch/aarch64/fn.vabsq_f32.html">arch::aarch64::vabsq_f32</a></li><li><a href="arch/aarch64/fn.vabsq_f64.html">arch::aarch64::vabsq_f64</a></li><li><a href="arch/aarch64/fn.vabsq_s16.html">arch::aarch64::vabsq_s16</a></li><li><a href="arch/aarch64/fn.vabsq_s32.html">arch::aarch64::vabsq_s32</a></li><li><a href="arch/aarch64/fn.vabsq_s64.html">arch::aarch64::vabsq_s64</a></li><li><a href="arch/aarch64/fn.vabsq_s8.html">arch::aarch64::vabsq_s8</a></li><li><a href="arch/aarch64/fn.vadd_f32.html">arch::aarch64::vadd_f32</a></li><li><a href="arch/aarch64/fn.vadd_f64.html">arch::aarch64::vadd_f64</a></li><li><a href="arch/aarch64/fn.vadd_s16.html">arch::aarch64::vadd_s16</a></li><li><a href="arch/aarch64/fn.vadd_s32.html">arch::aarch64::vadd_s32</a></li><li><a href="arch/aarch64/fn.vadd_s64.html">arch::aarch64::vadd_s64</a></li><li><a href="arch/aarch64/fn.vadd_s8.html">arch::aarch64::vadd_s8</a></li><li><a href="arch/aarch64/fn.vadd_u16.html">arch::aarch64::vadd_u16</a></li><li><a href="arch/aarch64/fn.vadd_u32.html">arch::aarch64::vadd_u32</a></li><li><a href="arch/aarch64/fn.vadd_u64.html">arch::aarch64::vadd_u64</a></li><li><a href="arch/aarch64/fn.vadd_u8.html">arch::aarch64::vadd_u8</a></li><li><a href="arch/aarch64/fn.vaddd_s64.html">arch::aarch64::vaddd_s64</a></li><li><a href="arch/aarch64/fn.vaddd_u64.html">arch::aarch64::vaddd_u64</a></li><li><a href="arch/aarch64/fn.vaddhn_high_s16.html">arch::aarch64::vaddhn_high_s16</a></li><li><a href="arch/aarch64/fn.vaddhn_high_s32.html">arch::aarch64::vaddhn_high_s32</a></li><li><a href="arch/aarch64/fn.vaddhn_high_s64.html">arch::aarch64::vaddhn_high_s64</a></li><li><a href="arch/aarch64/fn.vaddhn_high_u16.html">arch::aarch64::vaddhn_high_u16</a></li><li><a href="arch/aarch64/fn.vaddhn_high_u32.html">arch::aarch64::vaddhn_high_u32</a></li><li><a href="arch/aarch64/fn.vaddhn_high_u64.html">arch::aarch64::vaddhn_high_u64</a></li><li><a href="arch/aarch64/fn.vaddhn_s16.html">arch::aarch64::vaddhn_s16</a></li><li><a href="arch/aarch64/fn.vaddhn_s32.html">arch::aarch64::vaddhn_s32</a></li><li><a href="arch/aarch64/fn.vaddhn_s64.html">arch::aarch64::vaddhn_s64</a></li><li><a href="arch/aarch64/fn.vaddhn_u16.html">arch::aarch64::vaddhn_u16</a></li><li><a href="arch/aarch64/fn.vaddhn_u32.html">arch::aarch64::vaddhn_u32</a></li><li><a href="arch/aarch64/fn.vaddhn_u64.html">arch::aarch64::vaddhn_u64</a></li><li><a href="arch/aarch64/fn.vaddl_high_s16.html">arch::aarch64::vaddl_high_s16</a></li><li><a href="arch/aarch64/fn.vaddl_high_s32.html">arch::aarch64::vaddl_high_s32</a></li><li><a href="arch/aarch64/fn.vaddl_high_s8.html">arch::aarch64::vaddl_high_s8</a></li><li><a href="arch/aarch64/fn.vaddl_high_u16.html">arch::aarch64::vaddl_high_u16</a></li><li><a href="arch/aarch64/fn.vaddl_high_u32.html">arch::aarch64::vaddl_high_u32</a></li><li><a href="arch/aarch64/fn.vaddl_high_u8.html">arch::aarch64::vaddl_high_u8</a></li><li><a href="arch/aarch64/fn.vaddl_s16.html">arch::aarch64::vaddl_s16</a></li><li><a href="arch/aarch64/fn.vaddl_s32.html">arch::aarch64::vaddl_s32</a></li><li><a href="arch/aarch64/fn.vaddl_s8.html">arch::aarch64::vaddl_s8</a></li><li><a href="arch/aarch64/fn.vaddl_u16.html">arch::aarch64::vaddl_u16</a></li><li><a href="arch/aarch64/fn.vaddl_u32.html">arch::aarch64::vaddl_u32</a></li><li><a href="arch/aarch64/fn.vaddl_u8.html">arch::aarch64::vaddl_u8</a></li><li><a href="arch/aarch64/fn.vaddlv_s16.html">arch::aarch64::vaddlv_s16</a></li><li><a href="arch/aarch64/fn.vaddlv_s32.html">arch::aarch64::vaddlv_s32</a></li><li><a href="arch/aarch64/fn.vaddlv_s8.html">arch::aarch64::vaddlv_s8</a></li><li><a href="arch/aarch64/fn.vaddlv_u16.html">arch::aarch64::vaddlv_u16</a></li><li><a href="arch/aarch64/fn.vaddlv_u32.html">arch::aarch64::vaddlv_u32</a></li><li><a href="arch/aarch64/fn.vaddlv_u8.html">arch::aarch64::vaddlv_u8</a></li><li><a href="arch/aarch64/fn.vaddlvq_s16.html">arch::aarch64::vaddlvq_s16</a></li><li><a href="arch/aarch64/fn.vaddlvq_s32.html">arch::aarch64::vaddlvq_s32</a></li><li><a href="arch/aarch64/fn.vaddlvq_s8.html">arch::aarch64::vaddlvq_s8</a></li><li><a href="arch/aarch64/fn.vaddlvq_u16.html">arch::aarch64::vaddlvq_u16</a></li><li><a href="arch/aarch64/fn.vaddlvq_u32.html">arch::aarch64::vaddlvq_u32</a></li><li><a href="arch/aarch64/fn.vaddlvq_u8.html">arch::aarch64::vaddlvq_u8</a></li><li><a href="arch/aarch64/fn.vaddq_f32.html">arch::aarch64::vaddq_f32</a></li><li><a href="arch/aarch64/fn.vaddq_f64.html">arch::aarch64::vaddq_f64</a></li><li><a href="arch/aarch64/fn.vaddq_s16.html">arch::aarch64::vaddq_s16</a></li><li><a href="arch/aarch64/fn.vaddq_s32.html">arch::aarch64::vaddq_s32</a></li><li><a href="arch/aarch64/fn.vaddq_s64.html">arch::aarch64::vaddq_s64</a></li><li><a href="arch/aarch64/fn.vaddq_s8.html">arch::aarch64::vaddq_s8</a></li><li><a href="arch/aarch64/fn.vaddq_u16.html">arch::aarch64::vaddq_u16</a></li><li><a href="arch/aarch64/fn.vaddq_u32.html">arch::aarch64::vaddq_u32</a></li><li><a href="arch/aarch64/fn.vaddq_u64.html">arch::aarch64::vaddq_u64</a></li><li><a href="arch/aarch64/fn.vaddq_u8.html">arch::aarch64::vaddq_u8</a></li><li><a href="arch/aarch64/fn.vaddv_s16.html">arch::aarch64::vaddv_s16</a></li><li><a href="arch/aarch64/fn.vaddv_s32.html">arch::aarch64::vaddv_s32</a></li><li><a href="arch/aarch64/fn.vaddv_s8.html">arch::aarch64::vaddv_s8</a></li><li><a href="arch/aarch64/fn.vaddv_u16.html">arch::aarch64::vaddv_u16</a></li><li><a href="arch/aarch64/fn.vaddv_u32.html">arch::aarch64::vaddv_u32</a></li><li><a href="arch/aarch64/fn.vaddv_u8.html">arch::aarch64::vaddv_u8</a></li><li><a href="arch/aarch64/fn.vaddvq_s16.html">arch::aarch64::vaddvq_s16</a></li><li><a href="arch/aarch64/fn.vaddvq_s32.html">arch::aarch64::vaddvq_s32</a></li><li><a href="arch/aarch64/fn.vaddvq_s64.html">arch::aarch64::vaddvq_s64</a></li><li><a href="arch/aarch64/fn.vaddvq_s8.html">arch::aarch64::vaddvq_s8</a></li><li><a href="arch/aarch64/fn.vaddvq_u16.html">arch::aarch64::vaddvq_u16</a></li><li><a href="arch/aarch64/fn.vaddvq_u32.html">arch::aarch64::vaddvq_u32</a></li><li><a href="arch/aarch64/fn.vaddvq_u64.html">arch::aarch64::vaddvq_u64</a></li><li><a href="arch/aarch64/fn.vaddvq_u8.html">arch::aarch64::vaddvq_u8</a></li><li><a href="arch/aarch64/fn.vaddw_high_s16.html">arch::aarch64::vaddw_high_s16</a></li><li><a href="arch/aarch64/fn.vaddw_high_s32.html">arch::aarch64::vaddw_high_s32</a></li><li><a href="arch/aarch64/fn.vaddw_high_s8.html">arch::aarch64::vaddw_high_s8</a></li><li><a href="arch/aarch64/fn.vaddw_high_u16.html">arch::aarch64::vaddw_high_u16</a></li><li><a href="arch/aarch64/fn.vaddw_high_u32.html">arch::aarch64::vaddw_high_u32</a></li><li><a href="arch/aarch64/fn.vaddw_high_u8.html">arch::aarch64::vaddw_high_u8</a></li><li><a href="arch/aarch64/fn.vaddw_s16.html">arch::aarch64::vaddw_s16</a></li><li><a href="arch/aarch64/fn.vaddw_s32.html">arch::aarch64::vaddw_s32</a></li><li><a href="arch/aarch64/fn.vaddw_s8.html">arch::aarch64::vaddw_s8</a></li><li><a href="arch/aarch64/fn.vaddw_u16.html">arch::aarch64::vaddw_u16</a></li><li><a href="arch/aarch64/fn.vaddw_u32.html">arch::aarch64::vaddw_u32</a></li><li><a href="arch/aarch64/fn.vaddw_u8.html">arch::aarch64::vaddw_u8</a></li><li><a href="arch/aarch64/fn.vaesdq_u8.html">arch::aarch64::vaesdq_u8</a></li><li><a href="arch/aarch64/fn.vaeseq_u8.html">arch::aarch64::vaeseq_u8</a></li><li><a href="arch/aarch64/fn.vaesimcq_u8.html">arch::aarch64::vaesimcq_u8</a></li><li><a href="arch/aarch64/fn.vaesmcq_u8.html">arch::aarch64::vaesmcq_u8</a></li><li><a href="arch/aarch64/fn.vand_s16.html">arch::aarch64::vand_s16</a></li><li><a href="arch/aarch64/fn.vand_s32.html">arch::aarch64::vand_s32</a></li><li><a href="arch/aarch64/fn.vand_s64.html">arch::aarch64::vand_s64</a></li><li><a href="arch/aarch64/fn.vand_s8.html">arch::aarch64::vand_s8</a></li><li><a href="arch/aarch64/fn.vand_u16.html">arch::aarch64::vand_u16</a></li><li><a href="arch/aarch64/fn.vand_u32.html">arch::aarch64::vand_u32</a></li><li><a href="arch/aarch64/fn.vand_u64.html">arch::aarch64::vand_u64</a></li><li><a href="arch/aarch64/fn.vand_u8.html">arch::aarch64::vand_u8</a></li><li><a href="arch/aarch64/fn.vandq_s16.html">arch::aarch64::vandq_s16</a></li><li><a href="arch/aarch64/fn.vandq_s32.html">arch::aarch64::vandq_s32</a></li><li><a href="arch/aarch64/fn.vandq_s64.html">arch::aarch64::vandq_s64</a></li><li><a href="arch/aarch64/fn.vandq_s8.html">arch::aarch64::vandq_s8</a></li><li><a href="arch/aarch64/fn.vandq_u16.html">arch::aarch64::vandq_u16</a></li><li><a href="arch/aarch64/fn.vandq_u32.html">arch::aarch64::vandq_u32</a></li><li><a href="arch/aarch64/fn.vandq_u64.html">arch::aarch64::vandq_u64</a></li><li><a href="arch/aarch64/fn.vandq_u8.html">arch::aarch64::vandq_u8</a></li><li><a href="arch/aarch64/fn.vbic_s16.html">arch::aarch64::vbic_s16</a></li><li><a href="arch/aarch64/fn.vbic_s32.html">arch::aarch64::vbic_s32</a></li><li><a href="arch/aarch64/fn.vbic_s64.html">arch::aarch64::vbic_s64</a></li><li><a href="arch/aarch64/fn.vbic_s8.html">arch::aarch64::vbic_s8</a></li><li><a href="arch/aarch64/fn.vbic_u16.html">arch::aarch64::vbic_u16</a></li><li><a href="arch/aarch64/fn.vbic_u32.html">arch::aarch64::vbic_u32</a></li><li><a href="arch/aarch64/fn.vbic_u64.html">arch::aarch64::vbic_u64</a></li><li><a href="arch/aarch64/fn.vbic_u8.html">arch::aarch64::vbic_u8</a></li><li><a href="arch/aarch64/fn.vbicq_s16.html">arch::aarch64::vbicq_s16</a></li><li><a href="arch/aarch64/fn.vbicq_s32.html">arch::aarch64::vbicq_s32</a></li><li><a href="arch/aarch64/fn.vbicq_s64.html">arch::aarch64::vbicq_s64</a></li><li><a href="arch/aarch64/fn.vbicq_s8.html">arch::aarch64::vbicq_s8</a></li><li><a href="arch/aarch64/fn.vbicq_u16.html">arch::aarch64::vbicq_u16</a></li><li><a href="arch/aarch64/fn.vbicq_u32.html">arch::aarch64::vbicq_u32</a></li><li><a href="arch/aarch64/fn.vbicq_u64.html">arch::aarch64::vbicq_u64</a></li><li><a href="arch/aarch64/fn.vbicq_u8.html">arch::aarch64::vbicq_u8</a></li><li><a href="arch/aarch64/fn.vbsl_f32.html">arch::aarch64::vbsl_f32</a></li><li><a href="arch/aarch64/fn.vbsl_f64.html">arch::aarch64::vbsl_f64</a></li><li><a href="arch/aarch64/fn.vbsl_p16.html">arch::aarch64::vbsl_p16</a></li><li><a href="arch/aarch64/fn.vbsl_p64.html">arch::aarch64::vbsl_p64</a></li><li><a href="arch/aarch64/fn.vbsl_p8.html">arch::aarch64::vbsl_p8</a></li><li><a href="arch/aarch64/fn.vbsl_s16.html">arch::aarch64::vbsl_s16</a></li><li><a href="arch/aarch64/fn.vbsl_s32.html">arch::aarch64::vbsl_s32</a></li><li><a href="arch/aarch64/fn.vbsl_s64.html">arch::aarch64::vbsl_s64</a></li><li><a href="arch/aarch64/fn.vbsl_s8.html">arch::aarch64::vbsl_s8</a></li><li><a href="arch/aarch64/fn.vbsl_u16.html">arch::aarch64::vbsl_u16</a></li><li><a href="arch/aarch64/fn.vbsl_u32.html">arch::aarch64::vbsl_u32</a></li><li><a href="arch/aarch64/fn.vbsl_u64.html">arch::aarch64::vbsl_u64</a></li><li><a href="arch/aarch64/fn.vbsl_u8.html">arch::aarch64::vbsl_u8</a></li><li><a href="arch/aarch64/fn.vbslq_f32.html">arch::aarch64::vbslq_f32</a></li><li><a href="arch/aarch64/fn.vbslq_f64.html">arch::aarch64::vbslq_f64</a></li><li><a href="arch/aarch64/fn.vbslq_p16.html">arch::aarch64::vbslq_p16</a></li><li><a href="arch/aarch64/fn.vbslq_p64.html">arch::aarch64::vbslq_p64</a></li><li><a href="arch/aarch64/fn.vbslq_p8.html">arch::aarch64::vbslq_p8</a></li><li><a href="arch/aarch64/fn.vbslq_s16.html">arch::aarch64::vbslq_s16</a></li><li><a href="arch/aarch64/fn.vbslq_s32.html">arch::aarch64::vbslq_s32</a></li><li><a href="arch/aarch64/fn.vbslq_s64.html">arch::aarch64::vbslq_s64</a></li><li><a href="arch/aarch64/fn.vbslq_s8.html">arch::aarch64::vbslq_s8</a></li><li><a href="arch/aarch64/fn.vbslq_u16.html">arch::aarch64::vbslq_u16</a></li><li><a href="arch/aarch64/fn.vbslq_u32.html">arch::aarch64::vbslq_u32</a></li><li><a href="arch/aarch64/fn.vbslq_u64.html">arch::aarch64::vbslq_u64</a></li><li><a href="arch/aarch64/fn.vbslq_u8.html">arch::aarch64::vbslq_u8</a></li><li><a href="arch/aarch64/fn.vcage_f32.html">arch::aarch64::vcage_f32</a></li><li><a href="arch/aarch64/fn.vcage_f64.html">arch::aarch64::vcage_f64</a></li><li><a href="arch/aarch64/fn.vcageq_f32.html">arch::aarch64::vcageq_f32</a></li><li><a href="arch/aarch64/fn.vcageq_f64.html">arch::aarch64::vcageq_f64</a></li><li><a href="arch/aarch64/fn.vcagt_f32.html">arch::aarch64::vcagt_f32</a></li><li><a href="arch/aarch64/fn.vcagt_f64.html">arch::aarch64::vcagt_f64</a></li><li><a href="arch/aarch64/fn.vcagtq_f32.html">arch::aarch64::vcagtq_f32</a></li><li><a href="arch/aarch64/fn.vcagtq_f64.html">arch::aarch64::vcagtq_f64</a></li><li><a href="arch/aarch64/fn.vcale_f32.html">arch::aarch64::vcale_f32</a></li><li><a href="arch/aarch64/fn.vcale_f64.html">arch::aarch64::vcale_f64</a></li><li><a href="arch/aarch64/fn.vcaleq_f32.html">arch::aarch64::vcaleq_f32</a></li><li><a href="arch/aarch64/fn.vcaleq_f64.html">arch::aarch64::vcaleq_f64</a></li><li><a href="arch/aarch64/fn.vcalt_f32.html">arch::aarch64::vcalt_f32</a></li><li><a href="arch/aarch64/fn.vcalt_f64.html">arch::aarch64::vcalt_f64</a></li><li><a href="arch/aarch64/fn.vcaltq_f32.html">arch::aarch64::vcaltq_f32</a></li><li><a href="arch/aarch64/fn.vcaltq_f64.html">arch::aarch64::vcaltq_f64</a></li><li><a href="arch/aarch64/fn.vceq_f32.html">arch::aarch64::vceq_f32</a></li><li><a href="arch/aarch64/fn.vceq_f64.html">arch::aarch64::vceq_f64</a></li><li><a href="arch/aarch64/fn.vceq_p64.html">arch::aarch64::vceq_p64</a></li><li><a href="arch/aarch64/fn.vceq_p8.html">arch::aarch64::vceq_p8</a></li><li><a href="arch/aarch64/fn.vceq_s16.html">arch::aarch64::vceq_s16</a></li><li><a href="arch/aarch64/fn.vceq_s32.html">arch::aarch64::vceq_s32</a></li><li><a href="arch/aarch64/fn.vceq_s64.html">arch::aarch64::vceq_s64</a></li><li><a href="arch/aarch64/fn.vceq_s8.html">arch::aarch64::vceq_s8</a></li><li><a href="arch/aarch64/fn.vceq_u16.html">arch::aarch64::vceq_u16</a></li><li><a href="arch/aarch64/fn.vceq_u32.html">arch::aarch64::vceq_u32</a></li><li><a href="arch/aarch64/fn.vceq_u64.html">arch::aarch64::vceq_u64</a></li><li><a href="arch/aarch64/fn.vceq_u8.html">arch::aarch64::vceq_u8</a></li><li><a href="arch/aarch64/fn.vceqq_f32.html">arch::aarch64::vceqq_f32</a></li><li><a href="arch/aarch64/fn.vceqq_f64.html">arch::aarch64::vceqq_f64</a></li><li><a href="arch/aarch64/fn.vceqq_p64.html">arch::aarch64::vceqq_p64</a></li><li><a href="arch/aarch64/fn.vceqq_p8.html">arch::aarch64::vceqq_p8</a></li><li><a href="arch/aarch64/fn.vceqq_s16.html">arch::aarch64::vceqq_s16</a></li><li><a href="arch/aarch64/fn.vceqq_s32.html">arch::aarch64::vceqq_s32</a></li><li><a href="arch/aarch64/fn.vceqq_s64.html">arch::aarch64::vceqq_s64</a></li><li><a href="arch/aarch64/fn.vceqq_s8.html">arch::aarch64::vceqq_s8</a></li><li><a href="arch/aarch64/fn.vceqq_u16.html">arch::aarch64::vceqq_u16</a></li><li><a href="arch/aarch64/fn.vceqq_u32.html">arch::aarch64::vceqq_u32</a></li><li><a href="arch/aarch64/fn.vceqq_u64.html">arch::aarch64::vceqq_u64</a></li><li><a href="arch/aarch64/fn.vceqq_u8.html">arch::aarch64::vceqq_u8</a></li><li><a href="arch/aarch64/fn.vceqz_f32.html">arch::aarch64::vceqz_f32</a></li><li><a href="arch/aarch64/fn.vceqz_f64.html">arch::aarch64::vceqz_f64</a></li><li><a href="arch/aarch64/fn.vceqz_p64.html">arch::aarch64::vceqz_p64</a></li><li><a href="arch/aarch64/fn.vceqz_p8.html">arch::aarch64::vceqz_p8</a></li><li><a href="arch/aarch64/fn.vceqz_s16.html">arch::aarch64::vceqz_s16</a></li><li><a href="arch/aarch64/fn.vceqz_s32.html">arch::aarch64::vceqz_s32</a></li><li><a href="arch/aarch64/fn.vceqz_s64.html">arch::aarch64::vceqz_s64</a></li><li><a href="arch/aarch64/fn.vceqz_s8.html">arch::aarch64::vceqz_s8</a></li><li><a href="arch/aarch64/fn.vceqz_u16.html">arch::aarch64::vceqz_u16</a></li><li><a href="arch/aarch64/fn.vceqz_u32.html">arch::aarch64::vceqz_u32</a></li><li><a href="arch/aarch64/fn.vceqz_u64.html">arch::aarch64::vceqz_u64</a></li><li><a href="arch/aarch64/fn.vceqz_u8.html">arch::aarch64::vceqz_u8</a></li><li><a href="arch/aarch64/fn.vceqzq_f32.html">arch::aarch64::vceqzq_f32</a></li><li><a href="arch/aarch64/fn.vceqzq_f64.html">arch::aarch64::vceqzq_f64</a></li><li><a href="arch/aarch64/fn.vceqzq_p64.html">arch::aarch64::vceqzq_p64</a></li><li><a href="arch/aarch64/fn.vceqzq_p8.html">arch::aarch64::vceqzq_p8</a></li><li><a href="arch/aarch64/fn.vceqzq_s16.html">arch::aarch64::vceqzq_s16</a></li><li><a href="arch/aarch64/fn.vceqzq_s32.html">arch::aarch64::vceqzq_s32</a></li><li><a href="arch/aarch64/fn.vceqzq_s64.html">arch::aarch64::vceqzq_s64</a></li><li><a href="arch/aarch64/fn.vceqzq_s8.html">arch::aarch64::vceqzq_s8</a></li><li><a href="arch/aarch64/fn.vceqzq_u16.html">arch::aarch64::vceqzq_u16</a></li><li><a href="arch/aarch64/fn.vceqzq_u32.html">arch::aarch64::vceqzq_u32</a></li><li><a href="arch/aarch64/fn.vceqzq_u64.html">arch::aarch64::vceqzq_u64</a></li><li><a href="arch/aarch64/fn.vceqzq_u8.html">arch::aarch64::vceqzq_u8</a></li><li><a href="arch/aarch64/fn.vcge_f32.html">arch::aarch64::vcge_f32</a></li><li><a href="arch/aarch64/fn.vcge_f64.html">arch::aarch64::vcge_f64</a></li><li><a href="arch/aarch64/fn.vcge_s16.html">arch::aarch64::vcge_s16</a></li><li><a href="arch/aarch64/fn.vcge_s32.html">arch::aarch64::vcge_s32</a></li><li><a href="arch/aarch64/fn.vcge_s64.html">arch::aarch64::vcge_s64</a></li><li><a href="arch/aarch64/fn.vcge_s8.html">arch::aarch64::vcge_s8</a></li><li><a href="arch/aarch64/fn.vcge_u16.html">arch::aarch64::vcge_u16</a></li><li><a href="arch/aarch64/fn.vcge_u32.html">arch::aarch64::vcge_u32</a></li><li><a href="arch/aarch64/fn.vcge_u64.html">arch::aarch64::vcge_u64</a></li><li><a href="arch/aarch64/fn.vcge_u8.html">arch::aarch64::vcge_u8</a></li><li><a href="arch/aarch64/fn.vcgeq_f32.html">arch::aarch64::vcgeq_f32</a></li><li><a href="arch/aarch64/fn.vcgeq_f64.html">arch::aarch64::vcgeq_f64</a></li><li><a href="arch/aarch64/fn.vcgeq_s16.html">arch::aarch64::vcgeq_s16</a></li><li><a href="arch/aarch64/fn.vcgeq_s32.html">arch::aarch64::vcgeq_s32</a></li><li><a href="arch/aarch64/fn.vcgeq_s64.html">arch::aarch64::vcgeq_s64</a></li><li><a href="arch/aarch64/fn.vcgeq_s8.html">arch::aarch64::vcgeq_s8</a></li><li><a href="arch/aarch64/fn.vcgeq_u16.html">arch::aarch64::vcgeq_u16</a></li><li><a href="arch/aarch64/fn.vcgeq_u32.html">arch::aarch64::vcgeq_u32</a></li><li><a href="arch/aarch64/fn.vcgeq_u64.html">arch::aarch64::vcgeq_u64</a></li><li><a href="arch/aarch64/fn.vcgeq_u8.html">arch::aarch64::vcgeq_u8</a></li><li><a href="arch/aarch64/fn.vcgez_f32.html">arch::aarch64::vcgez_f32</a></li><li><a href="arch/aarch64/fn.vcgez_f64.html">arch::aarch64::vcgez_f64</a></li><li><a href="arch/aarch64/fn.vcgez_s16.html">arch::aarch64::vcgez_s16</a></li><li><a href="arch/aarch64/fn.vcgez_s32.html">arch::aarch64::vcgez_s32</a></li><li><a href="arch/aarch64/fn.vcgez_s64.html">arch::aarch64::vcgez_s64</a></li><li><a href="arch/aarch64/fn.vcgez_s8.html">arch::aarch64::vcgez_s8</a></li><li><a href="arch/aarch64/fn.vcgezq_f32.html">arch::aarch64::vcgezq_f32</a></li><li><a href="arch/aarch64/fn.vcgezq_f64.html">arch::aarch64::vcgezq_f64</a></li><li><a href="arch/aarch64/fn.vcgezq_s16.html">arch::aarch64::vcgezq_s16</a></li><li><a href="arch/aarch64/fn.vcgezq_s32.html">arch::aarch64::vcgezq_s32</a></li><li><a href="arch/aarch64/fn.vcgezq_s64.html">arch::aarch64::vcgezq_s64</a></li><li><a href="arch/aarch64/fn.vcgezq_s8.html">arch::aarch64::vcgezq_s8</a></li><li><a href="arch/aarch64/fn.vcgt_f32.html">arch::aarch64::vcgt_f32</a></li><li><a href="arch/aarch64/fn.vcgt_f64.html">arch::aarch64::vcgt_f64</a></li><li><a href="arch/aarch64/fn.vcgt_s16.html">arch::aarch64::vcgt_s16</a></li><li><a href="arch/aarch64/fn.vcgt_s32.html">arch::aarch64::vcgt_s32</a></li><li><a href="arch/aarch64/fn.vcgt_s64.html">arch::aarch64::vcgt_s64</a></li><li><a href="arch/aarch64/fn.vcgt_s8.html">arch::aarch64::vcgt_s8</a></li><li><a href="arch/aarch64/fn.vcgt_u16.html">arch::aarch64::vcgt_u16</a></li><li><a href="arch/aarch64/fn.vcgt_u32.html">arch::aarch64::vcgt_u32</a></li><li><a href="arch/aarch64/fn.vcgt_u64.html">arch::aarch64::vcgt_u64</a></li><li><a href="arch/aarch64/fn.vcgt_u8.html">arch::aarch64::vcgt_u8</a></li><li><a href="arch/aarch64/fn.vcgtq_f32.html">arch::aarch64::vcgtq_f32</a></li><li><a href="arch/aarch64/fn.vcgtq_f64.html">arch::aarch64::vcgtq_f64</a></li><li><a href="arch/aarch64/fn.vcgtq_s16.html">arch::aarch64::vcgtq_s16</a></li><li><a href="arch/aarch64/fn.vcgtq_s32.html">arch::aarch64::vcgtq_s32</a></li><li><a href="arch/aarch64/fn.vcgtq_s64.html">arch::aarch64::vcgtq_s64</a></li><li><a href="arch/aarch64/fn.vcgtq_s8.html">arch::aarch64::vcgtq_s8</a></li><li><a href="arch/aarch64/fn.vcgtq_u16.html">arch::aarch64::vcgtq_u16</a></li><li><a href="arch/aarch64/fn.vcgtq_u32.html">arch::aarch64::vcgtq_u32</a></li><li><a href="arch/aarch64/fn.vcgtq_u64.html">arch::aarch64::vcgtq_u64</a></li><li><a href="arch/aarch64/fn.vcgtq_u8.html">arch::aarch64::vcgtq_u8</a></li><li><a href="arch/aarch64/fn.vcgtz_f32.html">arch::aarch64::vcgtz_f32</a></li><li><a href="arch/aarch64/fn.vcgtz_f64.html">arch::aarch64::vcgtz_f64</a></li><li><a href="arch/aarch64/fn.vcgtz_s16.html">arch::aarch64::vcgtz_s16</a></li><li><a href="arch/aarch64/fn.vcgtz_s32.html">arch::aarch64::vcgtz_s32</a></li><li><a href="arch/aarch64/fn.vcgtz_s64.html">arch::aarch64::vcgtz_s64</a></li><li><a href="arch/aarch64/fn.vcgtz_s8.html">arch::aarch64::vcgtz_s8</a></li><li><a href="arch/aarch64/fn.vcgtzq_f32.html">arch::aarch64::vcgtzq_f32</a></li><li><a href="arch/aarch64/fn.vcgtzq_f64.html">arch::aarch64::vcgtzq_f64</a></li><li><a href="arch/aarch64/fn.vcgtzq_s16.html">arch::aarch64::vcgtzq_s16</a></li><li><a href="arch/aarch64/fn.vcgtzq_s32.html">arch::aarch64::vcgtzq_s32</a></li><li><a href="arch/aarch64/fn.vcgtzq_s64.html">arch::aarch64::vcgtzq_s64</a></li><li><a href="arch/aarch64/fn.vcgtzq_s8.html">arch::aarch64::vcgtzq_s8</a></li><li><a href="arch/aarch64/fn.vcle_f32.html">arch::aarch64::vcle_f32</a></li><li><a href="arch/aarch64/fn.vcle_f64.html">arch::aarch64::vcle_f64</a></li><li><a href="arch/aarch64/fn.vcle_s16.html">arch::aarch64::vcle_s16</a></li><li><a href="arch/aarch64/fn.vcle_s32.html">arch::aarch64::vcle_s32</a></li><li><a href="arch/aarch64/fn.vcle_s64.html">arch::aarch64::vcle_s64</a></li><li><a href="arch/aarch64/fn.vcle_s8.html">arch::aarch64::vcle_s8</a></li><li><a href="arch/aarch64/fn.vcle_u16.html">arch::aarch64::vcle_u16</a></li><li><a href="arch/aarch64/fn.vcle_u32.html">arch::aarch64::vcle_u32</a></li><li><a href="arch/aarch64/fn.vcle_u64.html">arch::aarch64::vcle_u64</a></li><li><a href="arch/aarch64/fn.vcle_u8.html">arch::aarch64::vcle_u8</a></li><li><a href="arch/aarch64/fn.vcleq_f32.html">arch::aarch64::vcleq_f32</a></li><li><a href="arch/aarch64/fn.vcleq_f64.html">arch::aarch64::vcleq_f64</a></li><li><a href="arch/aarch64/fn.vcleq_s16.html">arch::aarch64::vcleq_s16</a></li><li><a href="arch/aarch64/fn.vcleq_s32.html">arch::aarch64::vcleq_s32</a></li><li><a href="arch/aarch64/fn.vcleq_s64.html">arch::aarch64::vcleq_s64</a></li><li><a href="arch/aarch64/fn.vcleq_s8.html">arch::aarch64::vcleq_s8</a></li><li><a href="arch/aarch64/fn.vcleq_u16.html">arch::aarch64::vcleq_u16</a></li><li><a href="arch/aarch64/fn.vcleq_u32.html">arch::aarch64::vcleq_u32</a></li><li><a href="arch/aarch64/fn.vcleq_u64.html">arch::aarch64::vcleq_u64</a></li><li><a href="arch/aarch64/fn.vcleq_u8.html">arch::aarch64::vcleq_u8</a></li><li><a href="arch/aarch64/fn.vclez_f32.html">arch::aarch64::vclez_f32</a></li><li><a href="arch/aarch64/fn.vclez_f64.html">arch::aarch64::vclez_f64</a></li><li><a href="arch/aarch64/fn.vclez_s16.html">arch::aarch64::vclez_s16</a></li><li><a href="arch/aarch64/fn.vclez_s32.html">arch::aarch64::vclez_s32</a></li><li><a href="arch/aarch64/fn.vclez_s64.html">arch::aarch64::vclez_s64</a></li><li><a href="arch/aarch64/fn.vclez_s8.html">arch::aarch64::vclez_s8</a></li><li><a href="arch/aarch64/fn.vclezq_f32.html">arch::aarch64::vclezq_f32</a></li><li><a href="arch/aarch64/fn.vclezq_f64.html">arch::aarch64::vclezq_f64</a></li><li><a href="arch/aarch64/fn.vclezq_s16.html">arch::aarch64::vclezq_s16</a></li><li><a href="arch/aarch64/fn.vclezq_s32.html">arch::aarch64::vclezq_s32</a></li><li><a href="arch/aarch64/fn.vclezq_s64.html">arch::aarch64::vclezq_s64</a></li><li><a href="arch/aarch64/fn.vclezq_s8.html">arch::aarch64::vclezq_s8</a></li><li><a href="arch/aarch64/fn.vcls_s16.html">arch::aarch64::vcls_s16</a></li><li><a href="arch/aarch64/fn.vcls_s32.html">arch::aarch64::vcls_s32</a></li><li><a href="arch/aarch64/fn.vcls_s8.html">arch::aarch64::vcls_s8</a></li><li><a href="arch/aarch64/fn.vclsq_s16.html">arch::aarch64::vclsq_s16</a></li><li><a href="arch/aarch64/fn.vclsq_s32.html">arch::aarch64::vclsq_s32</a></li><li><a href="arch/aarch64/fn.vclsq_s8.html">arch::aarch64::vclsq_s8</a></li><li><a href="arch/aarch64/fn.vclt_f32.html">arch::aarch64::vclt_f32</a></li><li><a href="arch/aarch64/fn.vclt_f64.html">arch::aarch64::vclt_f64</a></li><li><a href="arch/aarch64/fn.vclt_s16.html">arch::aarch64::vclt_s16</a></li><li><a href="arch/aarch64/fn.vclt_s32.html">arch::aarch64::vclt_s32</a></li><li><a href="arch/aarch64/fn.vclt_s64.html">arch::aarch64::vclt_s64</a></li><li><a href="arch/aarch64/fn.vclt_s8.html">arch::aarch64::vclt_s8</a></li><li><a href="arch/aarch64/fn.vclt_u16.html">arch::aarch64::vclt_u16</a></li><li><a href="arch/aarch64/fn.vclt_u32.html">arch::aarch64::vclt_u32</a></li><li><a href="arch/aarch64/fn.vclt_u64.html">arch::aarch64::vclt_u64</a></li><li><a href="arch/aarch64/fn.vclt_u8.html">arch::aarch64::vclt_u8</a></li><li><a href="arch/aarch64/fn.vcltq_f32.html">arch::aarch64::vcltq_f32</a></li><li><a href="arch/aarch64/fn.vcltq_f64.html">arch::aarch64::vcltq_f64</a></li><li><a href="arch/aarch64/fn.vcltq_s16.html">arch::aarch64::vcltq_s16</a></li><li><a href="arch/aarch64/fn.vcltq_s32.html">arch::aarch64::vcltq_s32</a></li><li><a href="arch/aarch64/fn.vcltq_s64.html">arch::aarch64::vcltq_s64</a></li><li><a href="arch/aarch64/fn.vcltq_s8.html">arch::aarch64::vcltq_s8</a></li><li><a href="arch/aarch64/fn.vcltq_u16.html">arch::aarch64::vcltq_u16</a></li><li><a href="arch/aarch64/fn.vcltq_u32.html">arch::aarch64::vcltq_u32</a></li><li><a href="arch/aarch64/fn.vcltq_u64.html">arch::aarch64::vcltq_u64</a></li><li><a href="arch/aarch64/fn.vcltq_u8.html">arch::aarch64::vcltq_u8</a></li><li><a href="arch/aarch64/fn.vcltz_f32.html">arch::aarch64::vcltz_f32</a></li><li><a href="arch/aarch64/fn.vcltz_f64.html">arch::aarch64::vcltz_f64</a></li><li><a href="arch/aarch64/fn.vcltz_s16.html">arch::aarch64::vcltz_s16</a></li><li><a href="arch/aarch64/fn.vcltz_s32.html">arch::aarch64::vcltz_s32</a></li><li><a href="arch/aarch64/fn.vcltz_s64.html">arch::aarch64::vcltz_s64</a></li><li><a href="arch/aarch64/fn.vcltz_s8.html">arch::aarch64::vcltz_s8</a></li><li><a href="arch/aarch64/fn.vcltzq_f32.html">arch::aarch64::vcltzq_f32</a></li><li><a href="arch/aarch64/fn.vcltzq_f64.html">arch::aarch64::vcltzq_f64</a></li><li><a href="arch/aarch64/fn.vcltzq_s16.html">arch::aarch64::vcltzq_s16</a></li><li><a href="arch/aarch64/fn.vcltzq_s32.html">arch::aarch64::vcltzq_s32</a></li><li><a href="arch/aarch64/fn.vcltzq_s64.html">arch::aarch64::vcltzq_s64</a></li><li><a href="arch/aarch64/fn.vcltzq_s8.html">arch::aarch64::vcltzq_s8</a></li><li><a href="arch/aarch64/fn.vclz_s16.html">arch::aarch64::vclz_s16</a></li><li><a href="arch/aarch64/fn.vclz_s32.html">arch::aarch64::vclz_s32</a></li><li><a href="arch/aarch64/fn.vclz_s8.html">arch::aarch64::vclz_s8</a></li><li><a href="arch/aarch64/fn.vclz_u16.html">arch::aarch64::vclz_u16</a></li><li><a href="arch/aarch64/fn.vclz_u32.html">arch::aarch64::vclz_u32</a></li><li><a href="arch/aarch64/fn.vclz_u8.html">arch::aarch64::vclz_u8</a></li><li><a href="arch/aarch64/fn.vclzq_s16.html">arch::aarch64::vclzq_s16</a></li><li><a href="arch/aarch64/fn.vclzq_s32.html">arch::aarch64::vclzq_s32</a></li><li><a href="arch/aarch64/fn.vclzq_s8.html">arch::aarch64::vclzq_s8</a></li><li><a href="arch/aarch64/fn.vclzq_u16.html">arch::aarch64::vclzq_u16</a></li><li><a href="arch/aarch64/fn.vclzq_u32.html">arch::aarch64::vclzq_u32</a></li><li><a href="arch/aarch64/fn.vclzq_u8.html">arch::aarch64::vclzq_u8</a></li><li><a href="arch/aarch64/fn.vcnt_p8.html">arch::aarch64::vcnt_p8</a></li><li><a href="arch/aarch64/fn.vcnt_s8.html">arch::aarch64::vcnt_s8</a></li><li><a href="arch/aarch64/fn.vcnt_u8.html">arch::aarch64::vcnt_u8</a></li><li><a href="arch/aarch64/fn.vcntq_p8.html">arch::aarch64::vcntq_p8</a></li><li><a href="arch/aarch64/fn.vcntq_s8.html">arch::aarch64::vcntq_s8</a></li><li><a href="arch/aarch64/fn.vcntq_u8.html">arch::aarch64::vcntq_u8</a></li><li><a href="arch/aarch64/fn.vcombine_f32.html">arch::aarch64::vcombine_f32</a></li><li><a href="arch/aarch64/fn.vcombine_f64.html">arch::aarch64::vcombine_f64</a></li><li><a href="arch/aarch64/fn.vcombine_p16.html">arch::aarch64::vcombine_p16</a></li><li><a href="arch/aarch64/fn.vcombine_p64.html">arch::aarch64::vcombine_p64</a></li><li><a href="arch/aarch64/fn.vcombine_p8.html">arch::aarch64::vcombine_p8</a></li><li><a href="arch/aarch64/fn.vcombine_s16.html">arch::aarch64::vcombine_s16</a></li><li><a href="arch/aarch64/fn.vcombine_s32.html">arch::aarch64::vcombine_s32</a></li><li><a href="arch/aarch64/fn.vcombine_s64.html">arch::aarch64::vcombine_s64</a></li><li><a href="arch/aarch64/fn.vcombine_s8.html">arch::aarch64::vcombine_s8</a></li><li><a href="arch/aarch64/fn.vcombine_u16.html">arch::aarch64::vcombine_u16</a></li><li><a href="arch/aarch64/fn.vcombine_u32.html">arch::aarch64::vcombine_u32</a></li><li><a href="arch/aarch64/fn.vcombine_u64.html">arch::aarch64::vcombine_u64</a></li><li><a href="arch/aarch64/fn.vcombine_u8.html">arch::aarch64::vcombine_u8</a></li><li><a href="arch/aarch64/fn.vcopy_lane_f32.html">arch::aarch64::vcopy_lane_f32</a></li><li><a href="arch/aarch64/fn.vcopy_lane_f64.html">arch::aarch64::vcopy_lane_f64</a></li><li><a href="arch/aarch64/fn.vcopy_lane_p16.html">arch::aarch64::vcopy_lane_p16</a></li><li><a href="arch/aarch64/fn.vcopy_lane_p64.html">arch::aarch64::vcopy_lane_p64</a></li><li><a href="arch/aarch64/fn.vcopy_lane_p8.html">arch::aarch64::vcopy_lane_p8</a></li><li><a href="arch/aarch64/fn.vcopy_lane_s16.html">arch::aarch64::vcopy_lane_s16</a></li><li><a href="arch/aarch64/fn.vcopy_lane_s32.html">arch::aarch64::vcopy_lane_s32</a></li><li><a href="arch/aarch64/fn.vcopy_lane_s64.html">arch::aarch64::vcopy_lane_s64</a></li><li><a href="arch/aarch64/fn.vcopy_lane_s8.html">arch::aarch64::vcopy_lane_s8</a></li><li><a href="arch/aarch64/fn.vcopy_lane_u16.html">arch::aarch64::vcopy_lane_u16</a></li><li><a href="arch/aarch64/fn.vcopy_lane_u32.html">arch::aarch64::vcopy_lane_u32</a></li><li><a href="arch/aarch64/fn.vcopy_lane_u64.html">arch::aarch64::vcopy_lane_u64</a></li><li><a href="arch/aarch64/fn.vcopy_lane_u8.html">arch::aarch64::vcopy_lane_u8</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_f32.html">arch::aarch64::vcopy_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_f64.html">arch::aarch64::vcopy_laneq_f64</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_p16.html">arch::aarch64::vcopy_laneq_p16</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_p64.html">arch::aarch64::vcopy_laneq_p64</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_p8.html">arch::aarch64::vcopy_laneq_p8</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_s16.html">arch::aarch64::vcopy_laneq_s16</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_s32.html">arch::aarch64::vcopy_laneq_s32</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_s64.html">arch::aarch64::vcopy_laneq_s64</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_s8.html">arch::aarch64::vcopy_laneq_s8</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_u16.html">arch::aarch64::vcopy_laneq_u16</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_u32.html">arch::aarch64::vcopy_laneq_u32</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_u64.html">arch::aarch64::vcopy_laneq_u64</a></li><li><a href="arch/aarch64/fn.vcopy_laneq_u8.html">arch::aarch64::vcopy_laneq_u8</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_f32.html">arch::aarch64::vcopyq_lane_f32</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_f64.html">arch::aarch64::vcopyq_lane_f64</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_p16.html">arch::aarch64::vcopyq_lane_p16</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_p64.html">arch::aarch64::vcopyq_lane_p64</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_p8.html">arch::aarch64::vcopyq_lane_p8</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_s16.html">arch::aarch64::vcopyq_lane_s16</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_s32.html">arch::aarch64::vcopyq_lane_s32</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_s64.html">arch::aarch64::vcopyq_lane_s64</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_s8.html">arch::aarch64::vcopyq_lane_s8</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_u16.html">arch::aarch64::vcopyq_lane_u16</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_u32.html">arch::aarch64::vcopyq_lane_u32</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_u64.html">arch::aarch64::vcopyq_lane_u64</a></li><li><a href="arch/aarch64/fn.vcopyq_lane_u8.html">arch::aarch64::vcopyq_lane_u8</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_f32.html">arch::aarch64::vcopyq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_f64.html">arch::aarch64::vcopyq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_p16.html">arch::aarch64::vcopyq_laneq_p16</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_p64.html">arch::aarch64::vcopyq_laneq_p64</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_p8.html">arch::aarch64::vcopyq_laneq_p8</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_s16.html">arch::aarch64::vcopyq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_s32.html">arch::aarch64::vcopyq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_s64.html">arch::aarch64::vcopyq_laneq_s64</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_s8.html">arch::aarch64::vcopyq_laneq_s8</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_u16.html">arch::aarch64::vcopyq_laneq_u16</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_u32.html">arch::aarch64::vcopyq_laneq_u32</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_u64.html">arch::aarch64::vcopyq_laneq_u64</a></li><li><a href="arch/aarch64/fn.vcopyq_laneq_u8.html">arch::aarch64::vcopyq_laneq_u8</a></li><li><a href="arch/aarch64/fn.vcreate_f32.html">arch::aarch64::vcreate_f32</a></li><li><a href="arch/aarch64/fn.vcreate_f64.html">arch::aarch64::vcreate_f64</a></li><li><a href="arch/aarch64/fn.vcreate_p16.html">arch::aarch64::vcreate_p16</a></li><li><a href="arch/aarch64/fn.vcreate_p64.html">arch::aarch64::vcreate_p64</a></li><li><a href="arch/aarch64/fn.vcreate_p8.html">arch::aarch64::vcreate_p8</a></li><li><a href="arch/aarch64/fn.vcreate_s32.html">arch::aarch64::vcreate_s32</a></li><li><a href="arch/aarch64/fn.vcreate_s64.html">arch::aarch64::vcreate_s64</a></li><li><a href="arch/aarch64/fn.vcreate_s8.html">arch::aarch64::vcreate_s8</a></li><li><a href="arch/aarch64/fn.vcreate_u32.html">arch::aarch64::vcreate_u32</a></li><li><a href="arch/aarch64/fn.vcreate_u64.html">arch::aarch64::vcreate_u64</a></li><li><a href="arch/aarch64/fn.vcreate_u8.html">arch::aarch64::vcreate_u8</a></li><li><a href="arch/aarch64/fn.vcvt_f32_f64.html">arch::aarch64::vcvt_f32_f64</a></li><li><a href="arch/aarch64/fn.vcvt_f32_s32.html">arch::aarch64::vcvt_f32_s32</a></li><li><a href="arch/aarch64/fn.vcvt_f32_u32.html">arch::aarch64::vcvt_f32_u32</a></li><li><a href="arch/aarch64/fn.vcvt_f64_f32.html">arch::aarch64::vcvt_f64_f32</a></li><li><a href="arch/aarch64/fn.vcvt_f64_s64.html">arch::aarch64::vcvt_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvt_f64_u64.html">arch::aarch64::vcvt_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvt_high_f32_f64.html">arch::aarch64::vcvt_high_f32_f64</a></li><li><a href="arch/aarch64/fn.vcvt_high_f64_f32.html">arch::aarch64::vcvt_high_f64_f32</a></li><li><a href="arch/aarch64/fn.vcvt_n_f64_s64.html">arch::aarch64::vcvt_n_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvt_n_f64_u64.html">arch::aarch64::vcvt_n_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvt_n_s64_f64.html">arch::aarch64::vcvt_n_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvt_n_u64_f64.html">arch::aarch64::vcvt_n_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvt_s32_f32.html">arch::aarch64::vcvt_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvt_s64_f64.html">arch::aarch64::vcvt_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvt_u32_f32.html">arch::aarch64::vcvt_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvt_u64_f64.html">arch::aarch64::vcvt_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvta_s32_f32.html">arch::aarch64::vcvta_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvta_s64_f64.html">arch::aarch64::vcvta_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvta_u32_f32.html">arch::aarch64::vcvta_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvta_u64_f64.html">arch::aarch64::vcvta_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtad_s64_f64.html">arch::aarch64::vcvtad_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtad_u64_f64.html">arch::aarch64::vcvtad_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtaq_s32_f32.html">arch::aarch64::vcvtaq_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtaq_s64_f64.html">arch::aarch64::vcvtaq_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtaq_u32_f32.html">arch::aarch64::vcvtaq_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtaq_u64_f64.html">arch::aarch64::vcvtaq_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtas_s32_f32.html">arch::aarch64::vcvtas_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtas_u32_f32.html">arch::aarch64::vcvtas_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtd_f64_s64.html">arch::aarch64::vcvtd_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvtd_f64_u64.html">arch::aarch64::vcvtd_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvtd_n_f64_s64.html">arch::aarch64::vcvtd_n_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvtd_n_f64_u64.html">arch::aarch64::vcvtd_n_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvtd_n_s64_f64.html">arch::aarch64::vcvtd_n_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtd_n_u64_f64.html">arch::aarch64::vcvtd_n_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtd_s64_f64.html">arch::aarch64::vcvtd_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtd_u64_f64.html">arch::aarch64::vcvtd_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtm_s32_f32.html">arch::aarch64::vcvtm_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtm_s64_f64.html">arch::aarch64::vcvtm_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtm_u32_f32.html">arch::aarch64::vcvtm_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtm_u64_f64.html">arch::aarch64::vcvtm_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtmd_s64_f64.html">arch::aarch64::vcvtmd_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtmd_u64_f64.html">arch::aarch64::vcvtmd_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtmq_s32_f32.html">arch::aarch64::vcvtmq_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtmq_s64_f64.html">arch::aarch64::vcvtmq_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtmq_u32_f32.html">arch::aarch64::vcvtmq_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtmq_u64_f64.html">arch::aarch64::vcvtmq_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtms_s32_f32.html">arch::aarch64::vcvtms_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtms_u32_f32.html">arch::aarch64::vcvtms_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtn_s32_f32.html">arch::aarch64::vcvtn_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtn_s64_f64.html">arch::aarch64::vcvtn_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtn_u32_f32.html">arch::aarch64::vcvtn_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtn_u64_f64.html">arch::aarch64::vcvtn_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtnd_s64_f64.html">arch::aarch64::vcvtnd_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtnd_u64_f64.html">arch::aarch64::vcvtnd_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtnq_s32_f32.html">arch::aarch64::vcvtnq_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtnq_s64_f64.html">arch::aarch64::vcvtnq_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtnq_u32_f32.html">arch::aarch64::vcvtnq_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtnq_u64_f64.html">arch::aarch64::vcvtnq_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtns_s32_f32.html">arch::aarch64::vcvtns_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtns_u32_f32.html">arch::aarch64::vcvtns_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtp_s32_f32.html">arch::aarch64::vcvtp_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtp_s64_f64.html">arch::aarch64::vcvtp_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtp_u32_f32.html">arch::aarch64::vcvtp_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtp_u64_f64.html">arch::aarch64::vcvtp_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtpd_s64_f64.html">arch::aarch64::vcvtpd_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtpd_u64_f64.html">arch::aarch64::vcvtpd_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtpq_s32_f32.html">arch::aarch64::vcvtpq_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtpq_s64_f64.html">arch::aarch64::vcvtpq_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtpq_u32_f32.html">arch::aarch64::vcvtpq_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtpq_u64_f64.html">arch::aarch64::vcvtpq_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtps_s32_f32.html">arch::aarch64::vcvtps_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtps_u32_f32.html">arch::aarch64::vcvtps_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtq_f32_s32.html">arch::aarch64::vcvtq_f32_s32</a></li><li><a href="arch/aarch64/fn.vcvtq_f32_u32.html">arch::aarch64::vcvtq_f32_u32</a></li><li><a href="arch/aarch64/fn.vcvtq_f64_s64.html">arch::aarch64::vcvtq_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvtq_f64_u64.html">arch::aarch64::vcvtq_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvtq_n_f64_s64.html">arch::aarch64::vcvtq_n_f64_s64</a></li><li><a href="arch/aarch64/fn.vcvtq_n_f64_u64.html">arch::aarch64::vcvtq_n_f64_u64</a></li><li><a href="arch/aarch64/fn.vcvtq_n_s64_f64.html">arch::aarch64::vcvtq_n_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtq_n_u64_f64.html">arch::aarch64::vcvtq_n_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvtq_s32_f32.html">arch::aarch64::vcvtq_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvtq_s64_f64.html">arch::aarch64::vcvtq_s64_f64</a></li><li><a href="arch/aarch64/fn.vcvtq_u32_f32.html">arch::aarch64::vcvtq_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtq_u64_f64.html">arch::aarch64::vcvtq_u64_f64</a></li><li><a href="arch/aarch64/fn.vcvts_f32_s32.html">arch::aarch64::vcvts_f32_s32</a></li><li><a href="arch/aarch64/fn.vcvts_f32_u32.html">arch::aarch64::vcvts_f32_u32</a></li><li><a href="arch/aarch64/fn.vcvts_n_f32_s32.html">arch::aarch64::vcvts_n_f32_s32</a></li><li><a href="arch/aarch64/fn.vcvts_n_f32_u32.html">arch::aarch64::vcvts_n_f32_u32</a></li><li><a href="arch/aarch64/fn.vcvts_n_s32_f32.html">arch::aarch64::vcvts_n_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvts_n_u32_f32.html">arch::aarch64::vcvts_n_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvts_s32_f32.html">arch::aarch64::vcvts_s32_f32</a></li><li><a href="arch/aarch64/fn.vcvts_u32_f32.html">arch::aarch64::vcvts_u32_f32</a></li><li><a href="arch/aarch64/fn.vcvtx_f32_f64.html">arch::aarch64::vcvtx_f32_f64</a></li><li><a href="arch/aarch64/fn.vcvtx_high_f32_f64.html">arch::aarch64::vcvtx_high_f32_f64</a></li><li><a href="arch/aarch64/fn.vdiv_f32.html">arch::aarch64::vdiv_f32</a></li><li><a href="arch/aarch64/fn.vdiv_f64.html">arch::aarch64::vdiv_f64</a></li><li><a href="arch/aarch64/fn.vdivq_f32.html">arch::aarch64::vdivq_f32</a></li><li><a href="arch/aarch64/fn.vdivq_f64.html">arch::aarch64::vdivq_f64</a></li><li><a href="arch/aarch64/fn.vdup_lane_f32.html">arch::aarch64::vdup_lane_f32</a></li><li><a href="arch/aarch64/fn.vdup_lane_f64.html">arch::aarch64::vdup_lane_f64</a></li><li><a href="arch/aarch64/fn.vdup_lane_p16.html">arch::aarch64::vdup_lane_p16</a></li><li><a href="arch/aarch64/fn.vdup_lane_p64.html">arch::aarch64::vdup_lane_p64</a></li><li><a href="arch/aarch64/fn.vdup_lane_p8.html">arch::aarch64::vdup_lane_p8</a></li><li><a href="arch/aarch64/fn.vdup_lane_s16.html">arch::aarch64::vdup_lane_s16</a></li><li><a href="arch/aarch64/fn.vdup_lane_s32.html">arch::aarch64::vdup_lane_s32</a></li><li><a href="arch/aarch64/fn.vdup_lane_s64.html">arch::aarch64::vdup_lane_s64</a></li><li><a href="arch/aarch64/fn.vdup_lane_s8.html">arch::aarch64::vdup_lane_s8</a></li><li><a href="arch/aarch64/fn.vdup_lane_u16.html">arch::aarch64::vdup_lane_u16</a></li><li><a href="arch/aarch64/fn.vdup_lane_u32.html">arch::aarch64::vdup_lane_u32</a></li><li><a href="arch/aarch64/fn.vdup_lane_u64.html">arch::aarch64::vdup_lane_u64</a></li><li><a href="arch/aarch64/fn.vdup_lane_u8.html">arch::aarch64::vdup_lane_u8</a></li><li><a href="arch/aarch64/fn.vdup_laneq_f32.html">arch::aarch64::vdup_laneq_f32</a></li><li><a href="arch/aarch64/fn.vdup_laneq_f64.html">arch::aarch64::vdup_laneq_f64</a></li><li><a href="arch/aarch64/fn.vdup_laneq_p16.html">arch::aarch64::vdup_laneq_p16</a></li><li><a href="arch/aarch64/fn.vdup_laneq_p64.html">arch::aarch64::vdup_laneq_p64</a></li><li><a href="arch/aarch64/fn.vdup_laneq_p8.html">arch::aarch64::vdup_laneq_p8</a></li><li><a href="arch/aarch64/fn.vdup_laneq_s16.html">arch::aarch64::vdup_laneq_s16</a></li><li><a href="arch/aarch64/fn.vdup_laneq_s32.html">arch::aarch64::vdup_laneq_s32</a></li><li><a href="arch/aarch64/fn.vdup_laneq_s64.html">arch::aarch64::vdup_laneq_s64</a></li><li><a href="arch/aarch64/fn.vdup_laneq_s8.html">arch::aarch64::vdup_laneq_s8</a></li><li><a href="arch/aarch64/fn.vdup_laneq_u16.html">arch::aarch64::vdup_laneq_u16</a></li><li><a href="arch/aarch64/fn.vdup_laneq_u32.html">arch::aarch64::vdup_laneq_u32</a></li><li><a href="arch/aarch64/fn.vdup_laneq_u64.html">arch::aarch64::vdup_laneq_u64</a></li><li><a href="arch/aarch64/fn.vdup_laneq_u8.html">arch::aarch64::vdup_laneq_u8</a></li><li><a href="arch/aarch64/fn.vdup_n_f32.html">arch::aarch64::vdup_n_f32</a></li><li><a href="arch/aarch64/fn.vdup_n_f64.html">arch::aarch64::vdup_n_f64</a></li><li><a href="arch/aarch64/fn.vdup_n_p16.html">arch::aarch64::vdup_n_p16</a></li><li><a href="arch/aarch64/fn.vdup_n_p64.html">arch::aarch64::vdup_n_p64</a></li><li><a href="arch/aarch64/fn.vdup_n_p8.html">arch::aarch64::vdup_n_p8</a></li><li><a href="arch/aarch64/fn.vdup_n_s16.html">arch::aarch64::vdup_n_s16</a></li><li><a href="arch/aarch64/fn.vdup_n_s32.html">arch::aarch64::vdup_n_s32</a></li><li><a href="arch/aarch64/fn.vdup_n_s64.html">arch::aarch64::vdup_n_s64</a></li><li><a href="arch/aarch64/fn.vdup_n_s8.html">arch::aarch64::vdup_n_s8</a></li><li><a href="arch/aarch64/fn.vdup_n_u16.html">arch::aarch64::vdup_n_u16</a></li><li><a href="arch/aarch64/fn.vdup_n_u32.html">arch::aarch64::vdup_n_u32</a></li><li><a href="arch/aarch64/fn.vdup_n_u64.html">arch::aarch64::vdup_n_u64</a></li><li><a href="arch/aarch64/fn.vdup_n_u8.html">arch::aarch64::vdup_n_u8</a></li><li><a href="arch/aarch64/fn.vdupb_lane_p8.html">arch::aarch64::vdupb_lane_p8</a></li><li><a href="arch/aarch64/fn.vdupb_lane_s8.html">arch::aarch64::vdupb_lane_s8</a></li><li><a href="arch/aarch64/fn.vdupb_lane_u8.html">arch::aarch64::vdupb_lane_u8</a></li><li><a href="arch/aarch64/fn.vdupb_laneq_p8.html">arch::aarch64::vdupb_laneq_p8</a></li><li><a href="arch/aarch64/fn.vdupb_laneq_s8.html">arch::aarch64::vdupb_laneq_s8</a></li><li><a href="arch/aarch64/fn.vdupb_laneq_u8.html">arch::aarch64::vdupb_laneq_u8</a></li><li><a href="arch/aarch64/fn.vdupd_lane_f64.html">arch::aarch64::vdupd_lane_f64</a></li><li><a href="arch/aarch64/fn.vdupd_lane_s64.html">arch::aarch64::vdupd_lane_s64</a></li><li><a href="arch/aarch64/fn.vdupd_lane_u64.html">arch::aarch64::vdupd_lane_u64</a></li><li><a href="arch/aarch64/fn.vdupd_laneq_f64.html">arch::aarch64::vdupd_laneq_f64</a></li><li><a href="arch/aarch64/fn.vdupd_laneq_s64.html">arch::aarch64::vdupd_laneq_s64</a></li><li><a href="arch/aarch64/fn.vdupd_laneq_u64.html">arch::aarch64::vdupd_laneq_u64</a></li><li><a href="arch/aarch64/fn.vduph_lane_p16.html">arch::aarch64::vduph_lane_p16</a></li><li><a href="arch/aarch64/fn.vduph_lane_s16.html">arch::aarch64::vduph_lane_s16</a></li><li><a href="arch/aarch64/fn.vduph_lane_u16.html">arch::aarch64::vduph_lane_u16</a></li><li><a href="arch/aarch64/fn.vduph_laneq_p16.html">arch::aarch64::vduph_laneq_p16</a></li><li><a href="arch/aarch64/fn.vduph_laneq_s16.html">arch::aarch64::vduph_laneq_s16</a></li><li><a href="arch/aarch64/fn.vduph_laneq_u16.html">arch::aarch64::vduph_laneq_u16</a></li><li><a href="arch/aarch64/fn.vdupq_lane_f32.html">arch::aarch64::vdupq_lane_f32</a></li><li><a href="arch/aarch64/fn.vdupq_lane_f64.html">arch::aarch64::vdupq_lane_f64</a></li><li><a href="arch/aarch64/fn.vdupq_lane_p16.html">arch::aarch64::vdupq_lane_p16</a></li><li><a href="arch/aarch64/fn.vdupq_lane_p64.html">arch::aarch64::vdupq_lane_p64</a></li><li><a href="arch/aarch64/fn.vdupq_lane_p8.html">arch::aarch64::vdupq_lane_p8</a></li><li><a href="arch/aarch64/fn.vdupq_lane_s16.html">arch::aarch64::vdupq_lane_s16</a></li><li><a href="arch/aarch64/fn.vdupq_lane_s32.html">arch::aarch64::vdupq_lane_s32</a></li><li><a href="arch/aarch64/fn.vdupq_lane_s64.html">arch::aarch64::vdupq_lane_s64</a></li><li><a href="arch/aarch64/fn.vdupq_lane_s8.html">arch::aarch64::vdupq_lane_s8</a></li><li><a href="arch/aarch64/fn.vdupq_lane_u16.html">arch::aarch64::vdupq_lane_u16</a></li><li><a href="arch/aarch64/fn.vdupq_lane_u32.html">arch::aarch64::vdupq_lane_u32</a></li><li><a href="arch/aarch64/fn.vdupq_lane_u64.html">arch::aarch64::vdupq_lane_u64</a></li><li><a href="arch/aarch64/fn.vdupq_lane_u8.html">arch::aarch64::vdupq_lane_u8</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_f32.html">arch::aarch64::vdupq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_f64.html">arch::aarch64::vdupq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_p16.html">arch::aarch64::vdupq_laneq_p16</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_p64.html">arch::aarch64::vdupq_laneq_p64</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_p8.html">arch::aarch64::vdupq_laneq_p8</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_s16.html">arch::aarch64::vdupq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_s32.html">arch::aarch64::vdupq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_s64.html">arch::aarch64::vdupq_laneq_s64</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_s8.html">arch::aarch64::vdupq_laneq_s8</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_u16.html">arch::aarch64::vdupq_laneq_u16</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_u32.html">arch::aarch64::vdupq_laneq_u32</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_u64.html">arch::aarch64::vdupq_laneq_u64</a></li><li><a href="arch/aarch64/fn.vdupq_laneq_u8.html">arch::aarch64::vdupq_laneq_u8</a></li><li><a href="arch/aarch64/fn.vdupq_n_f32.html">arch::aarch64::vdupq_n_f32</a></li><li><a href="arch/aarch64/fn.vdupq_n_f64.html">arch::aarch64::vdupq_n_f64</a></li><li><a href="arch/aarch64/fn.vdupq_n_p16.html">arch::aarch64::vdupq_n_p16</a></li><li><a href="arch/aarch64/fn.vdupq_n_p64.html">arch::aarch64::vdupq_n_p64</a></li><li><a href="arch/aarch64/fn.vdupq_n_p8.html">arch::aarch64::vdupq_n_p8</a></li><li><a href="arch/aarch64/fn.vdupq_n_s16.html">arch::aarch64::vdupq_n_s16</a></li><li><a href="arch/aarch64/fn.vdupq_n_s32.html">arch::aarch64::vdupq_n_s32</a></li><li><a href="arch/aarch64/fn.vdupq_n_s64.html">arch::aarch64::vdupq_n_s64</a></li><li><a href="arch/aarch64/fn.vdupq_n_s8.html">arch::aarch64::vdupq_n_s8</a></li><li><a href="arch/aarch64/fn.vdupq_n_u16.html">arch::aarch64::vdupq_n_u16</a></li><li><a href="arch/aarch64/fn.vdupq_n_u32.html">arch::aarch64::vdupq_n_u32</a></li><li><a href="arch/aarch64/fn.vdupq_n_u64.html">arch::aarch64::vdupq_n_u64</a></li><li><a href="arch/aarch64/fn.vdupq_n_u8.html">arch::aarch64::vdupq_n_u8</a></li><li><a href="arch/aarch64/fn.vdups_lane_f32.html">arch::aarch64::vdups_lane_f32</a></li><li><a href="arch/aarch64/fn.vdups_lane_s32.html">arch::aarch64::vdups_lane_s32</a></li><li><a href="arch/aarch64/fn.vdups_lane_u32.html">arch::aarch64::vdups_lane_u32</a></li><li><a href="arch/aarch64/fn.vdups_laneq_f32.html">arch::aarch64::vdups_laneq_f32</a></li><li><a href="arch/aarch64/fn.vdups_laneq_s32.html">arch::aarch64::vdups_laneq_s32</a></li><li><a href="arch/aarch64/fn.vdups_laneq_u32.html">arch::aarch64::vdups_laneq_u32</a></li><li><a href="arch/aarch64/fn.veor_s16.html">arch::aarch64::veor_s16</a></li><li><a href="arch/aarch64/fn.veor_s32.html">arch::aarch64::veor_s32</a></li><li><a href="arch/aarch64/fn.veor_s64.html">arch::aarch64::veor_s64</a></li><li><a href="arch/aarch64/fn.veor_s8.html">arch::aarch64::veor_s8</a></li><li><a href="arch/aarch64/fn.veor_u16.html">arch::aarch64::veor_u16</a></li><li><a href="arch/aarch64/fn.veor_u32.html">arch::aarch64::veor_u32</a></li><li><a href="arch/aarch64/fn.veor_u64.html">arch::aarch64::veor_u64</a></li><li><a href="arch/aarch64/fn.veor_u8.html">arch::aarch64::veor_u8</a></li><li><a href="arch/aarch64/fn.veorq_s16.html">arch::aarch64::veorq_s16</a></li><li><a href="arch/aarch64/fn.veorq_s32.html">arch::aarch64::veorq_s32</a></li><li><a href="arch/aarch64/fn.veorq_s64.html">arch::aarch64::veorq_s64</a></li><li><a href="arch/aarch64/fn.veorq_s8.html">arch::aarch64::veorq_s8</a></li><li><a href="arch/aarch64/fn.veorq_u16.html">arch::aarch64::veorq_u16</a></li><li><a href="arch/aarch64/fn.veorq_u32.html">arch::aarch64::veorq_u32</a></li><li><a href="arch/aarch64/fn.veorq_u64.html">arch::aarch64::veorq_u64</a></li><li><a href="arch/aarch64/fn.veorq_u8.html">arch::aarch64::veorq_u8</a></li><li><a href="arch/aarch64/fn.vext_f32.html">arch::aarch64::vext_f32</a></li><li><a href="arch/aarch64/fn.vext_f64.html">arch::aarch64::vext_f64</a></li><li><a href="arch/aarch64/fn.vext_p16.html">arch::aarch64::vext_p16</a></li><li><a href="arch/aarch64/fn.vext_p64.html">arch::aarch64::vext_p64</a></li><li><a href="arch/aarch64/fn.vext_p8.html">arch::aarch64::vext_p8</a></li><li><a href="arch/aarch64/fn.vext_s16.html">arch::aarch64::vext_s16</a></li><li><a href="arch/aarch64/fn.vext_s32.html">arch::aarch64::vext_s32</a></li><li><a href="arch/aarch64/fn.vext_s64.html">arch::aarch64::vext_s64</a></li><li><a href="arch/aarch64/fn.vext_s8.html">arch::aarch64::vext_s8</a></li><li><a href="arch/aarch64/fn.vext_u16.html">arch::aarch64::vext_u16</a></li><li><a href="arch/aarch64/fn.vext_u32.html">arch::aarch64::vext_u32</a></li><li><a href="arch/aarch64/fn.vext_u64.html">arch::aarch64::vext_u64</a></li><li><a href="arch/aarch64/fn.vext_u8.html">arch::aarch64::vext_u8</a></li><li><a href="arch/aarch64/fn.vextq_f32.html">arch::aarch64::vextq_f32</a></li><li><a href="arch/aarch64/fn.vextq_f64.html">arch::aarch64::vextq_f64</a></li><li><a href="arch/aarch64/fn.vextq_p16.html">arch::aarch64::vextq_p16</a></li><li><a href="arch/aarch64/fn.vextq_p64.html">arch::aarch64::vextq_p64</a></li><li><a href="arch/aarch64/fn.vextq_p8.html">arch::aarch64::vextq_p8</a></li><li><a href="arch/aarch64/fn.vextq_s16.html">arch::aarch64::vextq_s16</a></li><li><a href="arch/aarch64/fn.vextq_s32.html">arch::aarch64::vextq_s32</a></li><li><a href="arch/aarch64/fn.vextq_s64.html">arch::aarch64::vextq_s64</a></li><li><a href="arch/aarch64/fn.vextq_s8.html">arch::aarch64::vextq_s8</a></li><li><a href="arch/aarch64/fn.vextq_u16.html">arch::aarch64::vextq_u16</a></li><li><a href="arch/aarch64/fn.vextq_u32.html">arch::aarch64::vextq_u32</a></li><li><a href="arch/aarch64/fn.vextq_u64.html">arch::aarch64::vextq_u64</a></li><li><a href="arch/aarch64/fn.vextq_u8.html">arch::aarch64::vextq_u8</a></li><li><a href="arch/aarch64/fn.vfma_f32.html">arch::aarch64::vfma_f32</a></li><li><a href="arch/aarch64/fn.vfma_f64.html">arch::aarch64::vfma_f64</a></li><li><a href="arch/aarch64/fn.vfma_lane_f32.html">arch::aarch64::vfma_lane_f32</a></li><li><a href="arch/aarch64/fn.vfma_lane_f64.html">arch::aarch64::vfma_lane_f64</a></li><li><a href="arch/aarch64/fn.vfma_laneq_f32.html">arch::aarch64::vfma_laneq_f32</a></li><li><a href="arch/aarch64/fn.vfma_laneq_f64.html">arch::aarch64::vfma_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfma_n_f32.html">arch::aarch64::vfma_n_f32</a></li><li><a href="arch/aarch64/fn.vfma_n_f64.html">arch::aarch64::vfma_n_f64</a></li><li><a href="arch/aarch64/fn.vfmad_lane_f64.html">arch::aarch64::vfmad_lane_f64</a></li><li><a href="arch/aarch64/fn.vfmad_laneq_f64.html">arch::aarch64::vfmad_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfmaq_f32.html">arch::aarch64::vfmaq_f32</a></li><li><a href="arch/aarch64/fn.vfmaq_f64.html">arch::aarch64::vfmaq_f64</a></li><li><a href="arch/aarch64/fn.vfmaq_lane_f32.html">arch::aarch64::vfmaq_lane_f32</a></li><li><a href="arch/aarch64/fn.vfmaq_lane_f64.html">arch::aarch64::vfmaq_lane_f64</a></li><li><a href="arch/aarch64/fn.vfmaq_laneq_f32.html">arch::aarch64::vfmaq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vfmaq_laneq_f64.html">arch::aarch64::vfmaq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfmaq_n_f32.html">arch::aarch64::vfmaq_n_f32</a></li><li><a href="arch/aarch64/fn.vfmaq_n_f64.html">arch::aarch64::vfmaq_n_f64</a></li><li><a href="arch/aarch64/fn.vfmas_lane_f32.html">arch::aarch64::vfmas_lane_f32</a></li><li><a href="arch/aarch64/fn.vfmas_laneq_f32.html">arch::aarch64::vfmas_laneq_f32</a></li><li><a href="arch/aarch64/fn.vfms_f32.html">arch::aarch64::vfms_f32</a></li><li><a href="arch/aarch64/fn.vfms_f64.html">arch::aarch64::vfms_f64</a></li><li><a href="arch/aarch64/fn.vfms_lane_f32.html">arch::aarch64::vfms_lane_f32</a></li><li><a href="arch/aarch64/fn.vfms_lane_f64.html">arch::aarch64::vfms_lane_f64</a></li><li><a href="arch/aarch64/fn.vfms_laneq_f32.html">arch::aarch64::vfms_laneq_f32</a></li><li><a href="arch/aarch64/fn.vfms_laneq_f64.html">arch::aarch64::vfms_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfms_n_f32.html">arch::aarch64::vfms_n_f32</a></li><li><a href="arch/aarch64/fn.vfms_n_f64.html">arch::aarch64::vfms_n_f64</a></li><li><a href="arch/aarch64/fn.vfmsd_lane_f64.html">arch::aarch64::vfmsd_lane_f64</a></li><li><a href="arch/aarch64/fn.vfmsd_laneq_f64.html">arch::aarch64::vfmsd_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfmsq_f32.html">arch::aarch64::vfmsq_f32</a></li><li><a href="arch/aarch64/fn.vfmsq_f64.html">arch::aarch64::vfmsq_f64</a></li><li><a href="arch/aarch64/fn.vfmsq_lane_f32.html">arch::aarch64::vfmsq_lane_f32</a></li><li><a href="arch/aarch64/fn.vfmsq_lane_f64.html">arch::aarch64::vfmsq_lane_f64</a></li><li><a href="arch/aarch64/fn.vfmsq_laneq_f32.html">arch::aarch64::vfmsq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vfmsq_laneq_f64.html">arch::aarch64::vfmsq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vfmsq_n_f32.html">arch::aarch64::vfmsq_n_f32</a></li><li><a href="arch/aarch64/fn.vfmsq_n_f64.html">arch::aarch64::vfmsq_n_f64</a></li><li><a href="arch/aarch64/fn.vfmss_lane_f32.html">arch::aarch64::vfmss_lane_f32</a></li><li><a href="arch/aarch64/fn.vfmss_laneq_f32.html">arch::aarch64::vfmss_laneq_f32</a></li><li><a href="arch/aarch64/fn.vget_high_f32.html">arch::aarch64::vget_high_f32</a></li><li><a href="arch/aarch64/fn.vget_high_f64.html">arch::aarch64::vget_high_f64</a></li><li><a href="arch/aarch64/fn.vget_high_p16.html">arch::aarch64::vget_high_p16</a></li><li><a href="arch/aarch64/fn.vget_high_p64.html">arch::aarch64::vget_high_p64</a></li><li><a href="arch/aarch64/fn.vget_high_p8.html">arch::aarch64::vget_high_p8</a></li><li><a href="arch/aarch64/fn.vget_high_s16.html">arch::aarch64::vget_high_s16</a></li><li><a href="arch/aarch64/fn.vget_high_s32.html">arch::aarch64::vget_high_s32</a></li><li><a href="arch/aarch64/fn.vget_high_s64.html">arch::aarch64::vget_high_s64</a></li><li><a href="arch/aarch64/fn.vget_high_s8.html">arch::aarch64::vget_high_s8</a></li><li><a href="arch/aarch64/fn.vget_high_u16.html">arch::aarch64::vget_high_u16</a></li><li><a href="arch/aarch64/fn.vget_high_u32.html">arch::aarch64::vget_high_u32</a></li><li><a href="arch/aarch64/fn.vget_high_u64.html">arch::aarch64::vget_high_u64</a></li><li><a href="arch/aarch64/fn.vget_high_u8.html">arch::aarch64::vget_high_u8</a></li><li><a href="arch/aarch64/fn.vget_lane_f32.html">arch::aarch64::vget_lane_f32</a></li><li><a href="arch/aarch64/fn.vget_lane_f64.html">arch::aarch64::vget_lane_f64</a></li><li><a href="arch/aarch64/fn.vget_lane_p16.html">arch::aarch64::vget_lane_p16</a></li><li><a href="arch/aarch64/fn.vget_lane_p64.html">arch::aarch64::vget_lane_p64</a></li><li><a href="arch/aarch64/fn.vget_lane_p8.html">arch::aarch64::vget_lane_p8</a></li><li><a href="arch/aarch64/fn.vget_lane_s16.html">arch::aarch64::vget_lane_s16</a></li><li><a href="arch/aarch64/fn.vget_lane_s32.html">arch::aarch64::vget_lane_s32</a></li><li><a href="arch/aarch64/fn.vget_lane_s64.html">arch::aarch64::vget_lane_s64</a></li><li><a href="arch/aarch64/fn.vget_lane_s8.html">arch::aarch64::vget_lane_s8</a></li><li><a href="arch/aarch64/fn.vget_lane_u16.html">arch::aarch64::vget_lane_u16</a></li><li><a href="arch/aarch64/fn.vget_lane_u32.html">arch::aarch64::vget_lane_u32</a></li><li><a href="arch/aarch64/fn.vget_lane_u64.html">arch::aarch64::vget_lane_u64</a></li><li><a href="arch/aarch64/fn.vget_lane_u8.html">arch::aarch64::vget_lane_u8</a></li><li><a href="arch/aarch64/fn.vget_low_f32.html">arch::aarch64::vget_low_f32</a></li><li><a href="arch/aarch64/fn.vget_low_f64.html">arch::aarch64::vget_low_f64</a></li><li><a href="arch/aarch64/fn.vget_low_p16.html">arch::aarch64::vget_low_p16</a></li><li><a href="arch/aarch64/fn.vget_low_p64.html">arch::aarch64::vget_low_p64</a></li><li><a href="arch/aarch64/fn.vget_low_p8.html">arch::aarch64::vget_low_p8</a></li><li><a href="arch/aarch64/fn.vget_low_s16.html">arch::aarch64::vget_low_s16</a></li><li><a href="arch/aarch64/fn.vget_low_s32.html">arch::aarch64::vget_low_s32</a></li><li><a href="arch/aarch64/fn.vget_low_s64.html">arch::aarch64::vget_low_s64</a></li><li><a href="arch/aarch64/fn.vget_low_s8.html">arch::aarch64::vget_low_s8</a></li><li><a href="arch/aarch64/fn.vget_low_u16.html">arch::aarch64::vget_low_u16</a></li><li><a href="arch/aarch64/fn.vget_low_u32.html">arch::aarch64::vget_low_u32</a></li><li><a href="arch/aarch64/fn.vget_low_u64.html">arch::aarch64::vget_low_u64</a></li><li><a href="arch/aarch64/fn.vget_low_u8.html">arch::aarch64::vget_low_u8</a></li><li><a href="arch/aarch64/fn.vgetq_lane_f32.html">arch::aarch64::vgetq_lane_f32</a></li><li><a href="arch/aarch64/fn.vgetq_lane_f64.html">arch::aarch64::vgetq_lane_f64</a></li><li><a href="arch/aarch64/fn.vgetq_lane_p16.html">arch::aarch64::vgetq_lane_p16</a></li><li><a href="arch/aarch64/fn.vgetq_lane_p64.html">arch::aarch64::vgetq_lane_p64</a></li><li><a href="arch/aarch64/fn.vgetq_lane_p8.html">arch::aarch64::vgetq_lane_p8</a></li><li><a href="arch/aarch64/fn.vgetq_lane_s16.html">arch::aarch64::vgetq_lane_s16</a></li><li><a href="arch/aarch64/fn.vgetq_lane_s32.html">arch::aarch64::vgetq_lane_s32</a></li><li><a href="arch/aarch64/fn.vgetq_lane_s64.html">arch::aarch64::vgetq_lane_s64</a></li><li><a href="arch/aarch64/fn.vgetq_lane_s8.html">arch::aarch64::vgetq_lane_s8</a></li><li><a href="arch/aarch64/fn.vgetq_lane_u16.html">arch::aarch64::vgetq_lane_u16</a></li><li><a href="arch/aarch64/fn.vgetq_lane_u32.html">arch::aarch64::vgetq_lane_u32</a></li><li><a href="arch/aarch64/fn.vgetq_lane_u64.html">arch::aarch64::vgetq_lane_u64</a></li><li><a href="arch/aarch64/fn.vgetq_lane_u8.html">arch::aarch64::vgetq_lane_u8</a></li><li><a href="arch/aarch64/fn.vhadd_s16.html">arch::aarch64::vhadd_s16</a></li><li><a href="arch/aarch64/fn.vhadd_s32.html">arch::aarch64::vhadd_s32</a></li><li><a href="arch/aarch64/fn.vhadd_s8.html">arch::aarch64::vhadd_s8</a></li><li><a href="arch/aarch64/fn.vhadd_u16.html">arch::aarch64::vhadd_u16</a></li><li><a href="arch/aarch64/fn.vhadd_u32.html">arch::aarch64::vhadd_u32</a></li><li><a href="arch/aarch64/fn.vhadd_u8.html">arch::aarch64::vhadd_u8</a></li><li><a href="arch/aarch64/fn.vhaddq_s16.html">arch::aarch64::vhaddq_s16</a></li><li><a href="arch/aarch64/fn.vhaddq_s32.html">arch::aarch64::vhaddq_s32</a></li><li><a href="arch/aarch64/fn.vhaddq_s8.html">arch::aarch64::vhaddq_s8</a></li><li><a href="arch/aarch64/fn.vhaddq_u16.html">arch::aarch64::vhaddq_u16</a></li><li><a href="arch/aarch64/fn.vhaddq_u32.html">arch::aarch64::vhaddq_u32</a></li><li><a href="arch/aarch64/fn.vhaddq_u8.html">arch::aarch64::vhaddq_u8</a></li><li><a href="arch/aarch64/fn.vhsub_s16.html">arch::aarch64::vhsub_s16</a></li><li><a href="arch/aarch64/fn.vhsub_s32.html">arch::aarch64::vhsub_s32</a></li><li><a href="arch/aarch64/fn.vhsub_s8.html">arch::aarch64::vhsub_s8</a></li><li><a href="arch/aarch64/fn.vhsub_u16.html">arch::aarch64::vhsub_u16</a></li><li><a href="arch/aarch64/fn.vhsub_u32.html">arch::aarch64::vhsub_u32</a></li><li><a href="arch/aarch64/fn.vhsub_u8.html">arch::aarch64::vhsub_u8</a></li><li><a href="arch/aarch64/fn.vhsubq_s16.html">arch::aarch64::vhsubq_s16</a></li><li><a href="arch/aarch64/fn.vhsubq_s32.html">arch::aarch64::vhsubq_s32</a></li><li><a href="arch/aarch64/fn.vhsubq_s8.html">arch::aarch64::vhsubq_s8</a></li><li><a href="arch/aarch64/fn.vhsubq_u16.html">arch::aarch64::vhsubq_u16</a></li><li><a href="arch/aarch64/fn.vhsubq_u32.html">arch::aarch64::vhsubq_u32</a></li><li><a href="arch/aarch64/fn.vhsubq_u8.html">arch::aarch64::vhsubq_u8</a></li><li><a href="arch/aarch64/fn.vld1_dup_f32.html">arch::aarch64::vld1_dup_f32</a></li><li><a href="arch/aarch64/fn.vld1_dup_p16.html">arch::aarch64::vld1_dup_p16</a></li><li><a href="arch/aarch64/fn.vld1_dup_p8.html">arch::aarch64::vld1_dup_p8</a></li><li><a href="arch/aarch64/fn.vld1_dup_s16.html">arch::aarch64::vld1_dup_s16</a></li><li><a href="arch/aarch64/fn.vld1_dup_s32.html">arch::aarch64::vld1_dup_s32</a></li><li><a href="arch/aarch64/fn.vld1_dup_s64.html">arch::aarch64::vld1_dup_s64</a></li><li><a href="arch/aarch64/fn.vld1_dup_s8.html">arch::aarch64::vld1_dup_s8</a></li><li><a href="arch/aarch64/fn.vld1_dup_u16.html">arch::aarch64::vld1_dup_u16</a></li><li><a href="arch/aarch64/fn.vld1_dup_u32.html">arch::aarch64::vld1_dup_u32</a></li><li><a href="arch/aarch64/fn.vld1_dup_u64.html">arch::aarch64::vld1_dup_u64</a></li><li><a href="arch/aarch64/fn.vld1_dup_u8.html">arch::aarch64::vld1_dup_u8</a></li><li><a href="arch/aarch64/fn.vld1_f32.html">arch::aarch64::vld1_f32</a></li><li><a href="arch/aarch64/fn.vld1_f64.html">arch::aarch64::vld1_f64</a></li><li><a href="arch/aarch64/fn.vld1_lane_f32.html">arch::aarch64::vld1_lane_f32</a></li><li><a href="arch/aarch64/fn.vld1_lane_p16.html">arch::aarch64::vld1_lane_p16</a></li><li><a href="arch/aarch64/fn.vld1_lane_p8.html">arch::aarch64::vld1_lane_p8</a></li><li><a href="arch/aarch64/fn.vld1_lane_s16.html">arch::aarch64::vld1_lane_s16</a></li><li><a href="arch/aarch64/fn.vld1_lane_s32.html">arch::aarch64::vld1_lane_s32</a></li><li><a href="arch/aarch64/fn.vld1_lane_s64.html">arch::aarch64::vld1_lane_s64</a></li><li><a href="arch/aarch64/fn.vld1_lane_s8.html">arch::aarch64::vld1_lane_s8</a></li><li><a href="arch/aarch64/fn.vld1_lane_u16.html">arch::aarch64::vld1_lane_u16</a></li><li><a href="arch/aarch64/fn.vld1_lane_u32.html">arch::aarch64::vld1_lane_u32</a></li><li><a href="arch/aarch64/fn.vld1_lane_u64.html">arch::aarch64::vld1_lane_u64</a></li><li><a href="arch/aarch64/fn.vld1_lane_u8.html">arch::aarch64::vld1_lane_u8</a></li><li><a href="arch/aarch64/fn.vld1_p16.html">arch::aarch64::vld1_p16</a></li><li><a href="arch/aarch64/fn.vld1_p8.html">arch::aarch64::vld1_p8</a></li><li><a href="arch/aarch64/fn.vld1_s16.html">arch::aarch64::vld1_s16</a></li><li><a href="arch/aarch64/fn.vld1_s32.html">arch::aarch64::vld1_s32</a></li><li><a href="arch/aarch64/fn.vld1_s64.html">arch::aarch64::vld1_s64</a></li><li><a href="arch/aarch64/fn.vld1_s8.html">arch::aarch64::vld1_s8</a></li><li><a href="arch/aarch64/fn.vld1_u16.html">arch::aarch64::vld1_u16</a></li><li><a href="arch/aarch64/fn.vld1_u32.html">arch::aarch64::vld1_u32</a></li><li><a href="arch/aarch64/fn.vld1_u64.html">arch::aarch64::vld1_u64</a></li><li><a href="arch/aarch64/fn.vld1_u8.html">arch::aarch64::vld1_u8</a></li><li><a href="arch/aarch64/fn.vld1q_dup_f32.html">arch::aarch64::vld1q_dup_f32</a></li><li><a href="arch/aarch64/fn.vld1q_dup_p16.html">arch::aarch64::vld1q_dup_p16</a></li><li><a href="arch/aarch64/fn.vld1q_dup_p8.html">arch::aarch64::vld1q_dup_p8</a></li><li><a href="arch/aarch64/fn.vld1q_dup_s16.html">arch::aarch64::vld1q_dup_s16</a></li><li><a href="arch/aarch64/fn.vld1q_dup_s32.html">arch::aarch64::vld1q_dup_s32</a></li><li><a href="arch/aarch64/fn.vld1q_dup_s64.html">arch::aarch64::vld1q_dup_s64</a></li><li><a href="arch/aarch64/fn.vld1q_dup_s8.html">arch::aarch64::vld1q_dup_s8</a></li><li><a href="arch/aarch64/fn.vld1q_dup_u16.html">arch::aarch64::vld1q_dup_u16</a></li><li><a href="arch/aarch64/fn.vld1q_dup_u32.html">arch::aarch64::vld1q_dup_u32</a></li><li><a href="arch/aarch64/fn.vld1q_dup_u64.html">arch::aarch64::vld1q_dup_u64</a></li><li><a href="arch/aarch64/fn.vld1q_dup_u8.html">arch::aarch64::vld1q_dup_u8</a></li><li><a href="arch/aarch64/fn.vld1q_f32.html">arch::aarch64::vld1q_f32</a></li><li><a href="arch/aarch64/fn.vld1q_f64.html">arch::aarch64::vld1q_f64</a></li><li><a href="arch/aarch64/fn.vld1q_lane_f32.html">arch::aarch64::vld1q_lane_f32</a></li><li><a href="arch/aarch64/fn.vld1q_lane_p16.html">arch::aarch64::vld1q_lane_p16</a></li><li><a href="arch/aarch64/fn.vld1q_lane_p8.html">arch::aarch64::vld1q_lane_p8</a></li><li><a href="arch/aarch64/fn.vld1q_lane_s16.html">arch::aarch64::vld1q_lane_s16</a></li><li><a href="arch/aarch64/fn.vld1q_lane_s32.html">arch::aarch64::vld1q_lane_s32</a></li><li><a href="arch/aarch64/fn.vld1q_lane_s64.html">arch::aarch64::vld1q_lane_s64</a></li><li><a href="arch/aarch64/fn.vld1q_lane_s8.html">arch::aarch64::vld1q_lane_s8</a></li><li><a href="arch/aarch64/fn.vld1q_lane_u16.html">arch::aarch64::vld1q_lane_u16</a></li><li><a href="arch/aarch64/fn.vld1q_lane_u32.html">arch::aarch64::vld1q_lane_u32</a></li><li><a href="arch/aarch64/fn.vld1q_lane_u64.html">arch::aarch64::vld1q_lane_u64</a></li><li><a href="arch/aarch64/fn.vld1q_lane_u8.html">arch::aarch64::vld1q_lane_u8</a></li><li><a href="arch/aarch64/fn.vld1q_p16.html">arch::aarch64::vld1q_p16</a></li><li><a href="arch/aarch64/fn.vld1q_p8.html">arch::aarch64::vld1q_p8</a></li><li><a href="arch/aarch64/fn.vld1q_s16.html">arch::aarch64::vld1q_s16</a></li><li><a href="arch/aarch64/fn.vld1q_s32.html">arch::aarch64::vld1q_s32</a></li><li><a href="arch/aarch64/fn.vld1q_s64.html">arch::aarch64::vld1q_s64</a></li><li><a href="arch/aarch64/fn.vld1q_s8.html">arch::aarch64::vld1q_s8</a></li><li><a href="arch/aarch64/fn.vld1q_u16.html">arch::aarch64::vld1q_u16</a></li><li><a href="arch/aarch64/fn.vld1q_u32.html">arch::aarch64::vld1q_u32</a></li><li><a href="arch/aarch64/fn.vld1q_u64.html">arch::aarch64::vld1q_u64</a></li><li><a href="arch/aarch64/fn.vld1q_u8.html">arch::aarch64::vld1q_u8</a></li><li><a href="arch/aarch64/fn.vmax_f32.html">arch::aarch64::vmax_f32</a></li><li><a href="arch/aarch64/fn.vmax_f64.html">arch::aarch64::vmax_f64</a></li><li><a href="arch/aarch64/fn.vmax_s16.html">arch::aarch64::vmax_s16</a></li><li><a href="arch/aarch64/fn.vmax_s32.html">arch::aarch64::vmax_s32</a></li><li><a href="arch/aarch64/fn.vmax_s8.html">arch::aarch64::vmax_s8</a></li><li><a href="arch/aarch64/fn.vmax_u16.html">arch::aarch64::vmax_u16</a></li><li><a href="arch/aarch64/fn.vmax_u32.html">arch::aarch64::vmax_u32</a></li><li><a href="arch/aarch64/fn.vmax_u8.html">arch::aarch64::vmax_u8</a></li><li><a href="arch/aarch64/fn.vmaxnm_f32.html">arch::aarch64::vmaxnm_f32</a></li><li><a href="arch/aarch64/fn.vmaxnm_f64.html">arch::aarch64::vmaxnm_f64</a></li><li><a href="arch/aarch64/fn.vmaxnmq_f32.html">arch::aarch64::vmaxnmq_f32</a></li><li><a href="arch/aarch64/fn.vmaxnmq_f64.html">arch::aarch64::vmaxnmq_f64</a></li><li><a href="arch/aarch64/fn.vmaxq_f32.html">arch::aarch64::vmaxq_f32</a></li><li><a href="arch/aarch64/fn.vmaxq_f64.html">arch::aarch64::vmaxq_f64</a></li><li><a href="arch/aarch64/fn.vmaxq_s16.html">arch::aarch64::vmaxq_s16</a></li><li><a href="arch/aarch64/fn.vmaxq_s32.html">arch::aarch64::vmaxq_s32</a></li><li><a href="arch/aarch64/fn.vmaxq_s8.html">arch::aarch64::vmaxq_s8</a></li><li><a href="arch/aarch64/fn.vmaxq_u16.html">arch::aarch64::vmaxq_u16</a></li><li><a href="arch/aarch64/fn.vmaxq_u32.html">arch::aarch64::vmaxq_u32</a></li><li><a href="arch/aarch64/fn.vmaxq_u8.html">arch::aarch64::vmaxq_u8</a></li><li><a href="arch/aarch64/fn.vmaxv_f32.html">arch::aarch64::vmaxv_f32</a></li><li><a href="arch/aarch64/fn.vmaxv_s16.html">arch::aarch64::vmaxv_s16</a></li><li><a href="arch/aarch64/fn.vmaxv_s32.html">arch::aarch64::vmaxv_s32</a></li><li><a href="arch/aarch64/fn.vmaxv_s8.html">arch::aarch64::vmaxv_s8</a></li><li><a href="arch/aarch64/fn.vmaxv_u16.html">arch::aarch64::vmaxv_u16</a></li><li><a href="arch/aarch64/fn.vmaxv_u32.html">arch::aarch64::vmaxv_u32</a></li><li><a href="arch/aarch64/fn.vmaxv_u8.html">arch::aarch64::vmaxv_u8</a></li><li><a href="arch/aarch64/fn.vmaxvq_f32.html">arch::aarch64::vmaxvq_f32</a></li><li><a href="arch/aarch64/fn.vmaxvq_f64.html">arch::aarch64::vmaxvq_f64</a></li><li><a href="arch/aarch64/fn.vmaxvq_s16.html">arch::aarch64::vmaxvq_s16</a></li><li><a href="arch/aarch64/fn.vmaxvq_s32.html">arch::aarch64::vmaxvq_s32</a></li><li><a href="arch/aarch64/fn.vmaxvq_s8.html">arch::aarch64::vmaxvq_s8</a></li><li><a href="arch/aarch64/fn.vmaxvq_u16.html">arch::aarch64::vmaxvq_u16</a></li><li><a href="arch/aarch64/fn.vmaxvq_u32.html">arch::aarch64::vmaxvq_u32</a></li><li><a href="arch/aarch64/fn.vmaxvq_u8.html">arch::aarch64::vmaxvq_u8</a></li><li><a href="arch/aarch64/fn.vmin_f32.html">arch::aarch64::vmin_f32</a></li><li><a href="arch/aarch64/fn.vmin_f64.html">arch::aarch64::vmin_f64</a></li><li><a href="arch/aarch64/fn.vmin_s16.html">arch::aarch64::vmin_s16</a></li><li><a href="arch/aarch64/fn.vmin_s32.html">arch::aarch64::vmin_s32</a></li><li><a href="arch/aarch64/fn.vmin_s8.html">arch::aarch64::vmin_s8</a></li><li><a href="arch/aarch64/fn.vmin_u16.html">arch::aarch64::vmin_u16</a></li><li><a href="arch/aarch64/fn.vmin_u32.html">arch::aarch64::vmin_u32</a></li><li><a href="arch/aarch64/fn.vmin_u8.html">arch::aarch64::vmin_u8</a></li><li><a href="arch/aarch64/fn.vminnm_f32.html">arch::aarch64::vminnm_f32</a></li><li><a href="arch/aarch64/fn.vminnm_f64.html">arch::aarch64::vminnm_f64</a></li><li><a href="arch/aarch64/fn.vminnmq_f32.html">arch::aarch64::vminnmq_f32</a></li><li><a href="arch/aarch64/fn.vminnmq_f64.html">arch::aarch64::vminnmq_f64</a></li><li><a href="arch/aarch64/fn.vminq_f32.html">arch::aarch64::vminq_f32</a></li><li><a href="arch/aarch64/fn.vminq_f64.html">arch::aarch64::vminq_f64</a></li><li><a href="arch/aarch64/fn.vminq_s16.html">arch::aarch64::vminq_s16</a></li><li><a href="arch/aarch64/fn.vminq_s32.html">arch::aarch64::vminq_s32</a></li><li><a href="arch/aarch64/fn.vminq_s8.html">arch::aarch64::vminq_s8</a></li><li><a href="arch/aarch64/fn.vminq_u16.html">arch::aarch64::vminq_u16</a></li><li><a href="arch/aarch64/fn.vminq_u32.html">arch::aarch64::vminq_u32</a></li><li><a href="arch/aarch64/fn.vminq_u8.html">arch::aarch64::vminq_u8</a></li><li><a href="arch/aarch64/fn.vminv_f32.html">arch::aarch64::vminv_f32</a></li><li><a href="arch/aarch64/fn.vminv_s16.html">arch::aarch64::vminv_s16</a></li><li><a href="arch/aarch64/fn.vminv_s32.html">arch::aarch64::vminv_s32</a></li><li><a href="arch/aarch64/fn.vminv_s8.html">arch::aarch64::vminv_s8</a></li><li><a href="arch/aarch64/fn.vminv_u16.html">arch::aarch64::vminv_u16</a></li><li><a href="arch/aarch64/fn.vminv_u32.html">arch::aarch64::vminv_u32</a></li><li><a href="arch/aarch64/fn.vminv_u8.html">arch::aarch64::vminv_u8</a></li><li><a href="arch/aarch64/fn.vminvq_f32.html">arch::aarch64::vminvq_f32</a></li><li><a href="arch/aarch64/fn.vminvq_f64.html">arch::aarch64::vminvq_f64</a></li><li><a href="arch/aarch64/fn.vminvq_s16.html">arch::aarch64::vminvq_s16</a></li><li><a href="arch/aarch64/fn.vminvq_s32.html">arch::aarch64::vminvq_s32</a></li><li><a href="arch/aarch64/fn.vminvq_s8.html">arch::aarch64::vminvq_s8</a></li><li><a href="arch/aarch64/fn.vminvq_u16.html">arch::aarch64::vminvq_u16</a></li><li><a href="arch/aarch64/fn.vminvq_u32.html">arch::aarch64::vminvq_u32</a></li><li><a href="arch/aarch64/fn.vminvq_u8.html">arch::aarch64::vminvq_u8</a></li><li><a href="arch/aarch64/fn.vmla_f32.html">arch::aarch64::vmla_f32</a></li><li><a href="arch/aarch64/fn.vmla_f64.html">arch::aarch64::vmla_f64</a></li><li><a href="arch/aarch64/fn.vmla_lane_f32.html">arch::aarch64::vmla_lane_f32</a></li><li><a href="arch/aarch64/fn.vmla_lane_s16.html">arch::aarch64::vmla_lane_s16</a></li><li><a href="arch/aarch64/fn.vmla_lane_s32.html">arch::aarch64::vmla_lane_s32</a></li><li><a href="arch/aarch64/fn.vmla_lane_u16.html">arch::aarch64::vmla_lane_u16</a></li><li><a href="arch/aarch64/fn.vmla_lane_u32.html">arch::aarch64::vmla_lane_u32</a></li><li><a href="arch/aarch64/fn.vmla_laneq_f32.html">arch::aarch64::vmla_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmla_laneq_s16.html">arch::aarch64::vmla_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmla_laneq_s32.html">arch::aarch64::vmla_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmla_laneq_u16.html">arch::aarch64::vmla_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmla_laneq_u32.html">arch::aarch64::vmla_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmla_n_f32.html">arch::aarch64::vmla_n_f32</a></li><li><a href="arch/aarch64/fn.vmla_n_s16.html">arch::aarch64::vmla_n_s16</a></li><li><a href="arch/aarch64/fn.vmla_n_s32.html">arch::aarch64::vmla_n_s32</a></li><li><a href="arch/aarch64/fn.vmla_n_u16.html">arch::aarch64::vmla_n_u16</a></li><li><a href="arch/aarch64/fn.vmla_n_u32.html">arch::aarch64::vmla_n_u32</a></li><li><a href="arch/aarch64/fn.vmla_s16.html">arch::aarch64::vmla_s16</a></li><li><a href="arch/aarch64/fn.vmla_s32.html">arch::aarch64::vmla_s32</a></li><li><a href="arch/aarch64/fn.vmla_s8.html">arch::aarch64::vmla_s8</a></li><li><a href="arch/aarch64/fn.vmla_u16.html">arch::aarch64::vmla_u16</a></li><li><a href="arch/aarch64/fn.vmla_u32.html">arch::aarch64::vmla_u32</a></li><li><a href="arch/aarch64/fn.vmla_u8.html">arch::aarch64::vmla_u8</a></li><li><a href="arch/aarch64/fn.vmlal_high_lane_s16.html">arch::aarch64::vmlal_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlal_high_lane_s32.html">arch::aarch64::vmlal_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlal_high_lane_u16.html">arch::aarch64::vmlal_high_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlal_high_lane_u32.html">arch::aarch64::vmlal_high_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlal_high_laneq_s16.html">arch::aarch64::vmlal_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlal_high_laneq_s32.html">arch::aarch64::vmlal_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlal_high_laneq_u16.html">arch::aarch64::vmlal_high_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlal_high_laneq_u32.html">arch::aarch64::vmlal_high_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlal_high_n_s16.html">arch::aarch64::vmlal_high_n_s16</a></li><li><a href="arch/aarch64/fn.vmlal_high_n_s32.html">arch::aarch64::vmlal_high_n_s32</a></li><li><a href="arch/aarch64/fn.vmlal_high_n_u16.html">arch::aarch64::vmlal_high_n_u16</a></li><li><a href="arch/aarch64/fn.vmlal_high_n_u32.html">arch::aarch64::vmlal_high_n_u32</a></li><li><a href="arch/aarch64/fn.vmlal_high_s16.html">arch::aarch64::vmlal_high_s16</a></li><li><a href="arch/aarch64/fn.vmlal_high_s32.html">arch::aarch64::vmlal_high_s32</a></li><li><a href="arch/aarch64/fn.vmlal_high_s8.html">arch::aarch64::vmlal_high_s8</a></li><li><a href="arch/aarch64/fn.vmlal_high_u16.html">arch::aarch64::vmlal_high_u16</a></li><li><a href="arch/aarch64/fn.vmlal_high_u32.html">arch::aarch64::vmlal_high_u32</a></li><li><a href="arch/aarch64/fn.vmlal_high_u8.html">arch::aarch64::vmlal_high_u8</a></li><li><a href="arch/aarch64/fn.vmlal_lane_s16.html">arch::aarch64::vmlal_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlal_lane_s32.html">arch::aarch64::vmlal_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlal_lane_u16.html">arch::aarch64::vmlal_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlal_lane_u32.html">arch::aarch64::vmlal_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlal_laneq_s16.html">arch::aarch64::vmlal_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlal_laneq_s32.html">arch::aarch64::vmlal_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlal_laneq_u16.html">arch::aarch64::vmlal_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlal_laneq_u32.html">arch::aarch64::vmlal_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlal_n_s16.html">arch::aarch64::vmlal_n_s16</a></li><li><a href="arch/aarch64/fn.vmlal_n_s32.html">arch::aarch64::vmlal_n_s32</a></li><li><a href="arch/aarch64/fn.vmlal_n_u16.html">arch::aarch64::vmlal_n_u16</a></li><li><a href="arch/aarch64/fn.vmlal_n_u32.html">arch::aarch64::vmlal_n_u32</a></li><li><a href="arch/aarch64/fn.vmlal_s16.html">arch::aarch64::vmlal_s16</a></li><li><a href="arch/aarch64/fn.vmlal_s32.html">arch::aarch64::vmlal_s32</a></li><li><a href="arch/aarch64/fn.vmlal_s8.html">arch::aarch64::vmlal_s8</a></li><li><a href="arch/aarch64/fn.vmlal_u16.html">arch::aarch64::vmlal_u16</a></li><li><a href="arch/aarch64/fn.vmlal_u32.html">arch::aarch64::vmlal_u32</a></li><li><a href="arch/aarch64/fn.vmlal_u8.html">arch::aarch64::vmlal_u8</a></li><li><a href="arch/aarch64/fn.vmlaq_f32.html">arch::aarch64::vmlaq_f32</a></li><li><a href="arch/aarch64/fn.vmlaq_f64.html">arch::aarch64::vmlaq_f64</a></li><li><a href="arch/aarch64/fn.vmlaq_lane_f32.html">arch::aarch64::vmlaq_lane_f32</a></li><li><a href="arch/aarch64/fn.vmlaq_lane_s16.html">arch::aarch64::vmlaq_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlaq_lane_s32.html">arch::aarch64::vmlaq_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlaq_lane_u16.html">arch::aarch64::vmlaq_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlaq_lane_u32.html">arch::aarch64::vmlaq_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlaq_laneq_f32.html">arch::aarch64::vmlaq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmlaq_laneq_s16.html">arch::aarch64::vmlaq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlaq_laneq_s32.html">arch::aarch64::vmlaq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlaq_laneq_u16.html">arch::aarch64::vmlaq_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlaq_laneq_u32.html">arch::aarch64::vmlaq_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlaq_n_f32.html">arch::aarch64::vmlaq_n_f32</a></li><li><a href="arch/aarch64/fn.vmlaq_n_s16.html">arch::aarch64::vmlaq_n_s16</a></li><li><a href="arch/aarch64/fn.vmlaq_n_s32.html">arch::aarch64::vmlaq_n_s32</a></li><li><a href="arch/aarch64/fn.vmlaq_n_u16.html">arch::aarch64::vmlaq_n_u16</a></li><li><a href="arch/aarch64/fn.vmlaq_n_u32.html">arch::aarch64::vmlaq_n_u32</a></li><li><a href="arch/aarch64/fn.vmlaq_s16.html">arch::aarch64::vmlaq_s16</a></li><li><a href="arch/aarch64/fn.vmlaq_s32.html">arch::aarch64::vmlaq_s32</a></li><li><a href="arch/aarch64/fn.vmlaq_s8.html">arch::aarch64::vmlaq_s8</a></li><li><a href="arch/aarch64/fn.vmlaq_u16.html">arch::aarch64::vmlaq_u16</a></li><li><a href="arch/aarch64/fn.vmlaq_u32.html">arch::aarch64::vmlaq_u32</a></li><li><a href="arch/aarch64/fn.vmlaq_u8.html">arch::aarch64::vmlaq_u8</a></li><li><a href="arch/aarch64/fn.vmls_f32.html">arch::aarch64::vmls_f32</a></li><li><a href="arch/aarch64/fn.vmls_f64.html">arch::aarch64::vmls_f64</a></li><li><a href="arch/aarch64/fn.vmls_lane_f32.html">arch::aarch64::vmls_lane_f32</a></li><li><a href="arch/aarch64/fn.vmls_lane_s16.html">arch::aarch64::vmls_lane_s16</a></li><li><a href="arch/aarch64/fn.vmls_lane_s32.html">arch::aarch64::vmls_lane_s32</a></li><li><a href="arch/aarch64/fn.vmls_lane_u16.html">arch::aarch64::vmls_lane_u16</a></li><li><a href="arch/aarch64/fn.vmls_lane_u32.html">arch::aarch64::vmls_lane_u32</a></li><li><a href="arch/aarch64/fn.vmls_laneq_f32.html">arch::aarch64::vmls_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmls_laneq_s16.html">arch::aarch64::vmls_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmls_laneq_s32.html">arch::aarch64::vmls_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmls_laneq_u16.html">arch::aarch64::vmls_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmls_laneq_u32.html">arch::aarch64::vmls_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmls_n_f32.html">arch::aarch64::vmls_n_f32</a></li><li><a href="arch/aarch64/fn.vmls_n_s16.html">arch::aarch64::vmls_n_s16</a></li><li><a href="arch/aarch64/fn.vmls_n_s32.html">arch::aarch64::vmls_n_s32</a></li><li><a href="arch/aarch64/fn.vmls_n_u16.html">arch::aarch64::vmls_n_u16</a></li><li><a href="arch/aarch64/fn.vmls_n_u32.html">arch::aarch64::vmls_n_u32</a></li><li><a href="arch/aarch64/fn.vmls_s16.html">arch::aarch64::vmls_s16</a></li><li><a href="arch/aarch64/fn.vmls_s32.html">arch::aarch64::vmls_s32</a></li><li><a href="arch/aarch64/fn.vmls_s8.html">arch::aarch64::vmls_s8</a></li><li><a href="arch/aarch64/fn.vmls_u16.html">arch::aarch64::vmls_u16</a></li><li><a href="arch/aarch64/fn.vmls_u32.html">arch::aarch64::vmls_u32</a></li><li><a href="arch/aarch64/fn.vmls_u8.html">arch::aarch64::vmls_u8</a></li><li><a href="arch/aarch64/fn.vmlsl_high_lane_s16.html">arch::aarch64::vmlsl_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_lane_s32.html">arch::aarch64::vmlsl_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_lane_u16.html">arch::aarch64::vmlsl_high_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_lane_u32.html">arch::aarch64::vmlsl_high_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_laneq_s16.html">arch::aarch64::vmlsl_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_laneq_s32.html">arch::aarch64::vmlsl_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_laneq_u16.html">arch::aarch64::vmlsl_high_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_laneq_u32.html">arch::aarch64::vmlsl_high_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_n_s16.html">arch::aarch64::vmlsl_high_n_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_n_s32.html">arch::aarch64::vmlsl_high_n_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_n_u16.html">arch::aarch64::vmlsl_high_n_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_n_u32.html">arch::aarch64::vmlsl_high_n_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_s16.html">arch::aarch64::vmlsl_high_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_s32.html">arch::aarch64::vmlsl_high_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_s8.html">arch::aarch64::vmlsl_high_s8</a></li><li><a href="arch/aarch64/fn.vmlsl_high_u16.html">arch::aarch64::vmlsl_high_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_high_u32.html">arch::aarch64::vmlsl_high_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_high_u8.html">arch::aarch64::vmlsl_high_u8</a></li><li><a href="arch/aarch64/fn.vmlsl_lane_s16.html">arch::aarch64::vmlsl_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_lane_s32.html">arch::aarch64::vmlsl_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_lane_u16.html">arch::aarch64::vmlsl_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_lane_u32.html">arch::aarch64::vmlsl_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_laneq_s16.html">arch::aarch64::vmlsl_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_laneq_s32.html">arch::aarch64::vmlsl_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_laneq_u16.html">arch::aarch64::vmlsl_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_laneq_u32.html">arch::aarch64::vmlsl_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_n_s16.html">arch::aarch64::vmlsl_n_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_n_s32.html">arch::aarch64::vmlsl_n_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_n_u16.html">arch::aarch64::vmlsl_n_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_n_u32.html">arch::aarch64::vmlsl_n_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_s16.html">arch::aarch64::vmlsl_s16</a></li><li><a href="arch/aarch64/fn.vmlsl_s32.html">arch::aarch64::vmlsl_s32</a></li><li><a href="arch/aarch64/fn.vmlsl_s8.html">arch::aarch64::vmlsl_s8</a></li><li><a href="arch/aarch64/fn.vmlsl_u16.html">arch::aarch64::vmlsl_u16</a></li><li><a href="arch/aarch64/fn.vmlsl_u32.html">arch::aarch64::vmlsl_u32</a></li><li><a href="arch/aarch64/fn.vmlsl_u8.html">arch::aarch64::vmlsl_u8</a></li><li><a href="arch/aarch64/fn.vmlsq_f32.html">arch::aarch64::vmlsq_f32</a></li><li><a href="arch/aarch64/fn.vmlsq_f64.html">arch::aarch64::vmlsq_f64</a></li><li><a href="arch/aarch64/fn.vmlsq_lane_f32.html">arch::aarch64::vmlsq_lane_f32</a></li><li><a href="arch/aarch64/fn.vmlsq_lane_s16.html">arch::aarch64::vmlsq_lane_s16</a></li><li><a href="arch/aarch64/fn.vmlsq_lane_s32.html">arch::aarch64::vmlsq_lane_s32</a></li><li><a href="arch/aarch64/fn.vmlsq_lane_u16.html">arch::aarch64::vmlsq_lane_u16</a></li><li><a href="arch/aarch64/fn.vmlsq_lane_u32.html">arch::aarch64::vmlsq_lane_u32</a></li><li><a href="arch/aarch64/fn.vmlsq_laneq_f32.html">arch::aarch64::vmlsq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmlsq_laneq_s16.html">arch::aarch64::vmlsq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmlsq_laneq_s32.html">arch::aarch64::vmlsq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmlsq_laneq_u16.html">arch::aarch64::vmlsq_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmlsq_laneq_u32.html">arch::aarch64::vmlsq_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmlsq_n_f32.html">arch::aarch64::vmlsq_n_f32</a></li><li><a href="arch/aarch64/fn.vmlsq_n_s16.html">arch::aarch64::vmlsq_n_s16</a></li><li><a href="arch/aarch64/fn.vmlsq_n_s32.html">arch::aarch64::vmlsq_n_s32</a></li><li><a href="arch/aarch64/fn.vmlsq_n_u16.html">arch::aarch64::vmlsq_n_u16</a></li><li><a href="arch/aarch64/fn.vmlsq_n_u32.html">arch::aarch64::vmlsq_n_u32</a></li><li><a href="arch/aarch64/fn.vmlsq_s16.html">arch::aarch64::vmlsq_s16</a></li><li><a href="arch/aarch64/fn.vmlsq_s32.html">arch::aarch64::vmlsq_s32</a></li><li><a href="arch/aarch64/fn.vmlsq_s8.html">arch::aarch64::vmlsq_s8</a></li><li><a href="arch/aarch64/fn.vmlsq_u16.html">arch::aarch64::vmlsq_u16</a></li><li><a href="arch/aarch64/fn.vmlsq_u32.html">arch::aarch64::vmlsq_u32</a></li><li><a href="arch/aarch64/fn.vmlsq_u8.html">arch::aarch64::vmlsq_u8</a></li><li><a href="arch/aarch64/fn.vmov_n_f32.html">arch::aarch64::vmov_n_f32</a></li><li><a href="arch/aarch64/fn.vmov_n_f64.html">arch::aarch64::vmov_n_f64</a></li><li><a href="arch/aarch64/fn.vmov_n_p16.html">arch::aarch64::vmov_n_p16</a></li><li><a href="arch/aarch64/fn.vmov_n_p64.html">arch::aarch64::vmov_n_p64</a></li><li><a href="arch/aarch64/fn.vmov_n_p8.html">arch::aarch64::vmov_n_p8</a></li><li><a href="arch/aarch64/fn.vmov_n_s16.html">arch::aarch64::vmov_n_s16</a></li><li><a href="arch/aarch64/fn.vmov_n_s32.html">arch::aarch64::vmov_n_s32</a></li><li><a href="arch/aarch64/fn.vmov_n_s64.html">arch::aarch64::vmov_n_s64</a></li><li><a href="arch/aarch64/fn.vmov_n_s8.html">arch::aarch64::vmov_n_s8</a></li><li><a href="arch/aarch64/fn.vmov_n_u16.html">arch::aarch64::vmov_n_u16</a></li><li><a href="arch/aarch64/fn.vmov_n_u32.html">arch::aarch64::vmov_n_u32</a></li><li><a href="arch/aarch64/fn.vmov_n_u64.html">arch::aarch64::vmov_n_u64</a></li><li><a href="arch/aarch64/fn.vmov_n_u8.html">arch::aarch64::vmov_n_u8</a></li><li><a href="arch/aarch64/fn.vmovl_s16.html">arch::aarch64::vmovl_s16</a></li><li><a href="arch/aarch64/fn.vmovl_s32.html">arch::aarch64::vmovl_s32</a></li><li><a href="arch/aarch64/fn.vmovl_s8.html">arch::aarch64::vmovl_s8</a></li><li><a href="arch/aarch64/fn.vmovl_u16.html">arch::aarch64::vmovl_u16</a></li><li><a href="arch/aarch64/fn.vmovl_u32.html">arch::aarch64::vmovl_u32</a></li><li><a href="arch/aarch64/fn.vmovl_u8.html">arch::aarch64::vmovl_u8</a></li><li><a href="arch/aarch64/fn.vmovn_high_s16.html">arch::aarch64::vmovn_high_s16</a></li><li><a href="arch/aarch64/fn.vmovn_high_s32.html">arch::aarch64::vmovn_high_s32</a></li><li><a href="arch/aarch64/fn.vmovn_high_s64.html">arch::aarch64::vmovn_high_s64</a></li><li><a href="arch/aarch64/fn.vmovn_high_u16.html">arch::aarch64::vmovn_high_u16</a></li><li><a href="arch/aarch64/fn.vmovn_high_u32.html">arch::aarch64::vmovn_high_u32</a></li><li><a href="arch/aarch64/fn.vmovn_high_u64.html">arch::aarch64::vmovn_high_u64</a></li><li><a href="arch/aarch64/fn.vmovn_s16.html">arch::aarch64::vmovn_s16</a></li><li><a href="arch/aarch64/fn.vmovn_s32.html">arch::aarch64::vmovn_s32</a></li><li><a href="arch/aarch64/fn.vmovn_s64.html">arch::aarch64::vmovn_s64</a></li><li><a href="arch/aarch64/fn.vmovn_u16.html">arch::aarch64::vmovn_u16</a></li><li><a href="arch/aarch64/fn.vmovn_u32.html">arch::aarch64::vmovn_u32</a></li><li><a href="arch/aarch64/fn.vmovn_u64.html">arch::aarch64::vmovn_u64</a></li><li><a href="arch/aarch64/fn.vmovq_n_f32.html">arch::aarch64::vmovq_n_f32</a></li><li><a href="arch/aarch64/fn.vmovq_n_f64.html">arch::aarch64::vmovq_n_f64</a></li><li><a href="arch/aarch64/fn.vmovq_n_p16.html">arch::aarch64::vmovq_n_p16</a></li><li><a href="arch/aarch64/fn.vmovq_n_p64.html">arch::aarch64::vmovq_n_p64</a></li><li><a href="arch/aarch64/fn.vmovq_n_p8.html">arch::aarch64::vmovq_n_p8</a></li><li><a href="arch/aarch64/fn.vmovq_n_s16.html">arch::aarch64::vmovq_n_s16</a></li><li><a href="arch/aarch64/fn.vmovq_n_s32.html">arch::aarch64::vmovq_n_s32</a></li><li><a href="arch/aarch64/fn.vmovq_n_s64.html">arch::aarch64::vmovq_n_s64</a></li><li><a href="arch/aarch64/fn.vmovq_n_s8.html">arch::aarch64::vmovq_n_s8</a></li><li><a href="arch/aarch64/fn.vmovq_n_u16.html">arch::aarch64::vmovq_n_u16</a></li><li><a href="arch/aarch64/fn.vmovq_n_u32.html">arch::aarch64::vmovq_n_u32</a></li><li><a href="arch/aarch64/fn.vmovq_n_u64.html">arch::aarch64::vmovq_n_u64</a></li><li><a href="arch/aarch64/fn.vmovq_n_u8.html">arch::aarch64::vmovq_n_u8</a></li><li><a href="arch/aarch64/fn.vmul_f32.html">arch::aarch64::vmul_f32</a></li><li><a href="arch/aarch64/fn.vmul_f64.html">arch::aarch64::vmul_f64</a></li><li><a href="arch/aarch64/fn.vmul_lane_f32.html">arch::aarch64::vmul_lane_f32</a></li><li><a href="arch/aarch64/fn.vmul_lane_f64.html">arch::aarch64::vmul_lane_f64</a></li><li><a href="arch/aarch64/fn.vmul_lane_s16.html">arch::aarch64::vmul_lane_s16</a></li><li><a href="arch/aarch64/fn.vmul_lane_s32.html">arch::aarch64::vmul_lane_s32</a></li><li><a href="arch/aarch64/fn.vmul_lane_u16.html">arch::aarch64::vmul_lane_u16</a></li><li><a href="arch/aarch64/fn.vmul_lane_u32.html">arch::aarch64::vmul_lane_u32</a></li><li><a href="arch/aarch64/fn.vmul_laneq_f32.html">arch::aarch64::vmul_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmul_laneq_f64.html">arch::aarch64::vmul_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmul_laneq_s16.html">arch::aarch64::vmul_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmul_laneq_s32.html">arch::aarch64::vmul_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmul_laneq_u16.html">arch::aarch64::vmul_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmul_laneq_u32.html">arch::aarch64::vmul_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmul_n_f32.html">arch::aarch64::vmul_n_f32</a></li><li><a href="arch/aarch64/fn.vmul_n_f64.html">arch::aarch64::vmul_n_f64</a></li><li><a href="arch/aarch64/fn.vmul_n_s16.html">arch::aarch64::vmul_n_s16</a></li><li><a href="arch/aarch64/fn.vmul_n_s32.html">arch::aarch64::vmul_n_s32</a></li><li><a href="arch/aarch64/fn.vmul_n_u16.html">arch::aarch64::vmul_n_u16</a></li><li><a href="arch/aarch64/fn.vmul_n_u32.html">arch::aarch64::vmul_n_u32</a></li><li><a href="arch/aarch64/fn.vmul_p8.html">arch::aarch64::vmul_p8</a></li><li><a href="arch/aarch64/fn.vmul_s16.html">arch::aarch64::vmul_s16</a></li><li><a href="arch/aarch64/fn.vmul_s32.html">arch::aarch64::vmul_s32</a></li><li><a href="arch/aarch64/fn.vmul_s8.html">arch::aarch64::vmul_s8</a></li><li><a href="arch/aarch64/fn.vmul_u16.html">arch::aarch64::vmul_u16</a></li><li><a href="arch/aarch64/fn.vmul_u32.html">arch::aarch64::vmul_u32</a></li><li><a href="arch/aarch64/fn.vmul_u8.html">arch::aarch64::vmul_u8</a></li><li><a href="arch/aarch64/fn.vmuld_lane_f64.html">arch::aarch64::vmuld_lane_f64</a></li><li><a href="arch/aarch64/fn.vmuld_laneq_f64.html">arch::aarch64::vmuld_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmull_high_lane_s16.html">arch::aarch64::vmull_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vmull_high_lane_s32.html">arch::aarch64::vmull_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vmull_high_lane_u16.html">arch::aarch64::vmull_high_lane_u16</a></li><li><a href="arch/aarch64/fn.vmull_high_lane_u32.html">arch::aarch64::vmull_high_lane_u32</a></li><li><a href="arch/aarch64/fn.vmull_high_laneq_s16.html">arch::aarch64::vmull_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmull_high_laneq_s32.html">arch::aarch64::vmull_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmull_high_laneq_u16.html">arch::aarch64::vmull_high_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmull_high_laneq_u32.html">arch::aarch64::vmull_high_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmull_high_n_s16.html">arch::aarch64::vmull_high_n_s16</a></li><li><a href="arch/aarch64/fn.vmull_high_n_s32.html">arch::aarch64::vmull_high_n_s32</a></li><li><a href="arch/aarch64/fn.vmull_high_n_u16.html">arch::aarch64::vmull_high_n_u16</a></li><li><a href="arch/aarch64/fn.vmull_high_n_u32.html">arch::aarch64::vmull_high_n_u32</a></li><li><a href="arch/aarch64/fn.vmull_high_p64.html">arch::aarch64::vmull_high_p64</a></li><li><a href="arch/aarch64/fn.vmull_high_p8.html">arch::aarch64::vmull_high_p8</a></li><li><a href="arch/aarch64/fn.vmull_high_s16.html">arch::aarch64::vmull_high_s16</a></li><li><a href="arch/aarch64/fn.vmull_high_s32.html">arch::aarch64::vmull_high_s32</a></li><li><a href="arch/aarch64/fn.vmull_high_s8.html">arch::aarch64::vmull_high_s8</a></li><li><a href="arch/aarch64/fn.vmull_high_u16.html">arch::aarch64::vmull_high_u16</a></li><li><a href="arch/aarch64/fn.vmull_high_u32.html">arch::aarch64::vmull_high_u32</a></li><li><a href="arch/aarch64/fn.vmull_high_u8.html">arch::aarch64::vmull_high_u8</a></li><li><a href="arch/aarch64/fn.vmull_lane_s16.html">arch::aarch64::vmull_lane_s16</a></li><li><a href="arch/aarch64/fn.vmull_lane_s32.html">arch::aarch64::vmull_lane_s32</a></li><li><a href="arch/aarch64/fn.vmull_lane_u16.html">arch::aarch64::vmull_lane_u16</a></li><li><a href="arch/aarch64/fn.vmull_lane_u32.html">arch::aarch64::vmull_lane_u32</a></li><li><a href="arch/aarch64/fn.vmull_laneq_s16.html">arch::aarch64::vmull_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmull_laneq_s32.html">arch::aarch64::vmull_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmull_laneq_u16.html">arch::aarch64::vmull_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmull_laneq_u32.html">arch::aarch64::vmull_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmull_p64.html">arch::aarch64::vmull_p64</a></li><li><a href="arch/aarch64/fn.vmull_p8.html">arch::aarch64::vmull_p8</a></li><li><a href="arch/aarch64/fn.vmull_s16.html">arch::aarch64::vmull_s16</a></li><li><a href="arch/aarch64/fn.vmull_s32.html">arch::aarch64::vmull_s32</a></li><li><a href="arch/aarch64/fn.vmull_s8.html">arch::aarch64::vmull_s8</a></li><li><a href="arch/aarch64/fn.vmull_u16.html">arch::aarch64::vmull_u16</a></li><li><a href="arch/aarch64/fn.vmull_u32.html">arch::aarch64::vmull_u32</a></li><li><a href="arch/aarch64/fn.vmull_u8.html">arch::aarch64::vmull_u8</a></li><li><a href="arch/aarch64/fn.vmullh_n_s16.html">arch::aarch64::vmullh_n_s16</a></li><li><a href="arch/aarch64/fn.vmullh_n_u16.html">arch::aarch64::vmullh_n_u16</a></li><li><a href="arch/aarch64/fn.vmulls_n_s32.html">arch::aarch64::vmulls_n_s32</a></li><li><a href="arch/aarch64/fn.vmulls_n_u32.html">arch::aarch64::vmulls_n_u32</a></li><li><a href="arch/aarch64/fn.vmulq_f32.html">arch::aarch64::vmulq_f32</a></li><li><a href="arch/aarch64/fn.vmulq_f64.html">arch::aarch64::vmulq_f64</a></li><li><a href="arch/aarch64/fn.vmulq_lane_f32.html">arch::aarch64::vmulq_lane_f32</a></li><li><a href="arch/aarch64/fn.vmulq_lane_f64.html">arch::aarch64::vmulq_lane_f64</a></li><li><a href="arch/aarch64/fn.vmulq_lane_s16.html">arch::aarch64::vmulq_lane_s16</a></li><li><a href="arch/aarch64/fn.vmulq_lane_s32.html">arch::aarch64::vmulq_lane_s32</a></li><li><a href="arch/aarch64/fn.vmulq_lane_u16.html">arch::aarch64::vmulq_lane_u16</a></li><li><a href="arch/aarch64/fn.vmulq_lane_u32.html">arch::aarch64::vmulq_lane_u32</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_f32.html">arch::aarch64::vmulq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_f64.html">arch::aarch64::vmulq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_s16.html">arch::aarch64::vmulq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_s32.html">arch::aarch64::vmulq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_u16.html">arch::aarch64::vmulq_laneq_u16</a></li><li><a href="arch/aarch64/fn.vmulq_laneq_u32.html">arch::aarch64::vmulq_laneq_u32</a></li><li><a href="arch/aarch64/fn.vmulq_n_f32.html">arch::aarch64::vmulq_n_f32</a></li><li><a href="arch/aarch64/fn.vmulq_n_f64.html">arch::aarch64::vmulq_n_f64</a></li><li><a href="arch/aarch64/fn.vmulq_n_s16.html">arch::aarch64::vmulq_n_s16</a></li><li><a href="arch/aarch64/fn.vmulq_n_s32.html">arch::aarch64::vmulq_n_s32</a></li><li><a href="arch/aarch64/fn.vmulq_n_u16.html">arch::aarch64::vmulq_n_u16</a></li><li><a href="arch/aarch64/fn.vmulq_n_u32.html">arch::aarch64::vmulq_n_u32</a></li><li><a href="arch/aarch64/fn.vmulq_p8.html">arch::aarch64::vmulq_p8</a></li><li><a href="arch/aarch64/fn.vmulq_s16.html">arch::aarch64::vmulq_s16</a></li><li><a href="arch/aarch64/fn.vmulq_s32.html">arch::aarch64::vmulq_s32</a></li><li><a href="arch/aarch64/fn.vmulq_s8.html">arch::aarch64::vmulq_s8</a></li><li><a href="arch/aarch64/fn.vmulq_u16.html">arch::aarch64::vmulq_u16</a></li><li><a href="arch/aarch64/fn.vmulq_u32.html">arch::aarch64::vmulq_u32</a></li><li><a href="arch/aarch64/fn.vmulq_u8.html">arch::aarch64::vmulq_u8</a></li><li><a href="arch/aarch64/fn.vmuls_lane_f32.html">arch::aarch64::vmuls_lane_f32</a></li><li><a href="arch/aarch64/fn.vmuls_laneq_f32.html">arch::aarch64::vmuls_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmulx_f32.html">arch::aarch64::vmulx_f32</a></li><li><a href="arch/aarch64/fn.vmulx_f64.html">arch::aarch64::vmulx_f64</a></li><li><a href="arch/aarch64/fn.vmulx_lane_f32.html">arch::aarch64::vmulx_lane_f32</a></li><li><a href="arch/aarch64/fn.vmulx_lane_f64.html">arch::aarch64::vmulx_lane_f64</a></li><li><a href="arch/aarch64/fn.vmulx_laneq_f32.html">arch::aarch64::vmulx_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmulx_laneq_f64.html">arch::aarch64::vmulx_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmulxd_f64.html">arch::aarch64::vmulxd_f64</a></li><li><a href="arch/aarch64/fn.vmulxd_lane_f64.html">arch::aarch64::vmulxd_lane_f64</a></li><li><a href="arch/aarch64/fn.vmulxd_laneq_f64.html">arch::aarch64::vmulxd_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmulxq_f32.html">arch::aarch64::vmulxq_f32</a></li><li><a href="arch/aarch64/fn.vmulxq_f64.html">arch::aarch64::vmulxq_f64</a></li><li><a href="arch/aarch64/fn.vmulxq_lane_f32.html">arch::aarch64::vmulxq_lane_f32</a></li><li><a href="arch/aarch64/fn.vmulxq_lane_f64.html">arch::aarch64::vmulxq_lane_f64</a></li><li><a href="arch/aarch64/fn.vmulxq_laneq_f32.html">arch::aarch64::vmulxq_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmulxq_laneq_f64.html">arch::aarch64::vmulxq_laneq_f64</a></li><li><a href="arch/aarch64/fn.vmulxs_f32.html">arch::aarch64::vmulxs_f32</a></li><li><a href="arch/aarch64/fn.vmulxs_lane_f32.html">arch::aarch64::vmulxs_lane_f32</a></li><li><a href="arch/aarch64/fn.vmulxs_laneq_f32.html">arch::aarch64::vmulxs_laneq_f32</a></li><li><a href="arch/aarch64/fn.vmvn_p8.html">arch::aarch64::vmvn_p8</a></li><li><a href="arch/aarch64/fn.vmvn_s16.html">arch::aarch64::vmvn_s16</a></li><li><a href="arch/aarch64/fn.vmvn_s32.html">arch::aarch64::vmvn_s32</a></li><li><a href="arch/aarch64/fn.vmvn_s8.html">arch::aarch64::vmvn_s8</a></li><li><a href="arch/aarch64/fn.vmvn_u16.html">arch::aarch64::vmvn_u16</a></li><li><a href="arch/aarch64/fn.vmvn_u32.html">arch::aarch64::vmvn_u32</a></li><li><a href="arch/aarch64/fn.vmvn_u8.html">arch::aarch64::vmvn_u8</a></li><li><a href="arch/aarch64/fn.vmvnq_p8.html">arch::aarch64::vmvnq_p8</a></li><li><a href="arch/aarch64/fn.vmvnq_s16.html">arch::aarch64::vmvnq_s16</a></li><li><a href="arch/aarch64/fn.vmvnq_s32.html">arch::aarch64::vmvnq_s32</a></li><li><a href="arch/aarch64/fn.vmvnq_s8.html">arch::aarch64::vmvnq_s8</a></li><li><a href="arch/aarch64/fn.vmvnq_u16.html">arch::aarch64::vmvnq_u16</a></li><li><a href="arch/aarch64/fn.vmvnq_u32.html">arch::aarch64::vmvnq_u32</a></li><li><a href="arch/aarch64/fn.vmvnq_u8.html">arch::aarch64::vmvnq_u8</a></li><li><a href="arch/aarch64/fn.vneg_f32.html">arch::aarch64::vneg_f32</a></li><li><a href="arch/aarch64/fn.vneg_f64.html">arch::aarch64::vneg_f64</a></li><li><a href="arch/aarch64/fn.vneg_s16.html">arch::aarch64::vneg_s16</a></li><li><a href="arch/aarch64/fn.vneg_s32.html">arch::aarch64::vneg_s32</a></li><li><a href="arch/aarch64/fn.vneg_s64.html">arch::aarch64::vneg_s64</a></li><li><a href="arch/aarch64/fn.vneg_s8.html">arch::aarch64::vneg_s8</a></li><li><a href="arch/aarch64/fn.vnegq_f32.html">arch::aarch64::vnegq_f32</a></li><li><a href="arch/aarch64/fn.vnegq_f64.html">arch::aarch64::vnegq_f64</a></li><li><a href="arch/aarch64/fn.vnegq_s16.html">arch::aarch64::vnegq_s16</a></li><li><a href="arch/aarch64/fn.vnegq_s32.html">arch::aarch64::vnegq_s32</a></li><li><a href="arch/aarch64/fn.vnegq_s64.html">arch::aarch64::vnegq_s64</a></li><li><a href="arch/aarch64/fn.vnegq_s8.html">arch::aarch64::vnegq_s8</a></li><li><a href="arch/aarch64/fn.vorn_s16.html">arch::aarch64::vorn_s16</a></li><li><a href="arch/aarch64/fn.vorn_s32.html">arch::aarch64::vorn_s32</a></li><li><a href="arch/aarch64/fn.vorn_s64.html">arch::aarch64::vorn_s64</a></li><li><a href="arch/aarch64/fn.vorn_s8.html">arch::aarch64::vorn_s8</a></li><li><a href="arch/aarch64/fn.vorn_u16.html">arch::aarch64::vorn_u16</a></li><li><a href="arch/aarch64/fn.vorn_u32.html">arch::aarch64::vorn_u32</a></li><li><a href="arch/aarch64/fn.vorn_u64.html">arch::aarch64::vorn_u64</a></li><li><a href="arch/aarch64/fn.vorn_u8.html">arch::aarch64::vorn_u8</a></li><li><a href="arch/aarch64/fn.vornq_s16.html">arch::aarch64::vornq_s16</a></li><li><a href="arch/aarch64/fn.vornq_s32.html">arch::aarch64::vornq_s32</a></li><li><a href="arch/aarch64/fn.vornq_s64.html">arch::aarch64::vornq_s64</a></li><li><a href="arch/aarch64/fn.vornq_s8.html">arch::aarch64::vornq_s8</a></li><li><a href="arch/aarch64/fn.vornq_u16.html">arch::aarch64::vornq_u16</a></li><li><a href="arch/aarch64/fn.vornq_u32.html">arch::aarch64::vornq_u32</a></li><li><a href="arch/aarch64/fn.vornq_u64.html">arch::aarch64::vornq_u64</a></li><li><a href="arch/aarch64/fn.vornq_u8.html">arch::aarch64::vornq_u8</a></li><li><a href="arch/aarch64/fn.vorr_s16.html">arch::aarch64::vorr_s16</a></li><li><a href="arch/aarch64/fn.vorr_s32.html">arch::aarch64::vorr_s32</a></li><li><a href="arch/aarch64/fn.vorr_s64.html">arch::aarch64::vorr_s64</a></li><li><a href="arch/aarch64/fn.vorr_s8.html">arch::aarch64::vorr_s8</a></li><li><a href="arch/aarch64/fn.vorr_u16.html">arch::aarch64::vorr_u16</a></li><li><a href="arch/aarch64/fn.vorr_u32.html">arch::aarch64::vorr_u32</a></li><li><a href="arch/aarch64/fn.vorr_u64.html">arch::aarch64::vorr_u64</a></li><li><a href="arch/aarch64/fn.vorr_u8.html">arch::aarch64::vorr_u8</a></li><li><a href="arch/aarch64/fn.vorrq_s16.html">arch::aarch64::vorrq_s16</a></li><li><a href="arch/aarch64/fn.vorrq_s32.html">arch::aarch64::vorrq_s32</a></li><li><a href="arch/aarch64/fn.vorrq_s64.html">arch::aarch64::vorrq_s64</a></li><li><a href="arch/aarch64/fn.vorrq_s8.html">arch::aarch64::vorrq_s8</a></li><li><a href="arch/aarch64/fn.vorrq_u16.html">arch::aarch64::vorrq_u16</a></li><li><a href="arch/aarch64/fn.vorrq_u32.html">arch::aarch64::vorrq_u32</a></li><li><a href="arch/aarch64/fn.vorrq_u64.html">arch::aarch64::vorrq_u64</a></li><li><a href="arch/aarch64/fn.vorrq_u8.html">arch::aarch64::vorrq_u8</a></li><li><a href="arch/aarch64/fn.vpadal_s16.html">arch::aarch64::vpadal_s16</a></li><li><a href="arch/aarch64/fn.vpadal_s32.html">arch::aarch64::vpadal_s32</a></li><li><a href="arch/aarch64/fn.vpadal_s8.html">arch::aarch64::vpadal_s8</a></li><li><a href="arch/aarch64/fn.vpadal_u16.html">arch::aarch64::vpadal_u16</a></li><li><a href="arch/aarch64/fn.vpadal_u32.html">arch::aarch64::vpadal_u32</a></li><li><a href="arch/aarch64/fn.vpadal_u8.html">arch::aarch64::vpadal_u8</a></li><li><a href="arch/aarch64/fn.vpadalq_s16.html">arch::aarch64::vpadalq_s16</a></li><li><a href="arch/aarch64/fn.vpadalq_s32.html">arch::aarch64::vpadalq_s32</a></li><li><a href="arch/aarch64/fn.vpadalq_s8.html">arch::aarch64::vpadalq_s8</a></li><li><a href="arch/aarch64/fn.vpadalq_u16.html">arch::aarch64::vpadalq_u16</a></li><li><a href="arch/aarch64/fn.vpadalq_u32.html">arch::aarch64::vpadalq_u32</a></li><li><a href="arch/aarch64/fn.vpadalq_u8.html">arch::aarch64::vpadalq_u8</a></li><li><a href="arch/aarch64/fn.vpadd_s16.html">arch::aarch64::vpadd_s16</a></li><li><a href="arch/aarch64/fn.vpadd_s32.html">arch::aarch64::vpadd_s32</a></li><li><a href="arch/aarch64/fn.vpadd_s8.html">arch::aarch64::vpadd_s8</a></li><li><a href="arch/aarch64/fn.vpadd_u16.html">arch::aarch64::vpadd_u16</a></li><li><a href="arch/aarch64/fn.vpadd_u32.html">arch::aarch64::vpadd_u32</a></li><li><a href="arch/aarch64/fn.vpadd_u8.html">arch::aarch64::vpadd_u8</a></li><li><a href="arch/aarch64/fn.vpaddd_s64.html">arch::aarch64::vpaddd_s64</a></li><li><a href="arch/aarch64/fn.vpaddd_u64.html">arch::aarch64::vpaddd_u64</a></li><li><a href="arch/aarch64/fn.vpaddl_s16.html">arch::aarch64::vpaddl_s16</a></li><li><a href="arch/aarch64/fn.vpaddl_s32.html">arch::aarch64::vpaddl_s32</a></li><li><a href="arch/aarch64/fn.vpaddl_s8.html">arch::aarch64::vpaddl_s8</a></li><li><a href="arch/aarch64/fn.vpaddl_u16.html">arch::aarch64::vpaddl_u16</a></li><li><a href="arch/aarch64/fn.vpaddl_u32.html">arch::aarch64::vpaddl_u32</a></li><li><a href="arch/aarch64/fn.vpaddl_u8.html">arch::aarch64::vpaddl_u8</a></li><li><a href="arch/aarch64/fn.vpaddlq_s16.html">arch::aarch64::vpaddlq_s16</a></li><li><a href="arch/aarch64/fn.vpaddlq_s32.html">arch::aarch64::vpaddlq_s32</a></li><li><a href="arch/aarch64/fn.vpaddlq_s8.html">arch::aarch64::vpaddlq_s8</a></li><li><a href="arch/aarch64/fn.vpaddlq_u16.html">arch::aarch64::vpaddlq_u16</a></li><li><a href="arch/aarch64/fn.vpaddlq_u32.html">arch::aarch64::vpaddlq_u32</a></li><li><a href="arch/aarch64/fn.vpaddlq_u8.html">arch::aarch64::vpaddlq_u8</a></li><li><a href="arch/aarch64/fn.vpaddq_s16.html">arch::aarch64::vpaddq_s16</a></li><li><a href="arch/aarch64/fn.vpaddq_s32.html">arch::aarch64::vpaddq_s32</a></li><li><a href="arch/aarch64/fn.vpaddq_s8.html">arch::aarch64::vpaddq_s8</a></li><li><a href="arch/aarch64/fn.vpaddq_u16.html">arch::aarch64::vpaddq_u16</a></li><li><a href="arch/aarch64/fn.vpaddq_u32.html">arch::aarch64::vpaddq_u32</a></li><li><a href="arch/aarch64/fn.vpaddq_u8.html">arch::aarch64::vpaddq_u8</a></li><li><a href="arch/aarch64/fn.vpmax_f32.html">arch::aarch64::vpmax_f32</a></li><li><a href="arch/aarch64/fn.vpmax_s16.html">arch::aarch64::vpmax_s16</a></li><li><a href="arch/aarch64/fn.vpmax_s32.html">arch::aarch64::vpmax_s32</a></li><li><a href="arch/aarch64/fn.vpmax_s8.html">arch::aarch64::vpmax_s8</a></li><li><a href="arch/aarch64/fn.vpmax_u16.html">arch::aarch64::vpmax_u16</a></li><li><a href="arch/aarch64/fn.vpmax_u32.html">arch::aarch64::vpmax_u32</a></li><li><a href="arch/aarch64/fn.vpmax_u8.html">arch::aarch64::vpmax_u8</a></li><li><a href="arch/aarch64/fn.vpmaxnm_f32.html">arch::aarch64::vpmaxnm_f32</a></li><li><a href="arch/aarch64/fn.vpmaxnmq_f32.html">arch::aarch64::vpmaxnmq_f32</a></li><li><a href="arch/aarch64/fn.vpmaxnmq_f64.html">arch::aarch64::vpmaxnmq_f64</a></li><li><a href="arch/aarch64/fn.vpmaxq_f32.html">arch::aarch64::vpmaxq_f32</a></li><li><a href="arch/aarch64/fn.vpmaxq_f64.html">arch::aarch64::vpmaxq_f64</a></li><li><a href="arch/aarch64/fn.vpmaxq_s16.html">arch::aarch64::vpmaxq_s16</a></li><li><a href="arch/aarch64/fn.vpmaxq_s32.html">arch::aarch64::vpmaxq_s32</a></li><li><a href="arch/aarch64/fn.vpmaxq_s8.html">arch::aarch64::vpmaxq_s8</a></li><li><a href="arch/aarch64/fn.vpmaxq_u16.html">arch::aarch64::vpmaxq_u16</a></li><li><a href="arch/aarch64/fn.vpmaxq_u32.html">arch::aarch64::vpmaxq_u32</a></li><li><a href="arch/aarch64/fn.vpmaxq_u8.html">arch::aarch64::vpmaxq_u8</a></li><li><a href="arch/aarch64/fn.vpmin_f32.html">arch::aarch64::vpmin_f32</a></li><li><a href="arch/aarch64/fn.vpmin_s16.html">arch::aarch64::vpmin_s16</a></li><li><a href="arch/aarch64/fn.vpmin_s32.html">arch::aarch64::vpmin_s32</a></li><li><a href="arch/aarch64/fn.vpmin_s8.html">arch::aarch64::vpmin_s8</a></li><li><a href="arch/aarch64/fn.vpmin_u16.html">arch::aarch64::vpmin_u16</a></li><li><a href="arch/aarch64/fn.vpmin_u32.html">arch::aarch64::vpmin_u32</a></li><li><a href="arch/aarch64/fn.vpmin_u8.html">arch::aarch64::vpmin_u8</a></li><li><a href="arch/aarch64/fn.vpminnm_f32.html">arch::aarch64::vpminnm_f32</a></li><li><a href="arch/aarch64/fn.vpminnmq_f32.html">arch::aarch64::vpminnmq_f32</a></li><li><a href="arch/aarch64/fn.vpminnmq_f64.html">arch::aarch64::vpminnmq_f64</a></li><li><a href="arch/aarch64/fn.vpminq_f32.html">arch::aarch64::vpminq_f32</a></li><li><a href="arch/aarch64/fn.vpminq_f64.html">arch::aarch64::vpminq_f64</a></li><li><a href="arch/aarch64/fn.vpminq_s16.html">arch::aarch64::vpminq_s16</a></li><li><a href="arch/aarch64/fn.vpminq_s32.html">arch::aarch64::vpminq_s32</a></li><li><a href="arch/aarch64/fn.vpminq_s8.html">arch::aarch64::vpminq_s8</a></li><li><a href="arch/aarch64/fn.vpminq_u16.html">arch::aarch64::vpminq_u16</a></li><li><a href="arch/aarch64/fn.vpminq_u32.html">arch::aarch64::vpminq_u32</a></li><li><a href="arch/aarch64/fn.vpminq_u8.html">arch::aarch64::vpminq_u8</a></li><li><a href="arch/aarch64/fn.vqabs_s16.html">arch::aarch64::vqabs_s16</a></li><li><a href="arch/aarch64/fn.vqabs_s32.html">arch::aarch64::vqabs_s32</a></li><li><a href="arch/aarch64/fn.vqabs_s64.html">arch::aarch64::vqabs_s64</a></li><li><a href="arch/aarch64/fn.vqabs_s8.html">arch::aarch64::vqabs_s8</a></li><li><a href="arch/aarch64/fn.vqabsq_s16.html">arch::aarch64::vqabsq_s16</a></li><li><a href="arch/aarch64/fn.vqabsq_s32.html">arch::aarch64::vqabsq_s32</a></li><li><a href="arch/aarch64/fn.vqabsq_s64.html">arch::aarch64::vqabsq_s64</a></li><li><a href="arch/aarch64/fn.vqabsq_s8.html">arch::aarch64::vqabsq_s8</a></li><li><a href="arch/aarch64/fn.vqadd_s16.html">arch::aarch64::vqadd_s16</a></li><li><a href="arch/aarch64/fn.vqadd_s32.html">arch::aarch64::vqadd_s32</a></li><li><a href="arch/aarch64/fn.vqadd_s64.html">arch::aarch64::vqadd_s64</a></li><li><a href="arch/aarch64/fn.vqadd_s8.html">arch::aarch64::vqadd_s8</a></li><li><a href="arch/aarch64/fn.vqadd_u16.html">arch::aarch64::vqadd_u16</a></li><li><a href="arch/aarch64/fn.vqadd_u32.html">arch::aarch64::vqadd_u32</a></li><li><a href="arch/aarch64/fn.vqadd_u64.html">arch::aarch64::vqadd_u64</a></li><li><a href="arch/aarch64/fn.vqadd_u8.html">arch::aarch64::vqadd_u8</a></li><li><a href="arch/aarch64/fn.vqaddb_s8.html">arch::aarch64::vqaddb_s8</a></li><li><a href="arch/aarch64/fn.vqaddb_u8.html">arch::aarch64::vqaddb_u8</a></li><li><a href="arch/aarch64/fn.vqaddd_s64.html">arch::aarch64::vqaddd_s64</a></li><li><a href="arch/aarch64/fn.vqaddd_u64.html">arch::aarch64::vqaddd_u64</a></li><li><a href="arch/aarch64/fn.vqaddh_s16.html">arch::aarch64::vqaddh_s16</a></li><li><a href="arch/aarch64/fn.vqaddh_u16.html">arch::aarch64::vqaddh_u16</a></li><li><a href="arch/aarch64/fn.vqaddq_s16.html">arch::aarch64::vqaddq_s16</a></li><li><a href="arch/aarch64/fn.vqaddq_s32.html">arch::aarch64::vqaddq_s32</a></li><li><a href="arch/aarch64/fn.vqaddq_s64.html">arch::aarch64::vqaddq_s64</a></li><li><a href="arch/aarch64/fn.vqaddq_s8.html">arch::aarch64::vqaddq_s8</a></li><li><a href="arch/aarch64/fn.vqaddq_u16.html">arch::aarch64::vqaddq_u16</a></li><li><a href="arch/aarch64/fn.vqaddq_u32.html">arch::aarch64::vqaddq_u32</a></li><li><a href="arch/aarch64/fn.vqaddq_u64.html">arch::aarch64::vqaddq_u64</a></li><li><a href="arch/aarch64/fn.vqaddq_u8.html">arch::aarch64::vqaddq_u8</a></li><li><a href="arch/aarch64/fn.vqadds_s32.html">arch::aarch64::vqadds_s32</a></li><li><a href="arch/aarch64/fn.vqadds_u32.html">arch::aarch64::vqadds_u32</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_lane_s16.html">arch::aarch64::vqdmlal_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_lane_s32.html">arch::aarch64::vqdmlal_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_laneq_s16.html">arch::aarch64::vqdmlal_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_laneq_s32.html">arch::aarch64::vqdmlal_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_n_s16.html">arch::aarch64::vqdmlal_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_n_s32.html">arch::aarch64::vqdmlal_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_s16.html">arch::aarch64::vqdmlal_high_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_high_s32.html">arch::aarch64::vqdmlal_high_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_lane_s16.html">arch::aarch64::vqdmlal_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_lane_s32.html">arch::aarch64::vqdmlal_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_laneq_s16.html">arch::aarch64::vqdmlal_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_laneq_s32.html">arch::aarch64::vqdmlal_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_n_s16.html">arch::aarch64::vqdmlal_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_n_s32.html">arch::aarch64::vqdmlal_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmlal_s16.html">arch::aarch64::vqdmlal_s16</a></li><li><a href="arch/aarch64/fn.vqdmlal_s32.html">arch::aarch64::vqdmlal_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_lane_s16.html">arch::aarch64::vqdmlsl_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_lane_s32.html">arch::aarch64::vqdmlsl_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_laneq_s16.html">arch::aarch64::vqdmlsl_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_laneq_s32.html">arch::aarch64::vqdmlsl_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_n_s16.html">arch::aarch64::vqdmlsl_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_n_s32.html">arch::aarch64::vqdmlsl_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_s16.html">arch::aarch64::vqdmlsl_high_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_high_s32.html">arch::aarch64::vqdmlsl_high_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_lane_s16.html">arch::aarch64::vqdmlsl_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_lane_s32.html">arch::aarch64::vqdmlsl_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_laneq_s16.html">arch::aarch64::vqdmlsl_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_laneq_s32.html">arch::aarch64::vqdmlsl_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_n_s16.html">arch::aarch64::vqdmlsl_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_n_s32.html">arch::aarch64::vqdmlsl_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmlsl_s16.html">arch::aarch64::vqdmlsl_s16</a></li><li><a href="arch/aarch64/fn.vqdmlsl_s32.html">arch::aarch64::vqdmlsl_s32</a></li><li><a href="arch/aarch64/fn.vqdmulh_n_s16.html">arch::aarch64::vqdmulh_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmulh_n_s32.html">arch::aarch64::vqdmulh_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmulh_s16.html">arch::aarch64::vqdmulh_s16</a></li><li><a href="arch/aarch64/fn.vqdmulh_s32.html">arch::aarch64::vqdmulh_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhh_lane_s16.html">arch::aarch64::vqdmulhh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhh_laneq_s16.html">arch::aarch64::vqdmulhh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhh_s16.html">arch::aarch64::vqdmulhh_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhq_nq_s16.html">arch::aarch64::vqdmulhq_nq_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhq_nq_s32.html">arch::aarch64::vqdmulhq_nq_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhq_s16.html">arch::aarch64::vqdmulhq_s16</a></li><li><a href="arch/aarch64/fn.vqdmulhq_s32.html">arch::aarch64::vqdmulhq_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhs_lane_s32.html">arch::aarch64::vqdmulhs_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhs_laneq_s32.html">arch::aarch64::vqdmulhs_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmulhs_s32.html">arch::aarch64::vqdmulhs_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_high_lane_s16.html">arch::aarch64::vqdmull_high_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_high_lane_s32.html">arch::aarch64::vqdmull_high_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_high_laneq_s16.html">arch::aarch64::vqdmull_high_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_high_laneq_s32.html">arch::aarch64::vqdmull_high_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_high_n_s16.html">arch::aarch64::vqdmull_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_high_n_s32.html">arch::aarch64::vqdmull_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_high_s16.html">arch::aarch64::vqdmull_high_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_high_s32.html">arch::aarch64::vqdmull_high_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_lane_s16.html">arch::aarch64::vqdmull_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_lane_s32.html">arch::aarch64::vqdmull_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_laneq_s16.html">arch::aarch64::vqdmull_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_laneq_s32.html">arch::aarch64::vqdmull_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_n_s16.html">arch::aarch64::vqdmull_n_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_n_s32.html">arch::aarch64::vqdmull_n_s32</a></li><li><a href="arch/aarch64/fn.vqdmull_s16.html">arch::aarch64::vqdmull_s16</a></li><li><a href="arch/aarch64/fn.vqdmull_s32.html">arch::aarch64::vqdmull_s32</a></li><li><a href="arch/aarch64/fn.vqdmullh_lane_s16.html">arch::aarch64::vqdmullh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqdmullh_laneq_s16.html">arch::aarch64::vqdmullh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqdmullh_s16.html">arch::aarch64::vqdmullh_s16</a></li><li><a href="arch/aarch64/fn.vqdmulls_lane_s32.html">arch::aarch64::vqdmulls_lane_s32</a></li><li><a href="arch/aarch64/fn.vqdmulls_laneq_s32.html">arch::aarch64::vqdmulls_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqdmulls_s32.html">arch::aarch64::vqdmulls_s32</a></li><li><a href="arch/aarch64/fn.vqmovn_high_s16.html">arch::aarch64::vqmovn_high_s16</a></li><li><a href="arch/aarch64/fn.vqmovn_high_s32.html">arch::aarch64::vqmovn_high_s32</a></li><li><a href="arch/aarch64/fn.vqmovn_high_s64.html">arch::aarch64::vqmovn_high_s64</a></li><li><a href="arch/aarch64/fn.vqmovn_high_u16.html">arch::aarch64::vqmovn_high_u16</a></li><li><a href="arch/aarch64/fn.vqmovn_high_u32.html">arch::aarch64::vqmovn_high_u32</a></li><li><a href="arch/aarch64/fn.vqmovn_high_u64.html">arch::aarch64::vqmovn_high_u64</a></li><li><a href="arch/aarch64/fn.vqmovn_s16.html">arch::aarch64::vqmovn_s16</a></li><li><a href="arch/aarch64/fn.vqmovn_s32.html">arch::aarch64::vqmovn_s32</a></li><li><a href="arch/aarch64/fn.vqmovn_s64.html">arch::aarch64::vqmovn_s64</a></li><li><a href="arch/aarch64/fn.vqmovn_u16.html">arch::aarch64::vqmovn_u16</a></li><li><a href="arch/aarch64/fn.vqmovn_u32.html">arch::aarch64::vqmovn_u32</a></li><li><a href="arch/aarch64/fn.vqmovn_u64.html">arch::aarch64::vqmovn_u64</a></li><li><a href="arch/aarch64/fn.vqmovnd_s64.html">arch::aarch64::vqmovnd_s64</a></li><li><a href="arch/aarch64/fn.vqmovnd_u64.html">arch::aarch64::vqmovnd_u64</a></li><li><a href="arch/aarch64/fn.vqmovnh_s16.html">arch::aarch64::vqmovnh_s16</a></li><li><a href="arch/aarch64/fn.vqmovnh_u16.html">arch::aarch64::vqmovnh_u16</a></li><li><a href="arch/aarch64/fn.vqmovns_s32.html">arch::aarch64::vqmovns_s32</a></li><li><a href="arch/aarch64/fn.vqmovns_u32.html">arch::aarch64::vqmovns_u32</a></li><li><a href="arch/aarch64/fn.vqmovun_high_s16.html">arch::aarch64::vqmovun_high_s16</a></li><li><a href="arch/aarch64/fn.vqmovun_high_s32.html">arch::aarch64::vqmovun_high_s32</a></li><li><a href="arch/aarch64/fn.vqmovun_high_s64.html">arch::aarch64::vqmovun_high_s64</a></li><li><a href="arch/aarch64/fn.vqmovun_s16.html">arch::aarch64::vqmovun_s16</a></li><li><a href="arch/aarch64/fn.vqmovun_s32.html">arch::aarch64::vqmovun_s32</a></li><li><a href="arch/aarch64/fn.vqmovun_s64.html">arch::aarch64::vqmovun_s64</a></li><li><a href="arch/aarch64/fn.vqmovund_s64.html">arch::aarch64::vqmovund_s64</a></li><li><a href="arch/aarch64/fn.vqmovunh_s16.html">arch::aarch64::vqmovunh_s16</a></li><li><a href="arch/aarch64/fn.vqmovuns_s32.html">arch::aarch64::vqmovuns_s32</a></li><li><a href="arch/aarch64/fn.vqneg_s16.html">arch::aarch64::vqneg_s16</a></li><li><a href="arch/aarch64/fn.vqneg_s32.html">arch::aarch64::vqneg_s32</a></li><li><a href="arch/aarch64/fn.vqneg_s64.html">arch::aarch64::vqneg_s64</a></li><li><a href="arch/aarch64/fn.vqneg_s8.html">arch::aarch64::vqneg_s8</a></li><li><a href="arch/aarch64/fn.vqnegq_s16.html">arch::aarch64::vqnegq_s16</a></li><li><a href="arch/aarch64/fn.vqnegq_s32.html">arch::aarch64::vqnegq_s32</a></li><li><a href="arch/aarch64/fn.vqnegq_s64.html">arch::aarch64::vqnegq_s64</a></li><li><a href="arch/aarch64/fn.vqnegq_s8.html">arch::aarch64::vqnegq_s8</a></li><li><a href="arch/aarch64/fn.vqrdmlah_lane_s16.html">arch::aarch64::vqrdmlah_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlah_lane_s32.html">arch::aarch64::vqrdmlah_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlah_laneq_s16.html">arch::aarch64::vqrdmlah_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlah_laneq_s32.html">arch::aarch64::vqrdmlah_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlah_s16.html">arch::aarch64::vqrdmlah_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlah_s32.html">arch::aarch64::vqrdmlah_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahh_lane_s16.html">arch::aarch64::vqrdmlahh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahh_laneq_s16.html">arch::aarch64::vqrdmlahh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahh_s16.html">arch::aarch64::vqrdmlahh_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_lane_s16.html">arch::aarch64::vqrdmlahq_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_lane_s32.html">arch::aarch64::vqrdmlahq_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_laneq_s16.html">arch::aarch64::vqrdmlahq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_laneq_s32.html">arch::aarch64::vqrdmlahq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_s16.html">arch::aarch64::vqrdmlahq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlahq_s32.html">arch::aarch64::vqrdmlahq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahs_lane_s32.html">arch::aarch64::vqrdmlahs_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahs_laneq_s32.html">arch::aarch64::vqrdmlahs_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlahs_s32.html">arch::aarch64::vqrdmlahs_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_lane_s16.html">arch::aarch64::vqrdmlsh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_lane_s32.html">arch::aarch64::vqrdmlsh_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_laneq_s16.html">arch::aarch64::vqrdmlsh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_laneq_s32.html">arch::aarch64::vqrdmlsh_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_s16.html">arch::aarch64::vqrdmlsh_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlsh_s32.html">arch::aarch64::vqrdmlsh_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshh_lane_s16.html">arch::aarch64::vqrdmlshh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshh_laneq_s16.html">arch::aarch64::vqrdmlshh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshh_s16.html">arch::aarch64::vqrdmlshh_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_lane_s16.html">arch::aarch64::vqrdmlshq_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_lane_s32.html">arch::aarch64::vqrdmlshq_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_laneq_s16.html">arch::aarch64::vqrdmlshq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_laneq_s32.html">arch::aarch64::vqrdmlshq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_s16.html">arch::aarch64::vqrdmlshq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmlshq_s32.html">arch::aarch64::vqrdmlshq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshs_lane_s32.html">arch::aarch64::vqrdmlshs_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshs_laneq_s32.html">arch::aarch64::vqrdmlshs_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmlshs_s32.html">arch::aarch64::vqrdmlshs_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulh_lane_s16.html">arch::aarch64::vqrdmulh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulh_lane_s32.html">arch::aarch64::vqrdmulh_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulh_laneq_s16.html">arch::aarch64::vqrdmulh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulh_laneq_s32.html">arch::aarch64::vqrdmulh_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulh_n_s16.html">arch::aarch64::vqrdmulh_n_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulh_n_s32.html">arch::aarch64::vqrdmulh_n_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulh_s16.html">arch::aarch64::vqrdmulh_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulh_s32.html">arch::aarch64::vqrdmulh_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhh_lane_s16.html">arch::aarch64::vqrdmulhh_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhh_laneq_s16.html">arch::aarch64::vqrdmulhh_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhh_s16.html">arch::aarch64::vqrdmulhh_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_lane_s16.html">arch::aarch64::vqrdmulhq_lane_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_lane_s32.html">arch::aarch64::vqrdmulhq_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_laneq_s16.html">arch::aarch64::vqrdmulhq_laneq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_laneq_s32.html">arch::aarch64::vqrdmulhq_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_n_s16.html">arch::aarch64::vqrdmulhq_n_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_n_s32.html">arch::aarch64::vqrdmulhq_n_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_s16.html">arch::aarch64::vqrdmulhq_s16</a></li><li><a href="arch/aarch64/fn.vqrdmulhq_s32.html">arch::aarch64::vqrdmulhq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhs_lane_s32.html">arch::aarch64::vqrdmulhs_lane_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhs_laneq_s32.html">arch::aarch64::vqrdmulhs_laneq_s32</a></li><li><a href="arch/aarch64/fn.vqrdmulhs_s32.html">arch::aarch64::vqrdmulhs_s32</a></li><li><a href="arch/aarch64/fn.vqrshl_s16.html">arch::aarch64::vqrshl_s16</a></li><li><a href="arch/aarch64/fn.vqrshl_s32.html">arch::aarch64::vqrshl_s32</a></li><li><a href="arch/aarch64/fn.vqrshl_s64.html">arch::aarch64::vqrshl_s64</a></li><li><a href="arch/aarch64/fn.vqrshl_s8.html">arch::aarch64::vqrshl_s8</a></li><li><a href="arch/aarch64/fn.vqrshl_u16.html">arch::aarch64::vqrshl_u16</a></li><li><a href="arch/aarch64/fn.vqrshl_u32.html">arch::aarch64::vqrshl_u32</a></li><li><a href="arch/aarch64/fn.vqrshl_u64.html">arch::aarch64::vqrshl_u64</a></li><li><a href="arch/aarch64/fn.vqrshl_u8.html">arch::aarch64::vqrshl_u8</a></li><li><a href="arch/aarch64/fn.vqrshlb_s8.html">arch::aarch64::vqrshlb_s8</a></li><li><a href="arch/aarch64/fn.vqrshlb_u8.html">arch::aarch64::vqrshlb_u8</a></li><li><a href="arch/aarch64/fn.vqrshld_s64.html">arch::aarch64::vqrshld_s64</a></li><li><a href="arch/aarch64/fn.vqrshld_u64.html">arch::aarch64::vqrshld_u64</a></li><li><a href="arch/aarch64/fn.vqrshlh_s16.html">arch::aarch64::vqrshlh_s16</a></li><li><a href="arch/aarch64/fn.vqrshlh_u16.html">arch::aarch64::vqrshlh_u16</a></li><li><a href="arch/aarch64/fn.vqrshlq_s16.html">arch::aarch64::vqrshlq_s16</a></li><li><a href="arch/aarch64/fn.vqrshlq_s32.html">arch::aarch64::vqrshlq_s32</a></li><li><a href="arch/aarch64/fn.vqrshlq_s64.html">arch::aarch64::vqrshlq_s64</a></li><li><a href="arch/aarch64/fn.vqrshlq_s8.html">arch::aarch64::vqrshlq_s8</a></li><li><a href="arch/aarch64/fn.vqrshlq_u16.html">arch::aarch64::vqrshlq_u16</a></li><li><a href="arch/aarch64/fn.vqrshlq_u32.html">arch::aarch64::vqrshlq_u32</a></li><li><a href="arch/aarch64/fn.vqrshlq_u64.html">arch::aarch64::vqrshlq_u64</a></li><li><a href="arch/aarch64/fn.vqrshlq_u8.html">arch::aarch64::vqrshlq_u8</a></li><li><a href="arch/aarch64/fn.vqrshls_s32.html">arch::aarch64::vqrshls_s32</a></li><li><a href="arch/aarch64/fn.vqrshls_u32.html">arch::aarch64::vqrshls_u32</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_s16.html">arch::aarch64::vqrshrn_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_s32.html">arch::aarch64::vqrshrn_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_s64.html">arch::aarch64::vqrshrn_high_n_s64</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_u16.html">arch::aarch64::vqrshrn_high_n_u16</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_u32.html">arch::aarch64::vqrshrn_high_n_u32</a></li><li><a href="arch/aarch64/fn.vqrshrn_high_n_u64.html">arch::aarch64::vqrshrn_high_n_u64</a></li><li><a href="arch/aarch64/fn.vqrshrnd_n_s64.html">arch::aarch64::vqrshrnd_n_s64</a></li><li><a href="arch/aarch64/fn.vqrshrnd_n_u64.html">arch::aarch64::vqrshrnd_n_u64</a></li><li><a href="arch/aarch64/fn.vqrshrnh_n_s16.html">arch::aarch64::vqrshrnh_n_s16</a></li><li><a href="arch/aarch64/fn.vqrshrnh_n_u16.html">arch::aarch64::vqrshrnh_n_u16</a></li><li><a href="arch/aarch64/fn.vqrshrns_n_s32.html">arch::aarch64::vqrshrns_n_s32</a></li><li><a href="arch/aarch64/fn.vqrshrns_n_u32.html">arch::aarch64::vqrshrns_n_u32</a></li><li><a href="arch/aarch64/fn.vqrshrun_high_n_s16.html">arch::aarch64::vqrshrun_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqrshrun_high_n_s32.html">arch::aarch64::vqrshrun_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqrshrun_high_n_s64.html">arch::aarch64::vqrshrun_high_n_s64</a></li><li><a href="arch/aarch64/fn.vqrshrund_n_s64.html">arch::aarch64::vqrshrund_n_s64</a></li><li><a href="arch/aarch64/fn.vqrshrunh_n_s16.html">arch::aarch64::vqrshrunh_n_s16</a></li><li><a href="arch/aarch64/fn.vqrshruns_n_s32.html">arch::aarch64::vqrshruns_n_s32</a></li><li><a href="arch/aarch64/fn.vqshl_n_s16.html">arch::aarch64::vqshl_n_s16</a></li><li><a href="arch/aarch64/fn.vqshl_n_s32.html">arch::aarch64::vqshl_n_s32</a></li><li><a href="arch/aarch64/fn.vqshl_n_s64.html">arch::aarch64::vqshl_n_s64</a></li><li><a href="arch/aarch64/fn.vqshl_n_s8.html">arch::aarch64::vqshl_n_s8</a></li><li><a href="arch/aarch64/fn.vqshl_n_u16.html">arch::aarch64::vqshl_n_u16</a></li><li><a href="arch/aarch64/fn.vqshl_n_u32.html">arch::aarch64::vqshl_n_u32</a></li><li><a href="arch/aarch64/fn.vqshl_n_u64.html">arch::aarch64::vqshl_n_u64</a></li><li><a href="arch/aarch64/fn.vqshl_n_u8.html">arch::aarch64::vqshl_n_u8</a></li><li><a href="arch/aarch64/fn.vqshl_s16.html">arch::aarch64::vqshl_s16</a></li><li><a href="arch/aarch64/fn.vqshl_s32.html">arch::aarch64::vqshl_s32</a></li><li><a href="arch/aarch64/fn.vqshl_s64.html">arch::aarch64::vqshl_s64</a></li><li><a href="arch/aarch64/fn.vqshl_s8.html">arch::aarch64::vqshl_s8</a></li><li><a href="arch/aarch64/fn.vqshl_u16.html">arch::aarch64::vqshl_u16</a></li><li><a href="arch/aarch64/fn.vqshl_u32.html">arch::aarch64::vqshl_u32</a></li><li><a href="arch/aarch64/fn.vqshl_u64.html">arch::aarch64::vqshl_u64</a></li><li><a href="arch/aarch64/fn.vqshl_u8.html">arch::aarch64::vqshl_u8</a></li><li><a href="arch/aarch64/fn.vqshlb_n_s8.html">arch::aarch64::vqshlb_n_s8</a></li><li><a href="arch/aarch64/fn.vqshlb_n_u8.html">arch::aarch64::vqshlb_n_u8</a></li><li><a href="arch/aarch64/fn.vqshlb_s8.html">arch::aarch64::vqshlb_s8</a></li><li><a href="arch/aarch64/fn.vqshlb_u8.html">arch::aarch64::vqshlb_u8</a></li><li><a href="arch/aarch64/fn.vqshld_n_s64.html">arch::aarch64::vqshld_n_s64</a></li><li><a href="arch/aarch64/fn.vqshld_n_u64.html">arch::aarch64::vqshld_n_u64</a></li><li><a href="arch/aarch64/fn.vqshld_s64.html">arch::aarch64::vqshld_s64</a></li><li><a href="arch/aarch64/fn.vqshld_u64.html">arch::aarch64::vqshld_u64</a></li><li><a href="arch/aarch64/fn.vqshlh_n_s16.html">arch::aarch64::vqshlh_n_s16</a></li><li><a href="arch/aarch64/fn.vqshlh_n_u16.html">arch::aarch64::vqshlh_n_u16</a></li><li><a href="arch/aarch64/fn.vqshlh_s16.html">arch::aarch64::vqshlh_s16</a></li><li><a href="arch/aarch64/fn.vqshlh_u16.html">arch::aarch64::vqshlh_u16</a></li><li><a href="arch/aarch64/fn.vqshlq_n_s16.html">arch::aarch64::vqshlq_n_s16</a></li><li><a href="arch/aarch64/fn.vqshlq_n_s32.html">arch::aarch64::vqshlq_n_s32</a></li><li><a href="arch/aarch64/fn.vqshlq_n_s64.html">arch::aarch64::vqshlq_n_s64</a></li><li><a href="arch/aarch64/fn.vqshlq_n_s8.html">arch::aarch64::vqshlq_n_s8</a></li><li><a href="arch/aarch64/fn.vqshlq_n_u16.html">arch::aarch64::vqshlq_n_u16</a></li><li><a href="arch/aarch64/fn.vqshlq_n_u32.html">arch::aarch64::vqshlq_n_u32</a></li><li><a href="arch/aarch64/fn.vqshlq_n_u64.html">arch::aarch64::vqshlq_n_u64</a></li><li><a href="arch/aarch64/fn.vqshlq_n_u8.html">arch::aarch64::vqshlq_n_u8</a></li><li><a href="arch/aarch64/fn.vqshlq_s16.html">arch::aarch64::vqshlq_s16</a></li><li><a href="arch/aarch64/fn.vqshlq_s32.html">arch::aarch64::vqshlq_s32</a></li><li><a href="arch/aarch64/fn.vqshlq_s64.html">arch::aarch64::vqshlq_s64</a></li><li><a href="arch/aarch64/fn.vqshlq_s8.html">arch::aarch64::vqshlq_s8</a></li><li><a href="arch/aarch64/fn.vqshlq_u16.html">arch::aarch64::vqshlq_u16</a></li><li><a href="arch/aarch64/fn.vqshlq_u32.html">arch::aarch64::vqshlq_u32</a></li><li><a href="arch/aarch64/fn.vqshlq_u64.html">arch::aarch64::vqshlq_u64</a></li><li><a href="arch/aarch64/fn.vqshlq_u8.html">arch::aarch64::vqshlq_u8</a></li><li><a href="arch/aarch64/fn.vqshls_n_s32.html">arch::aarch64::vqshls_n_s32</a></li><li><a href="arch/aarch64/fn.vqshls_n_u32.html">arch::aarch64::vqshls_n_u32</a></li><li><a href="arch/aarch64/fn.vqshls_s32.html">arch::aarch64::vqshls_s32</a></li><li><a href="arch/aarch64/fn.vqshls_u32.html">arch::aarch64::vqshls_u32</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_s16.html">arch::aarch64::vqshrn_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_s32.html">arch::aarch64::vqshrn_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_s64.html">arch::aarch64::vqshrn_high_n_s64</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_u16.html">arch::aarch64::vqshrn_high_n_u16</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_u32.html">arch::aarch64::vqshrn_high_n_u32</a></li><li><a href="arch/aarch64/fn.vqshrn_high_n_u64.html">arch::aarch64::vqshrn_high_n_u64</a></li><li><a href="arch/aarch64/fn.vqshrnd_n_s64.html">arch::aarch64::vqshrnd_n_s64</a></li><li><a href="arch/aarch64/fn.vqshrnd_n_u64.html">arch::aarch64::vqshrnd_n_u64</a></li><li><a href="arch/aarch64/fn.vqshrnh_n_s16.html">arch::aarch64::vqshrnh_n_s16</a></li><li><a href="arch/aarch64/fn.vqshrnh_n_u16.html">arch::aarch64::vqshrnh_n_u16</a></li><li><a href="arch/aarch64/fn.vqshrns_n_s32.html">arch::aarch64::vqshrns_n_s32</a></li><li><a href="arch/aarch64/fn.vqshrns_n_u32.html">arch::aarch64::vqshrns_n_u32</a></li><li><a href="arch/aarch64/fn.vqshrun_high_n_s16.html">arch::aarch64::vqshrun_high_n_s16</a></li><li><a href="arch/aarch64/fn.vqshrun_high_n_s32.html">arch::aarch64::vqshrun_high_n_s32</a></li><li><a href="arch/aarch64/fn.vqshrun_high_n_s64.html">arch::aarch64::vqshrun_high_n_s64</a></li><li><a href="arch/aarch64/fn.vqshrund_n_s64.html">arch::aarch64::vqshrund_n_s64</a></li><li><a href="arch/aarch64/fn.vqshrunh_n_s16.html">arch::aarch64::vqshrunh_n_s16</a></li><li><a href="arch/aarch64/fn.vqshruns_n_s32.html">arch::aarch64::vqshruns_n_s32</a></li><li><a href="arch/aarch64/fn.vqsub_s16.html">arch::aarch64::vqsub_s16</a></li><li><a href="arch/aarch64/fn.vqsub_s32.html">arch::aarch64::vqsub_s32</a></li><li><a href="arch/aarch64/fn.vqsub_s64.html">arch::aarch64::vqsub_s64</a></li><li><a href="arch/aarch64/fn.vqsub_s8.html">arch::aarch64::vqsub_s8</a></li><li><a href="arch/aarch64/fn.vqsub_u16.html">arch::aarch64::vqsub_u16</a></li><li><a href="arch/aarch64/fn.vqsub_u32.html">arch::aarch64::vqsub_u32</a></li><li><a href="arch/aarch64/fn.vqsub_u64.html">arch::aarch64::vqsub_u64</a></li><li><a href="arch/aarch64/fn.vqsub_u8.html">arch::aarch64::vqsub_u8</a></li><li><a href="arch/aarch64/fn.vqsubb_s8.html">arch::aarch64::vqsubb_s8</a></li><li><a href="arch/aarch64/fn.vqsubb_u8.html">arch::aarch64::vqsubb_u8</a></li><li><a href="arch/aarch64/fn.vqsubd_s64.html">arch::aarch64::vqsubd_s64</a></li><li><a href="arch/aarch64/fn.vqsubd_u64.html">arch::aarch64::vqsubd_u64</a></li><li><a href="arch/aarch64/fn.vqsubh_s16.html">arch::aarch64::vqsubh_s16</a></li><li><a href="arch/aarch64/fn.vqsubh_u16.html">arch::aarch64::vqsubh_u16</a></li><li><a href="arch/aarch64/fn.vqsubq_s16.html">arch::aarch64::vqsubq_s16</a></li><li><a href="arch/aarch64/fn.vqsubq_s32.html">arch::aarch64::vqsubq_s32</a></li><li><a href="arch/aarch64/fn.vqsubq_s64.html">arch::aarch64::vqsubq_s64</a></li><li><a href="arch/aarch64/fn.vqsubq_s8.html">arch::aarch64::vqsubq_s8</a></li><li><a href="arch/aarch64/fn.vqsubq_u16.html">arch::aarch64::vqsubq_u16</a></li><li><a href="arch/aarch64/fn.vqsubq_u32.html">arch::aarch64::vqsubq_u32</a></li><li><a href="arch/aarch64/fn.vqsubq_u64.html">arch::aarch64::vqsubq_u64</a></li><li><a href="arch/aarch64/fn.vqsubq_u8.html">arch::aarch64::vqsubq_u8</a></li><li><a href="arch/aarch64/fn.vqsubs_s32.html">arch::aarch64::vqsubs_s32</a></li><li><a href="arch/aarch64/fn.vqsubs_u32.html">arch::aarch64::vqsubs_u32</a></li><li><a href="arch/aarch64/fn.vqtbl1_p8.html">arch::aarch64::vqtbl1_p8</a></li><li><a href="arch/aarch64/fn.vqtbl1_s8.html">arch::aarch64::vqtbl1_s8</a></li><li><a href="arch/aarch64/fn.vqtbl1_u8.html">arch::aarch64::vqtbl1_u8</a></li><li><a href="arch/aarch64/fn.vqtbl1q_p8.html">arch::aarch64::vqtbl1q_p8</a></li><li><a href="arch/aarch64/fn.vqtbl1q_s8.html">arch::aarch64::vqtbl1q_s8</a></li><li><a href="arch/aarch64/fn.vqtbl1q_u8.html">arch::aarch64::vqtbl1q_u8</a></li><li><a href="arch/aarch64/fn.vqtbl2_p8.html">arch::aarch64::vqtbl2_p8</a></li><li><a href="arch/aarch64/fn.vqtbl2_s8.html">arch::aarch64::vqtbl2_s8</a></li><li><a href="arch/aarch64/fn.vqtbl2_u8.html">arch::aarch64::vqtbl2_u8</a></li><li><a href="arch/aarch64/fn.vqtbl2q_p8.html">arch::aarch64::vqtbl2q_p8</a></li><li><a href="arch/aarch64/fn.vqtbl2q_s8.html">arch::aarch64::vqtbl2q_s8</a></li><li><a href="arch/aarch64/fn.vqtbl2q_u8.html">arch::aarch64::vqtbl2q_u8</a></li><li><a href="arch/aarch64/fn.vqtbl3_p8.html">arch::aarch64::vqtbl3_p8</a></li><li><a href="arch/aarch64/fn.vqtbl3_s8.html">arch::aarch64::vqtbl3_s8</a></li><li><a href="arch/aarch64/fn.vqtbl3_u8.html">arch::aarch64::vqtbl3_u8</a></li><li><a href="arch/aarch64/fn.vqtbl3q_p8.html">arch::aarch64::vqtbl3q_p8</a></li><li><a href="arch/aarch64/fn.vqtbl3q_s8.html">arch::aarch64::vqtbl3q_s8</a></li><li><a href="arch/aarch64/fn.vqtbl3q_u8.html">arch::aarch64::vqtbl3q_u8</a></li><li><a href="arch/aarch64/fn.vqtbl4_p8.html">arch::aarch64::vqtbl4_p8</a></li><li><a href="arch/aarch64/fn.vqtbl4_s8.html">arch::aarch64::vqtbl4_s8</a></li><li><a href="arch/aarch64/fn.vqtbl4_u8.html">arch::aarch64::vqtbl4_u8</a></li><li><a href="arch/aarch64/fn.vqtbl4q_p8.html">arch::aarch64::vqtbl4q_p8</a></li><li><a href="arch/aarch64/fn.vqtbl4q_s8.html">arch::aarch64::vqtbl4q_s8</a></li><li><a href="arch/aarch64/fn.vqtbl4q_u8.html">arch::aarch64::vqtbl4q_u8</a></li><li><a href="arch/aarch64/fn.vqtbx1_p8.html">arch::aarch64::vqtbx1_p8</a></li><li><a href="arch/aarch64/fn.vqtbx1_s8.html">arch::aarch64::vqtbx1_s8</a></li><li><a href="arch/aarch64/fn.vqtbx1_u8.html">arch::aarch64::vqtbx1_u8</a></li><li><a href="arch/aarch64/fn.vqtbx1q_p8.html">arch::aarch64::vqtbx1q_p8</a></li><li><a href="arch/aarch64/fn.vqtbx1q_s8.html">arch::aarch64::vqtbx1q_s8</a></li><li><a href="arch/aarch64/fn.vqtbx1q_u8.html">arch::aarch64::vqtbx1q_u8</a></li><li><a href="arch/aarch64/fn.vqtbx2_p8.html">arch::aarch64::vqtbx2_p8</a></li><li><a href="arch/aarch64/fn.vqtbx2_s8.html">arch::aarch64::vqtbx2_s8</a></li><li><a href="arch/aarch64/fn.vqtbx2_u8.html">arch::aarch64::vqtbx2_u8</a></li><li><a href="arch/aarch64/fn.vqtbx2q_p8.html">arch::aarch64::vqtbx2q_p8</a></li><li><a href="arch/aarch64/fn.vqtbx2q_s8.html">arch::aarch64::vqtbx2q_s8</a></li><li><a href="arch/aarch64/fn.vqtbx2q_u8.html">arch::aarch64::vqtbx2q_u8</a></li><li><a href="arch/aarch64/fn.vqtbx3_p8.html">arch::aarch64::vqtbx3_p8</a></li><li><a href="arch/aarch64/fn.vqtbx3_s8.html">arch::aarch64::vqtbx3_s8</a></li><li><a href="arch/aarch64/fn.vqtbx3_u8.html">arch::aarch64::vqtbx3_u8</a></li><li><a href="arch/aarch64/fn.vqtbx3q_p8.html">arch::aarch64::vqtbx3q_p8</a></li><li><a href="arch/aarch64/fn.vqtbx3q_s8.html">arch::aarch64::vqtbx3q_s8</a></li><li><a href="arch/aarch64/fn.vqtbx3q_u8.html">arch::aarch64::vqtbx3q_u8</a></li><li><a href="arch/aarch64/fn.vqtbx4_p8.html">arch::aarch64::vqtbx4_p8</a></li><li><a href="arch/aarch64/fn.vqtbx4_s8.html">arch::aarch64::vqtbx4_s8</a></li><li><a href="arch/aarch64/fn.vqtbx4_u8.html">arch::aarch64::vqtbx4_u8</a></li><li><a href="arch/aarch64/fn.vqtbx4q_p8.html">arch::aarch64::vqtbx4q_p8</a></li><li><a href="arch/aarch64/fn.vqtbx4q_s8.html">arch::aarch64::vqtbx4q_s8</a></li><li><a href="arch/aarch64/fn.vqtbx4q_u8.html">arch::aarch64::vqtbx4q_u8</a></li><li><a href="arch/aarch64/fn.vraddhn_high_s16.html">arch::aarch64::vraddhn_high_s16</a></li><li><a href="arch/aarch64/fn.vraddhn_high_s32.html">arch::aarch64::vraddhn_high_s32</a></li><li><a href="arch/aarch64/fn.vraddhn_high_s64.html">arch::aarch64::vraddhn_high_s64</a></li><li><a href="arch/aarch64/fn.vraddhn_high_u16.html">arch::aarch64::vraddhn_high_u16</a></li><li><a href="arch/aarch64/fn.vraddhn_high_u32.html">arch::aarch64::vraddhn_high_u32</a></li><li><a href="arch/aarch64/fn.vraddhn_high_u64.html">arch::aarch64::vraddhn_high_u64</a></li><li><a href="arch/aarch64/fn.vraddhn_s16.html">arch::aarch64::vraddhn_s16</a></li><li><a href="arch/aarch64/fn.vraddhn_s32.html">arch::aarch64::vraddhn_s32</a></li><li><a href="arch/aarch64/fn.vraddhn_s64.html">arch::aarch64::vraddhn_s64</a></li><li><a href="arch/aarch64/fn.vraddhn_u16.html">arch::aarch64::vraddhn_u16</a></li><li><a href="arch/aarch64/fn.vraddhn_u32.html">arch::aarch64::vraddhn_u32</a></li><li><a href="arch/aarch64/fn.vraddhn_u64.html">arch::aarch64::vraddhn_u64</a></li><li><a href="arch/aarch64/fn.vrbit_p8.html">arch::aarch64::vrbit_p8</a></li><li><a href="arch/aarch64/fn.vrbit_s8.html">arch::aarch64::vrbit_s8</a></li><li><a href="arch/aarch64/fn.vrbit_u8.html">arch::aarch64::vrbit_u8</a></li><li><a href="arch/aarch64/fn.vrbitq_p8.html">arch::aarch64::vrbitq_p8</a></li><li><a href="arch/aarch64/fn.vrbitq_s8.html">arch::aarch64::vrbitq_s8</a></li><li><a href="arch/aarch64/fn.vrbitq_u8.html">arch::aarch64::vrbitq_u8</a></li><li><a href="arch/aarch64/fn.vrecpe_f32.html">arch::aarch64::vrecpe_f32</a></li><li><a href="arch/aarch64/fn.vrecpe_f64.html">arch::aarch64::vrecpe_f64</a></li><li><a href="arch/aarch64/fn.vrecpeq_f32.html">arch::aarch64::vrecpeq_f32</a></li><li><a href="arch/aarch64/fn.vrecpeq_f64.html">arch::aarch64::vrecpeq_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_f64.html">arch::aarch64::vreinterpret_f32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_p16.html">arch::aarch64::vreinterpret_f32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_p64.html">arch::aarch64::vreinterpret_f32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_p8.html">arch::aarch64::vreinterpret_f32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_s16.html">arch::aarch64::vreinterpret_f32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_s32.html">arch::aarch64::vreinterpret_f32_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_s64.html">arch::aarch64::vreinterpret_f32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_s8.html">arch::aarch64::vreinterpret_f32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_u16.html">arch::aarch64::vreinterpret_f32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_u32.html">arch::aarch64::vreinterpret_f32_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_u64.html">arch::aarch64::vreinterpret_f32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f32_u8.html">arch::aarch64::vreinterpret_f32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_f32.html">arch::aarch64::vreinterpret_f64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_p16.html">arch::aarch64::vreinterpret_f64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_p64.html">arch::aarch64::vreinterpret_f64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_p8.html">arch::aarch64::vreinterpret_f64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_s16.html">arch::aarch64::vreinterpret_f64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_s32.html">arch::aarch64::vreinterpret_f64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_s64.html">arch::aarch64::vreinterpret_f64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_s8.html">arch::aarch64::vreinterpret_f64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_u16.html">arch::aarch64::vreinterpret_f64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_u32.html">arch::aarch64::vreinterpret_f64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_u64.html">arch::aarch64::vreinterpret_f64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_f64_u8.html">arch::aarch64::vreinterpret_f64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_f32.html">arch::aarch64::vreinterpret_p16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_f64.html">arch::aarch64::vreinterpret_p16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_p64.html">arch::aarch64::vreinterpret_p16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_p8.html">arch::aarch64::vreinterpret_p16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_s16.html">arch::aarch64::vreinterpret_p16_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_s32.html">arch::aarch64::vreinterpret_p16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_s64.html">arch::aarch64::vreinterpret_p16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_s8.html">arch::aarch64::vreinterpret_p16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_u16.html">arch::aarch64::vreinterpret_p16_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_u32.html">arch::aarch64::vreinterpret_p16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_u64.html">arch::aarch64::vreinterpret_p16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p16_u8.html">arch::aarch64::vreinterpret_p16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_f32.html">arch::aarch64::vreinterpret_p64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_f64.html">arch::aarch64::vreinterpret_p64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_p16.html">arch::aarch64::vreinterpret_p64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_p8.html">arch::aarch64::vreinterpret_p64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_s16.html">arch::aarch64::vreinterpret_p64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_s32.html">arch::aarch64::vreinterpret_p64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_s64.html">arch::aarch64::vreinterpret_p64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_s8.html">arch::aarch64::vreinterpret_p64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_u16.html">arch::aarch64::vreinterpret_p64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_u32.html">arch::aarch64::vreinterpret_p64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_u64.html">arch::aarch64::vreinterpret_p64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p64_u8.html">arch::aarch64::vreinterpret_p64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_f32.html">arch::aarch64::vreinterpret_p8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_f64.html">arch::aarch64::vreinterpret_p8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_p16.html">arch::aarch64::vreinterpret_p8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_p64.html">arch::aarch64::vreinterpret_p8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_s16.html">arch::aarch64::vreinterpret_p8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_s32.html">arch::aarch64::vreinterpret_p8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_s64.html">arch::aarch64::vreinterpret_p8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_s8.html">arch::aarch64::vreinterpret_p8_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_u16.html">arch::aarch64::vreinterpret_p8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_u32.html">arch::aarch64::vreinterpret_p8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_u64.html">arch::aarch64::vreinterpret_p8_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_p8_u8.html">arch::aarch64::vreinterpret_p8_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_f32.html">arch::aarch64::vreinterpret_s16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_f64.html">arch::aarch64::vreinterpret_s16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_p16.html">arch::aarch64::vreinterpret_s16_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_p64.html">arch::aarch64::vreinterpret_s16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_p8.html">arch::aarch64::vreinterpret_s16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_s32.html">arch::aarch64::vreinterpret_s16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_s64.html">arch::aarch64::vreinterpret_s16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_s8.html">arch::aarch64::vreinterpret_s16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_u16.html">arch::aarch64::vreinterpret_s16_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_u32.html">arch::aarch64::vreinterpret_s16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_u64.html">arch::aarch64::vreinterpret_s16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s16_u8.html">arch::aarch64::vreinterpret_s16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_f32.html">arch::aarch64::vreinterpret_s32_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_f64.html">arch::aarch64::vreinterpret_s32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_p16.html">arch::aarch64::vreinterpret_s32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_p64.html">arch::aarch64::vreinterpret_s32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_p8.html">arch::aarch64::vreinterpret_s32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_s16.html">arch::aarch64::vreinterpret_s32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_s64.html">arch::aarch64::vreinterpret_s32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_s8.html">arch::aarch64::vreinterpret_s32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_u16.html">arch::aarch64::vreinterpret_s32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_u32.html">arch::aarch64::vreinterpret_s32_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_u64.html">arch::aarch64::vreinterpret_s32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s32_u8.html">arch::aarch64::vreinterpret_s32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_f32.html">arch::aarch64::vreinterpret_s64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_f64.html">arch::aarch64::vreinterpret_s64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_p16.html">arch::aarch64::vreinterpret_s64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_p64.html">arch::aarch64::vreinterpret_s64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_p8.html">arch::aarch64::vreinterpret_s64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_s16.html">arch::aarch64::vreinterpret_s64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_s32.html">arch::aarch64::vreinterpret_s64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_s8.html">arch::aarch64::vreinterpret_s64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_u16.html">arch::aarch64::vreinterpret_s64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_u32.html">arch::aarch64::vreinterpret_s64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_u64.html">arch::aarch64::vreinterpret_s64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s64_u8.html">arch::aarch64::vreinterpret_s64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_f32.html">arch::aarch64::vreinterpret_s8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_f64.html">arch::aarch64::vreinterpret_s8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_p16.html">arch::aarch64::vreinterpret_s8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_p64.html">arch::aarch64::vreinterpret_s8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_p8.html">arch::aarch64::vreinterpret_s8_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_s16.html">arch::aarch64::vreinterpret_s8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_s32.html">arch::aarch64::vreinterpret_s8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_s64.html">arch::aarch64::vreinterpret_s8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_u16.html">arch::aarch64::vreinterpret_s8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_u32.html">arch::aarch64::vreinterpret_s8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_u64.html">arch::aarch64::vreinterpret_s8_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_s8_u8.html">arch::aarch64::vreinterpret_s8_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_f32.html">arch::aarch64::vreinterpret_u16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_f64.html">arch::aarch64::vreinterpret_u16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_p16.html">arch::aarch64::vreinterpret_u16_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_p64.html">arch::aarch64::vreinterpret_u16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_p8.html">arch::aarch64::vreinterpret_u16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_s16.html">arch::aarch64::vreinterpret_u16_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_s32.html">arch::aarch64::vreinterpret_u16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_s64.html">arch::aarch64::vreinterpret_u16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_s8.html">arch::aarch64::vreinterpret_u16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_u32.html">arch::aarch64::vreinterpret_u16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_u64.html">arch::aarch64::vreinterpret_u16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u16_u8.html">arch::aarch64::vreinterpret_u16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_f32.html">arch::aarch64::vreinterpret_u32_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_f64.html">arch::aarch64::vreinterpret_u32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_p16.html">arch::aarch64::vreinterpret_u32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_p64.html">arch::aarch64::vreinterpret_u32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_p8.html">arch::aarch64::vreinterpret_u32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_s16.html">arch::aarch64::vreinterpret_u32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_s32.html">arch::aarch64::vreinterpret_u32_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_s64.html">arch::aarch64::vreinterpret_u32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_s8.html">arch::aarch64::vreinterpret_u32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_u16.html">arch::aarch64::vreinterpret_u32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_u64.html">arch::aarch64::vreinterpret_u32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u32_u8.html">arch::aarch64::vreinterpret_u32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_f32.html">arch::aarch64::vreinterpret_u64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_f64.html">arch::aarch64::vreinterpret_u64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_p16.html">arch::aarch64::vreinterpret_u64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_p64.html">arch::aarch64::vreinterpret_u64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_p8.html">arch::aarch64::vreinterpret_u64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_s16.html">arch::aarch64::vreinterpret_u64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_s32.html">arch::aarch64::vreinterpret_u64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_s64.html">arch::aarch64::vreinterpret_u64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_s8.html">arch::aarch64::vreinterpret_u64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_u16.html">arch::aarch64::vreinterpret_u64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_u32.html">arch::aarch64::vreinterpret_u64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u64_u8.html">arch::aarch64::vreinterpret_u64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_f32.html">arch::aarch64::vreinterpret_u8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_f64.html">arch::aarch64::vreinterpret_u8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_p16.html">arch::aarch64::vreinterpret_u8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_p64.html">arch::aarch64::vreinterpret_u8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_p8.html">arch::aarch64::vreinterpret_u8_p8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_s16.html">arch::aarch64::vreinterpret_u8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_s32.html">arch::aarch64::vreinterpret_u8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_s64.html">arch::aarch64::vreinterpret_u8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_s8.html">arch::aarch64::vreinterpret_u8_s8</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_u16.html">arch::aarch64::vreinterpret_u8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_u32.html">arch::aarch64::vreinterpret_u8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpret_u8_u64.html">arch::aarch64::vreinterpret_u8_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_f64.html">arch::aarch64::vreinterpretq_f32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_p16.html">arch::aarch64::vreinterpretq_f32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_p64.html">arch::aarch64::vreinterpretq_f32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_p8.html">arch::aarch64::vreinterpretq_f32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_s16.html">arch::aarch64::vreinterpretq_f32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_s32.html">arch::aarch64::vreinterpretq_f32_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_s64.html">arch::aarch64::vreinterpretq_f32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_s8.html">arch::aarch64::vreinterpretq_f32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_u16.html">arch::aarch64::vreinterpretq_f32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_u32.html">arch::aarch64::vreinterpretq_f32_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_u64.html">arch::aarch64::vreinterpretq_f32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f32_u8.html">arch::aarch64::vreinterpretq_f32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_f32.html">arch::aarch64::vreinterpretq_f64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_p16.html">arch::aarch64::vreinterpretq_f64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_p64.html">arch::aarch64::vreinterpretq_f64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_p8.html">arch::aarch64::vreinterpretq_f64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_s16.html">arch::aarch64::vreinterpretq_f64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_s32.html">arch::aarch64::vreinterpretq_f64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_s64.html">arch::aarch64::vreinterpretq_f64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_s8.html">arch::aarch64::vreinterpretq_f64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_u16.html">arch::aarch64::vreinterpretq_f64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_u32.html">arch::aarch64::vreinterpretq_f64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_u64.html">arch::aarch64::vreinterpretq_f64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_f64_u8.html">arch::aarch64::vreinterpretq_f64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_f32.html">arch::aarch64::vreinterpretq_p16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_f64.html">arch::aarch64::vreinterpretq_p16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_p64.html">arch::aarch64::vreinterpretq_p16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_p8.html">arch::aarch64::vreinterpretq_p16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_s16.html">arch::aarch64::vreinterpretq_p16_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_s32.html">arch::aarch64::vreinterpretq_p16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_s64.html">arch::aarch64::vreinterpretq_p16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_s8.html">arch::aarch64::vreinterpretq_p16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_u16.html">arch::aarch64::vreinterpretq_p16_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_u32.html">arch::aarch64::vreinterpretq_p16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_u64.html">arch::aarch64::vreinterpretq_p16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p16_u8.html">arch::aarch64::vreinterpretq_p16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_f32.html">arch::aarch64::vreinterpretq_p64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_f64.html">arch::aarch64::vreinterpretq_p64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_p16.html">arch::aarch64::vreinterpretq_p64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_p8.html">arch::aarch64::vreinterpretq_p64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_s16.html">arch::aarch64::vreinterpretq_p64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_s32.html">arch::aarch64::vreinterpretq_p64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_s64.html">arch::aarch64::vreinterpretq_p64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_s8.html">arch::aarch64::vreinterpretq_p64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_u16.html">arch::aarch64::vreinterpretq_p64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_u32.html">arch::aarch64::vreinterpretq_p64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_u64.html">arch::aarch64::vreinterpretq_p64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p64_u8.html">arch::aarch64::vreinterpretq_p64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_f32.html">arch::aarch64::vreinterpretq_p8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_f64.html">arch::aarch64::vreinterpretq_p8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_p16.html">arch::aarch64::vreinterpretq_p8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_p64.html">arch::aarch64::vreinterpretq_p8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_s16.html">arch::aarch64::vreinterpretq_p8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_s32.html">arch::aarch64::vreinterpretq_p8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_s64.html">arch::aarch64::vreinterpretq_p8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_s8.html">arch::aarch64::vreinterpretq_p8_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_u16.html">arch::aarch64::vreinterpretq_p8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_u32.html">arch::aarch64::vreinterpretq_p8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_u64.html">arch::aarch64::vreinterpretq_p8_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_p8_u8.html">arch::aarch64::vreinterpretq_p8_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_f32.html">arch::aarch64::vreinterpretq_s16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_f64.html">arch::aarch64::vreinterpretq_s16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_p16.html">arch::aarch64::vreinterpretq_s16_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_p64.html">arch::aarch64::vreinterpretq_s16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_p8.html">arch::aarch64::vreinterpretq_s16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_s32.html">arch::aarch64::vreinterpretq_s16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_s64.html">arch::aarch64::vreinterpretq_s16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_s8.html">arch::aarch64::vreinterpretq_s16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_u16.html">arch::aarch64::vreinterpretq_s16_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_u32.html">arch::aarch64::vreinterpretq_s16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_u64.html">arch::aarch64::vreinterpretq_s16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s16_u8.html">arch::aarch64::vreinterpretq_s16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_f32.html">arch::aarch64::vreinterpretq_s32_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_f64.html">arch::aarch64::vreinterpretq_s32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_p16.html">arch::aarch64::vreinterpretq_s32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_p64.html">arch::aarch64::vreinterpretq_s32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_p8.html">arch::aarch64::vreinterpretq_s32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_s16.html">arch::aarch64::vreinterpretq_s32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_s64.html">arch::aarch64::vreinterpretq_s32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_s8.html">arch::aarch64::vreinterpretq_s32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_u16.html">arch::aarch64::vreinterpretq_s32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_u32.html">arch::aarch64::vreinterpretq_s32_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_u64.html">arch::aarch64::vreinterpretq_s32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s32_u8.html">arch::aarch64::vreinterpretq_s32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_f32.html">arch::aarch64::vreinterpretq_s64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_f64.html">arch::aarch64::vreinterpretq_s64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_p16.html">arch::aarch64::vreinterpretq_s64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_p64.html">arch::aarch64::vreinterpretq_s64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_p8.html">arch::aarch64::vreinterpretq_s64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_s16.html">arch::aarch64::vreinterpretq_s64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_s32.html">arch::aarch64::vreinterpretq_s64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_s8.html">arch::aarch64::vreinterpretq_s64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_u16.html">arch::aarch64::vreinterpretq_s64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_u32.html">arch::aarch64::vreinterpretq_s64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_u64.html">arch::aarch64::vreinterpretq_s64_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s64_u8.html">arch::aarch64::vreinterpretq_s64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_f32.html">arch::aarch64::vreinterpretq_s8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_f64.html">arch::aarch64::vreinterpretq_s8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_p16.html">arch::aarch64::vreinterpretq_s8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_p64.html">arch::aarch64::vreinterpretq_s8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_p8.html">arch::aarch64::vreinterpretq_s8_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_s16.html">arch::aarch64::vreinterpretq_s8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_s32.html">arch::aarch64::vreinterpretq_s8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_s64.html">arch::aarch64::vreinterpretq_s8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_u16.html">arch::aarch64::vreinterpretq_s8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_u32.html">arch::aarch64::vreinterpretq_s8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_u64.html">arch::aarch64::vreinterpretq_s8_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_s8_u8.html">arch::aarch64::vreinterpretq_s8_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_f32.html">arch::aarch64::vreinterpretq_u16_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_f64.html">arch::aarch64::vreinterpretq_u16_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_p16.html">arch::aarch64::vreinterpretq_u16_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_p64.html">arch::aarch64::vreinterpretq_u16_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_p8.html">arch::aarch64::vreinterpretq_u16_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_s16.html">arch::aarch64::vreinterpretq_u16_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_s32.html">arch::aarch64::vreinterpretq_u16_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_s64.html">arch::aarch64::vreinterpretq_u16_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_s8.html">arch::aarch64::vreinterpretq_u16_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_u32.html">arch::aarch64::vreinterpretq_u16_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_u64.html">arch::aarch64::vreinterpretq_u16_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u16_u8.html">arch::aarch64::vreinterpretq_u16_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_f32.html">arch::aarch64::vreinterpretq_u32_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_f64.html">arch::aarch64::vreinterpretq_u32_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_p16.html">arch::aarch64::vreinterpretq_u32_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_p64.html">arch::aarch64::vreinterpretq_u32_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_p8.html">arch::aarch64::vreinterpretq_u32_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_s16.html">arch::aarch64::vreinterpretq_u32_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_s32.html">arch::aarch64::vreinterpretq_u32_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_s64.html">arch::aarch64::vreinterpretq_u32_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_s8.html">arch::aarch64::vreinterpretq_u32_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_u16.html">arch::aarch64::vreinterpretq_u32_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_u64.html">arch::aarch64::vreinterpretq_u32_u64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u32_u8.html">arch::aarch64::vreinterpretq_u32_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_f32.html">arch::aarch64::vreinterpretq_u64_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_f64.html">arch::aarch64::vreinterpretq_u64_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_p16.html">arch::aarch64::vreinterpretq_u64_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_p64.html">arch::aarch64::vreinterpretq_u64_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_p8.html">arch::aarch64::vreinterpretq_u64_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_s16.html">arch::aarch64::vreinterpretq_u64_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_s32.html">arch::aarch64::vreinterpretq_u64_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_s64.html">arch::aarch64::vreinterpretq_u64_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_s8.html">arch::aarch64::vreinterpretq_u64_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_u16.html">arch::aarch64::vreinterpretq_u64_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_u32.html">arch::aarch64::vreinterpretq_u64_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u64_u8.html">arch::aarch64::vreinterpretq_u64_u8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_f32.html">arch::aarch64::vreinterpretq_u8_f32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_f64.html">arch::aarch64::vreinterpretq_u8_f64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_p16.html">arch::aarch64::vreinterpretq_u8_p16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_p64.html">arch::aarch64::vreinterpretq_u8_p64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_p8.html">arch::aarch64::vreinterpretq_u8_p8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_s16.html">arch::aarch64::vreinterpretq_u8_s16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_s32.html">arch::aarch64::vreinterpretq_u8_s32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_s64.html">arch::aarch64::vreinterpretq_u8_s64</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_s8.html">arch::aarch64::vreinterpretq_u8_s8</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_u16.html">arch::aarch64::vreinterpretq_u8_u16</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_u32.html">arch::aarch64::vreinterpretq_u8_u32</a></li><li><a href="arch/aarch64/fn.vreinterpretq_u8_u64.html">arch::aarch64::vreinterpretq_u8_u64</a></li><li><a href="arch/aarch64/fn.vrev16_p8.html">arch::aarch64::vrev16_p8</a></li><li><a href="arch/aarch64/fn.vrev16_s8.html">arch::aarch64::vrev16_s8</a></li><li><a href="arch/aarch64/fn.vrev16_u8.html">arch::aarch64::vrev16_u8</a></li><li><a href="arch/aarch64/fn.vrev16q_p8.html">arch::aarch64::vrev16q_p8</a></li><li><a href="arch/aarch64/fn.vrev16q_s8.html">arch::aarch64::vrev16q_s8</a></li><li><a href="arch/aarch64/fn.vrev16q_u8.html">arch::aarch64::vrev16q_u8</a></li><li><a href="arch/aarch64/fn.vrev32_p16.html">arch::aarch64::vrev32_p16</a></li><li><a href="arch/aarch64/fn.vrev32_p8.html">arch::aarch64::vrev32_p8</a></li><li><a href="arch/aarch64/fn.vrev32_s16.html">arch::aarch64::vrev32_s16</a></li><li><a href="arch/aarch64/fn.vrev32_s8.html">arch::aarch64::vrev32_s8</a></li><li><a href="arch/aarch64/fn.vrev32_u16.html">arch::aarch64::vrev32_u16</a></li><li><a href="arch/aarch64/fn.vrev32_u8.html">arch::aarch64::vrev32_u8</a></li><li><a href="arch/aarch64/fn.vrev32q_p16.html">arch::aarch64::vrev32q_p16</a></li><li><a href="arch/aarch64/fn.vrev32q_p8.html">arch::aarch64::vrev32q_p8</a></li><li><a href="arch/aarch64/fn.vrev32q_s16.html">arch::aarch64::vrev32q_s16</a></li><li><a href="arch/aarch64/fn.vrev32q_s8.html">arch::aarch64::vrev32q_s8</a></li><li><a href="arch/aarch64/fn.vrev32q_u16.html">arch::aarch64::vrev32q_u16</a></li><li><a href="arch/aarch64/fn.vrev32q_u8.html">arch::aarch64::vrev32q_u8</a></li><li><a href="arch/aarch64/fn.vrev64_f32.html">arch::aarch64::vrev64_f32</a></li><li><a href="arch/aarch64/fn.vrev64_p16.html">arch::aarch64::vrev64_p16</a></li><li><a href="arch/aarch64/fn.vrev64_p8.html">arch::aarch64::vrev64_p8</a></li><li><a href="arch/aarch64/fn.vrev64_s16.html">arch::aarch64::vrev64_s16</a></li><li><a href="arch/aarch64/fn.vrev64_s32.html">arch::aarch64::vrev64_s32</a></li><li><a href="arch/aarch64/fn.vrev64_s8.html">arch::aarch64::vrev64_s8</a></li><li><a href="arch/aarch64/fn.vrev64_u16.html">arch::aarch64::vrev64_u16</a></li><li><a href="arch/aarch64/fn.vrev64_u32.html">arch::aarch64::vrev64_u32</a></li><li><a href="arch/aarch64/fn.vrev64_u8.html">arch::aarch64::vrev64_u8</a></li><li><a href="arch/aarch64/fn.vrev64q_f32.html">arch::aarch64::vrev64q_f32</a></li><li><a href="arch/aarch64/fn.vrev64q_p16.html">arch::aarch64::vrev64q_p16</a></li><li><a href="arch/aarch64/fn.vrev64q_p8.html">arch::aarch64::vrev64q_p8</a></li><li><a href="arch/aarch64/fn.vrev64q_s16.html">arch::aarch64::vrev64q_s16</a></li><li><a href="arch/aarch64/fn.vrev64q_s32.html">arch::aarch64::vrev64q_s32</a></li><li><a href="arch/aarch64/fn.vrev64q_s8.html">arch::aarch64::vrev64q_s8</a></li><li><a href="arch/aarch64/fn.vrev64q_u16.html">arch::aarch64::vrev64q_u16</a></li><li><a href="arch/aarch64/fn.vrev64q_u32.html">arch::aarch64::vrev64q_u32</a></li><li><a href="arch/aarch64/fn.vrev64q_u8.html">arch::aarch64::vrev64q_u8</a></li><li><a href="arch/aarch64/fn.vrhadd_s16.html">arch::aarch64::vrhadd_s16</a></li><li><a href="arch/aarch64/fn.vrhadd_s32.html">arch::aarch64::vrhadd_s32</a></li><li><a href="arch/aarch64/fn.vrhadd_s8.html">arch::aarch64::vrhadd_s8</a></li><li><a href="arch/aarch64/fn.vrhadd_u16.html">arch::aarch64::vrhadd_u16</a></li><li><a href="arch/aarch64/fn.vrhadd_u32.html">arch::aarch64::vrhadd_u32</a></li><li><a href="arch/aarch64/fn.vrhadd_u8.html">arch::aarch64::vrhadd_u8</a></li><li><a href="arch/aarch64/fn.vrhaddq_s16.html">arch::aarch64::vrhaddq_s16</a></li><li><a href="arch/aarch64/fn.vrhaddq_s32.html">arch::aarch64::vrhaddq_s32</a></li><li><a href="arch/aarch64/fn.vrhaddq_s8.html">arch::aarch64::vrhaddq_s8</a></li><li><a href="arch/aarch64/fn.vrhaddq_u16.html">arch::aarch64::vrhaddq_u16</a></li><li><a href="arch/aarch64/fn.vrhaddq_u32.html">arch::aarch64::vrhaddq_u32</a></li><li><a href="arch/aarch64/fn.vrhaddq_u8.html">arch::aarch64::vrhaddq_u8</a></li><li><a href="arch/aarch64/fn.vrnd_f32.html">arch::aarch64::vrnd_f32</a></li><li><a href="arch/aarch64/fn.vrnd_f64.html">arch::aarch64::vrnd_f64</a></li><li><a href="arch/aarch64/fn.vrnda_f32.html">arch::aarch64::vrnda_f32</a></li><li><a href="arch/aarch64/fn.vrnda_f64.html">arch::aarch64::vrnda_f64</a></li><li><a href="arch/aarch64/fn.vrndaq_f32.html">arch::aarch64::vrndaq_f32</a></li><li><a href="arch/aarch64/fn.vrndaq_f64.html">arch::aarch64::vrndaq_f64</a></li><li><a href="arch/aarch64/fn.vrndi_f32.html">arch::aarch64::vrndi_f32</a></li><li><a href="arch/aarch64/fn.vrndi_f64.html">arch::aarch64::vrndi_f64</a></li><li><a href="arch/aarch64/fn.vrndiq_f32.html">arch::aarch64::vrndiq_f32</a></li><li><a href="arch/aarch64/fn.vrndiq_f64.html">arch::aarch64::vrndiq_f64</a></li><li><a href="arch/aarch64/fn.vrndm_f32.html">arch::aarch64::vrndm_f32</a></li><li><a href="arch/aarch64/fn.vrndm_f64.html">arch::aarch64::vrndm_f64</a></li><li><a href="arch/aarch64/fn.vrndmq_f32.html">arch::aarch64::vrndmq_f32</a></li><li><a href="arch/aarch64/fn.vrndmq_f64.html">arch::aarch64::vrndmq_f64</a></li><li><a href="arch/aarch64/fn.vrndn_f32.html">arch::aarch64::vrndn_f32</a></li><li><a href="arch/aarch64/fn.vrndn_f64.html">arch::aarch64::vrndn_f64</a></li><li><a href="arch/aarch64/fn.vrndnq_f32.html">arch::aarch64::vrndnq_f32</a></li><li><a href="arch/aarch64/fn.vrndnq_f64.html">arch::aarch64::vrndnq_f64</a></li><li><a href="arch/aarch64/fn.vrndp_f32.html">arch::aarch64::vrndp_f32</a></li><li><a href="arch/aarch64/fn.vrndp_f64.html">arch::aarch64::vrndp_f64</a></li><li><a href="arch/aarch64/fn.vrndpq_f32.html">arch::aarch64::vrndpq_f32</a></li><li><a href="arch/aarch64/fn.vrndpq_f64.html">arch::aarch64::vrndpq_f64</a></li><li><a href="arch/aarch64/fn.vrndq_f32.html">arch::aarch64::vrndq_f32</a></li><li><a href="arch/aarch64/fn.vrndq_f64.html">arch::aarch64::vrndq_f64</a></li><li><a href="arch/aarch64/fn.vrndx_f32.html">arch::aarch64::vrndx_f32</a></li><li><a href="arch/aarch64/fn.vrndx_f64.html">arch::aarch64::vrndx_f64</a></li><li><a href="arch/aarch64/fn.vrndxq_f32.html">arch::aarch64::vrndxq_f32</a></li><li><a href="arch/aarch64/fn.vrndxq_f64.html">arch::aarch64::vrndxq_f64</a></li><li><a href="arch/aarch64/fn.vrshl_s16.html">arch::aarch64::vrshl_s16</a></li><li><a href="arch/aarch64/fn.vrshl_s32.html">arch::aarch64::vrshl_s32</a></li><li><a href="arch/aarch64/fn.vrshl_s64.html">arch::aarch64::vrshl_s64</a></li><li><a href="arch/aarch64/fn.vrshl_s8.html">arch::aarch64::vrshl_s8</a></li><li><a href="arch/aarch64/fn.vrshl_u16.html">arch::aarch64::vrshl_u16</a></li><li><a href="arch/aarch64/fn.vrshl_u32.html">arch::aarch64::vrshl_u32</a></li><li><a href="arch/aarch64/fn.vrshl_u64.html">arch::aarch64::vrshl_u64</a></li><li><a href="arch/aarch64/fn.vrshl_u8.html">arch::aarch64::vrshl_u8</a></li><li><a href="arch/aarch64/fn.vrshld_s64.html">arch::aarch64::vrshld_s64</a></li><li><a href="arch/aarch64/fn.vrshld_u64.html">arch::aarch64::vrshld_u64</a></li><li><a href="arch/aarch64/fn.vrshlq_s16.html">arch::aarch64::vrshlq_s16</a></li><li><a href="arch/aarch64/fn.vrshlq_s32.html">arch::aarch64::vrshlq_s32</a></li><li><a href="arch/aarch64/fn.vrshlq_s64.html">arch::aarch64::vrshlq_s64</a></li><li><a href="arch/aarch64/fn.vrshlq_s8.html">arch::aarch64::vrshlq_s8</a></li><li><a href="arch/aarch64/fn.vrshlq_u16.html">arch::aarch64::vrshlq_u16</a></li><li><a href="arch/aarch64/fn.vrshlq_u32.html">arch::aarch64::vrshlq_u32</a></li><li><a href="arch/aarch64/fn.vrshlq_u64.html">arch::aarch64::vrshlq_u64</a></li><li><a href="arch/aarch64/fn.vrshlq_u8.html">arch::aarch64::vrshlq_u8</a></li><li><a href="arch/aarch64/fn.vrshr_n_s16.html">arch::aarch64::vrshr_n_s16</a></li><li><a href="arch/aarch64/fn.vrshr_n_s32.html">arch::aarch64::vrshr_n_s32</a></li><li><a href="arch/aarch64/fn.vrshr_n_s64.html">arch::aarch64::vrshr_n_s64</a></li><li><a href="arch/aarch64/fn.vrshr_n_s8.html">arch::aarch64::vrshr_n_s8</a></li><li><a href="arch/aarch64/fn.vrshr_n_u16.html">arch::aarch64::vrshr_n_u16</a></li><li><a href="arch/aarch64/fn.vrshr_n_u32.html">arch::aarch64::vrshr_n_u32</a></li><li><a href="arch/aarch64/fn.vrshr_n_u64.html">arch::aarch64::vrshr_n_u64</a></li><li><a href="arch/aarch64/fn.vrshr_n_u8.html">arch::aarch64::vrshr_n_u8</a></li><li><a href="arch/aarch64/fn.vrshrd_n_s64.html">arch::aarch64::vrshrd_n_s64</a></li><li><a href="arch/aarch64/fn.vrshrd_n_u64.html">arch::aarch64::vrshrd_n_u64</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_s16.html">arch::aarch64::vrshrn_high_n_s16</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_s32.html">arch::aarch64::vrshrn_high_n_s32</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_s64.html">arch::aarch64::vrshrn_high_n_s64</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_u16.html">arch::aarch64::vrshrn_high_n_u16</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_u32.html">arch::aarch64::vrshrn_high_n_u32</a></li><li><a href="arch/aarch64/fn.vrshrn_high_n_u64.html">arch::aarch64::vrshrn_high_n_u64</a></li><li><a href="arch/aarch64/fn.vrshrn_n_u16.html">arch::aarch64::vrshrn_n_u16</a></li><li><a href="arch/aarch64/fn.vrshrn_n_u32.html">arch::aarch64::vrshrn_n_u32</a></li><li><a href="arch/aarch64/fn.vrshrn_n_u64.html">arch::aarch64::vrshrn_n_u64</a></li><li><a href="arch/aarch64/fn.vrshrq_n_s16.html">arch::aarch64::vrshrq_n_s16</a></li><li><a href="arch/aarch64/fn.vrshrq_n_s32.html">arch::aarch64::vrshrq_n_s32</a></li><li><a href="arch/aarch64/fn.vrshrq_n_s64.html">arch::aarch64::vrshrq_n_s64</a></li><li><a href="arch/aarch64/fn.vrshrq_n_s8.html">arch::aarch64::vrshrq_n_s8</a></li><li><a href="arch/aarch64/fn.vrshrq_n_u16.html">arch::aarch64::vrshrq_n_u16</a></li><li><a href="arch/aarch64/fn.vrshrq_n_u32.html">arch::aarch64::vrshrq_n_u32</a></li><li><a href="arch/aarch64/fn.vrshrq_n_u64.html">arch::aarch64::vrshrq_n_u64</a></li><li><a href="arch/aarch64/fn.vrshrq_n_u8.html">arch::aarch64::vrshrq_n_u8</a></li><li><a href="arch/aarch64/fn.vrsqrte_f32.html">arch::aarch64::vrsqrte_f32</a></li><li><a href="arch/aarch64/fn.vrsqrte_f64.html">arch::aarch64::vrsqrte_f64</a></li><li><a href="arch/aarch64/fn.vrsqrteq_f32.html">arch::aarch64::vrsqrteq_f32</a></li><li><a href="arch/aarch64/fn.vrsqrteq_f64.html">arch::aarch64::vrsqrteq_f64</a></li><li><a href="arch/aarch64/fn.vrsra_n_s16.html">arch::aarch64::vrsra_n_s16</a></li><li><a href="arch/aarch64/fn.vrsra_n_s32.html">arch::aarch64::vrsra_n_s32</a></li><li><a href="arch/aarch64/fn.vrsra_n_s64.html">arch::aarch64::vrsra_n_s64</a></li><li><a href="arch/aarch64/fn.vrsra_n_s8.html">arch::aarch64::vrsra_n_s8</a></li><li><a href="arch/aarch64/fn.vrsra_n_u16.html">arch::aarch64::vrsra_n_u16</a></li><li><a href="arch/aarch64/fn.vrsra_n_u32.html">arch::aarch64::vrsra_n_u32</a></li><li><a href="arch/aarch64/fn.vrsra_n_u64.html">arch::aarch64::vrsra_n_u64</a></li><li><a href="arch/aarch64/fn.vrsra_n_u8.html">arch::aarch64::vrsra_n_u8</a></li><li><a href="arch/aarch64/fn.vrsrad_n_s64.html">arch::aarch64::vrsrad_n_s64</a></li><li><a href="arch/aarch64/fn.vrsrad_n_u64.html">arch::aarch64::vrsrad_n_u64</a></li><li><a href="arch/aarch64/fn.vrsraq_n_s16.html">arch::aarch64::vrsraq_n_s16</a></li><li><a href="arch/aarch64/fn.vrsraq_n_s32.html">arch::aarch64::vrsraq_n_s32</a></li><li><a href="arch/aarch64/fn.vrsraq_n_s64.html">arch::aarch64::vrsraq_n_s64</a></li><li><a href="arch/aarch64/fn.vrsraq_n_s8.html">arch::aarch64::vrsraq_n_s8</a></li><li><a href="arch/aarch64/fn.vrsraq_n_u16.html">arch::aarch64::vrsraq_n_u16</a></li><li><a href="arch/aarch64/fn.vrsraq_n_u32.html">arch::aarch64::vrsraq_n_u32</a></li><li><a href="arch/aarch64/fn.vrsraq_n_u64.html">arch::aarch64::vrsraq_n_u64</a></li><li><a href="arch/aarch64/fn.vrsraq_n_u8.html">arch::aarch64::vrsraq_n_u8</a></li><li><a href="arch/aarch64/fn.vset_lane_f32.html">arch::aarch64::vset_lane_f32</a></li><li><a href="arch/aarch64/fn.vset_lane_f64.html">arch::aarch64::vset_lane_f64</a></li><li><a href="arch/aarch64/fn.vset_lane_p16.html">arch::aarch64::vset_lane_p16</a></li><li><a href="arch/aarch64/fn.vset_lane_p64.html">arch::aarch64::vset_lane_p64</a></li><li><a href="arch/aarch64/fn.vset_lane_p8.html">arch::aarch64::vset_lane_p8</a></li><li><a href="arch/aarch64/fn.vset_lane_s16.html">arch::aarch64::vset_lane_s16</a></li><li><a href="arch/aarch64/fn.vset_lane_s32.html">arch::aarch64::vset_lane_s32</a></li><li><a href="arch/aarch64/fn.vset_lane_s64.html">arch::aarch64::vset_lane_s64</a></li><li><a href="arch/aarch64/fn.vset_lane_s8.html">arch::aarch64::vset_lane_s8</a></li><li><a href="arch/aarch64/fn.vset_lane_u16.html">arch::aarch64::vset_lane_u16</a></li><li><a href="arch/aarch64/fn.vset_lane_u32.html">arch::aarch64::vset_lane_u32</a></li><li><a href="arch/aarch64/fn.vset_lane_u64.html">arch::aarch64::vset_lane_u64</a></li><li><a href="arch/aarch64/fn.vset_lane_u8.html">arch::aarch64::vset_lane_u8</a></li><li><a href="arch/aarch64/fn.vsetq_lane_f32.html">arch::aarch64::vsetq_lane_f32</a></li><li><a href="arch/aarch64/fn.vsetq_lane_f64.html">arch::aarch64::vsetq_lane_f64</a></li><li><a href="arch/aarch64/fn.vsetq_lane_p16.html">arch::aarch64::vsetq_lane_p16</a></li><li><a href="arch/aarch64/fn.vsetq_lane_p64.html">arch::aarch64::vsetq_lane_p64</a></li><li><a href="arch/aarch64/fn.vsetq_lane_p8.html">arch::aarch64::vsetq_lane_p8</a></li><li><a href="arch/aarch64/fn.vsetq_lane_s16.html">arch::aarch64::vsetq_lane_s16</a></li><li><a href="arch/aarch64/fn.vsetq_lane_s32.html">arch::aarch64::vsetq_lane_s32</a></li><li><a href="arch/aarch64/fn.vsetq_lane_s64.html">arch::aarch64::vsetq_lane_s64</a></li><li><a href="arch/aarch64/fn.vsetq_lane_s8.html">arch::aarch64::vsetq_lane_s8</a></li><li><a href="arch/aarch64/fn.vsetq_lane_u16.html">arch::aarch64::vsetq_lane_u16</a></li><li><a href="arch/aarch64/fn.vsetq_lane_u32.html">arch::aarch64::vsetq_lane_u32</a></li><li><a href="arch/aarch64/fn.vsetq_lane_u64.html">arch::aarch64::vsetq_lane_u64</a></li><li><a href="arch/aarch64/fn.vsetq_lane_u8.html">arch::aarch64::vsetq_lane_u8</a></li><li><a href="arch/aarch64/fn.vsha1cq_u32.html">arch::aarch64::vsha1cq_u32</a></li><li><a href="arch/aarch64/fn.vsha1h_u32.html">arch::aarch64::vsha1h_u32</a></li><li><a href="arch/aarch64/fn.vsha1mq_u32.html">arch::aarch64::vsha1mq_u32</a></li><li><a href="arch/aarch64/fn.vsha1pq_u32.html">arch::aarch64::vsha1pq_u32</a></li><li><a href="arch/aarch64/fn.vsha1su0q_u32.html">arch::aarch64::vsha1su0q_u32</a></li><li><a href="arch/aarch64/fn.vsha1su1q_u32.html">arch::aarch64::vsha1su1q_u32</a></li><li><a href="arch/aarch64/fn.vsha256h2q_u32.html">arch::aarch64::vsha256h2q_u32</a></li><li><a href="arch/aarch64/fn.vsha256hq_u32.html">arch::aarch64::vsha256hq_u32</a></li><li><a href="arch/aarch64/fn.vsha256su0q_u32.html">arch::aarch64::vsha256su0q_u32</a></li><li><a href="arch/aarch64/fn.vsha256su1q_u32.html">arch::aarch64::vsha256su1q_u32</a></li><li><a href="arch/aarch64/fn.vshl_n_s16.html">arch::aarch64::vshl_n_s16</a></li><li><a href="arch/aarch64/fn.vshl_n_s32.html">arch::aarch64::vshl_n_s32</a></li><li><a href="arch/aarch64/fn.vshl_n_s64.html">arch::aarch64::vshl_n_s64</a></li><li><a href="arch/aarch64/fn.vshl_n_s8.html">arch::aarch64::vshl_n_s8</a></li><li><a href="arch/aarch64/fn.vshl_n_u16.html">arch::aarch64::vshl_n_u16</a></li><li><a href="arch/aarch64/fn.vshl_n_u32.html">arch::aarch64::vshl_n_u32</a></li><li><a href="arch/aarch64/fn.vshl_n_u64.html">arch::aarch64::vshl_n_u64</a></li><li><a href="arch/aarch64/fn.vshl_n_u8.html">arch::aarch64::vshl_n_u8</a></li><li><a href="arch/aarch64/fn.vshl_s16.html">arch::aarch64::vshl_s16</a></li><li><a href="arch/aarch64/fn.vshl_s32.html">arch::aarch64::vshl_s32</a></li><li><a href="arch/aarch64/fn.vshl_s64.html">arch::aarch64::vshl_s64</a></li><li><a href="arch/aarch64/fn.vshl_s8.html">arch::aarch64::vshl_s8</a></li><li><a href="arch/aarch64/fn.vshl_u16.html">arch::aarch64::vshl_u16</a></li><li><a href="arch/aarch64/fn.vshl_u32.html">arch::aarch64::vshl_u32</a></li><li><a href="arch/aarch64/fn.vshl_u64.html">arch::aarch64::vshl_u64</a></li><li><a href="arch/aarch64/fn.vshl_u8.html">arch::aarch64::vshl_u8</a></li><li><a href="arch/aarch64/fn.vshld_n_s64.html">arch::aarch64::vshld_n_s64</a></li><li><a href="arch/aarch64/fn.vshld_n_u64.html">arch::aarch64::vshld_n_u64</a></li><li><a href="arch/aarch64/fn.vshld_s64.html">arch::aarch64::vshld_s64</a></li><li><a href="arch/aarch64/fn.vshld_u64.html">arch::aarch64::vshld_u64</a></li><li><a href="arch/aarch64/fn.vshll_high_n_s16.html">arch::aarch64::vshll_high_n_s16</a></li><li><a href="arch/aarch64/fn.vshll_high_n_s32.html">arch::aarch64::vshll_high_n_s32</a></li><li><a href="arch/aarch64/fn.vshll_high_n_s8.html">arch::aarch64::vshll_high_n_s8</a></li><li><a href="arch/aarch64/fn.vshll_high_n_u16.html">arch::aarch64::vshll_high_n_u16</a></li><li><a href="arch/aarch64/fn.vshll_high_n_u32.html">arch::aarch64::vshll_high_n_u32</a></li><li><a href="arch/aarch64/fn.vshll_high_n_u8.html">arch::aarch64::vshll_high_n_u8</a></li><li><a href="arch/aarch64/fn.vshll_n_s16.html">arch::aarch64::vshll_n_s16</a></li><li><a href="arch/aarch64/fn.vshll_n_s32.html">arch::aarch64::vshll_n_s32</a></li><li><a href="arch/aarch64/fn.vshll_n_s8.html">arch::aarch64::vshll_n_s8</a></li><li><a href="arch/aarch64/fn.vshll_n_u16.html">arch::aarch64::vshll_n_u16</a></li><li><a href="arch/aarch64/fn.vshll_n_u32.html">arch::aarch64::vshll_n_u32</a></li><li><a href="arch/aarch64/fn.vshll_n_u8.html">arch::aarch64::vshll_n_u8</a></li><li><a href="arch/aarch64/fn.vshlq_n_s16.html">arch::aarch64::vshlq_n_s16</a></li><li><a href="arch/aarch64/fn.vshlq_n_s32.html">arch::aarch64::vshlq_n_s32</a></li><li><a href="arch/aarch64/fn.vshlq_n_s64.html">arch::aarch64::vshlq_n_s64</a></li><li><a href="arch/aarch64/fn.vshlq_n_s8.html">arch::aarch64::vshlq_n_s8</a></li><li><a href="arch/aarch64/fn.vshlq_n_u16.html">arch::aarch64::vshlq_n_u16</a></li><li><a href="arch/aarch64/fn.vshlq_n_u32.html">arch::aarch64::vshlq_n_u32</a></li><li><a href="arch/aarch64/fn.vshlq_n_u64.html">arch::aarch64::vshlq_n_u64</a></li><li><a href="arch/aarch64/fn.vshlq_n_u8.html">arch::aarch64::vshlq_n_u8</a></li><li><a href="arch/aarch64/fn.vshlq_s16.html">arch::aarch64::vshlq_s16</a></li><li><a href="arch/aarch64/fn.vshlq_s32.html">arch::aarch64::vshlq_s32</a></li><li><a href="arch/aarch64/fn.vshlq_s64.html">arch::aarch64::vshlq_s64</a></li><li><a href="arch/aarch64/fn.vshlq_s8.html">arch::aarch64::vshlq_s8</a></li><li><a href="arch/aarch64/fn.vshlq_u16.html">arch::aarch64::vshlq_u16</a></li><li><a href="arch/aarch64/fn.vshlq_u32.html">arch::aarch64::vshlq_u32</a></li><li><a href="arch/aarch64/fn.vshlq_u64.html">arch::aarch64::vshlq_u64</a></li><li><a href="arch/aarch64/fn.vshlq_u8.html">arch::aarch64::vshlq_u8</a></li><li><a href="arch/aarch64/fn.vshr_n_s16.html">arch::aarch64::vshr_n_s16</a></li><li><a href="arch/aarch64/fn.vshr_n_s32.html">arch::aarch64::vshr_n_s32</a></li><li><a href="arch/aarch64/fn.vshr_n_s64.html">arch::aarch64::vshr_n_s64</a></li><li><a href="arch/aarch64/fn.vshr_n_s8.html">arch::aarch64::vshr_n_s8</a></li><li><a href="arch/aarch64/fn.vshr_n_u16.html">arch::aarch64::vshr_n_u16</a></li><li><a href="arch/aarch64/fn.vshr_n_u32.html">arch::aarch64::vshr_n_u32</a></li><li><a href="arch/aarch64/fn.vshr_n_u64.html">arch::aarch64::vshr_n_u64</a></li><li><a href="arch/aarch64/fn.vshr_n_u8.html">arch::aarch64::vshr_n_u8</a></li><li><a href="arch/aarch64/fn.vshrd_n_s64.html">arch::aarch64::vshrd_n_s64</a></li><li><a href="arch/aarch64/fn.vshrd_n_u64.html">arch::aarch64::vshrd_n_u64</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_s16.html">arch::aarch64::vshrn_high_n_s16</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_s32.html">arch::aarch64::vshrn_high_n_s32</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_s64.html">arch::aarch64::vshrn_high_n_s64</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_u16.html">arch::aarch64::vshrn_high_n_u16</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_u32.html">arch::aarch64::vshrn_high_n_u32</a></li><li><a href="arch/aarch64/fn.vshrn_high_n_u64.html">arch::aarch64::vshrn_high_n_u64</a></li><li><a href="arch/aarch64/fn.vshrn_n_s16.html">arch::aarch64::vshrn_n_s16</a></li><li><a href="arch/aarch64/fn.vshrn_n_s32.html">arch::aarch64::vshrn_n_s32</a></li><li><a href="arch/aarch64/fn.vshrn_n_s64.html">arch::aarch64::vshrn_n_s64</a></li><li><a href="arch/aarch64/fn.vshrn_n_u16.html">arch::aarch64::vshrn_n_u16</a></li><li><a href="arch/aarch64/fn.vshrn_n_u32.html">arch::aarch64::vshrn_n_u32</a></li><li><a href="arch/aarch64/fn.vshrn_n_u64.html">arch::aarch64::vshrn_n_u64</a></li><li><a href="arch/aarch64/fn.vshrq_n_s16.html">arch::aarch64::vshrq_n_s16</a></li><li><a href="arch/aarch64/fn.vshrq_n_s32.html">arch::aarch64::vshrq_n_s32</a></li><li><a href="arch/aarch64/fn.vshrq_n_s64.html">arch::aarch64::vshrq_n_s64</a></li><li><a href="arch/aarch64/fn.vshrq_n_s8.html">arch::aarch64::vshrq_n_s8</a></li><li><a href="arch/aarch64/fn.vshrq_n_u16.html">arch::aarch64::vshrq_n_u16</a></li><li><a href="arch/aarch64/fn.vshrq_n_u32.html">arch::aarch64::vshrq_n_u32</a></li><li><a href="arch/aarch64/fn.vshrq_n_u64.html">arch::aarch64::vshrq_n_u64</a></li><li><a href="arch/aarch64/fn.vshrq_n_u8.html">arch::aarch64::vshrq_n_u8</a></li><li><a href="arch/aarch64/fn.vsli_n_p16.html">arch::aarch64::vsli_n_p16</a></li><li><a href="arch/aarch64/fn.vsli_n_p8.html">arch::aarch64::vsli_n_p8</a></li><li><a href="arch/aarch64/fn.vsli_n_s16.html">arch::aarch64::vsli_n_s16</a></li><li><a href="arch/aarch64/fn.vsli_n_s32.html">arch::aarch64::vsli_n_s32</a></li><li><a href="arch/aarch64/fn.vsli_n_s64.html">arch::aarch64::vsli_n_s64</a></li><li><a href="arch/aarch64/fn.vsli_n_s8.html">arch::aarch64::vsli_n_s8</a></li><li><a href="arch/aarch64/fn.vsli_n_u16.html">arch::aarch64::vsli_n_u16</a></li><li><a href="arch/aarch64/fn.vsli_n_u32.html">arch::aarch64::vsli_n_u32</a></li><li><a href="arch/aarch64/fn.vsli_n_u64.html">arch::aarch64::vsli_n_u64</a></li><li><a href="arch/aarch64/fn.vsli_n_u8.html">arch::aarch64::vsli_n_u8</a></li><li><a href="arch/aarch64/fn.vsliq_n_p16.html">arch::aarch64::vsliq_n_p16</a></li><li><a href="arch/aarch64/fn.vsliq_n_p8.html">arch::aarch64::vsliq_n_p8</a></li><li><a href="arch/aarch64/fn.vsliq_n_s16.html">arch::aarch64::vsliq_n_s16</a></li><li><a href="arch/aarch64/fn.vsliq_n_s32.html">arch::aarch64::vsliq_n_s32</a></li><li><a href="arch/aarch64/fn.vsliq_n_s64.html">arch::aarch64::vsliq_n_s64</a></li><li><a href="arch/aarch64/fn.vsliq_n_s8.html">arch::aarch64::vsliq_n_s8</a></li><li><a href="arch/aarch64/fn.vsliq_n_u16.html">arch::aarch64::vsliq_n_u16</a></li><li><a href="arch/aarch64/fn.vsliq_n_u32.html">arch::aarch64::vsliq_n_u32</a></li><li><a href="arch/aarch64/fn.vsliq_n_u64.html">arch::aarch64::vsliq_n_u64</a></li><li><a href="arch/aarch64/fn.vsliq_n_u8.html">arch::aarch64::vsliq_n_u8</a></li><li><a href="arch/aarch64/fn.vsqadd_u16.html">arch::aarch64::vsqadd_u16</a></li><li><a href="arch/aarch64/fn.vsqadd_u32.html">arch::aarch64::vsqadd_u32</a></li><li><a href="arch/aarch64/fn.vsqadd_u64.html">arch::aarch64::vsqadd_u64</a></li><li><a href="arch/aarch64/fn.vsqadd_u8.html">arch::aarch64::vsqadd_u8</a></li><li><a href="arch/aarch64/fn.vsqaddq_u16.html">arch::aarch64::vsqaddq_u16</a></li><li><a href="arch/aarch64/fn.vsqaddq_u32.html">arch::aarch64::vsqaddq_u32</a></li><li><a href="arch/aarch64/fn.vsqaddq_u64.html">arch::aarch64::vsqaddq_u64</a></li><li><a href="arch/aarch64/fn.vsqaddq_u8.html">arch::aarch64::vsqaddq_u8</a></li><li><a href="arch/aarch64/fn.vsqrt_f32.html">arch::aarch64::vsqrt_f32</a></li><li><a href="arch/aarch64/fn.vsqrt_f64.html">arch::aarch64::vsqrt_f64</a></li><li><a href="arch/aarch64/fn.vsqrtq_f32.html">arch::aarch64::vsqrtq_f32</a></li><li><a href="arch/aarch64/fn.vsqrtq_f64.html">arch::aarch64::vsqrtq_f64</a></li><li><a href="arch/aarch64/fn.vsra_n_s16.html">arch::aarch64::vsra_n_s16</a></li><li><a href="arch/aarch64/fn.vsra_n_s32.html">arch::aarch64::vsra_n_s32</a></li><li><a href="arch/aarch64/fn.vsra_n_s64.html">arch::aarch64::vsra_n_s64</a></li><li><a href="arch/aarch64/fn.vsra_n_s8.html">arch::aarch64::vsra_n_s8</a></li><li><a href="arch/aarch64/fn.vsra_n_u16.html">arch::aarch64::vsra_n_u16</a></li><li><a href="arch/aarch64/fn.vsra_n_u32.html">arch::aarch64::vsra_n_u32</a></li><li><a href="arch/aarch64/fn.vsra_n_u64.html">arch::aarch64::vsra_n_u64</a></li><li><a href="arch/aarch64/fn.vsra_n_u8.html">arch::aarch64::vsra_n_u8</a></li><li><a href="arch/aarch64/fn.vsrad_n_s64.html">arch::aarch64::vsrad_n_s64</a></li><li><a href="arch/aarch64/fn.vsrad_n_u64.html">arch::aarch64::vsrad_n_u64</a></li><li><a href="arch/aarch64/fn.vsraq_n_s16.html">arch::aarch64::vsraq_n_s16</a></li><li><a href="arch/aarch64/fn.vsraq_n_s32.html">arch::aarch64::vsraq_n_s32</a></li><li><a href="arch/aarch64/fn.vsraq_n_s64.html">arch::aarch64::vsraq_n_s64</a></li><li><a href="arch/aarch64/fn.vsraq_n_s8.html">arch::aarch64::vsraq_n_s8</a></li><li><a href="arch/aarch64/fn.vsraq_n_u16.html">arch::aarch64::vsraq_n_u16</a></li><li><a href="arch/aarch64/fn.vsraq_n_u32.html">arch::aarch64::vsraq_n_u32</a></li><li><a href="arch/aarch64/fn.vsraq_n_u64.html">arch::aarch64::vsraq_n_u64</a></li><li><a href="arch/aarch64/fn.vsraq_n_u8.html">arch::aarch64::vsraq_n_u8</a></li><li><a href="arch/aarch64/fn.vsri_n_p16.html">arch::aarch64::vsri_n_p16</a></li><li><a href="arch/aarch64/fn.vsri_n_p8.html">arch::aarch64::vsri_n_p8</a></li><li><a href="arch/aarch64/fn.vsri_n_s16.html">arch::aarch64::vsri_n_s16</a></li><li><a href="arch/aarch64/fn.vsri_n_s32.html">arch::aarch64::vsri_n_s32</a></li><li><a href="arch/aarch64/fn.vsri_n_s64.html">arch::aarch64::vsri_n_s64</a></li><li><a href="arch/aarch64/fn.vsri_n_s8.html">arch::aarch64::vsri_n_s8</a></li><li><a href="arch/aarch64/fn.vsri_n_u16.html">arch::aarch64::vsri_n_u16</a></li><li><a href="arch/aarch64/fn.vsri_n_u32.html">arch::aarch64::vsri_n_u32</a></li><li><a href="arch/aarch64/fn.vsri_n_u64.html">arch::aarch64::vsri_n_u64</a></li><li><a href="arch/aarch64/fn.vsri_n_u8.html">arch::aarch64::vsri_n_u8</a></li><li><a href="arch/aarch64/fn.vsriq_n_p16.html">arch::aarch64::vsriq_n_p16</a></li><li><a href="arch/aarch64/fn.vsriq_n_p8.html">arch::aarch64::vsriq_n_p8</a></li><li><a href="arch/aarch64/fn.vsriq_n_s16.html">arch::aarch64::vsriq_n_s16</a></li><li><a href="arch/aarch64/fn.vsriq_n_s32.html">arch::aarch64::vsriq_n_s32</a></li><li><a href="arch/aarch64/fn.vsriq_n_s64.html">arch::aarch64::vsriq_n_s64</a></li><li><a href="arch/aarch64/fn.vsriq_n_s8.html">arch::aarch64::vsriq_n_s8</a></li><li><a href="arch/aarch64/fn.vsriq_n_u16.html">arch::aarch64::vsriq_n_u16</a></li><li><a href="arch/aarch64/fn.vsriq_n_u32.html">arch::aarch64::vsriq_n_u32</a></li><li><a href="arch/aarch64/fn.vsriq_n_u64.html">arch::aarch64::vsriq_n_u64</a></li><li><a href="arch/aarch64/fn.vsriq_n_u8.html">arch::aarch64::vsriq_n_u8</a></li><li><a href="arch/aarch64/fn.vst1_f32.html">arch::aarch64::vst1_f32</a></li><li><a href="arch/aarch64/fn.vst1_f64.html">arch::aarch64::vst1_f64</a></li><li><a href="arch/aarch64/fn.vst1_p16.html">arch::aarch64::vst1_p16</a></li><li><a href="arch/aarch64/fn.vst1_p64.html">arch::aarch64::vst1_p64</a></li><li><a href="arch/aarch64/fn.vst1_p8.html">arch::aarch64::vst1_p8</a></li><li><a href="arch/aarch64/fn.vst1_s16.html">arch::aarch64::vst1_s16</a></li><li><a href="arch/aarch64/fn.vst1_s32.html">arch::aarch64::vst1_s32</a></li><li><a href="arch/aarch64/fn.vst1_s64.html">arch::aarch64::vst1_s64</a></li><li><a href="arch/aarch64/fn.vst1_s8.html">arch::aarch64::vst1_s8</a></li><li><a href="arch/aarch64/fn.vst1_u16.html">arch::aarch64::vst1_u16</a></li><li><a href="arch/aarch64/fn.vst1_u32.html">arch::aarch64::vst1_u32</a></li><li><a href="arch/aarch64/fn.vst1_u64.html">arch::aarch64::vst1_u64</a></li><li><a href="arch/aarch64/fn.vst1_u8.html">arch::aarch64::vst1_u8</a></li><li><a href="arch/aarch64/fn.vst1q_f32.html">arch::aarch64::vst1q_f32</a></li><li><a href="arch/aarch64/fn.vst1q_f64.html">arch::aarch64::vst1q_f64</a></li><li><a href="arch/aarch64/fn.vst1q_p16.html">arch::aarch64::vst1q_p16</a></li><li><a href="arch/aarch64/fn.vst1q_p64.html">arch::aarch64::vst1q_p64</a></li><li><a href="arch/aarch64/fn.vst1q_p8.html">arch::aarch64::vst1q_p8</a></li><li><a href="arch/aarch64/fn.vst1q_s16.html">arch::aarch64::vst1q_s16</a></li><li><a href="arch/aarch64/fn.vst1q_s32.html">arch::aarch64::vst1q_s32</a></li><li><a href="arch/aarch64/fn.vst1q_s64.html">arch::aarch64::vst1q_s64</a></li><li><a href="arch/aarch64/fn.vst1q_s8.html">arch::aarch64::vst1q_s8</a></li><li><a href="arch/aarch64/fn.vst1q_u16.html">arch::aarch64::vst1q_u16</a></li><li><a href="arch/aarch64/fn.vst1q_u32.html">arch::aarch64::vst1q_u32</a></li><li><a href="arch/aarch64/fn.vst1q_u64.html">arch::aarch64::vst1q_u64</a></li><li><a href="arch/aarch64/fn.vst1q_u8.html">arch::aarch64::vst1q_u8</a></li><li><a href="arch/aarch64/fn.vsub_f32.html">arch::aarch64::vsub_f32</a></li><li><a href="arch/aarch64/fn.vsub_f64.html">arch::aarch64::vsub_f64</a></li><li><a href="arch/aarch64/fn.vsub_s16.html">arch::aarch64::vsub_s16</a></li><li><a href="arch/aarch64/fn.vsub_s32.html">arch::aarch64::vsub_s32</a></li><li><a href="arch/aarch64/fn.vsub_s64.html">arch::aarch64::vsub_s64</a></li><li><a href="arch/aarch64/fn.vsub_s8.html">arch::aarch64::vsub_s8</a></li><li><a href="arch/aarch64/fn.vsub_u16.html">arch::aarch64::vsub_u16</a></li><li><a href="arch/aarch64/fn.vsub_u32.html">arch::aarch64::vsub_u32</a></li><li><a href="arch/aarch64/fn.vsub_u64.html">arch::aarch64::vsub_u64</a></li><li><a href="arch/aarch64/fn.vsub_u8.html">arch::aarch64::vsub_u8</a></li><li><a href="arch/aarch64/fn.vsubhn_high_s16.html">arch::aarch64::vsubhn_high_s16</a></li><li><a href="arch/aarch64/fn.vsubhn_high_s32.html">arch::aarch64::vsubhn_high_s32</a></li><li><a href="arch/aarch64/fn.vsubhn_high_s64.html">arch::aarch64::vsubhn_high_s64</a></li><li><a href="arch/aarch64/fn.vsubhn_high_u16.html">arch::aarch64::vsubhn_high_u16</a></li><li><a href="arch/aarch64/fn.vsubhn_high_u32.html">arch::aarch64::vsubhn_high_u32</a></li><li><a href="arch/aarch64/fn.vsubhn_high_u64.html">arch::aarch64::vsubhn_high_u64</a></li><li><a href="arch/aarch64/fn.vsubhn_s16.html">arch::aarch64::vsubhn_s16</a></li><li><a href="arch/aarch64/fn.vsubhn_s32.html">arch::aarch64::vsubhn_s32</a></li><li><a href="arch/aarch64/fn.vsubhn_s64.html">arch::aarch64::vsubhn_s64</a></li><li><a href="arch/aarch64/fn.vsubhn_u16.html">arch::aarch64::vsubhn_u16</a></li><li><a href="arch/aarch64/fn.vsubhn_u32.html">arch::aarch64::vsubhn_u32</a></li><li><a href="arch/aarch64/fn.vsubhn_u64.html">arch::aarch64::vsubhn_u64</a></li><li><a href="arch/aarch64/fn.vsubl_high_s16.html">arch::aarch64::vsubl_high_s16</a></li><li><a href="arch/aarch64/fn.vsubl_high_s32.html">arch::aarch64::vsubl_high_s32</a></li><li><a href="arch/aarch64/fn.vsubl_high_s8.html">arch::aarch64::vsubl_high_s8</a></li><li><a href="arch/aarch64/fn.vsubl_high_u16.html">arch::aarch64::vsubl_high_u16</a></li><li><a href="arch/aarch64/fn.vsubl_high_u32.html">arch::aarch64::vsubl_high_u32</a></li><li><a href="arch/aarch64/fn.vsubl_high_u8.html">arch::aarch64::vsubl_high_u8</a></li><li><a href="arch/aarch64/fn.vsubl_s16.html">arch::aarch64::vsubl_s16</a></li><li><a href="arch/aarch64/fn.vsubl_s32.html">arch::aarch64::vsubl_s32</a></li><li><a href="arch/aarch64/fn.vsubl_s8.html">arch::aarch64::vsubl_s8</a></li><li><a href="arch/aarch64/fn.vsubl_u16.html">arch::aarch64::vsubl_u16</a></li><li><a href="arch/aarch64/fn.vsubl_u32.html">arch::aarch64::vsubl_u32</a></li><li><a href="arch/aarch64/fn.vsubl_u8.html">arch::aarch64::vsubl_u8</a></li><li><a href="arch/aarch64/fn.vsubq_f32.html">arch::aarch64::vsubq_f32</a></li><li><a href="arch/aarch64/fn.vsubq_f64.html">arch::aarch64::vsubq_f64</a></li><li><a href="arch/aarch64/fn.vsubq_s16.html">arch::aarch64::vsubq_s16</a></li><li><a href="arch/aarch64/fn.vsubq_s32.html">arch::aarch64::vsubq_s32</a></li><li><a href="arch/aarch64/fn.vsubq_s64.html">arch::aarch64::vsubq_s64</a></li><li><a href="arch/aarch64/fn.vsubq_s8.html">arch::aarch64::vsubq_s8</a></li><li><a href="arch/aarch64/fn.vsubq_u16.html">arch::aarch64::vsubq_u16</a></li><li><a href="arch/aarch64/fn.vsubq_u32.html">arch::aarch64::vsubq_u32</a></li><li><a href="arch/aarch64/fn.vsubq_u64.html">arch::aarch64::vsubq_u64</a></li><li><a href="arch/aarch64/fn.vsubq_u8.html">arch::aarch64::vsubq_u8</a></li><li><a href="arch/aarch64/fn.vsubw_high_s16.html">arch::aarch64::vsubw_high_s16</a></li><li><a href="arch/aarch64/fn.vsubw_high_s32.html">arch::aarch64::vsubw_high_s32</a></li><li><a href="arch/aarch64/fn.vsubw_high_s8.html">arch::aarch64::vsubw_high_s8</a></li><li><a href="arch/aarch64/fn.vsubw_high_u16.html">arch::aarch64::vsubw_high_u16</a></li><li><a href="arch/aarch64/fn.vsubw_high_u32.html">arch::aarch64::vsubw_high_u32</a></li><li><a href="arch/aarch64/fn.vsubw_high_u8.html">arch::aarch64::vsubw_high_u8</a></li><li><a href="arch/aarch64/fn.vsubw_s16.html">arch::aarch64::vsubw_s16</a></li><li><a href="arch/aarch64/fn.vsubw_s32.html">arch::aarch64::vsubw_s32</a></li><li><a href="arch/aarch64/fn.vsubw_s8.html">arch::aarch64::vsubw_s8</a></li><li><a href="arch/aarch64/fn.vsubw_u16.html">arch::aarch64::vsubw_u16</a></li><li><a href="arch/aarch64/fn.vsubw_u32.html">arch::aarch64::vsubw_u32</a></li><li><a href="arch/aarch64/fn.vsubw_u8.html">arch::aarch64::vsubw_u8</a></li><li><a href="arch/aarch64/fn.vtbl1_p8.html">arch::aarch64::vtbl1_p8</a></li><li><a href="arch/aarch64/fn.vtbl1_s8.html">arch::aarch64::vtbl1_s8</a></li><li><a href="arch/aarch64/fn.vtbl1_u8.html">arch::aarch64::vtbl1_u8</a></li><li><a href="arch/aarch64/fn.vtbl2_p8.html">arch::aarch64::vtbl2_p8</a></li><li><a href="arch/aarch64/fn.vtbl2_s8.html">arch::aarch64::vtbl2_s8</a></li><li><a href="arch/aarch64/fn.vtbl2_u8.html">arch::aarch64::vtbl2_u8</a></li><li><a href="arch/aarch64/fn.vtbl3_p8.html">arch::aarch64::vtbl3_p8</a></li><li><a href="arch/aarch64/fn.vtbl3_s8.html">arch::aarch64::vtbl3_s8</a></li><li><a href="arch/aarch64/fn.vtbl3_u8.html">arch::aarch64::vtbl3_u8</a></li><li><a href="arch/aarch64/fn.vtbl4_p8.html">arch::aarch64::vtbl4_p8</a></li><li><a href="arch/aarch64/fn.vtbl4_s8.html">arch::aarch64::vtbl4_s8</a></li><li><a href="arch/aarch64/fn.vtbl4_u8.html">arch::aarch64::vtbl4_u8</a></li><li><a href="arch/aarch64/fn.vtbx1_p8.html">arch::aarch64::vtbx1_p8</a></li><li><a href="arch/aarch64/fn.vtbx1_s8.html">arch::aarch64::vtbx1_s8</a></li><li><a href="arch/aarch64/fn.vtbx1_u8.html">arch::aarch64::vtbx1_u8</a></li><li><a href="arch/aarch64/fn.vtbx2_p8.html">arch::aarch64::vtbx2_p8</a></li><li><a href="arch/aarch64/fn.vtbx2_s8.html">arch::aarch64::vtbx2_s8</a></li><li><a href="arch/aarch64/fn.vtbx2_u8.html">arch::aarch64::vtbx2_u8</a></li><li><a href="arch/aarch64/fn.vtbx3_p8.html">arch::aarch64::vtbx3_p8</a></li><li><a href="arch/aarch64/fn.vtbx3_s8.html">arch::aarch64::vtbx3_s8</a></li><li><a href="arch/aarch64/fn.vtbx3_u8.html">arch::aarch64::vtbx3_u8</a></li><li><a href="arch/aarch64/fn.vtbx4_p8.html">arch::aarch64::vtbx4_p8</a></li><li><a href="arch/aarch64/fn.vtbx4_s8.html">arch::aarch64::vtbx4_s8</a></li><li><a href="arch/aarch64/fn.vtbx4_u8.html">arch::aarch64::vtbx4_u8</a></li><li><a href="arch/aarch64/fn.vtrn1_f32.html">arch::aarch64::vtrn1_f32</a></li><li><a href="arch/aarch64/fn.vtrn1_p16.html">arch::aarch64::vtrn1_p16</a></li><li><a href="arch/aarch64/fn.vtrn1_p8.html">arch::aarch64::vtrn1_p8</a></li><li><a href="arch/aarch64/fn.vtrn1_s16.html">arch::aarch64::vtrn1_s16</a></li><li><a href="arch/aarch64/fn.vtrn1_s32.html">arch::aarch64::vtrn1_s32</a></li><li><a href="arch/aarch64/fn.vtrn1_s8.html">arch::aarch64::vtrn1_s8</a></li><li><a href="arch/aarch64/fn.vtrn1_u16.html">arch::aarch64::vtrn1_u16</a></li><li><a href="arch/aarch64/fn.vtrn1_u32.html">arch::aarch64::vtrn1_u32</a></li><li><a href="arch/aarch64/fn.vtrn1_u8.html">arch::aarch64::vtrn1_u8</a></li><li><a href="arch/aarch64/fn.vtrn1q_f32.html">arch::aarch64::vtrn1q_f32</a></li><li><a href="arch/aarch64/fn.vtrn1q_f64.html">arch::aarch64::vtrn1q_f64</a></li><li><a href="arch/aarch64/fn.vtrn1q_p16.html">arch::aarch64::vtrn1q_p16</a></li><li><a href="arch/aarch64/fn.vtrn1q_p64.html">arch::aarch64::vtrn1q_p64</a></li><li><a href="arch/aarch64/fn.vtrn1q_p8.html">arch::aarch64::vtrn1q_p8</a></li><li><a href="arch/aarch64/fn.vtrn1q_s16.html">arch::aarch64::vtrn1q_s16</a></li><li><a href="arch/aarch64/fn.vtrn1q_s32.html">arch::aarch64::vtrn1q_s32</a></li><li><a href="arch/aarch64/fn.vtrn1q_s64.html">arch::aarch64::vtrn1q_s64</a></li><li><a href="arch/aarch64/fn.vtrn1q_s8.html">arch::aarch64::vtrn1q_s8</a></li><li><a href="arch/aarch64/fn.vtrn1q_u16.html">arch::aarch64::vtrn1q_u16</a></li><li><a href="arch/aarch64/fn.vtrn1q_u32.html">arch::aarch64::vtrn1q_u32</a></li><li><a href="arch/aarch64/fn.vtrn1q_u64.html">arch::aarch64::vtrn1q_u64</a></li><li><a href="arch/aarch64/fn.vtrn1q_u8.html">arch::aarch64::vtrn1q_u8</a></li><li><a href="arch/aarch64/fn.vtrn2_f32.html">arch::aarch64::vtrn2_f32</a></li><li><a href="arch/aarch64/fn.vtrn2_p16.html">arch::aarch64::vtrn2_p16</a></li><li><a href="arch/aarch64/fn.vtrn2_p8.html">arch::aarch64::vtrn2_p8</a></li><li><a href="arch/aarch64/fn.vtrn2_s16.html">arch::aarch64::vtrn2_s16</a></li><li><a href="arch/aarch64/fn.vtrn2_s32.html">arch::aarch64::vtrn2_s32</a></li><li><a href="arch/aarch64/fn.vtrn2_s8.html">arch::aarch64::vtrn2_s8</a></li><li><a href="arch/aarch64/fn.vtrn2_u16.html">arch::aarch64::vtrn2_u16</a></li><li><a href="arch/aarch64/fn.vtrn2_u32.html">arch::aarch64::vtrn2_u32</a></li><li><a href="arch/aarch64/fn.vtrn2_u8.html">arch::aarch64::vtrn2_u8</a></li><li><a href="arch/aarch64/fn.vtrn2q_f32.html">arch::aarch64::vtrn2q_f32</a></li><li><a href="arch/aarch64/fn.vtrn2q_f64.html">arch::aarch64::vtrn2q_f64</a></li><li><a href="arch/aarch64/fn.vtrn2q_p16.html">arch::aarch64::vtrn2q_p16</a></li><li><a href="arch/aarch64/fn.vtrn2q_p64.html">arch::aarch64::vtrn2q_p64</a></li><li><a href="arch/aarch64/fn.vtrn2q_p8.html">arch::aarch64::vtrn2q_p8</a></li><li><a href="arch/aarch64/fn.vtrn2q_s16.html">arch::aarch64::vtrn2q_s16</a></li><li><a href="arch/aarch64/fn.vtrn2q_s32.html">arch::aarch64::vtrn2q_s32</a></li><li><a href="arch/aarch64/fn.vtrn2q_s64.html">arch::aarch64::vtrn2q_s64</a></li><li><a href="arch/aarch64/fn.vtrn2q_s8.html">arch::aarch64::vtrn2q_s8</a></li><li><a href="arch/aarch64/fn.vtrn2q_u16.html">arch::aarch64::vtrn2q_u16</a></li><li><a href="arch/aarch64/fn.vtrn2q_u32.html">arch::aarch64::vtrn2q_u32</a></li><li><a href="arch/aarch64/fn.vtrn2q_u64.html">arch::aarch64::vtrn2q_u64</a></li><li><a href="arch/aarch64/fn.vtrn2q_u8.html">arch::aarch64::vtrn2q_u8</a></li><li><a href="arch/aarch64/fn.vtst_p64.html">arch::aarch64::vtst_p64</a></li><li><a href="arch/aarch64/fn.vtst_p8.html">arch::aarch64::vtst_p8</a></li><li><a href="arch/aarch64/fn.vtst_s16.html">arch::aarch64::vtst_s16</a></li><li><a href="arch/aarch64/fn.vtst_s32.html">arch::aarch64::vtst_s32</a></li><li><a href="arch/aarch64/fn.vtst_s64.html">arch::aarch64::vtst_s64</a></li><li><a href="arch/aarch64/fn.vtst_s8.html">arch::aarch64::vtst_s8</a></li><li><a href="arch/aarch64/fn.vtst_u16.html">arch::aarch64::vtst_u16</a></li><li><a href="arch/aarch64/fn.vtst_u32.html">arch::aarch64::vtst_u32</a></li><li><a href="arch/aarch64/fn.vtst_u64.html">arch::aarch64::vtst_u64</a></li><li><a href="arch/aarch64/fn.vtst_u8.html">arch::aarch64::vtst_u8</a></li><li><a href="arch/aarch64/fn.vtstq_p64.html">arch::aarch64::vtstq_p64</a></li><li><a href="arch/aarch64/fn.vtstq_p8.html">arch::aarch64::vtstq_p8</a></li><li><a href="arch/aarch64/fn.vtstq_s16.html">arch::aarch64::vtstq_s16</a></li><li><a href="arch/aarch64/fn.vtstq_s32.html">arch::aarch64::vtstq_s32</a></li><li><a href="arch/aarch64/fn.vtstq_s64.html">arch::aarch64::vtstq_s64</a></li><li><a href="arch/aarch64/fn.vtstq_s8.html">arch::aarch64::vtstq_s8</a></li><li><a href="arch/aarch64/fn.vtstq_u16.html">arch::aarch64::vtstq_u16</a></li><li><a href="arch/aarch64/fn.vtstq_u32.html">arch::aarch64::vtstq_u32</a></li><li><a href="arch/aarch64/fn.vtstq_u64.html">arch::aarch64::vtstq_u64</a></li><li><a href="arch/aarch64/fn.vtstq_u8.html">arch::aarch64::vtstq_u8</a></li><li><a href="arch/aarch64/fn.vuqadd_s16.html">arch::aarch64::vuqadd_s16</a></li><li><a href="arch/aarch64/fn.vuqadd_s32.html">arch::aarch64::vuqadd_s32</a></li><li><a href="arch/aarch64/fn.vuqadd_s64.html">arch::aarch64::vuqadd_s64</a></li><li><a href="arch/aarch64/fn.vuqadd_s8.html">arch::aarch64::vuqadd_s8</a></li><li><a href="arch/aarch64/fn.vuqaddq_s16.html">arch::aarch64::vuqaddq_s16</a></li><li><a href="arch/aarch64/fn.vuqaddq_s32.html">arch::aarch64::vuqaddq_s32</a></li><li><a href="arch/aarch64/fn.vuqaddq_s64.html">arch::aarch64::vuqaddq_s64</a></li><li><a href="arch/aarch64/fn.vuqaddq_s8.html">arch::aarch64::vuqaddq_s8</a></li><li><a href="arch/aarch64/fn.vuzp1_f32.html">arch::aarch64::vuzp1_f32</a></li><li><a href="arch/aarch64/fn.vuzp1_p16.html">arch::aarch64::vuzp1_p16</a></li><li><a href="arch/aarch64/fn.vuzp1_p8.html">arch::aarch64::vuzp1_p8</a></li><li><a href="arch/aarch64/fn.vuzp1_s16.html">arch::aarch64::vuzp1_s16</a></li><li><a href="arch/aarch64/fn.vuzp1_s32.html">arch::aarch64::vuzp1_s32</a></li><li><a href="arch/aarch64/fn.vuzp1_s8.html">arch::aarch64::vuzp1_s8</a></li><li><a href="arch/aarch64/fn.vuzp1_u16.html">arch::aarch64::vuzp1_u16</a></li><li><a href="arch/aarch64/fn.vuzp1_u32.html">arch::aarch64::vuzp1_u32</a></li><li><a href="arch/aarch64/fn.vuzp1_u8.html">arch::aarch64::vuzp1_u8</a></li><li><a href="arch/aarch64/fn.vuzp1q_f32.html">arch::aarch64::vuzp1q_f32</a></li><li><a href="arch/aarch64/fn.vuzp1q_f64.html">arch::aarch64::vuzp1q_f64</a></li><li><a href="arch/aarch64/fn.vuzp1q_p16.html">arch::aarch64::vuzp1q_p16</a></li><li><a href="arch/aarch64/fn.vuzp1q_p64.html">arch::aarch64::vuzp1q_p64</a></li><li><a href="arch/aarch64/fn.vuzp1q_p8.html">arch::aarch64::vuzp1q_p8</a></li><li><a href="arch/aarch64/fn.vuzp1q_s16.html">arch::aarch64::vuzp1q_s16</a></li><li><a href="arch/aarch64/fn.vuzp1q_s32.html">arch::aarch64::vuzp1q_s32</a></li><li><a href="arch/aarch64/fn.vuzp1q_s64.html">arch::aarch64::vuzp1q_s64</a></li><li><a href="arch/aarch64/fn.vuzp1q_s8.html">arch::aarch64::vuzp1q_s8</a></li><li><a href="arch/aarch64/fn.vuzp1q_u16.html">arch::aarch64::vuzp1q_u16</a></li><li><a href="arch/aarch64/fn.vuzp1q_u32.html">arch::aarch64::vuzp1q_u32</a></li><li><a href="arch/aarch64/fn.vuzp1q_u64.html">arch::aarch64::vuzp1q_u64</a></li><li><a href="arch/aarch64/fn.vuzp1q_u8.html">arch::aarch64::vuzp1q_u8</a></li><li><a href="arch/aarch64/fn.vuzp2_f32.html">arch::aarch64::vuzp2_f32</a></li><li><a href="arch/aarch64/fn.vuzp2_p16.html">arch::aarch64::vuzp2_p16</a></li><li><a href="arch/aarch64/fn.vuzp2_p8.html">arch::aarch64::vuzp2_p8</a></li><li><a href="arch/aarch64/fn.vuzp2_s16.html">arch::aarch64::vuzp2_s16</a></li><li><a href="arch/aarch64/fn.vuzp2_s32.html">arch::aarch64::vuzp2_s32</a></li><li><a href="arch/aarch64/fn.vuzp2_s8.html">arch::aarch64::vuzp2_s8</a></li><li><a href="arch/aarch64/fn.vuzp2_u16.html">arch::aarch64::vuzp2_u16</a></li><li><a href="arch/aarch64/fn.vuzp2_u32.html">arch::aarch64::vuzp2_u32</a></li><li><a href="arch/aarch64/fn.vuzp2_u8.html">arch::aarch64::vuzp2_u8</a></li><li><a href="arch/aarch64/fn.vuzp2q_f32.html">arch::aarch64::vuzp2q_f32</a></li><li><a href="arch/aarch64/fn.vuzp2q_f64.html">arch::aarch64::vuzp2q_f64</a></li><li><a href="arch/aarch64/fn.vuzp2q_p16.html">arch::aarch64::vuzp2q_p16</a></li><li><a href="arch/aarch64/fn.vuzp2q_p64.html">arch::aarch64::vuzp2q_p64</a></li><li><a href="arch/aarch64/fn.vuzp2q_p8.html">arch::aarch64::vuzp2q_p8</a></li><li><a href="arch/aarch64/fn.vuzp2q_s16.html">arch::aarch64::vuzp2q_s16</a></li><li><a href="arch/aarch64/fn.vuzp2q_s32.html">arch::aarch64::vuzp2q_s32</a></li><li><a href="arch/aarch64/fn.vuzp2q_s64.html">arch::aarch64::vuzp2q_s64</a></li><li><a href="arch/aarch64/fn.vuzp2q_s8.html">arch::aarch64::vuzp2q_s8</a></li><li><a href="arch/aarch64/fn.vuzp2q_u16.html">arch::aarch64::vuzp2q_u16</a></li><li><a href="arch/aarch64/fn.vuzp2q_u32.html">arch::aarch64::vuzp2q_u32</a></li><li><a href="arch/aarch64/fn.vuzp2q_u64.html">arch::aarch64::vuzp2q_u64</a></li><li><a href="arch/aarch64/fn.vuzp2q_u8.html">arch::aarch64::vuzp2q_u8</a></li><li><a href="arch/aarch64/fn.vzip1_f32.html">arch::aarch64::vzip1_f32</a></li><li><a href="arch/aarch64/fn.vzip1_p16.html">arch::aarch64::vzip1_p16</a></li><li><a href="arch/aarch64/fn.vzip1_p8.html">arch::aarch64::vzip1_p8</a></li><li><a href="arch/aarch64/fn.vzip1_s16.html">arch::aarch64::vzip1_s16</a></li><li><a href="arch/aarch64/fn.vzip1_s32.html">arch::aarch64::vzip1_s32</a></li><li><a href="arch/aarch64/fn.vzip1_s8.html">arch::aarch64::vzip1_s8</a></li><li><a href="arch/aarch64/fn.vzip1_u16.html">arch::aarch64::vzip1_u16</a></li><li><a href="arch/aarch64/fn.vzip1_u32.html">arch::aarch64::vzip1_u32</a></li><li><a href="arch/aarch64/fn.vzip1_u8.html">arch::aarch64::vzip1_u8</a></li><li><a href="arch/aarch64/fn.vzip1q_f32.html">arch::aarch64::vzip1q_f32</a></li><li><a href="arch/aarch64/fn.vzip1q_f64.html">arch::aarch64::vzip1q_f64</a></li><li><a href="arch/aarch64/fn.vzip1q_p16.html">arch::aarch64::vzip1q_p16</a></li><li><a href="arch/aarch64/fn.vzip1q_p64.html">arch::aarch64::vzip1q_p64</a></li><li><a href="arch/aarch64/fn.vzip1q_p8.html">arch::aarch64::vzip1q_p8</a></li><li><a href="arch/aarch64/fn.vzip1q_s16.html">arch::aarch64::vzip1q_s16</a></li><li><a href="arch/aarch64/fn.vzip1q_s32.html">arch::aarch64::vzip1q_s32</a></li><li><a href="arch/aarch64/fn.vzip1q_s64.html">arch::aarch64::vzip1q_s64</a></li><li><a href="arch/aarch64/fn.vzip1q_s8.html">arch::aarch64::vzip1q_s8</a></li><li><a href="arch/aarch64/fn.vzip1q_u16.html">arch::aarch64::vzip1q_u16</a></li><li><a href="arch/aarch64/fn.vzip1q_u32.html">arch::aarch64::vzip1q_u32</a></li><li><a href="arch/aarch64/fn.vzip1q_u64.html">arch::aarch64::vzip1q_u64</a></li><li><a href="arch/aarch64/fn.vzip1q_u8.html">arch::aarch64::vzip1q_u8</a></li><li><a href="arch/aarch64/fn.vzip2_f32.html">arch::aarch64::vzip2_f32</a></li><li><a href="arch/aarch64/fn.vzip2_p16.html">arch::aarch64::vzip2_p16</a></li><li><a href="arch/aarch64/fn.vzip2_p8.html">arch::aarch64::vzip2_p8</a></li><li><a href="arch/aarch64/fn.vzip2_s16.html">arch::aarch64::vzip2_s16</a></li><li><a href="arch/aarch64/fn.vzip2_s32.html">arch::aarch64::vzip2_s32</a></li><li><a href="arch/aarch64/fn.vzip2_s8.html">arch::aarch64::vzip2_s8</a></li><li><a href="arch/aarch64/fn.vzip2_u16.html">arch::aarch64::vzip2_u16</a></li><li><a href="arch/aarch64/fn.vzip2_u32.html">arch::aarch64::vzip2_u32</a></li><li><a href="arch/aarch64/fn.vzip2_u8.html">arch::aarch64::vzip2_u8</a></li><li><a href="arch/aarch64/fn.vzip2q_f32.html">arch::aarch64::vzip2q_f32</a></li><li><a href="arch/aarch64/fn.vzip2q_f64.html">arch::aarch64::vzip2q_f64</a></li><li><a href="arch/aarch64/fn.vzip2q_p16.html">arch::aarch64::vzip2q_p16</a></li><li><a href="arch/aarch64/fn.vzip2q_p64.html">arch::aarch64::vzip2q_p64</a></li><li><a href="arch/aarch64/fn.vzip2q_p8.html">arch::aarch64::vzip2q_p8</a></li><li><a href="arch/aarch64/fn.vzip2q_s16.html">arch::aarch64::vzip2q_s16</a></li><li><a href="arch/aarch64/fn.vzip2q_s32.html">arch::aarch64::vzip2q_s32</a></li><li><a href="arch/aarch64/fn.vzip2q_s64.html">arch::aarch64::vzip2q_s64</a></li><li><a href="arch/aarch64/fn.vzip2q_s8.html">arch::aarch64::vzip2q_s8</a></li><li><a href="arch/aarch64/fn.vzip2q_u16.html">arch::aarch64::vzip2q_u16</a></li><li><a href="arch/aarch64/fn.vzip2q_u32.html">arch::aarch64::vzip2q_u32</a></li><li><a href="arch/aarch64/fn.vzip2q_u64.html">arch::aarch64::vzip2q_u64</a></li><li><a href="arch/aarch64/fn.vzip2q_u8.html">arch::aarch64::vzip2q_u8</a></li><li><a href="arch/arm/fn.__breakpoint.html">arch::arm::__breakpoint</a></li><li><a href="arch/arm/fn.__clrex.html">arch::arm::__clrex</a></li><li><a href="arch/arm/fn.__crc32b.html">arch::arm::__crc32b</a></li><li><a href="arch/arm/fn.__crc32cb.html">arch::arm::__crc32cb</a></li><li><a href="arch/arm/fn.__crc32ch.html">arch::arm::__crc32ch</a></li><li><a href="arch/arm/fn.__crc32cw.html">arch::arm::__crc32cw</a></li><li><a href="arch/arm/fn.__crc32h.html">arch::arm::__crc32h</a></li><li><a href="arch/arm/fn.__crc32w.html">arch::arm::__crc32w</a></li><li><a href="arch/arm/fn.__dbg.html">arch::arm::__dbg</a></li><li><a href="arch/arm/fn.__dmb.html">arch::arm::__dmb</a></li><li><a href="arch/arm/fn.__dsb.html">arch::arm::__dsb</a></li><li><a href="arch/arm/fn.__isb.html">arch::arm::__isb</a></li><li><a href="arch/arm/fn.__ldrex.html">arch::arm::__ldrex</a></li><li><a href="arch/arm/fn.__ldrexb.html">arch::arm::__ldrexb</a></li><li><a href="arch/arm/fn.__ldrexh.html">arch::arm::__ldrexh</a></li><li><a href="arch/arm/fn.__nop.html">arch::arm::__nop</a></li><li><a href="arch/arm/fn.__qadd.html">arch::arm::__qadd</a></li><li><a href="arch/arm/fn.__qadd16.html">arch::arm::__qadd16</a></li><li><a href="arch/arm/fn.__qadd8.html">arch::arm::__qadd8</a></li><li><a href="arch/arm/fn.__qasx.html">arch::arm::__qasx</a></li><li><a href="arch/arm/fn.__qdbl.html">arch::arm::__qdbl</a></li><li><a href="arch/arm/fn.__qsax.html">arch::arm::__qsax</a></li><li><a href="arch/arm/fn.__qsub.html">arch::arm::__qsub</a></li><li><a href="arch/arm/fn.__qsub16.html">arch::arm::__qsub16</a></li><li><a href="arch/arm/fn.__qsub8.html">arch::arm::__qsub8</a></li><li><a href="arch/arm/fn.__rsr.html">arch::arm::__rsr</a></li><li><a href="arch/arm/fn.__rsrp.html">arch::arm::__rsrp</a></li><li><a href="arch/arm/fn.__sadd16.html">arch::arm::__sadd16</a></li><li><a href="arch/arm/fn.__sadd8.html">arch::arm::__sadd8</a></li><li><a href="arch/arm/fn.__sasx.html">arch::arm::__sasx</a></li><li><a href="arch/arm/fn.__sel.html">arch::arm::__sel</a></li><li><a href="arch/arm/fn.__sev.html">arch::arm::__sev</a></li><li><a href="arch/arm/fn.__sevl.html">arch::arm::__sevl</a></li><li><a href="arch/arm/fn.__shadd16.html">arch::arm::__shadd16</a></li><li><a href="arch/arm/fn.__shadd8.html">arch::arm::__shadd8</a></li><li><a href="arch/arm/fn.__shsub16.html">arch::arm::__shsub16</a></li><li><a href="arch/arm/fn.__shsub8.html">arch::arm::__shsub8</a></li><li><a href="arch/arm/fn.__smlabb.html">arch::arm::__smlabb</a></li><li><a href="arch/arm/fn.__smlabt.html">arch::arm::__smlabt</a></li><li><a href="arch/arm/fn.__smlad.html">arch::arm::__smlad</a></li><li><a href="arch/arm/fn.__smlatb.html">arch::arm::__smlatb</a></li><li><a href="arch/arm/fn.__smlatt.html">arch::arm::__smlatt</a></li><li><a href="arch/arm/fn.__smlawb.html">arch::arm::__smlawb</a></li><li><a href="arch/arm/fn.__smlawt.html">arch::arm::__smlawt</a></li><li><a href="arch/arm/fn.__smlsd.html">arch::arm::__smlsd</a></li><li><a href="arch/arm/fn.__smuad.html">arch::arm::__smuad</a></li><li><a href="arch/arm/fn.__smuadx.html">arch::arm::__smuadx</a></li><li><a href="arch/arm/fn.__smulbb.html">arch::arm::__smulbb</a></li><li><a href="arch/arm/fn.__smulbt.html">arch::arm::__smulbt</a></li><li><a href="arch/arm/fn.__smultb.html">arch::arm::__smultb</a></li><li><a href="arch/arm/fn.__smultt.html">arch::arm::__smultt</a></li><li><a href="arch/arm/fn.__smulwb.html">arch::arm::__smulwb</a></li><li><a href="arch/arm/fn.__smulwt.html">arch::arm::__smulwt</a></li><li><a href="arch/arm/fn.__smusd.html">arch::arm::__smusd</a></li><li><a href="arch/arm/fn.__smusdx.html">arch::arm::__smusdx</a></li><li><a href="arch/arm/fn.__ssub8.html">arch::arm::__ssub8</a></li><li><a href="arch/arm/fn.__strex.html">arch::arm::__strex</a></li><li><a href="arch/arm/fn.__strexb.html">arch::arm::__strexb</a></li><li><a href="arch/arm/fn.__usad8.html">arch::arm::__usad8</a></li><li><a href="arch/arm/fn.__usada8.html">arch::arm::__usada8</a></li><li><a href="arch/arm/fn.__usub8.html">arch::arm::__usub8</a></li><li><a href="arch/arm/fn.__wfe.html">arch::arm::__wfe</a></li><li><a href="arch/arm/fn.__wfi.html">arch::arm::__wfi</a></li><li><a href="arch/arm/fn.__wsr.html">arch::arm::__wsr</a></li><li><a href="arch/arm/fn.__wsrp.html">arch::arm::__wsrp</a></li><li><a href="arch/arm/fn.__yield.html">arch::arm::__yield</a></li><li><a href="arch/arm/fn._clz_u16.html">arch::arm::_clz_u16</a></li><li><a href="arch/arm/fn._clz_u32.html">arch::arm::_clz_u32</a></li><li><a href="arch/arm/fn._clz_u8.html">arch::arm::_clz_u8</a></li><li><a href="arch/arm/fn._rbit_u32.html">arch::arm::_rbit_u32</a></li><li><a href="arch/arm/fn._rev_u16.html">arch::arm::_rev_u16</a></li><li><a href="arch/arm/fn._rev_u32.html">arch::arm::_rev_u32</a></li><li><a href="arch/arm/dsp/fn.__qadd.html">arch::arm::dsp::__qadd</a></li><li><a href="arch/arm/dsp/fn.__qdbl.html">arch::arm::dsp::__qdbl</a></li><li><a href="arch/arm/dsp/fn.__qsub.html">arch::arm::dsp::__qsub</a></li><li><a href="arch/arm/dsp/fn.__smlabb.html">arch::arm::dsp::__smlabb</a></li><li><a href="arch/arm/dsp/fn.__smlabt.html">arch::arm::dsp::__smlabt</a></li><li><a href="arch/arm/dsp/fn.__smlatb.html">arch::arm::dsp::__smlatb</a></li><li><a href="arch/arm/dsp/fn.__smlatt.html">arch::arm::dsp::__smlatt</a></li><li><a href="arch/arm/dsp/fn.__smlawb.html">arch::arm::dsp::__smlawb</a></li><li><a href="arch/arm/dsp/fn.__smlawt.html">arch::arm::dsp::__smlawt</a></li><li><a href="arch/arm/dsp/fn.__smulbb.html">arch::arm::dsp::__smulbb</a></li><li><a href="arch/arm/dsp/fn.__smulbt.html">arch::arm::dsp::__smulbt</a></li><li><a href="arch/arm/dsp/fn.__smultb.html">arch::arm::dsp::__smultb</a></li><li><a href="arch/arm/dsp/fn.__smultt.html">arch::arm::dsp::__smultt</a></li><li><a href="arch/arm/dsp/fn.__smulwb.html">arch::arm::dsp::__smulwb</a></li><li><a href="arch/arm/dsp/fn.__smulwt.html">arch::arm::dsp::__smulwt</a></li><li><a href="arch/arm/fn.vaba_s16.html">arch::arm::vaba_s16</a></li><li><a href="arch/arm/fn.vaba_s32.html">arch::arm::vaba_s32</a></li><li><a href="arch/arm/fn.vaba_s8.html">arch::arm::vaba_s8</a></li><li><a href="arch/arm/fn.vaba_u16.html">arch::arm::vaba_u16</a></li><li><a href="arch/arm/fn.vaba_u32.html">arch::arm::vaba_u32</a></li><li><a href="arch/arm/fn.vaba_u8.html">arch::arm::vaba_u8</a></li><li><a href="arch/arm/fn.vabal_s16.html">arch::arm::vabal_s16</a></li><li><a href="arch/arm/fn.vabal_s32.html">arch::arm::vabal_s32</a></li><li><a href="arch/arm/fn.vabal_s8.html">arch::arm::vabal_s8</a></li><li><a href="arch/arm/fn.vabal_u16.html">arch::arm::vabal_u16</a></li><li><a href="arch/arm/fn.vabal_u32.html">arch::arm::vabal_u32</a></li><li><a href="arch/arm/fn.vabal_u8.html">arch::arm::vabal_u8</a></li><li><a href="arch/arm/fn.vabaq_s16.html">arch::arm::vabaq_s16</a></li><li><a href="arch/arm/fn.vabaq_s32.html">arch::arm::vabaq_s32</a></li><li><a href="arch/arm/fn.vabaq_s8.html">arch::arm::vabaq_s8</a></li><li><a href="arch/arm/fn.vabaq_u16.html">arch::arm::vabaq_u16</a></li><li><a href="arch/arm/fn.vabaq_u32.html">arch::arm::vabaq_u32</a></li><li><a href="arch/arm/fn.vabaq_u8.html">arch::arm::vabaq_u8</a></li><li><a href="arch/arm/fn.vabd_f32.html">arch::arm::vabd_f32</a></li><li><a href="arch/arm/fn.vabd_s16.html">arch::arm::vabd_s16</a></li><li><a href="arch/arm/fn.vabd_s32.html">arch::arm::vabd_s32</a></li><li><a href="arch/arm/fn.vabd_s8.html">arch::arm::vabd_s8</a></li><li><a href="arch/arm/fn.vabd_u16.html">arch::arm::vabd_u16</a></li><li><a href="arch/arm/fn.vabd_u32.html">arch::arm::vabd_u32</a></li><li><a href="arch/arm/fn.vabd_u8.html">arch::arm::vabd_u8</a></li><li><a href="arch/arm/fn.vabdl_s16.html">arch::arm::vabdl_s16</a></li><li><a href="arch/arm/fn.vabdl_s32.html">arch::arm::vabdl_s32</a></li><li><a href="arch/arm/fn.vabdl_s8.html">arch::arm::vabdl_s8</a></li><li><a href="arch/arm/fn.vabdl_u16.html">arch::arm::vabdl_u16</a></li><li><a href="arch/arm/fn.vabdl_u32.html">arch::arm::vabdl_u32</a></li><li><a href="arch/arm/fn.vabdl_u8.html">arch::arm::vabdl_u8</a></li><li><a href="arch/arm/fn.vabdq_f32.html">arch::arm::vabdq_f32</a></li><li><a href="arch/arm/fn.vabdq_s16.html">arch::arm::vabdq_s16</a></li><li><a href="arch/arm/fn.vabdq_s32.html">arch::arm::vabdq_s32</a></li><li><a href="arch/arm/fn.vabdq_s8.html">arch::arm::vabdq_s8</a></li><li><a href="arch/arm/fn.vabdq_u16.html">arch::arm::vabdq_u16</a></li><li><a href="arch/arm/fn.vabdq_u32.html">arch::arm::vabdq_u32</a></li><li><a href="arch/arm/fn.vabdq_u8.html">arch::arm::vabdq_u8</a></li><li><a href="arch/arm/fn.vabs_f32.html">arch::arm::vabs_f32</a></li><li><a href="arch/arm/fn.vabs_s16.html">arch::arm::vabs_s16</a></li><li><a href="arch/arm/fn.vabs_s32.html">arch::arm::vabs_s32</a></li><li><a href="arch/arm/fn.vabs_s8.html">arch::arm::vabs_s8</a></li><li><a href="arch/arm/fn.vabsq_f32.html">arch::arm::vabsq_f32</a></li><li><a href="arch/arm/fn.vabsq_s16.html">arch::arm::vabsq_s16</a></li><li><a href="arch/arm/fn.vabsq_s32.html">arch::arm::vabsq_s32</a></li><li><a href="arch/arm/fn.vabsq_s8.html">arch::arm::vabsq_s8</a></li><li><a href="arch/arm/fn.vadd_f32.html">arch::arm::vadd_f32</a></li><li><a href="arch/arm/fn.vadd_s16.html">arch::arm::vadd_s16</a></li><li><a href="arch/arm/fn.vadd_s32.html">arch::arm::vadd_s32</a></li><li><a href="arch/arm/fn.vadd_s8.html">arch::arm::vadd_s8</a></li><li><a href="arch/arm/fn.vadd_u16.html">arch::arm::vadd_u16</a></li><li><a href="arch/arm/fn.vadd_u32.html">arch::arm::vadd_u32</a></li><li><a href="arch/arm/fn.vadd_u8.html">arch::arm::vadd_u8</a></li><li><a href="arch/arm/fn.vaddhn_high_s16.html">arch::arm::vaddhn_high_s16</a></li><li><a href="arch/arm/fn.vaddhn_high_s32.html">arch::arm::vaddhn_high_s32</a></li><li><a href="arch/arm/fn.vaddhn_high_s64.html">arch::arm::vaddhn_high_s64</a></li><li><a href="arch/arm/fn.vaddhn_high_u16.html">arch::arm::vaddhn_high_u16</a></li><li><a href="arch/arm/fn.vaddhn_high_u32.html">arch::arm::vaddhn_high_u32</a></li><li><a href="arch/arm/fn.vaddhn_high_u64.html">arch::arm::vaddhn_high_u64</a></li><li><a href="arch/arm/fn.vaddhn_s16.html">arch::arm::vaddhn_s16</a></li><li><a href="arch/arm/fn.vaddhn_s32.html">arch::arm::vaddhn_s32</a></li><li><a href="arch/arm/fn.vaddhn_s64.html">arch::arm::vaddhn_s64</a></li><li><a href="arch/arm/fn.vaddhn_u16.html">arch::arm::vaddhn_u16</a></li><li><a href="arch/arm/fn.vaddhn_u32.html">arch::arm::vaddhn_u32</a></li><li><a href="arch/arm/fn.vaddhn_u64.html">arch::arm::vaddhn_u64</a></li><li><a href="arch/arm/fn.vaddl_high_s16.html">arch::arm::vaddl_high_s16</a></li><li><a href="arch/arm/fn.vaddl_high_s32.html">arch::arm::vaddl_high_s32</a></li><li><a href="arch/arm/fn.vaddl_high_s8.html">arch::arm::vaddl_high_s8</a></li><li><a href="arch/arm/fn.vaddl_high_u16.html">arch::arm::vaddl_high_u16</a></li><li><a href="arch/arm/fn.vaddl_high_u32.html">arch::arm::vaddl_high_u32</a></li><li><a href="arch/arm/fn.vaddl_high_u8.html">arch::arm::vaddl_high_u8</a></li><li><a href="arch/arm/fn.vaddl_s16.html">arch::arm::vaddl_s16</a></li><li><a href="arch/arm/fn.vaddl_s32.html">arch::arm::vaddl_s32</a></li><li><a href="arch/arm/fn.vaddl_s8.html">arch::arm::vaddl_s8</a></li><li><a href="arch/arm/fn.vaddl_u16.html">arch::arm::vaddl_u16</a></li><li><a href="arch/arm/fn.vaddl_u32.html">arch::arm::vaddl_u32</a></li><li><a href="arch/arm/fn.vaddl_u8.html">arch::arm::vaddl_u8</a></li><li><a href="arch/arm/fn.vaddq_f32.html">arch::arm::vaddq_f32</a></li><li><a href="arch/arm/fn.vaddq_s16.html">arch::arm::vaddq_s16</a></li><li><a href="arch/arm/fn.vaddq_s32.html">arch::arm::vaddq_s32</a></li><li><a href="arch/arm/fn.vaddq_s64.html">arch::arm::vaddq_s64</a></li><li><a href="arch/arm/fn.vaddq_s8.html">arch::arm::vaddq_s8</a></li><li><a href="arch/arm/fn.vaddq_u16.html">arch::arm::vaddq_u16</a></li><li><a href="arch/arm/fn.vaddq_u32.html">arch::arm::vaddq_u32</a></li><li><a href="arch/arm/fn.vaddq_u64.html">arch::arm::vaddq_u64</a></li><li><a href="arch/arm/fn.vaddq_u8.html">arch::arm::vaddq_u8</a></li><li><a href="arch/arm/fn.vaddw_high_s16.html">arch::arm::vaddw_high_s16</a></li><li><a href="arch/arm/fn.vaddw_high_s32.html">arch::arm::vaddw_high_s32</a></li><li><a href="arch/arm/fn.vaddw_high_s8.html">arch::arm::vaddw_high_s8</a></li><li><a href="arch/arm/fn.vaddw_high_u16.html">arch::arm::vaddw_high_u16</a></li><li><a href="arch/arm/fn.vaddw_high_u32.html">arch::arm::vaddw_high_u32</a></li><li><a href="arch/arm/fn.vaddw_high_u8.html">arch::arm::vaddw_high_u8</a></li><li><a href="arch/arm/fn.vaddw_s16.html">arch::arm::vaddw_s16</a></li><li><a href="arch/arm/fn.vaddw_s32.html">arch::arm::vaddw_s32</a></li><li><a href="arch/arm/fn.vaddw_s8.html">arch::arm::vaddw_s8</a></li><li><a href="arch/arm/fn.vaddw_u16.html">arch::arm::vaddw_u16</a></li><li><a href="arch/arm/fn.vaddw_u32.html">arch::arm::vaddw_u32</a></li><li><a href="arch/arm/fn.vaddw_u8.html">arch::arm::vaddw_u8</a></li><li><a href="arch/arm/fn.vaesdq_u8.html">arch::arm::vaesdq_u8</a></li><li><a href="arch/arm/fn.vaeseq_u8.html">arch::arm::vaeseq_u8</a></li><li><a href="arch/arm/fn.vaesimcq_u8.html">arch::arm::vaesimcq_u8</a></li><li><a href="arch/arm/fn.vaesmcq_u8.html">arch::arm::vaesmcq_u8</a></li><li><a href="arch/arm/fn.vand_s16.html">arch::arm::vand_s16</a></li><li><a href="arch/arm/fn.vand_s32.html">arch::arm::vand_s32</a></li><li><a href="arch/arm/fn.vand_s64.html">arch::arm::vand_s64</a></li><li><a href="arch/arm/fn.vand_s8.html">arch::arm::vand_s8</a></li><li><a href="arch/arm/fn.vand_u16.html">arch::arm::vand_u16</a></li><li><a href="arch/arm/fn.vand_u32.html">arch::arm::vand_u32</a></li><li><a href="arch/arm/fn.vand_u64.html">arch::arm::vand_u64</a></li><li><a href="arch/arm/fn.vand_u8.html">arch::arm::vand_u8</a></li><li><a href="arch/arm/fn.vandq_s16.html">arch::arm::vandq_s16</a></li><li><a href="arch/arm/fn.vandq_s32.html">arch::arm::vandq_s32</a></li><li><a href="arch/arm/fn.vandq_s64.html">arch::arm::vandq_s64</a></li><li><a href="arch/arm/fn.vandq_s8.html">arch::arm::vandq_s8</a></li><li><a href="arch/arm/fn.vandq_u16.html">arch::arm::vandq_u16</a></li><li><a href="arch/arm/fn.vandq_u32.html">arch::arm::vandq_u32</a></li><li><a href="arch/arm/fn.vandq_u64.html">arch::arm::vandq_u64</a></li><li><a href="arch/arm/fn.vandq_u8.html">arch::arm::vandq_u8</a></li><li><a href="arch/arm/fn.vbic_s16.html">arch::arm::vbic_s16</a></li><li><a href="arch/arm/fn.vbic_s32.html">arch::arm::vbic_s32</a></li><li><a href="arch/arm/fn.vbic_s64.html">arch::arm::vbic_s64</a></li><li><a href="arch/arm/fn.vbic_s8.html">arch::arm::vbic_s8</a></li><li><a href="arch/arm/fn.vbic_u16.html">arch::arm::vbic_u16</a></li><li><a href="arch/arm/fn.vbic_u32.html">arch::arm::vbic_u32</a></li><li><a href="arch/arm/fn.vbic_u64.html">arch::arm::vbic_u64</a></li><li><a href="arch/arm/fn.vbic_u8.html">arch::arm::vbic_u8</a></li><li><a href="arch/arm/fn.vbicq_s16.html">arch::arm::vbicq_s16</a></li><li><a href="arch/arm/fn.vbicq_s32.html">arch::arm::vbicq_s32</a></li><li><a href="arch/arm/fn.vbicq_s64.html">arch::arm::vbicq_s64</a></li><li><a href="arch/arm/fn.vbicq_s8.html">arch::arm::vbicq_s8</a></li><li><a href="arch/arm/fn.vbicq_u16.html">arch::arm::vbicq_u16</a></li><li><a href="arch/arm/fn.vbicq_u32.html">arch::arm::vbicq_u32</a></li><li><a href="arch/arm/fn.vbicq_u64.html">arch::arm::vbicq_u64</a></li><li><a href="arch/arm/fn.vbicq_u8.html">arch::arm::vbicq_u8</a></li><li><a href="arch/arm/fn.vbsl_f32.html">arch::arm::vbsl_f32</a></li><li><a href="arch/arm/fn.vbsl_p16.html">arch::arm::vbsl_p16</a></li><li><a href="arch/arm/fn.vbsl_p8.html">arch::arm::vbsl_p8</a></li><li><a href="arch/arm/fn.vbsl_s16.html">arch::arm::vbsl_s16</a></li><li><a href="arch/arm/fn.vbsl_s32.html">arch::arm::vbsl_s32</a></li><li><a href="arch/arm/fn.vbsl_s64.html">arch::arm::vbsl_s64</a></li><li><a href="arch/arm/fn.vbsl_s8.html">arch::arm::vbsl_s8</a></li><li><a href="arch/arm/fn.vbsl_u16.html">arch::arm::vbsl_u16</a></li><li><a href="arch/arm/fn.vbsl_u32.html">arch::arm::vbsl_u32</a></li><li><a href="arch/arm/fn.vbsl_u64.html">arch::arm::vbsl_u64</a></li><li><a href="arch/arm/fn.vbsl_u8.html">arch::arm::vbsl_u8</a></li><li><a href="arch/arm/fn.vbslq_f32.html">arch::arm::vbslq_f32</a></li><li><a href="arch/arm/fn.vbslq_p16.html">arch::arm::vbslq_p16</a></li><li><a href="arch/arm/fn.vbslq_p8.html">arch::arm::vbslq_p8</a></li><li><a href="arch/arm/fn.vbslq_s16.html">arch::arm::vbslq_s16</a></li><li><a href="arch/arm/fn.vbslq_s32.html">arch::arm::vbslq_s32</a></li><li><a href="arch/arm/fn.vbslq_s64.html">arch::arm::vbslq_s64</a></li><li><a href="arch/arm/fn.vbslq_s8.html">arch::arm::vbslq_s8</a></li><li><a href="arch/arm/fn.vbslq_u16.html">arch::arm::vbslq_u16</a></li><li><a href="arch/arm/fn.vbslq_u32.html">arch::arm::vbslq_u32</a></li><li><a href="arch/arm/fn.vbslq_u64.html">arch::arm::vbslq_u64</a></li><li><a href="arch/arm/fn.vbslq_u8.html">arch::arm::vbslq_u8</a></li><li><a href="arch/arm/fn.vcage_f32.html">arch::arm::vcage_f32</a></li><li><a href="arch/arm/fn.vcageq_f32.html">arch::arm::vcageq_f32</a></li><li><a href="arch/arm/fn.vcagt_f32.html">arch::arm::vcagt_f32</a></li><li><a href="arch/arm/fn.vcagtq_f32.html">arch::arm::vcagtq_f32</a></li><li><a href="arch/arm/fn.vcale_f32.html">arch::arm::vcale_f32</a></li><li><a href="arch/arm/fn.vcaleq_f32.html">arch::arm::vcaleq_f32</a></li><li><a href="arch/arm/fn.vcalt_f32.html">arch::arm::vcalt_f32</a></li><li><a href="arch/arm/fn.vcaltq_f32.html">arch::arm::vcaltq_f32</a></li><li><a href="arch/arm/fn.vceq_f32.html">arch::arm::vceq_f32</a></li><li><a href="arch/arm/fn.vceq_p8.html">arch::arm::vceq_p8</a></li><li><a href="arch/arm/fn.vceq_s16.html">arch::arm::vceq_s16</a></li><li><a href="arch/arm/fn.vceq_s32.html">arch::arm::vceq_s32</a></li><li><a href="arch/arm/fn.vceq_s8.html">arch::arm::vceq_s8</a></li><li><a href="arch/arm/fn.vceq_u16.html">arch::arm::vceq_u16</a></li><li><a href="arch/arm/fn.vceq_u32.html">arch::arm::vceq_u32</a></li><li><a href="arch/arm/fn.vceq_u8.html">arch::arm::vceq_u8</a></li><li><a href="arch/arm/fn.vceqq_f32.html">arch::arm::vceqq_f32</a></li><li><a href="arch/arm/fn.vceqq_p8.html">arch::arm::vceqq_p8</a></li><li><a href="arch/arm/fn.vceqq_s16.html">arch::arm::vceqq_s16</a></li><li><a href="arch/arm/fn.vceqq_s32.html">arch::arm::vceqq_s32</a></li><li><a href="arch/arm/fn.vceqq_s8.html">arch::arm::vceqq_s8</a></li><li><a href="arch/arm/fn.vceqq_u16.html">arch::arm::vceqq_u16</a></li><li><a href="arch/arm/fn.vceqq_u32.html">arch::arm::vceqq_u32</a></li><li><a href="arch/arm/fn.vceqq_u8.html">arch::arm::vceqq_u8</a></li><li><a href="arch/arm/fn.vcge_f32.html">arch::arm::vcge_f32</a></li><li><a href="arch/arm/fn.vcge_s16.html">arch::arm::vcge_s16</a></li><li><a href="arch/arm/fn.vcge_s32.html">arch::arm::vcge_s32</a></li><li><a href="arch/arm/fn.vcge_s8.html">arch::arm::vcge_s8</a></li><li><a href="arch/arm/fn.vcge_u16.html">arch::arm::vcge_u16</a></li><li><a href="arch/arm/fn.vcge_u32.html">arch::arm::vcge_u32</a></li><li><a href="arch/arm/fn.vcge_u8.html">arch::arm::vcge_u8</a></li><li><a href="arch/arm/fn.vcgeq_f32.html">arch::arm::vcgeq_f32</a></li><li><a href="arch/arm/fn.vcgeq_s16.html">arch::arm::vcgeq_s16</a></li><li><a href="arch/arm/fn.vcgeq_s32.html">arch::arm::vcgeq_s32</a></li><li><a href="arch/arm/fn.vcgeq_s8.html">arch::arm::vcgeq_s8</a></li><li><a href="arch/arm/fn.vcgeq_u16.html">arch::arm::vcgeq_u16</a></li><li><a href="arch/arm/fn.vcgeq_u32.html">arch::arm::vcgeq_u32</a></li><li><a href="arch/arm/fn.vcgeq_u8.html">arch::arm::vcgeq_u8</a></li><li><a href="arch/arm/fn.vcgt_f32.html">arch::arm::vcgt_f32</a></li><li><a href="arch/arm/fn.vcgt_s16.html">arch::arm::vcgt_s16</a></li><li><a href="arch/arm/fn.vcgt_s32.html">arch::arm::vcgt_s32</a></li><li><a href="arch/arm/fn.vcgt_s8.html">arch::arm::vcgt_s8</a></li><li><a href="arch/arm/fn.vcgt_u16.html">arch::arm::vcgt_u16</a></li><li><a href="arch/arm/fn.vcgt_u32.html">arch::arm::vcgt_u32</a></li><li><a href="arch/arm/fn.vcgt_u8.html">arch::arm::vcgt_u8</a></li><li><a href="arch/arm/fn.vcgtq_f32.html">arch::arm::vcgtq_f32</a></li><li><a href="arch/arm/fn.vcgtq_s16.html">arch::arm::vcgtq_s16</a></li><li><a href="arch/arm/fn.vcgtq_s32.html">arch::arm::vcgtq_s32</a></li><li><a href="arch/arm/fn.vcgtq_s8.html">arch::arm::vcgtq_s8</a></li><li><a href="arch/arm/fn.vcgtq_u16.html">arch::arm::vcgtq_u16</a></li><li><a href="arch/arm/fn.vcgtq_u32.html">arch::arm::vcgtq_u32</a></li><li><a href="arch/arm/fn.vcgtq_u8.html">arch::arm::vcgtq_u8</a></li><li><a href="arch/arm/fn.vcle_f32.html">arch::arm::vcle_f32</a></li><li><a href="arch/arm/fn.vcle_s16.html">arch::arm::vcle_s16</a></li><li><a href="arch/arm/fn.vcle_s32.html">arch::arm::vcle_s32</a></li><li><a href="arch/arm/fn.vcle_s8.html">arch::arm::vcle_s8</a></li><li><a href="arch/arm/fn.vcle_u16.html">arch::arm::vcle_u16</a></li><li><a href="arch/arm/fn.vcle_u32.html">arch::arm::vcle_u32</a></li><li><a href="arch/arm/fn.vcle_u8.html">arch::arm::vcle_u8</a></li><li><a href="arch/arm/fn.vcleq_f32.html">arch::arm::vcleq_f32</a></li><li><a href="arch/arm/fn.vcleq_s16.html">arch::arm::vcleq_s16</a></li><li><a href="arch/arm/fn.vcleq_s32.html">arch::arm::vcleq_s32</a></li><li><a href="arch/arm/fn.vcleq_s8.html">arch::arm::vcleq_s8</a></li><li><a href="arch/arm/fn.vcleq_u16.html">arch::arm::vcleq_u16</a></li><li><a href="arch/arm/fn.vcleq_u32.html">arch::arm::vcleq_u32</a></li><li><a href="arch/arm/fn.vcleq_u8.html">arch::arm::vcleq_u8</a></li><li><a href="arch/arm/fn.vcls_s16.html">arch::arm::vcls_s16</a></li><li><a href="arch/arm/fn.vcls_s32.html">arch::arm::vcls_s32</a></li><li><a href="arch/arm/fn.vcls_s8.html">arch::arm::vcls_s8</a></li><li><a href="arch/arm/fn.vclsq_s16.html">arch::arm::vclsq_s16</a></li><li><a href="arch/arm/fn.vclsq_s32.html">arch::arm::vclsq_s32</a></li><li><a href="arch/arm/fn.vclsq_s8.html">arch::arm::vclsq_s8</a></li><li><a href="arch/arm/fn.vclt_f32.html">arch::arm::vclt_f32</a></li><li><a href="arch/arm/fn.vclt_s16.html">arch::arm::vclt_s16</a></li><li><a href="arch/arm/fn.vclt_s32.html">arch::arm::vclt_s32</a></li><li><a href="arch/arm/fn.vclt_s8.html">arch::arm::vclt_s8</a></li><li><a href="arch/arm/fn.vclt_u16.html">arch::arm::vclt_u16</a></li><li><a href="arch/arm/fn.vclt_u32.html">arch::arm::vclt_u32</a></li><li><a href="arch/arm/fn.vclt_u8.html">arch::arm::vclt_u8</a></li><li><a href="arch/arm/fn.vcltq_f32.html">arch::arm::vcltq_f32</a></li><li><a href="arch/arm/fn.vcltq_s16.html">arch::arm::vcltq_s16</a></li><li><a href="arch/arm/fn.vcltq_s32.html">arch::arm::vcltq_s32</a></li><li><a href="arch/arm/fn.vcltq_s8.html">arch::arm::vcltq_s8</a></li><li><a href="arch/arm/fn.vcltq_u16.html">arch::arm::vcltq_u16</a></li><li><a href="arch/arm/fn.vcltq_u32.html">arch::arm::vcltq_u32</a></li><li><a href="arch/arm/fn.vcltq_u8.html">arch::arm::vcltq_u8</a></li><li><a href="arch/arm/fn.vclz_s16.html">arch::arm::vclz_s16</a></li><li><a href="arch/arm/fn.vclz_s32.html">arch::arm::vclz_s32</a></li><li><a href="arch/arm/fn.vclz_s8.html">arch::arm::vclz_s8</a></li><li><a href="arch/arm/fn.vclz_u16.html">arch::arm::vclz_u16</a></li><li><a href="arch/arm/fn.vclz_u32.html">arch::arm::vclz_u32</a></li><li><a href="arch/arm/fn.vclz_u8.html">arch::arm::vclz_u8</a></li><li><a href="arch/arm/fn.vclzq_s16.html">arch::arm::vclzq_s16</a></li><li><a href="arch/arm/fn.vclzq_s32.html">arch::arm::vclzq_s32</a></li><li><a href="arch/arm/fn.vclzq_s8.html">arch::arm::vclzq_s8</a></li><li><a href="arch/arm/fn.vclzq_u16.html">arch::arm::vclzq_u16</a></li><li><a href="arch/arm/fn.vclzq_u32.html">arch::arm::vclzq_u32</a></li><li><a href="arch/arm/fn.vclzq_u8.html">arch::arm::vclzq_u8</a></li><li><a href="arch/arm/fn.vcnt_p8.html">arch::arm::vcnt_p8</a></li><li><a href="arch/arm/fn.vcnt_s8.html">arch::arm::vcnt_s8</a></li><li><a href="arch/arm/fn.vcnt_u8.html">arch::arm::vcnt_u8</a></li><li><a href="arch/arm/fn.vcntq_p8.html">arch::arm::vcntq_p8</a></li><li><a href="arch/arm/fn.vcntq_s8.html">arch::arm::vcntq_s8</a></li><li><a href="arch/arm/fn.vcntq_u8.html">arch::arm::vcntq_u8</a></li><li><a href="arch/arm/fn.vcreate_f32.html">arch::arm::vcreate_f32</a></li><li><a href="arch/arm/fn.vcreate_p16.html">arch::arm::vcreate_p16</a></li><li><a href="arch/arm/fn.vcreate_p64.html">arch::arm::vcreate_p64</a></li><li><a href="arch/arm/fn.vcreate_p8.html">arch::arm::vcreate_p8</a></li><li><a href="arch/arm/fn.vcreate_s32.html">arch::arm::vcreate_s32</a></li><li><a href="arch/arm/fn.vcreate_s64.html">arch::arm::vcreate_s64</a></li><li><a href="arch/arm/fn.vcreate_s8.html">arch::arm::vcreate_s8</a></li><li><a href="arch/arm/fn.vcreate_u32.html">arch::arm::vcreate_u32</a></li><li><a href="arch/arm/fn.vcreate_u64.html">arch::arm::vcreate_u64</a></li><li><a href="arch/arm/fn.vcreate_u8.html">arch::arm::vcreate_u8</a></li><li><a href="arch/arm/fn.vcvt_f32_s32.html">arch::arm::vcvt_f32_s32</a></li><li><a href="arch/arm/fn.vcvt_f32_u32.html">arch::arm::vcvt_f32_u32</a></li><li><a href="arch/arm/fn.vcvt_s32_f32.html">arch::arm::vcvt_s32_f32</a></li><li><a href="arch/arm/fn.vcvt_u32_f32.html">arch::arm::vcvt_u32_f32</a></li><li><a href="arch/arm/fn.vcvtq_f32_s32.html">arch::arm::vcvtq_f32_s32</a></li><li><a href="arch/arm/fn.vcvtq_f32_u32.html">arch::arm::vcvtq_f32_u32</a></li><li><a href="arch/arm/fn.vcvtq_s32_f32.html">arch::arm::vcvtq_s32_f32</a></li><li><a href="arch/arm/fn.vcvtq_u32_f32.html">arch::arm::vcvtq_u32_f32</a></li><li><a href="arch/arm/fn.vdup_lane_f32.html">arch::arm::vdup_lane_f32</a></li><li><a href="arch/arm/fn.vdup_lane_p16.html">arch::arm::vdup_lane_p16</a></li><li><a href="arch/arm/fn.vdup_lane_p8.html">arch::arm::vdup_lane_p8</a></li><li><a href="arch/arm/fn.vdup_lane_s16.html">arch::arm::vdup_lane_s16</a></li><li><a href="arch/arm/fn.vdup_lane_s32.html">arch::arm::vdup_lane_s32</a></li><li><a href="arch/arm/fn.vdup_lane_s64.html">arch::arm::vdup_lane_s64</a></li><li><a href="arch/arm/fn.vdup_lane_s8.html">arch::arm::vdup_lane_s8</a></li><li><a href="arch/arm/fn.vdup_lane_u16.html">arch::arm::vdup_lane_u16</a></li><li><a href="arch/arm/fn.vdup_lane_u32.html">arch::arm::vdup_lane_u32</a></li><li><a href="arch/arm/fn.vdup_lane_u64.html">arch::arm::vdup_lane_u64</a></li><li><a href="arch/arm/fn.vdup_lane_u8.html">arch::arm::vdup_lane_u8</a></li><li><a href="arch/arm/fn.vdup_laneq_f32.html">arch::arm::vdup_laneq_f32</a></li><li><a href="arch/arm/fn.vdup_laneq_p16.html">arch::arm::vdup_laneq_p16</a></li><li><a href="arch/arm/fn.vdup_laneq_p8.html">arch::arm::vdup_laneq_p8</a></li><li><a href="arch/arm/fn.vdup_laneq_s16.html">arch::arm::vdup_laneq_s16</a></li><li><a href="arch/arm/fn.vdup_laneq_s32.html">arch::arm::vdup_laneq_s32</a></li><li><a href="arch/arm/fn.vdup_laneq_s64.html">arch::arm::vdup_laneq_s64</a></li><li><a href="arch/arm/fn.vdup_laneq_s8.html">arch::arm::vdup_laneq_s8</a></li><li><a href="arch/arm/fn.vdup_laneq_u16.html">arch::arm::vdup_laneq_u16</a></li><li><a href="arch/arm/fn.vdup_laneq_u32.html">arch::arm::vdup_laneq_u32</a></li><li><a href="arch/arm/fn.vdup_laneq_u64.html">arch::arm::vdup_laneq_u64</a></li><li><a href="arch/arm/fn.vdup_laneq_u8.html">arch::arm::vdup_laneq_u8</a></li><li><a href="arch/arm/fn.vdup_n_f32.html">arch::arm::vdup_n_f32</a></li><li><a href="arch/arm/fn.vdup_n_p16.html">arch::arm::vdup_n_p16</a></li><li><a href="arch/arm/fn.vdup_n_p8.html">arch::arm::vdup_n_p8</a></li><li><a href="arch/arm/fn.vdup_n_s16.html">arch::arm::vdup_n_s16</a></li><li><a href="arch/arm/fn.vdup_n_s32.html">arch::arm::vdup_n_s32</a></li><li><a href="arch/arm/fn.vdup_n_s64.html">arch::arm::vdup_n_s64</a></li><li><a href="arch/arm/fn.vdup_n_s8.html">arch::arm::vdup_n_s8</a></li><li><a href="arch/arm/fn.vdup_n_u16.html">arch::arm::vdup_n_u16</a></li><li><a href="arch/arm/fn.vdup_n_u32.html">arch::arm::vdup_n_u32</a></li><li><a href="arch/arm/fn.vdup_n_u64.html">arch::arm::vdup_n_u64</a></li><li><a href="arch/arm/fn.vdup_n_u8.html">arch::arm::vdup_n_u8</a></li><li><a href="arch/arm/fn.vdupq_lane_f32.html">arch::arm::vdupq_lane_f32</a></li><li><a href="arch/arm/fn.vdupq_lane_p16.html">arch::arm::vdupq_lane_p16</a></li><li><a href="arch/arm/fn.vdupq_lane_p8.html">arch::arm::vdupq_lane_p8</a></li><li><a href="arch/arm/fn.vdupq_lane_s16.html">arch::arm::vdupq_lane_s16</a></li><li><a href="arch/arm/fn.vdupq_lane_s32.html">arch::arm::vdupq_lane_s32</a></li><li><a href="arch/arm/fn.vdupq_lane_s64.html">arch::arm::vdupq_lane_s64</a></li><li><a href="arch/arm/fn.vdupq_lane_s8.html">arch::arm::vdupq_lane_s8</a></li><li><a href="arch/arm/fn.vdupq_lane_u16.html">arch::arm::vdupq_lane_u16</a></li><li><a href="arch/arm/fn.vdupq_lane_u32.html">arch::arm::vdupq_lane_u32</a></li><li><a href="arch/arm/fn.vdupq_lane_u64.html">arch::arm::vdupq_lane_u64</a></li><li><a href="arch/arm/fn.vdupq_lane_u8.html">arch::arm::vdupq_lane_u8</a></li><li><a href="arch/arm/fn.vdupq_laneq_f32.html">arch::arm::vdupq_laneq_f32</a></li><li><a href="arch/arm/fn.vdupq_laneq_p16.html">arch::arm::vdupq_laneq_p16</a></li><li><a href="arch/arm/fn.vdupq_laneq_p8.html">arch::arm::vdupq_laneq_p8</a></li><li><a href="arch/arm/fn.vdupq_laneq_s16.html">arch::arm::vdupq_laneq_s16</a></li><li><a href="arch/arm/fn.vdupq_laneq_s32.html">arch::arm::vdupq_laneq_s32</a></li><li><a href="arch/arm/fn.vdupq_laneq_s64.html">arch::arm::vdupq_laneq_s64</a></li><li><a href="arch/arm/fn.vdupq_laneq_s8.html">arch::arm::vdupq_laneq_s8</a></li><li><a href="arch/arm/fn.vdupq_laneq_u16.html">arch::arm::vdupq_laneq_u16</a></li><li><a href="arch/arm/fn.vdupq_laneq_u32.html">arch::arm::vdupq_laneq_u32</a></li><li><a href="arch/arm/fn.vdupq_laneq_u64.html">arch::arm::vdupq_laneq_u64</a></li><li><a href="arch/arm/fn.vdupq_laneq_u8.html">arch::arm::vdupq_laneq_u8</a></li><li><a href="arch/arm/fn.vdupq_n_f32.html">arch::arm::vdupq_n_f32</a></li><li><a href="arch/arm/fn.vdupq_n_p16.html">arch::arm::vdupq_n_p16</a></li><li><a href="arch/arm/fn.vdupq_n_p8.html">arch::arm::vdupq_n_p8</a></li><li><a href="arch/arm/fn.vdupq_n_s16.html">arch::arm::vdupq_n_s16</a></li><li><a href="arch/arm/fn.vdupq_n_s32.html">arch::arm::vdupq_n_s32</a></li><li><a href="arch/arm/fn.vdupq_n_s64.html">arch::arm::vdupq_n_s64</a></li><li><a href="arch/arm/fn.vdupq_n_s8.html">arch::arm::vdupq_n_s8</a></li><li><a href="arch/arm/fn.vdupq_n_u16.html">arch::arm::vdupq_n_u16</a></li><li><a href="arch/arm/fn.vdupq_n_u32.html">arch::arm::vdupq_n_u32</a></li><li><a href="arch/arm/fn.vdupq_n_u64.html">arch::arm::vdupq_n_u64</a></li><li><a href="arch/arm/fn.vdupq_n_u8.html">arch::arm::vdupq_n_u8</a></li><li><a href="arch/arm/fn.veor_s16.html">arch::arm::veor_s16</a></li><li><a href="arch/arm/fn.veor_s32.html">arch::arm::veor_s32</a></li><li><a href="arch/arm/fn.veor_s64.html">arch::arm::veor_s64</a></li><li><a href="arch/arm/fn.veor_s8.html">arch::arm::veor_s8</a></li><li><a href="arch/arm/fn.veor_u16.html">arch::arm::veor_u16</a></li><li><a href="arch/arm/fn.veor_u32.html">arch::arm::veor_u32</a></li><li><a href="arch/arm/fn.veor_u64.html">arch::arm::veor_u64</a></li><li><a href="arch/arm/fn.veor_u8.html">arch::arm::veor_u8</a></li><li><a href="arch/arm/fn.veorq_s16.html">arch::arm::veorq_s16</a></li><li><a href="arch/arm/fn.veorq_s32.html">arch::arm::veorq_s32</a></li><li><a href="arch/arm/fn.veorq_s64.html">arch::arm::veorq_s64</a></li><li><a href="arch/arm/fn.veorq_s8.html">arch::arm::veorq_s8</a></li><li><a href="arch/arm/fn.veorq_u16.html">arch::arm::veorq_u16</a></li><li><a href="arch/arm/fn.veorq_u32.html">arch::arm::veorq_u32</a></li><li><a href="arch/arm/fn.veorq_u64.html">arch::arm::veorq_u64</a></li><li><a href="arch/arm/fn.veorq_u8.html">arch::arm::veorq_u8</a></li><li><a href="arch/arm/fn.vext_f32.html">arch::arm::vext_f32</a></li><li><a href="arch/arm/fn.vext_p16.html">arch::arm::vext_p16</a></li><li><a href="arch/arm/fn.vext_p8.html">arch::arm::vext_p8</a></li><li><a href="arch/arm/fn.vext_s16.html">arch::arm::vext_s16</a></li><li><a href="arch/arm/fn.vext_s32.html">arch::arm::vext_s32</a></li><li><a href="arch/arm/fn.vext_s64.html">arch::arm::vext_s64</a></li><li><a href="arch/arm/fn.vext_s8.html">arch::arm::vext_s8</a></li><li><a href="arch/arm/fn.vext_u16.html">arch::arm::vext_u16</a></li><li><a href="arch/arm/fn.vext_u32.html">arch::arm::vext_u32</a></li><li><a href="arch/arm/fn.vext_u64.html">arch::arm::vext_u64</a></li><li><a href="arch/arm/fn.vext_u8.html">arch::arm::vext_u8</a></li><li><a href="arch/arm/fn.vextq_f32.html">arch::arm::vextq_f32</a></li><li><a href="arch/arm/fn.vextq_p16.html">arch::arm::vextq_p16</a></li><li><a href="arch/arm/fn.vextq_p8.html">arch::arm::vextq_p8</a></li><li><a href="arch/arm/fn.vextq_s16.html">arch::arm::vextq_s16</a></li><li><a href="arch/arm/fn.vextq_s32.html">arch::arm::vextq_s32</a></li><li><a href="arch/arm/fn.vextq_s64.html">arch::arm::vextq_s64</a></li><li><a href="arch/arm/fn.vextq_s8.html">arch::arm::vextq_s8</a></li><li><a href="arch/arm/fn.vextq_u16.html">arch::arm::vextq_u16</a></li><li><a href="arch/arm/fn.vextq_u32.html">arch::arm::vextq_u32</a></li><li><a href="arch/arm/fn.vextq_u64.html">arch::arm::vextq_u64</a></li><li><a href="arch/arm/fn.vextq_u8.html">arch::arm::vextq_u8</a></li><li><a href="arch/arm/fn.vfma_f32.html">arch::arm::vfma_f32</a></li><li><a href="arch/arm/fn.vfma_n_f32.html">arch::arm::vfma_n_f32</a></li><li><a href="arch/arm/fn.vfmaq_f32.html">arch::arm::vfmaq_f32</a></li><li><a href="arch/arm/fn.vfmaq_n_f32.html">arch::arm::vfmaq_n_f32</a></li><li><a href="arch/arm/fn.vfms_f32.html">arch::arm::vfms_f32</a></li><li><a href="arch/arm/fn.vfms_n_f32.html">arch::arm::vfms_n_f32</a></li><li><a href="arch/arm/fn.vfmsq_f32.html">arch::arm::vfmsq_f32</a></li><li><a href="arch/arm/fn.vfmsq_n_f32.html">arch::arm::vfmsq_n_f32</a></li><li><a href="arch/arm/fn.vget_high_f32.html">arch::arm::vget_high_f32</a></li><li><a href="arch/arm/fn.vget_high_p16.html">arch::arm::vget_high_p16</a></li><li><a href="arch/arm/fn.vget_high_p8.html">arch::arm::vget_high_p8</a></li><li><a href="arch/arm/fn.vget_high_s16.html">arch::arm::vget_high_s16</a></li><li><a href="arch/arm/fn.vget_high_s32.html">arch::arm::vget_high_s32</a></li><li><a href="arch/arm/fn.vget_high_s64.html">arch::arm::vget_high_s64</a></li><li><a href="arch/arm/fn.vget_high_s8.html">arch::arm::vget_high_s8</a></li><li><a href="arch/arm/fn.vget_high_u16.html">arch::arm::vget_high_u16</a></li><li><a href="arch/arm/fn.vget_high_u32.html">arch::arm::vget_high_u32</a></li><li><a href="arch/arm/fn.vget_high_u64.html">arch::arm::vget_high_u64</a></li><li><a href="arch/arm/fn.vget_high_u8.html">arch::arm::vget_high_u8</a></li><li><a href="arch/arm/fn.vget_lane_f32.html">arch::arm::vget_lane_f32</a></li><li><a href="arch/arm/fn.vget_lane_p16.html">arch::arm::vget_lane_p16</a></li><li><a href="arch/arm/fn.vget_lane_p64.html">arch::arm::vget_lane_p64</a></li><li><a href="arch/arm/fn.vget_lane_p8.html">arch::arm::vget_lane_p8</a></li><li><a href="arch/arm/fn.vget_lane_s16.html">arch::arm::vget_lane_s16</a></li><li><a href="arch/arm/fn.vget_lane_s32.html">arch::arm::vget_lane_s32</a></li><li><a href="arch/arm/fn.vget_lane_s64.html">arch::arm::vget_lane_s64</a></li><li><a href="arch/arm/fn.vget_lane_s8.html">arch::arm::vget_lane_s8</a></li><li><a href="arch/arm/fn.vget_lane_u16.html">arch::arm::vget_lane_u16</a></li><li><a href="arch/arm/fn.vget_lane_u32.html">arch::arm::vget_lane_u32</a></li><li><a href="arch/arm/fn.vget_lane_u64.html">arch::arm::vget_lane_u64</a></li><li><a href="arch/arm/fn.vget_lane_u8.html">arch::arm::vget_lane_u8</a></li><li><a href="arch/arm/fn.vget_low_f32.html">arch::arm::vget_low_f32</a></li><li><a href="arch/arm/fn.vget_low_p16.html">arch::arm::vget_low_p16</a></li><li><a href="arch/arm/fn.vget_low_p8.html">arch::arm::vget_low_p8</a></li><li><a href="arch/arm/fn.vget_low_s16.html">arch::arm::vget_low_s16</a></li><li><a href="arch/arm/fn.vget_low_s32.html">arch::arm::vget_low_s32</a></li><li><a href="arch/arm/fn.vget_low_s64.html">arch::arm::vget_low_s64</a></li><li><a href="arch/arm/fn.vget_low_s8.html">arch::arm::vget_low_s8</a></li><li><a href="arch/arm/fn.vget_low_u16.html">arch::arm::vget_low_u16</a></li><li><a href="arch/arm/fn.vget_low_u32.html">arch::arm::vget_low_u32</a></li><li><a href="arch/arm/fn.vget_low_u64.html">arch::arm::vget_low_u64</a></li><li><a href="arch/arm/fn.vget_low_u8.html">arch::arm::vget_low_u8</a></li><li><a href="arch/arm/fn.vgetq_lane_f32.html">arch::arm::vgetq_lane_f32</a></li><li><a href="arch/arm/fn.vgetq_lane_p16.html">arch::arm::vgetq_lane_p16</a></li><li><a href="arch/arm/fn.vgetq_lane_p64.html">arch::arm::vgetq_lane_p64</a></li><li><a href="arch/arm/fn.vgetq_lane_p8.html">arch::arm::vgetq_lane_p8</a></li><li><a href="arch/arm/fn.vgetq_lane_s16.html">arch::arm::vgetq_lane_s16</a></li><li><a href="arch/arm/fn.vgetq_lane_s32.html">arch::arm::vgetq_lane_s32</a></li><li><a href="arch/arm/fn.vgetq_lane_s64.html">arch::arm::vgetq_lane_s64</a></li><li><a href="arch/arm/fn.vgetq_lane_s8.html">arch::arm::vgetq_lane_s8</a></li><li><a href="arch/arm/fn.vgetq_lane_u16.html">arch::arm::vgetq_lane_u16</a></li><li><a href="arch/arm/fn.vgetq_lane_u32.html">arch::arm::vgetq_lane_u32</a></li><li><a href="arch/arm/fn.vgetq_lane_u64.html">arch::arm::vgetq_lane_u64</a></li><li><a href="arch/arm/fn.vgetq_lane_u8.html">arch::arm::vgetq_lane_u8</a></li><li><a href="arch/arm/fn.vhadd_s16.html">arch::arm::vhadd_s16</a></li><li><a href="arch/arm/fn.vhadd_s32.html">arch::arm::vhadd_s32</a></li><li><a href="arch/arm/fn.vhadd_s8.html">arch::arm::vhadd_s8</a></li><li><a href="arch/arm/fn.vhadd_u16.html">arch::arm::vhadd_u16</a></li><li><a href="arch/arm/fn.vhadd_u32.html">arch::arm::vhadd_u32</a></li><li><a href="arch/arm/fn.vhadd_u8.html">arch::arm::vhadd_u8</a></li><li><a href="arch/arm/fn.vhaddq_s16.html">arch::arm::vhaddq_s16</a></li><li><a href="arch/arm/fn.vhaddq_s32.html">arch::arm::vhaddq_s32</a></li><li><a href="arch/arm/fn.vhaddq_s8.html">arch::arm::vhaddq_s8</a></li><li><a href="arch/arm/fn.vhaddq_u16.html">arch::arm::vhaddq_u16</a></li><li><a href="arch/arm/fn.vhaddq_u32.html">arch::arm::vhaddq_u32</a></li><li><a href="arch/arm/fn.vhaddq_u8.html">arch::arm::vhaddq_u8</a></li><li><a href="arch/arm/fn.vhsub_s16.html">arch::arm::vhsub_s16</a></li><li><a href="arch/arm/fn.vhsub_s32.html">arch::arm::vhsub_s32</a></li><li><a href="arch/arm/fn.vhsub_s8.html">arch::arm::vhsub_s8</a></li><li><a href="arch/arm/fn.vhsub_u16.html">arch::arm::vhsub_u16</a></li><li><a href="arch/arm/fn.vhsub_u32.html">arch::arm::vhsub_u32</a></li><li><a href="arch/arm/fn.vhsub_u8.html">arch::arm::vhsub_u8</a></li><li><a href="arch/arm/fn.vhsubq_s16.html">arch::arm::vhsubq_s16</a></li><li><a href="arch/arm/fn.vhsubq_s32.html">arch::arm::vhsubq_s32</a></li><li><a href="arch/arm/fn.vhsubq_s8.html">arch::arm::vhsubq_s8</a></li><li><a href="arch/arm/fn.vhsubq_u16.html">arch::arm::vhsubq_u16</a></li><li><a href="arch/arm/fn.vhsubq_u32.html">arch::arm::vhsubq_u32</a></li><li><a href="arch/arm/fn.vhsubq_u8.html">arch::arm::vhsubq_u8</a></li><li><a href="arch/arm/fn.vld1_dup_f32.html">arch::arm::vld1_dup_f32</a></li><li><a href="arch/arm/fn.vld1_dup_p16.html">arch::arm::vld1_dup_p16</a></li><li><a href="arch/arm/fn.vld1_dup_p8.html">arch::arm::vld1_dup_p8</a></li><li><a href="arch/arm/fn.vld1_dup_s16.html">arch::arm::vld1_dup_s16</a></li><li><a href="arch/arm/fn.vld1_dup_s32.html">arch::arm::vld1_dup_s32</a></li><li><a href="arch/arm/fn.vld1_dup_s64.html">arch::arm::vld1_dup_s64</a></li><li><a href="arch/arm/fn.vld1_dup_s8.html">arch::arm::vld1_dup_s8</a></li><li><a href="arch/arm/fn.vld1_dup_u16.html">arch::arm::vld1_dup_u16</a></li><li><a href="arch/arm/fn.vld1_dup_u32.html">arch::arm::vld1_dup_u32</a></li><li><a href="arch/arm/fn.vld1_dup_u64.html">arch::arm::vld1_dup_u64</a></li><li><a href="arch/arm/fn.vld1_dup_u8.html">arch::arm::vld1_dup_u8</a></li><li><a href="arch/arm/fn.vld1_f32.html">arch::arm::vld1_f32</a></li><li><a href="arch/arm/fn.vld1_lane_f32.html">arch::arm::vld1_lane_f32</a></li><li><a href="arch/arm/fn.vld1_lane_p16.html">arch::arm::vld1_lane_p16</a></li><li><a href="arch/arm/fn.vld1_lane_p8.html">arch::arm::vld1_lane_p8</a></li><li><a href="arch/arm/fn.vld1_lane_s16.html">arch::arm::vld1_lane_s16</a></li><li><a href="arch/arm/fn.vld1_lane_s32.html">arch::arm::vld1_lane_s32</a></li><li><a href="arch/arm/fn.vld1_lane_s64.html">arch::arm::vld1_lane_s64</a></li><li><a href="arch/arm/fn.vld1_lane_s8.html">arch::arm::vld1_lane_s8</a></li><li><a href="arch/arm/fn.vld1_lane_u16.html">arch::arm::vld1_lane_u16</a></li><li><a href="arch/arm/fn.vld1_lane_u32.html">arch::arm::vld1_lane_u32</a></li><li><a href="arch/arm/fn.vld1_lane_u64.html">arch::arm::vld1_lane_u64</a></li><li><a href="arch/arm/fn.vld1_lane_u8.html">arch::arm::vld1_lane_u8</a></li><li><a href="arch/arm/fn.vld1_p16.html">arch::arm::vld1_p16</a></li><li><a href="arch/arm/fn.vld1_p8.html">arch::arm::vld1_p8</a></li><li><a href="arch/arm/fn.vld1_s16.html">arch::arm::vld1_s16</a></li><li><a href="arch/arm/fn.vld1_s32.html">arch::arm::vld1_s32</a></li><li><a href="arch/arm/fn.vld1_s64.html">arch::arm::vld1_s64</a></li><li><a href="arch/arm/fn.vld1_s8.html">arch::arm::vld1_s8</a></li><li><a href="arch/arm/fn.vld1_u16.html">arch::arm::vld1_u16</a></li><li><a href="arch/arm/fn.vld1_u32.html">arch::arm::vld1_u32</a></li><li><a href="arch/arm/fn.vld1_u64.html">arch::arm::vld1_u64</a></li><li><a href="arch/arm/fn.vld1_u8.html">arch::arm::vld1_u8</a></li><li><a href="arch/arm/fn.vld1q_dup_f32.html">arch::arm::vld1q_dup_f32</a></li><li><a href="arch/arm/fn.vld1q_dup_p16.html">arch::arm::vld1q_dup_p16</a></li><li><a href="arch/arm/fn.vld1q_dup_p8.html">arch::arm::vld1q_dup_p8</a></li><li><a href="arch/arm/fn.vld1q_dup_s16.html">arch::arm::vld1q_dup_s16</a></li><li><a href="arch/arm/fn.vld1q_dup_s32.html">arch::arm::vld1q_dup_s32</a></li><li><a href="arch/arm/fn.vld1q_dup_s64.html">arch::arm::vld1q_dup_s64</a></li><li><a href="arch/arm/fn.vld1q_dup_s8.html">arch::arm::vld1q_dup_s8</a></li><li><a href="arch/arm/fn.vld1q_dup_u16.html">arch::arm::vld1q_dup_u16</a></li><li><a href="arch/arm/fn.vld1q_dup_u32.html">arch::arm::vld1q_dup_u32</a></li><li><a href="arch/arm/fn.vld1q_dup_u64.html">arch::arm::vld1q_dup_u64</a></li><li><a href="arch/arm/fn.vld1q_dup_u8.html">arch::arm::vld1q_dup_u8</a></li><li><a href="arch/arm/fn.vld1q_f32.html">arch::arm::vld1q_f32</a></li><li><a href="arch/arm/fn.vld1q_lane_f32.html">arch::arm::vld1q_lane_f32</a></li><li><a href="arch/arm/fn.vld1q_lane_p16.html">arch::arm::vld1q_lane_p16</a></li><li><a href="arch/arm/fn.vld1q_lane_p8.html">arch::arm::vld1q_lane_p8</a></li><li><a href="arch/arm/fn.vld1q_lane_s16.html">arch::arm::vld1q_lane_s16</a></li><li><a href="arch/arm/fn.vld1q_lane_s32.html">arch::arm::vld1q_lane_s32</a></li><li><a href="arch/arm/fn.vld1q_lane_s64.html">arch::arm::vld1q_lane_s64</a></li><li><a href="arch/arm/fn.vld1q_lane_s8.html">arch::arm::vld1q_lane_s8</a></li><li><a href="arch/arm/fn.vld1q_lane_u16.html">arch::arm::vld1q_lane_u16</a></li><li><a href="arch/arm/fn.vld1q_lane_u32.html">arch::arm::vld1q_lane_u32</a></li><li><a href="arch/arm/fn.vld1q_lane_u64.html">arch::arm::vld1q_lane_u64</a></li><li><a href="arch/arm/fn.vld1q_lane_u8.html">arch::arm::vld1q_lane_u8</a></li><li><a href="arch/arm/fn.vld1q_p16.html">arch::arm::vld1q_p16</a></li><li><a href="arch/arm/fn.vld1q_p8.html">arch::arm::vld1q_p8</a></li><li><a href="arch/arm/fn.vld1q_s16.html">arch::arm::vld1q_s16</a></li><li><a href="arch/arm/fn.vld1q_s32.html">arch::arm::vld1q_s32</a></li><li><a href="arch/arm/fn.vld1q_s64.html">arch::arm::vld1q_s64</a></li><li><a href="arch/arm/fn.vld1q_s8.html">arch::arm::vld1q_s8</a></li><li><a href="arch/arm/fn.vld1q_u16.html">arch::arm::vld1q_u16</a></li><li><a href="arch/arm/fn.vld1q_u32.html">arch::arm::vld1q_u32</a></li><li><a href="arch/arm/fn.vld1q_u64.html">arch::arm::vld1q_u64</a></li><li><a href="arch/arm/fn.vld1q_u8.html">arch::arm::vld1q_u8</a></li><li><a href="arch/arm/fn.vmax_f32.html">arch::arm::vmax_f32</a></li><li><a href="arch/arm/fn.vmax_s16.html">arch::arm::vmax_s16</a></li><li><a href="arch/arm/fn.vmax_s32.html">arch::arm::vmax_s32</a></li><li><a href="arch/arm/fn.vmax_s8.html">arch::arm::vmax_s8</a></li><li><a href="arch/arm/fn.vmax_u16.html">arch::arm::vmax_u16</a></li><li><a href="arch/arm/fn.vmax_u32.html">arch::arm::vmax_u32</a></li><li><a href="arch/arm/fn.vmax_u8.html">arch::arm::vmax_u8</a></li><li><a href="arch/arm/fn.vmaxnm_f32.html">arch::arm::vmaxnm_f32</a></li><li><a href="arch/arm/fn.vmaxnmq_f32.html">arch::arm::vmaxnmq_f32</a></li><li><a href="arch/arm/fn.vmaxq_f32.html">arch::arm::vmaxq_f32</a></li><li><a href="arch/arm/fn.vmaxq_s16.html">arch::arm::vmaxq_s16</a></li><li><a href="arch/arm/fn.vmaxq_s32.html">arch::arm::vmaxq_s32</a></li><li><a href="arch/arm/fn.vmaxq_s8.html">arch::arm::vmaxq_s8</a></li><li><a href="arch/arm/fn.vmaxq_u16.html">arch::arm::vmaxq_u16</a></li><li><a href="arch/arm/fn.vmaxq_u32.html">arch::arm::vmaxq_u32</a></li><li><a href="arch/arm/fn.vmaxq_u8.html">arch::arm::vmaxq_u8</a></li><li><a href="arch/arm/fn.vmin_f32.html">arch::arm::vmin_f32</a></li><li><a href="arch/arm/fn.vmin_s16.html">arch::arm::vmin_s16</a></li><li><a href="arch/arm/fn.vmin_s32.html">arch::arm::vmin_s32</a></li><li><a href="arch/arm/fn.vmin_s8.html">arch::arm::vmin_s8</a></li><li><a href="arch/arm/fn.vmin_u16.html">arch::arm::vmin_u16</a></li><li><a href="arch/arm/fn.vmin_u32.html">arch::arm::vmin_u32</a></li><li><a href="arch/arm/fn.vmin_u8.html">arch::arm::vmin_u8</a></li><li><a href="arch/arm/fn.vminnm_f32.html">arch::arm::vminnm_f32</a></li><li><a href="arch/arm/fn.vminnmq_f32.html">arch::arm::vminnmq_f32</a></li><li><a href="arch/arm/fn.vminq_f32.html">arch::arm::vminq_f32</a></li><li><a href="arch/arm/fn.vminq_s16.html">arch::arm::vminq_s16</a></li><li><a href="arch/arm/fn.vminq_s32.html">arch::arm::vminq_s32</a></li><li><a href="arch/arm/fn.vminq_s8.html">arch::arm::vminq_s8</a></li><li><a href="arch/arm/fn.vminq_u16.html">arch::arm::vminq_u16</a></li><li><a href="arch/arm/fn.vminq_u32.html">arch::arm::vminq_u32</a></li><li><a href="arch/arm/fn.vminq_u8.html">arch::arm::vminq_u8</a></li><li><a href="arch/arm/fn.vmla_f32.html">arch::arm::vmla_f32</a></li><li><a href="arch/arm/fn.vmla_lane_f32.html">arch::arm::vmla_lane_f32</a></li><li><a href="arch/arm/fn.vmla_lane_s16.html">arch::arm::vmla_lane_s16</a></li><li><a href="arch/arm/fn.vmla_lane_s32.html">arch::arm::vmla_lane_s32</a></li><li><a href="arch/arm/fn.vmla_lane_u16.html">arch::arm::vmla_lane_u16</a></li><li><a href="arch/arm/fn.vmla_lane_u32.html">arch::arm::vmla_lane_u32</a></li><li><a href="arch/arm/fn.vmla_laneq_f32.html">arch::arm::vmla_laneq_f32</a></li><li><a href="arch/arm/fn.vmla_laneq_s16.html">arch::arm::vmla_laneq_s16</a></li><li><a href="arch/arm/fn.vmla_laneq_s32.html">arch::arm::vmla_laneq_s32</a></li><li><a href="arch/arm/fn.vmla_laneq_u16.html">arch::arm::vmla_laneq_u16</a></li><li><a href="arch/arm/fn.vmla_laneq_u32.html">arch::arm::vmla_laneq_u32</a></li><li><a href="arch/arm/fn.vmla_n_f32.html">arch::arm::vmla_n_f32</a></li><li><a href="arch/arm/fn.vmla_n_s16.html">arch::arm::vmla_n_s16</a></li><li><a href="arch/arm/fn.vmla_n_s32.html">arch::arm::vmla_n_s32</a></li><li><a href="arch/arm/fn.vmla_n_u16.html">arch::arm::vmla_n_u16</a></li><li><a href="arch/arm/fn.vmla_n_u32.html">arch::arm::vmla_n_u32</a></li><li><a href="arch/arm/fn.vmla_s16.html">arch::arm::vmla_s16</a></li><li><a href="arch/arm/fn.vmla_s32.html">arch::arm::vmla_s32</a></li><li><a href="arch/arm/fn.vmla_s8.html">arch::arm::vmla_s8</a></li><li><a href="arch/arm/fn.vmla_u16.html">arch::arm::vmla_u16</a></li><li><a href="arch/arm/fn.vmla_u32.html">arch::arm::vmla_u32</a></li><li><a href="arch/arm/fn.vmla_u8.html">arch::arm::vmla_u8</a></li><li><a href="arch/arm/fn.vmlal_lane_s16.html">arch::arm::vmlal_lane_s16</a></li><li><a href="arch/arm/fn.vmlal_lane_s32.html">arch::arm::vmlal_lane_s32</a></li><li><a href="arch/arm/fn.vmlal_lane_u16.html">arch::arm::vmlal_lane_u16</a></li><li><a href="arch/arm/fn.vmlal_lane_u32.html">arch::arm::vmlal_lane_u32</a></li><li><a href="arch/arm/fn.vmlal_laneq_s16.html">arch::arm::vmlal_laneq_s16</a></li><li><a href="arch/arm/fn.vmlal_laneq_s32.html">arch::arm::vmlal_laneq_s32</a></li><li><a href="arch/arm/fn.vmlal_laneq_u16.html">arch::arm::vmlal_laneq_u16</a></li><li><a href="arch/arm/fn.vmlal_laneq_u32.html">arch::arm::vmlal_laneq_u32</a></li><li><a href="arch/arm/fn.vmlal_n_s16.html">arch::arm::vmlal_n_s16</a></li><li><a href="arch/arm/fn.vmlal_n_s32.html">arch::arm::vmlal_n_s32</a></li><li><a href="arch/arm/fn.vmlal_n_u16.html">arch::arm::vmlal_n_u16</a></li><li><a href="arch/arm/fn.vmlal_n_u32.html">arch::arm::vmlal_n_u32</a></li><li><a href="arch/arm/fn.vmlal_s16.html">arch::arm::vmlal_s16</a></li><li><a href="arch/arm/fn.vmlal_s32.html">arch::arm::vmlal_s32</a></li><li><a href="arch/arm/fn.vmlal_s8.html">arch::arm::vmlal_s8</a></li><li><a href="arch/arm/fn.vmlal_u16.html">arch::arm::vmlal_u16</a></li><li><a href="arch/arm/fn.vmlal_u32.html">arch::arm::vmlal_u32</a></li><li><a href="arch/arm/fn.vmlal_u8.html">arch::arm::vmlal_u8</a></li><li><a href="arch/arm/fn.vmlaq_f32.html">arch::arm::vmlaq_f32</a></li><li><a href="arch/arm/fn.vmlaq_lane_f32.html">arch::arm::vmlaq_lane_f32</a></li><li><a href="arch/arm/fn.vmlaq_lane_s16.html">arch::arm::vmlaq_lane_s16</a></li><li><a href="arch/arm/fn.vmlaq_lane_s32.html">arch::arm::vmlaq_lane_s32</a></li><li><a href="arch/arm/fn.vmlaq_lane_u16.html">arch::arm::vmlaq_lane_u16</a></li><li><a href="arch/arm/fn.vmlaq_lane_u32.html">arch::arm::vmlaq_lane_u32</a></li><li><a href="arch/arm/fn.vmlaq_laneq_f32.html">arch::arm::vmlaq_laneq_f32</a></li><li><a href="arch/arm/fn.vmlaq_laneq_s16.html">arch::arm::vmlaq_laneq_s16</a></li><li><a href="arch/arm/fn.vmlaq_laneq_s32.html">arch::arm::vmlaq_laneq_s32</a></li><li><a href="arch/arm/fn.vmlaq_laneq_u16.html">arch::arm::vmlaq_laneq_u16</a></li><li><a href="arch/arm/fn.vmlaq_laneq_u32.html">arch::arm::vmlaq_laneq_u32</a></li><li><a href="arch/arm/fn.vmlaq_n_f32.html">arch::arm::vmlaq_n_f32</a></li><li><a href="arch/arm/fn.vmlaq_n_s16.html">arch::arm::vmlaq_n_s16</a></li><li><a href="arch/arm/fn.vmlaq_n_s32.html">arch::arm::vmlaq_n_s32</a></li><li><a href="arch/arm/fn.vmlaq_n_u16.html">arch::arm::vmlaq_n_u16</a></li><li><a href="arch/arm/fn.vmlaq_n_u32.html">arch::arm::vmlaq_n_u32</a></li><li><a href="arch/arm/fn.vmlaq_s16.html">arch::arm::vmlaq_s16</a></li><li><a href="arch/arm/fn.vmlaq_s32.html">arch::arm::vmlaq_s32</a></li><li><a href="arch/arm/fn.vmlaq_s8.html">arch::arm::vmlaq_s8</a></li><li><a href="arch/arm/fn.vmlaq_u16.html">arch::arm::vmlaq_u16</a></li><li><a href="arch/arm/fn.vmlaq_u32.html">arch::arm::vmlaq_u32</a></li><li><a href="arch/arm/fn.vmlaq_u8.html">arch::arm::vmlaq_u8</a></li><li><a href="arch/arm/fn.vmls_f32.html">arch::arm::vmls_f32</a></li><li><a href="arch/arm/fn.vmls_lane_f32.html">arch::arm::vmls_lane_f32</a></li><li><a href="arch/arm/fn.vmls_lane_s16.html">arch::arm::vmls_lane_s16</a></li><li><a href="arch/arm/fn.vmls_lane_s32.html">arch::arm::vmls_lane_s32</a></li><li><a href="arch/arm/fn.vmls_lane_u16.html">arch::arm::vmls_lane_u16</a></li><li><a href="arch/arm/fn.vmls_lane_u32.html">arch::arm::vmls_lane_u32</a></li><li><a href="arch/arm/fn.vmls_laneq_f32.html">arch::arm::vmls_laneq_f32</a></li><li><a href="arch/arm/fn.vmls_laneq_s16.html">arch::arm::vmls_laneq_s16</a></li><li><a href="arch/arm/fn.vmls_laneq_s32.html">arch::arm::vmls_laneq_s32</a></li><li><a href="arch/arm/fn.vmls_laneq_u16.html">arch::arm::vmls_laneq_u16</a></li><li><a href="arch/arm/fn.vmls_laneq_u32.html">arch::arm::vmls_laneq_u32</a></li><li><a href="arch/arm/fn.vmls_n_f32.html">arch::arm::vmls_n_f32</a></li><li><a href="arch/arm/fn.vmls_n_s16.html">arch::arm::vmls_n_s16</a></li><li><a href="arch/arm/fn.vmls_n_s32.html">arch::arm::vmls_n_s32</a></li><li><a href="arch/arm/fn.vmls_n_u16.html">arch::arm::vmls_n_u16</a></li><li><a href="arch/arm/fn.vmls_n_u32.html">arch::arm::vmls_n_u32</a></li><li><a href="arch/arm/fn.vmls_s16.html">arch::arm::vmls_s16</a></li><li><a href="arch/arm/fn.vmls_s32.html">arch::arm::vmls_s32</a></li><li><a href="arch/arm/fn.vmls_s8.html">arch::arm::vmls_s8</a></li><li><a href="arch/arm/fn.vmls_u16.html">arch::arm::vmls_u16</a></li><li><a href="arch/arm/fn.vmls_u32.html">arch::arm::vmls_u32</a></li><li><a href="arch/arm/fn.vmls_u8.html">arch::arm::vmls_u8</a></li><li><a href="arch/arm/fn.vmlsl_lane_s16.html">arch::arm::vmlsl_lane_s16</a></li><li><a href="arch/arm/fn.vmlsl_lane_s32.html">arch::arm::vmlsl_lane_s32</a></li><li><a href="arch/arm/fn.vmlsl_lane_u16.html">arch::arm::vmlsl_lane_u16</a></li><li><a href="arch/arm/fn.vmlsl_lane_u32.html">arch::arm::vmlsl_lane_u32</a></li><li><a href="arch/arm/fn.vmlsl_laneq_s16.html">arch::arm::vmlsl_laneq_s16</a></li><li><a href="arch/arm/fn.vmlsl_laneq_s32.html">arch::arm::vmlsl_laneq_s32</a></li><li><a href="arch/arm/fn.vmlsl_laneq_u16.html">arch::arm::vmlsl_laneq_u16</a></li><li><a href="arch/arm/fn.vmlsl_laneq_u32.html">arch::arm::vmlsl_laneq_u32</a></li><li><a href="arch/arm/fn.vmlsl_n_s16.html">arch::arm::vmlsl_n_s16</a></li><li><a href="arch/arm/fn.vmlsl_n_s32.html">arch::arm::vmlsl_n_s32</a></li><li><a href="arch/arm/fn.vmlsl_n_u16.html">arch::arm::vmlsl_n_u16</a></li><li><a href="arch/arm/fn.vmlsl_n_u32.html">arch::arm::vmlsl_n_u32</a></li><li><a href="arch/arm/fn.vmlsl_s16.html">arch::arm::vmlsl_s16</a></li><li><a href="arch/arm/fn.vmlsl_s32.html">arch::arm::vmlsl_s32</a></li><li><a href="arch/arm/fn.vmlsl_s8.html">arch::arm::vmlsl_s8</a></li><li><a href="arch/arm/fn.vmlsl_u16.html">arch::arm::vmlsl_u16</a></li><li><a href="arch/arm/fn.vmlsl_u32.html">arch::arm::vmlsl_u32</a></li><li><a href="arch/arm/fn.vmlsl_u8.html">arch::arm::vmlsl_u8</a></li><li><a href="arch/arm/fn.vmlsq_f32.html">arch::arm::vmlsq_f32</a></li><li><a href="arch/arm/fn.vmlsq_lane_f32.html">arch::arm::vmlsq_lane_f32</a></li><li><a href="arch/arm/fn.vmlsq_lane_s16.html">arch::arm::vmlsq_lane_s16</a></li><li><a href="arch/arm/fn.vmlsq_lane_s32.html">arch::arm::vmlsq_lane_s32</a></li><li><a href="arch/arm/fn.vmlsq_lane_u16.html">arch::arm::vmlsq_lane_u16</a></li><li><a href="arch/arm/fn.vmlsq_lane_u32.html">arch::arm::vmlsq_lane_u32</a></li><li><a href="arch/arm/fn.vmlsq_laneq_f32.html">arch::arm::vmlsq_laneq_f32</a></li><li><a href="arch/arm/fn.vmlsq_laneq_s16.html">arch::arm::vmlsq_laneq_s16</a></li><li><a href="arch/arm/fn.vmlsq_laneq_s32.html">arch::arm::vmlsq_laneq_s32</a></li><li><a href="arch/arm/fn.vmlsq_laneq_u16.html">arch::arm::vmlsq_laneq_u16</a></li><li><a href="arch/arm/fn.vmlsq_laneq_u32.html">arch::arm::vmlsq_laneq_u32</a></li><li><a href="arch/arm/fn.vmlsq_n_f32.html">arch::arm::vmlsq_n_f32</a></li><li><a href="arch/arm/fn.vmlsq_n_s16.html">arch::arm::vmlsq_n_s16</a></li><li><a href="arch/arm/fn.vmlsq_n_s32.html">arch::arm::vmlsq_n_s32</a></li><li><a href="arch/arm/fn.vmlsq_n_u16.html">arch::arm::vmlsq_n_u16</a></li><li><a href="arch/arm/fn.vmlsq_n_u32.html">arch::arm::vmlsq_n_u32</a></li><li><a href="arch/arm/fn.vmlsq_s16.html">arch::arm::vmlsq_s16</a></li><li><a href="arch/arm/fn.vmlsq_s32.html">arch::arm::vmlsq_s32</a></li><li><a href="arch/arm/fn.vmlsq_s8.html">arch::arm::vmlsq_s8</a></li><li><a href="arch/arm/fn.vmlsq_u16.html">arch::arm::vmlsq_u16</a></li><li><a href="arch/arm/fn.vmlsq_u32.html">arch::arm::vmlsq_u32</a></li><li><a href="arch/arm/fn.vmlsq_u8.html">arch::arm::vmlsq_u8</a></li><li><a href="arch/arm/fn.vmov_n_f32.html">arch::arm::vmov_n_f32</a></li><li><a href="arch/arm/fn.vmov_n_p16.html">arch::arm::vmov_n_p16</a></li><li><a href="arch/arm/fn.vmov_n_p8.html">arch::arm::vmov_n_p8</a></li><li><a href="arch/arm/fn.vmov_n_s16.html">arch::arm::vmov_n_s16</a></li><li><a href="arch/arm/fn.vmov_n_s32.html">arch::arm::vmov_n_s32</a></li><li><a href="arch/arm/fn.vmov_n_s64.html">arch::arm::vmov_n_s64</a></li><li><a href="arch/arm/fn.vmov_n_s8.html">arch::arm::vmov_n_s8</a></li><li><a href="arch/arm/fn.vmov_n_u16.html">arch::arm::vmov_n_u16</a></li><li><a href="arch/arm/fn.vmov_n_u32.html">arch::arm::vmov_n_u32</a></li><li><a href="arch/arm/fn.vmov_n_u64.html">arch::arm::vmov_n_u64</a></li><li><a href="arch/arm/fn.vmov_n_u8.html">arch::arm::vmov_n_u8</a></li><li><a href="arch/arm/fn.vmovl_s16.html">arch::arm::vmovl_s16</a></li><li><a href="arch/arm/fn.vmovl_s32.html">arch::arm::vmovl_s32</a></li><li><a href="arch/arm/fn.vmovl_s8.html">arch::arm::vmovl_s8</a></li><li><a href="arch/arm/fn.vmovl_u16.html">arch::arm::vmovl_u16</a></li><li><a href="arch/arm/fn.vmovl_u32.html">arch::arm::vmovl_u32</a></li><li><a href="arch/arm/fn.vmovl_u8.html">arch::arm::vmovl_u8</a></li><li><a href="arch/arm/fn.vmovn_s16.html">arch::arm::vmovn_s16</a></li><li><a href="arch/arm/fn.vmovn_s32.html">arch::arm::vmovn_s32</a></li><li><a href="arch/arm/fn.vmovn_s64.html">arch::arm::vmovn_s64</a></li><li><a href="arch/arm/fn.vmovn_u16.html">arch::arm::vmovn_u16</a></li><li><a href="arch/arm/fn.vmovn_u32.html">arch::arm::vmovn_u32</a></li><li><a href="arch/arm/fn.vmovn_u64.html">arch::arm::vmovn_u64</a></li><li><a href="arch/arm/fn.vmovq_n_f32.html">arch::arm::vmovq_n_f32</a></li><li><a href="arch/arm/fn.vmovq_n_p16.html">arch::arm::vmovq_n_p16</a></li><li><a href="arch/arm/fn.vmovq_n_p8.html">arch::arm::vmovq_n_p8</a></li><li><a href="arch/arm/fn.vmovq_n_s16.html">arch::arm::vmovq_n_s16</a></li><li><a href="arch/arm/fn.vmovq_n_s32.html">arch::arm::vmovq_n_s32</a></li><li><a href="arch/arm/fn.vmovq_n_s64.html">arch::arm::vmovq_n_s64</a></li><li><a href="arch/arm/fn.vmovq_n_s8.html">arch::arm::vmovq_n_s8</a></li><li><a href="arch/arm/fn.vmovq_n_u16.html">arch::arm::vmovq_n_u16</a></li><li><a href="arch/arm/fn.vmovq_n_u32.html">arch::arm::vmovq_n_u32</a></li><li><a href="arch/arm/fn.vmovq_n_u64.html">arch::arm::vmovq_n_u64</a></li><li><a href="arch/arm/fn.vmovq_n_u8.html">arch::arm::vmovq_n_u8</a></li><li><a href="arch/arm/fn.vmul_f32.html">arch::arm::vmul_f32</a></li><li><a href="arch/arm/fn.vmul_lane_f32.html">arch::arm::vmul_lane_f32</a></li><li><a href="arch/arm/fn.vmul_lane_s16.html">arch::arm::vmul_lane_s16</a></li><li><a href="arch/arm/fn.vmul_lane_s32.html">arch::arm::vmul_lane_s32</a></li><li><a href="arch/arm/fn.vmul_lane_u16.html">arch::arm::vmul_lane_u16</a></li><li><a href="arch/arm/fn.vmul_lane_u32.html">arch::arm::vmul_lane_u32</a></li><li><a href="arch/arm/fn.vmul_laneq_f32.html">arch::arm::vmul_laneq_f32</a></li><li><a href="arch/arm/fn.vmul_laneq_s16.html">arch::arm::vmul_laneq_s16</a></li><li><a href="arch/arm/fn.vmul_laneq_s32.html">arch::arm::vmul_laneq_s32</a></li><li><a href="arch/arm/fn.vmul_laneq_u16.html">arch::arm::vmul_laneq_u16</a></li><li><a href="arch/arm/fn.vmul_laneq_u32.html">arch::arm::vmul_laneq_u32</a></li><li><a href="arch/arm/fn.vmul_n_f32.html">arch::arm::vmul_n_f32</a></li><li><a href="arch/arm/fn.vmul_n_s16.html">arch::arm::vmul_n_s16</a></li><li><a href="arch/arm/fn.vmul_n_s32.html">arch::arm::vmul_n_s32</a></li><li><a href="arch/arm/fn.vmul_n_u16.html">arch::arm::vmul_n_u16</a></li><li><a href="arch/arm/fn.vmul_n_u32.html">arch::arm::vmul_n_u32</a></li><li><a href="arch/arm/fn.vmul_p8.html">arch::arm::vmul_p8</a></li><li><a href="arch/arm/fn.vmul_s16.html">arch::arm::vmul_s16</a></li><li><a href="arch/arm/fn.vmul_s32.html">arch::arm::vmul_s32</a></li><li><a href="arch/arm/fn.vmul_s8.html">arch::arm::vmul_s8</a></li><li><a href="arch/arm/fn.vmul_u16.html">arch::arm::vmul_u16</a></li><li><a href="arch/arm/fn.vmul_u32.html">arch::arm::vmul_u32</a></li><li><a href="arch/arm/fn.vmul_u8.html">arch::arm::vmul_u8</a></li><li><a href="arch/arm/fn.vmull_lane_s16.html">arch::arm::vmull_lane_s16</a></li><li><a href="arch/arm/fn.vmull_lane_s32.html">arch::arm::vmull_lane_s32</a></li><li><a href="arch/arm/fn.vmull_lane_u16.html">arch::arm::vmull_lane_u16</a></li><li><a href="arch/arm/fn.vmull_lane_u32.html">arch::arm::vmull_lane_u32</a></li><li><a href="arch/arm/fn.vmull_laneq_s16.html">arch::arm::vmull_laneq_s16</a></li><li><a href="arch/arm/fn.vmull_laneq_s32.html">arch::arm::vmull_laneq_s32</a></li><li><a href="arch/arm/fn.vmull_laneq_u16.html">arch::arm::vmull_laneq_u16</a></li><li><a href="arch/arm/fn.vmull_laneq_u32.html">arch::arm::vmull_laneq_u32</a></li><li><a href="arch/arm/fn.vmull_p8.html">arch::arm::vmull_p8</a></li><li><a href="arch/arm/fn.vmull_s16.html">arch::arm::vmull_s16</a></li><li><a href="arch/arm/fn.vmull_s32.html">arch::arm::vmull_s32</a></li><li><a href="arch/arm/fn.vmull_s8.html">arch::arm::vmull_s8</a></li><li><a href="arch/arm/fn.vmull_u16.html">arch::arm::vmull_u16</a></li><li><a href="arch/arm/fn.vmull_u32.html">arch::arm::vmull_u32</a></li><li><a href="arch/arm/fn.vmull_u8.html">arch::arm::vmull_u8</a></li><li><a href="arch/arm/fn.vmullh_n_s16.html">arch::arm::vmullh_n_s16</a></li><li><a href="arch/arm/fn.vmullh_n_u16.html">arch::arm::vmullh_n_u16</a></li><li><a href="arch/arm/fn.vmulls_n_s32.html">arch::arm::vmulls_n_s32</a></li><li><a href="arch/arm/fn.vmulls_n_u32.html">arch::arm::vmulls_n_u32</a></li><li><a href="arch/arm/fn.vmulq_f32.html">arch::arm::vmulq_f32</a></li><li><a href="arch/arm/fn.vmulq_lane_f32.html">arch::arm::vmulq_lane_f32</a></li><li><a href="arch/arm/fn.vmulq_lane_s16.html">arch::arm::vmulq_lane_s16</a></li><li><a href="arch/arm/fn.vmulq_lane_s32.html">arch::arm::vmulq_lane_s32</a></li><li><a href="arch/arm/fn.vmulq_lane_u16.html">arch::arm::vmulq_lane_u16</a></li><li><a href="arch/arm/fn.vmulq_lane_u32.html">arch::arm::vmulq_lane_u32</a></li><li><a href="arch/arm/fn.vmulq_laneq_f32.html">arch::arm::vmulq_laneq_f32</a></li><li><a href="arch/arm/fn.vmulq_laneq_s16.html">arch::arm::vmulq_laneq_s16</a></li><li><a href="arch/arm/fn.vmulq_laneq_s32.html">arch::arm::vmulq_laneq_s32</a></li><li><a href="arch/arm/fn.vmulq_laneq_u16.html">arch::arm::vmulq_laneq_u16</a></li><li><a href="arch/arm/fn.vmulq_laneq_u32.html">arch::arm::vmulq_laneq_u32</a></li><li><a href="arch/arm/fn.vmulq_n_f32.html">arch::arm::vmulq_n_f32</a></li><li><a href="arch/arm/fn.vmulq_n_s16.html">arch::arm::vmulq_n_s16</a></li><li><a href="arch/arm/fn.vmulq_n_s32.html">arch::arm::vmulq_n_s32</a></li><li><a href="arch/arm/fn.vmulq_n_u16.html">arch::arm::vmulq_n_u16</a></li><li><a href="arch/arm/fn.vmulq_n_u32.html">arch::arm::vmulq_n_u32</a></li><li><a href="arch/arm/fn.vmulq_p8.html">arch::arm::vmulq_p8</a></li><li><a href="arch/arm/fn.vmulq_s16.html">arch::arm::vmulq_s16</a></li><li><a href="arch/arm/fn.vmulq_s32.html">arch::arm::vmulq_s32</a></li><li><a href="arch/arm/fn.vmulq_s8.html">arch::arm::vmulq_s8</a></li><li><a href="arch/arm/fn.vmulq_u16.html">arch::arm::vmulq_u16</a></li><li><a href="arch/arm/fn.vmulq_u32.html">arch::arm::vmulq_u32</a></li><li><a href="arch/arm/fn.vmulq_u8.html">arch::arm::vmulq_u8</a></li><li><a href="arch/arm/fn.vmvn_p8.html">arch::arm::vmvn_p8</a></li><li><a href="arch/arm/fn.vmvn_s16.html">arch::arm::vmvn_s16</a></li><li><a href="arch/arm/fn.vmvn_s32.html">arch::arm::vmvn_s32</a></li><li><a href="arch/arm/fn.vmvn_s8.html">arch::arm::vmvn_s8</a></li><li><a href="arch/arm/fn.vmvn_u16.html">arch::arm::vmvn_u16</a></li><li><a href="arch/arm/fn.vmvn_u32.html">arch::arm::vmvn_u32</a></li><li><a href="arch/arm/fn.vmvn_u8.html">arch::arm::vmvn_u8</a></li><li><a href="arch/arm/fn.vmvnq_p8.html">arch::arm::vmvnq_p8</a></li><li><a href="arch/arm/fn.vmvnq_s16.html">arch::arm::vmvnq_s16</a></li><li><a href="arch/arm/fn.vmvnq_s32.html">arch::arm::vmvnq_s32</a></li><li><a href="arch/arm/fn.vmvnq_s8.html">arch::arm::vmvnq_s8</a></li><li><a href="arch/arm/fn.vmvnq_u16.html">arch::arm::vmvnq_u16</a></li><li><a href="arch/arm/fn.vmvnq_u32.html">arch::arm::vmvnq_u32</a></li><li><a href="arch/arm/fn.vmvnq_u8.html">arch::arm::vmvnq_u8</a></li><li><a href="arch/arm/fn.vneg_f32.html">arch::arm::vneg_f32</a></li><li><a href="arch/arm/fn.vneg_s16.html">arch::arm::vneg_s16</a></li><li><a href="arch/arm/fn.vneg_s32.html">arch::arm::vneg_s32</a></li><li><a href="arch/arm/fn.vneg_s8.html">arch::arm::vneg_s8</a></li><li><a href="arch/arm/fn.vnegq_f32.html">arch::arm::vnegq_f32</a></li><li><a href="arch/arm/fn.vnegq_s16.html">arch::arm::vnegq_s16</a></li><li><a href="arch/arm/fn.vnegq_s32.html">arch::arm::vnegq_s32</a></li><li><a href="arch/arm/fn.vnegq_s8.html">arch::arm::vnegq_s8</a></li><li><a href="arch/arm/fn.vorn_s16.html">arch::arm::vorn_s16</a></li><li><a href="arch/arm/fn.vorn_s32.html">arch::arm::vorn_s32</a></li><li><a href="arch/arm/fn.vorn_s64.html">arch::arm::vorn_s64</a></li><li><a href="arch/arm/fn.vorn_s8.html">arch::arm::vorn_s8</a></li><li><a href="arch/arm/fn.vorn_u16.html">arch::arm::vorn_u16</a></li><li><a href="arch/arm/fn.vorn_u32.html">arch::arm::vorn_u32</a></li><li><a href="arch/arm/fn.vorn_u64.html">arch::arm::vorn_u64</a></li><li><a href="arch/arm/fn.vorn_u8.html">arch::arm::vorn_u8</a></li><li><a href="arch/arm/fn.vornq_s16.html">arch::arm::vornq_s16</a></li><li><a href="arch/arm/fn.vornq_s32.html">arch::arm::vornq_s32</a></li><li><a href="arch/arm/fn.vornq_s64.html">arch::arm::vornq_s64</a></li><li><a href="arch/arm/fn.vornq_s8.html">arch::arm::vornq_s8</a></li><li><a href="arch/arm/fn.vornq_u16.html">arch::arm::vornq_u16</a></li><li><a href="arch/arm/fn.vornq_u32.html">arch::arm::vornq_u32</a></li><li><a href="arch/arm/fn.vornq_u64.html">arch::arm::vornq_u64</a></li><li><a href="arch/arm/fn.vornq_u8.html">arch::arm::vornq_u8</a></li><li><a href="arch/arm/fn.vorr_s16.html">arch::arm::vorr_s16</a></li><li><a href="arch/arm/fn.vorr_s32.html">arch::arm::vorr_s32</a></li><li><a href="arch/arm/fn.vorr_s64.html">arch::arm::vorr_s64</a></li><li><a href="arch/arm/fn.vorr_s8.html">arch::arm::vorr_s8</a></li><li><a href="arch/arm/fn.vorr_u16.html">arch::arm::vorr_u16</a></li><li><a href="arch/arm/fn.vorr_u32.html">arch::arm::vorr_u32</a></li><li><a href="arch/arm/fn.vorr_u64.html">arch::arm::vorr_u64</a></li><li><a href="arch/arm/fn.vorr_u8.html">arch::arm::vorr_u8</a></li><li><a href="arch/arm/fn.vorrq_s16.html">arch::arm::vorrq_s16</a></li><li><a href="arch/arm/fn.vorrq_s32.html">arch::arm::vorrq_s32</a></li><li><a href="arch/arm/fn.vorrq_s64.html">arch::arm::vorrq_s64</a></li><li><a href="arch/arm/fn.vorrq_s8.html">arch::arm::vorrq_s8</a></li><li><a href="arch/arm/fn.vorrq_u16.html">arch::arm::vorrq_u16</a></li><li><a href="arch/arm/fn.vorrq_u32.html">arch::arm::vorrq_u32</a></li><li><a href="arch/arm/fn.vorrq_u64.html">arch::arm::vorrq_u64</a></li><li><a href="arch/arm/fn.vorrq_u8.html">arch::arm::vorrq_u8</a></li><li><a href="arch/arm/fn.vpadal_s16.html">arch::arm::vpadal_s16</a></li><li><a href="arch/arm/fn.vpadal_s32.html">arch::arm::vpadal_s32</a></li><li><a href="arch/arm/fn.vpadal_s8.html">arch::arm::vpadal_s8</a></li><li><a href="arch/arm/fn.vpadal_u16.html">arch::arm::vpadal_u16</a></li><li><a href="arch/arm/fn.vpadal_u32.html">arch::arm::vpadal_u32</a></li><li><a href="arch/arm/fn.vpadal_u8.html">arch::arm::vpadal_u8</a></li><li><a href="arch/arm/fn.vpadalq_s16.html">arch::arm::vpadalq_s16</a></li><li><a href="arch/arm/fn.vpadalq_s32.html">arch::arm::vpadalq_s32</a></li><li><a href="arch/arm/fn.vpadalq_s8.html">arch::arm::vpadalq_s8</a></li><li><a href="arch/arm/fn.vpadalq_u16.html">arch::arm::vpadalq_u16</a></li><li><a href="arch/arm/fn.vpadalq_u32.html">arch::arm::vpadalq_u32</a></li><li><a href="arch/arm/fn.vpadalq_u8.html">arch::arm::vpadalq_u8</a></li><li><a href="arch/arm/fn.vpadd_s16.html">arch::arm::vpadd_s16</a></li><li><a href="arch/arm/fn.vpadd_s32.html">arch::arm::vpadd_s32</a></li><li><a href="arch/arm/fn.vpadd_s8.html">arch::arm::vpadd_s8</a></li><li><a href="arch/arm/fn.vpadd_u16.html">arch::arm::vpadd_u16</a></li><li><a href="arch/arm/fn.vpadd_u32.html">arch::arm::vpadd_u32</a></li><li><a href="arch/arm/fn.vpadd_u8.html">arch::arm::vpadd_u8</a></li><li><a href="arch/arm/fn.vpaddl_s16.html">arch::arm::vpaddl_s16</a></li><li><a href="arch/arm/fn.vpaddl_s32.html">arch::arm::vpaddl_s32</a></li><li><a href="arch/arm/fn.vpaddl_s8.html">arch::arm::vpaddl_s8</a></li><li><a href="arch/arm/fn.vpaddl_u16.html">arch::arm::vpaddl_u16</a></li><li><a href="arch/arm/fn.vpaddl_u32.html">arch::arm::vpaddl_u32</a></li><li><a href="arch/arm/fn.vpaddl_u8.html">arch::arm::vpaddl_u8</a></li><li><a href="arch/arm/fn.vpaddlq_s16.html">arch::arm::vpaddlq_s16</a></li><li><a href="arch/arm/fn.vpaddlq_s32.html">arch::arm::vpaddlq_s32</a></li><li><a href="arch/arm/fn.vpaddlq_s8.html">arch::arm::vpaddlq_s8</a></li><li><a href="arch/arm/fn.vpaddlq_u16.html">arch::arm::vpaddlq_u16</a></li><li><a href="arch/arm/fn.vpaddlq_u32.html">arch::arm::vpaddlq_u32</a></li><li><a href="arch/arm/fn.vpaddlq_u8.html">arch::arm::vpaddlq_u8</a></li><li><a href="arch/arm/fn.vpmax_f32.html">arch::arm::vpmax_f32</a></li><li><a href="arch/arm/fn.vpmax_s16.html">arch::arm::vpmax_s16</a></li><li><a href="arch/arm/fn.vpmax_s32.html">arch::arm::vpmax_s32</a></li><li><a href="arch/arm/fn.vpmax_s8.html">arch::arm::vpmax_s8</a></li><li><a href="arch/arm/fn.vpmax_u16.html">arch::arm::vpmax_u16</a></li><li><a href="arch/arm/fn.vpmax_u32.html">arch::arm::vpmax_u32</a></li><li><a href="arch/arm/fn.vpmax_u8.html">arch::arm::vpmax_u8</a></li><li><a href="arch/arm/fn.vpmin_f32.html">arch::arm::vpmin_f32</a></li><li><a href="arch/arm/fn.vpmin_s16.html">arch::arm::vpmin_s16</a></li><li><a href="arch/arm/fn.vpmin_s32.html">arch::arm::vpmin_s32</a></li><li><a href="arch/arm/fn.vpmin_s8.html">arch::arm::vpmin_s8</a></li><li><a href="arch/arm/fn.vpmin_u16.html">arch::arm::vpmin_u16</a></li><li><a href="arch/arm/fn.vpmin_u32.html">arch::arm::vpmin_u32</a></li><li><a href="arch/arm/fn.vpmin_u8.html">arch::arm::vpmin_u8</a></li><li><a href="arch/arm/fn.vqabs_s16.html">arch::arm::vqabs_s16</a></li><li><a href="arch/arm/fn.vqabs_s32.html">arch::arm::vqabs_s32</a></li><li><a href="arch/arm/fn.vqabs_s8.html">arch::arm::vqabs_s8</a></li><li><a href="arch/arm/fn.vqabsq_s16.html">arch::arm::vqabsq_s16</a></li><li><a href="arch/arm/fn.vqabsq_s32.html">arch::arm::vqabsq_s32</a></li><li><a href="arch/arm/fn.vqabsq_s8.html">arch::arm::vqabsq_s8</a></li><li><a href="arch/arm/fn.vqadd_s16.html">arch::arm::vqadd_s16</a></li><li><a href="arch/arm/fn.vqadd_s32.html">arch::arm::vqadd_s32</a></li><li><a href="arch/arm/fn.vqadd_s64.html">arch::arm::vqadd_s64</a></li><li><a href="arch/arm/fn.vqadd_s8.html">arch::arm::vqadd_s8</a></li><li><a href="arch/arm/fn.vqadd_u16.html">arch::arm::vqadd_u16</a></li><li><a href="arch/arm/fn.vqadd_u32.html">arch::arm::vqadd_u32</a></li><li><a href="arch/arm/fn.vqadd_u64.html">arch::arm::vqadd_u64</a></li><li><a href="arch/arm/fn.vqadd_u8.html">arch::arm::vqadd_u8</a></li><li><a href="arch/arm/fn.vqaddq_s16.html">arch::arm::vqaddq_s16</a></li><li><a href="arch/arm/fn.vqaddq_s32.html">arch::arm::vqaddq_s32</a></li><li><a href="arch/arm/fn.vqaddq_s64.html">arch::arm::vqaddq_s64</a></li><li><a href="arch/arm/fn.vqaddq_s8.html">arch::arm::vqaddq_s8</a></li><li><a href="arch/arm/fn.vqaddq_u16.html">arch::arm::vqaddq_u16</a></li><li><a href="arch/arm/fn.vqaddq_u32.html">arch::arm::vqaddq_u32</a></li><li><a href="arch/arm/fn.vqaddq_u64.html">arch::arm::vqaddq_u64</a></li><li><a href="arch/arm/fn.vqaddq_u8.html">arch::arm::vqaddq_u8</a></li><li><a href="arch/arm/fn.vqdmlal_lane_s16.html">arch::arm::vqdmlal_lane_s16</a></li><li><a href="arch/arm/fn.vqdmlal_lane_s32.html">arch::arm::vqdmlal_lane_s32</a></li><li><a href="arch/arm/fn.vqdmlal_n_s16.html">arch::arm::vqdmlal_n_s16</a></li><li><a href="arch/arm/fn.vqdmlal_n_s32.html">arch::arm::vqdmlal_n_s32</a></li><li><a href="arch/arm/fn.vqdmlal_s16.html">arch::arm::vqdmlal_s16</a></li><li><a href="arch/arm/fn.vqdmlal_s32.html">arch::arm::vqdmlal_s32</a></li><li><a href="arch/arm/fn.vqdmlsl_lane_s16.html">arch::arm::vqdmlsl_lane_s16</a></li><li><a href="arch/arm/fn.vqdmlsl_lane_s32.html">arch::arm::vqdmlsl_lane_s32</a></li><li><a href="arch/arm/fn.vqdmlsl_n_s16.html">arch::arm::vqdmlsl_n_s16</a></li><li><a href="arch/arm/fn.vqdmlsl_n_s32.html">arch::arm::vqdmlsl_n_s32</a></li><li><a href="arch/arm/fn.vqdmlsl_s16.html">arch::arm::vqdmlsl_s16</a></li><li><a href="arch/arm/fn.vqdmlsl_s32.html">arch::arm::vqdmlsl_s32</a></li><li><a href="arch/arm/fn.vqdmulh_n_s16.html">arch::arm::vqdmulh_n_s16</a></li><li><a href="arch/arm/fn.vqdmulh_n_s32.html">arch::arm::vqdmulh_n_s32</a></li><li><a href="arch/arm/fn.vqdmulh_s16.html">arch::arm::vqdmulh_s16</a></li><li><a href="arch/arm/fn.vqdmulh_s32.html">arch::arm::vqdmulh_s32</a></li><li><a href="arch/arm/fn.vqdmulhq_nq_s16.html">arch::arm::vqdmulhq_nq_s16</a></li><li><a href="arch/arm/fn.vqdmulhq_nq_s32.html">arch::arm::vqdmulhq_nq_s32</a></li><li><a href="arch/arm/fn.vqdmulhq_s16.html">arch::arm::vqdmulhq_s16</a></li><li><a href="arch/arm/fn.vqdmulhq_s32.html">arch::arm::vqdmulhq_s32</a></li><li><a href="arch/arm/fn.vqdmull_lane_s16.html">arch::arm::vqdmull_lane_s16</a></li><li><a href="arch/arm/fn.vqdmull_lane_s32.html">arch::arm::vqdmull_lane_s32</a></li><li><a href="arch/arm/fn.vqdmull_n_s16.html">arch::arm::vqdmull_n_s16</a></li><li><a href="arch/arm/fn.vqdmull_n_s32.html">arch::arm::vqdmull_n_s32</a></li><li><a href="arch/arm/fn.vqdmull_s16.html">arch::arm::vqdmull_s16</a></li><li><a href="arch/arm/fn.vqdmull_s32.html">arch::arm::vqdmull_s32</a></li><li><a href="arch/arm/fn.vqmovn_s16.html">arch::arm::vqmovn_s16</a></li><li><a href="arch/arm/fn.vqmovn_s32.html">arch::arm::vqmovn_s32</a></li><li><a href="arch/arm/fn.vqmovn_s64.html">arch::arm::vqmovn_s64</a></li><li><a href="arch/arm/fn.vqmovn_u16.html">arch::arm::vqmovn_u16</a></li><li><a href="arch/arm/fn.vqmovn_u32.html">arch::arm::vqmovn_u32</a></li><li><a href="arch/arm/fn.vqmovn_u64.html">arch::arm::vqmovn_u64</a></li><li><a href="arch/arm/fn.vqmovun_s16.html">arch::arm::vqmovun_s16</a></li><li><a href="arch/arm/fn.vqmovun_s32.html">arch::arm::vqmovun_s32</a></li><li><a href="arch/arm/fn.vqmovun_s64.html">arch::arm::vqmovun_s64</a></li><li><a href="arch/arm/fn.vqneg_s16.html">arch::arm::vqneg_s16</a></li><li><a href="arch/arm/fn.vqneg_s32.html">arch::arm::vqneg_s32</a></li><li><a href="arch/arm/fn.vqneg_s8.html">arch::arm::vqneg_s8</a></li><li><a href="arch/arm/fn.vqnegq_s16.html">arch::arm::vqnegq_s16</a></li><li><a href="arch/arm/fn.vqnegq_s32.html">arch::arm::vqnegq_s32</a></li><li><a href="arch/arm/fn.vqnegq_s8.html">arch::arm::vqnegq_s8</a></li><li><a href="arch/arm/fn.vqrdmlah_lane_s16.html">arch::arm::vqrdmlah_lane_s16</a></li><li><a href="arch/arm/fn.vqrdmlah_lane_s32.html">arch::arm::vqrdmlah_lane_s32</a></li><li><a href="arch/arm/fn.vqrdmlah_laneq_s16.html">arch::arm::vqrdmlah_laneq_s16</a></li><li><a href="arch/arm/fn.vqrdmlah_laneq_s32.html">arch::arm::vqrdmlah_laneq_s32</a></li><li><a href="arch/arm/fn.vqrdmlah_s16.html">arch::arm::vqrdmlah_s16</a></li><li><a href="arch/arm/fn.vqrdmlah_s32.html">arch::arm::vqrdmlah_s32</a></li><li><a href="arch/arm/fn.vqrdmlahq_lane_s16.html">arch::arm::vqrdmlahq_lane_s16</a></li><li><a href="arch/arm/fn.vqrdmlahq_lane_s32.html">arch::arm::vqrdmlahq_lane_s32</a></li><li><a href="arch/arm/fn.vqrdmlahq_laneq_s16.html">arch::arm::vqrdmlahq_laneq_s16</a></li><li><a href="arch/arm/fn.vqrdmlahq_laneq_s32.html">arch::arm::vqrdmlahq_laneq_s32</a></li><li><a href="arch/arm/fn.vqrdmlahq_s16.html">arch::arm::vqrdmlahq_s16</a></li><li><a href="arch/arm/fn.vqrdmlahq_s32.html">arch::arm::vqrdmlahq_s32</a></li><li><a href="arch/arm/fn.vqrdmlsh_lane_s16.html">arch::arm::vqrdmlsh_lane_s16</a></li><li><a href="arch/arm/fn.vqrdmlsh_lane_s32.html">arch::arm::vqrdmlsh_lane_s32</a></li><li><a href="arch/arm/fn.vqrdmlsh_laneq_s16.html">arch::arm::vqrdmlsh_laneq_s16</a></li><li><a href="arch/arm/fn.vqrdmlsh_laneq_s32.html">arch::arm::vqrdmlsh_laneq_s32</a></li><li><a href="arch/arm/fn.vqrdmlsh_s16.html">arch::arm::vqrdmlsh_s16</a></li><li><a href="arch/arm/fn.vqrdmlsh_s32.html">arch::arm::vqrdmlsh_s32</a></li><li><a href="arch/arm/fn.vqrdmlshq_lane_s16.html">arch::arm::vqrdmlshq_lane_s16</a></li><li><a href="arch/arm/fn.vqrdmlshq_lane_s32.html">arch::arm::vqrdmlshq_lane_s32</a></li><li><a href="arch/arm/fn.vqrdmlshq_laneq_s16.html">arch::arm::vqrdmlshq_laneq_s16</a></li><li><a href="arch/arm/fn.vqrdmlshq_laneq_s32.html">arch::arm::vqrdmlshq_laneq_s32</a></li><li><a href="arch/arm/fn.vqrdmlshq_s16.html">arch::arm::vqrdmlshq_s16</a></li><li><a href="arch/arm/fn.vqrdmlshq_s32.html">arch::arm::vqrdmlshq_s32</a></li><li><a href="arch/arm/fn.vqrdmulh_lane_s16.html">arch::arm::vqrdmulh_lane_s16</a></li><li><a href="arch/arm/fn.vqrdmulh_lane_s32.html">arch::arm::vqrdmulh_lane_s32</a></li><li><a href="arch/arm/fn.vqrdmulh_laneq_s16.html">arch::arm::vqrdmulh_laneq_s16</a></li><li><a href="arch/arm/fn.vqrdmulh_laneq_s32.html">arch::arm::vqrdmulh_laneq_s32</a></li><li><a href="arch/arm/fn.vqrdmulh_n_s16.html">arch::arm::vqrdmulh_n_s16</a></li><li><a href="arch/arm/fn.vqrdmulh_n_s32.html">arch::arm::vqrdmulh_n_s32</a></li><li><a href="arch/arm/fn.vqrdmulh_s16.html">arch::arm::vqrdmulh_s16</a></li><li><a href="arch/arm/fn.vqrdmulh_s32.html">arch::arm::vqrdmulh_s32</a></li><li><a href="arch/arm/fn.vqrdmulhq_lane_s16.html">arch::arm::vqrdmulhq_lane_s16</a></li><li><a href="arch/arm/fn.vqrdmulhq_lane_s32.html">arch::arm::vqrdmulhq_lane_s32</a></li><li><a href="arch/arm/fn.vqrdmulhq_laneq_s16.html">arch::arm::vqrdmulhq_laneq_s16</a></li><li><a href="arch/arm/fn.vqrdmulhq_laneq_s32.html">arch::arm::vqrdmulhq_laneq_s32</a></li><li><a href="arch/arm/fn.vqrdmulhq_n_s16.html">arch::arm::vqrdmulhq_n_s16</a></li><li><a href="arch/arm/fn.vqrdmulhq_n_s32.html">arch::arm::vqrdmulhq_n_s32</a></li><li><a href="arch/arm/fn.vqrdmulhq_s16.html">arch::arm::vqrdmulhq_s16</a></li><li><a href="arch/arm/fn.vqrdmulhq_s32.html">arch::arm::vqrdmulhq_s32</a></li><li><a href="arch/arm/fn.vqrshl_s16.html">arch::arm::vqrshl_s16</a></li><li><a href="arch/arm/fn.vqrshl_s32.html">arch::arm::vqrshl_s32</a></li><li><a href="arch/arm/fn.vqrshl_s64.html">arch::arm::vqrshl_s64</a></li><li><a href="arch/arm/fn.vqrshl_s8.html">arch::arm::vqrshl_s8</a></li><li><a href="arch/arm/fn.vqrshl_u16.html">arch::arm::vqrshl_u16</a></li><li><a href="arch/arm/fn.vqrshl_u32.html">arch::arm::vqrshl_u32</a></li><li><a href="arch/arm/fn.vqrshl_u64.html">arch::arm::vqrshl_u64</a></li><li><a href="arch/arm/fn.vqrshl_u8.html">arch::arm::vqrshl_u8</a></li><li><a href="arch/arm/fn.vqrshlq_s16.html">arch::arm::vqrshlq_s16</a></li><li><a href="arch/arm/fn.vqrshlq_s32.html">arch::arm::vqrshlq_s32</a></li><li><a href="arch/arm/fn.vqrshlq_s64.html">arch::arm::vqrshlq_s64</a></li><li><a href="arch/arm/fn.vqrshlq_s8.html">arch::arm::vqrshlq_s8</a></li><li><a href="arch/arm/fn.vqrshlq_u16.html">arch::arm::vqrshlq_u16</a></li><li><a href="arch/arm/fn.vqrshlq_u32.html">arch::arm::vqrshlq_u32</a></li><li><a href="arch/arm/fn.vqrshlq_u64.html">arch::arm::vqrshlq_u64</a></li><li><a href="arch/arm/fn.vqrshlq_u8.html">arch::arm::vqrshlq_u8</a></li><li><a href="arch/arm/fn.vqshl_n_s16.html">arch::arm::vqshl_n_s16</a></li><li><a href="arch/arm/fn.vqshl_n_s32.html">arch::arm::vqshl_n_s32</a></li><li><a href="arch/arm/fn.vqshl_n_s64.html">arch::arm::vqshl_n_s64</a></li><li><a href="arch/arm/fn.vqshl_n_s8.html">arch::arm::vqshl_n_s8</a></li><li><a href="arch/arm/fn.vqshl_n_u16.html">arch::arm::vqshl_n_u16</a></li><li><a href="arch/arm/fn.vqshl_n_u32.html">arch::arm::vqshl_n_u32</a></li><li><a href="arch/arm/fn.vqshl_n_u64.html">arch::arm::vqshl_n_u64</a></li><li><a href="arch/arm/fn.vqshl_n_u8.html">arch::arm::vqshl_n_u8</a></li><li><a href="arch/arm/fn.vqshl_s16.html">arch::arm::vqshl_s16</a></li><li><a href="arch/arm/fn.vqshl_s32.html">arch::arm::vqshl_s32</a></li><li><a href="arch/arm/fn.vqshl_s64.html">arch::arm::vqshl_s64</a></li><li><a href="arch/arm/fn.vqshl_s8.html">arch::arm::vqshl_s8</a></li><li><a href="arch/arm/fn.vqshl_u16.html">arch::arm::vqshl_u16</a></li><li><a href="arch/arm/fn.vqshl_u32.html">arch::arm::vqshl_u32</a></li><li><a href="arch/arm/fn.vqshl_u64.html">arch::arm::vqshl_u64</a></li><li><a href="arch/arm/fn.vqshl_u8.html">arch::arm::vqshl_u8</a></li><li><a href="arch/arm/fn.vqshlq_n_s16.html">arch::arm::vqshlq_n_s16</a></li><li><a href="arch/arm/fn.vqshlq_n_s32.html">arch::arm::vqshlq_n_s32</a></li><li><a href="arch/arm/fn.vqshlq_n_s64.html">arch::arm::vqshlq_n_s64</a></li><li><a href="arch/arm/fn.vqshlq_n_s8.html">arch::arm::vqshlq_n_s8</a></li><li><a href="arch/arm/fn.vqshlq_n_u16.html">arch::arm::vqshlq_n_u16</a></li><li><a href="arch/arm/fn.vqshlq_n_u32.html">arch::arm::vqshlq_n_u32</a></li><li><a href="arch/arm/fn.vqshlq_n_u64.html">arch::arm::vqshlq_n_u64</a></li><li><a href="arch/arm/fn.vqshlq_n_u8.html">arch::arm::vqshlq_n_u8</a></li><li><a href="arch/arm/fn.vqshlq_s16.html">arch::arm::vqshlq_s16</a></li><li><a href="arch/arm/fn.vqshlq_s32.html">arch::arm::vqshlq_s32</a></li><li><a href="arch/arm/fn.vqshlq_s64.html">arch::arm::vqshlq_s64</a></li><li><a href="arch/arm/fn.vqshlq_s8.html">arch::arm::vqshlq_s8</a></li><li><a href="arch/arm/fn.vqshlq_u16.html">arch::arm::vqshlq_u16</a></li><li><a href="arch/arm/fn.vqshlq_u32.html">arch::arm::vqshlq_u32</a></li><li><a href="arch/arm/fn.vqshlq_u64.html">arch::arm::vqshlq_u64</a></li><li><a href="arch/arm/fn.vqshlq_u8.html">arch::arm::vqshlq_u8</a></li><li><a href="arch/arm/fn.vqsub_s16.html">arch::arm::vqsub_s16</a></li><li><a href="arch/arm/fn.vqsub_s32.html">arch::arm::vqsub_s32</a></li><li><a href="arch/arm/fn.vqsub_s64.html">arch::arm::vqsub_s64</a></li><li><a href="arch/arm/fn.vqsub_s8.html">arch::arm::vqsub_s8</a></li><li><a href="arch/arm/fn.vqsub_u16.html">arch::arm::vqsub_u16</a></li><li><a href="arch/arm/fn.vqsub_u32.html">arch::arm::vqsub_u32</a></li><li><a href="arch/arm/fn.vqsub_u64.html">arch::arm::vqsub_u64</a></li><li><a href="arch/arm/fn.vqsub_u8.html">arch::arm::vqsub_u8</a></li><li><a href="arch/arm/fn.vqsubq_s16.html">arch::arm::vqsubq_s16</a></li><li><a href="arch/arm/fn.vqsubq_s32.html">arch::arm::vqsubq_s32</a></li><li><a href="arch/arm/fn.vqsubq_s64.html">arch::arm::vqsubq_s64</a></li><li><a href="arch/arm/fn.vqsubq_s8.html">arch::arm::vqsubq_s8</a></li><li><a href="arch/arm/fn.vqsubq_u16.html">arch::arm::vqsubq_u16</a></li><li><a href="arch/arm/fn.vqsubq_u32.html">arch::arm::vqsubq_u32</a></li><li><a href="arch/arm/fn.vqsubq_u64.html">arch::arm::vqsubq_u64</a></li><li><a href="arch/arm/fn.vqsubq_u8.html">arch::arm::vqsubq_u8</a></li><li><a href="arch/arm/fn.vraddhn_high_s16.html">arch::arm::vraddhn_high_s16</a></li><li><a href="arch/arm/fn.vraddhn_high_s32.html">arch::arm::vraddhn_high_s32</a></li><li><a href="arch/arm/fn.vraddhn_high_s64.html">arch::arm::vraddhn_high_s64</a></li><li><a href="arch/arm/fn.vraddhn_high_u16.html">arch::arm::vraddhn_high_u16</a></li><li><a href="arch/arm/fn.vraddhn_high_u32.html">arch::arm::vraddhn_high_u32</a></li><li><a href="arch/arm/fn.vraddhn_high_u64.html">arch::arm::vraddhn_high_u64</a></li><li><a href="arch/arm/fn.vraddhn_s16.html">arch::arm::vraddhn_s16</a></li><li><a href="arch/arm/fn.vraddhn_s32.html">arch::arm::vraddhn_s32</a></li><li><a href="arch/arm/fn.vraddhn_s64.html">arch::arm::vraddhn_s64</a></li><li><a href="arch/arm/fn.vraddhn_u16.html">arch::arm::vraddhn_u16</a></li><li><a href="arch/arm/fn.vraddhn_u32.html">arch::arm::vraddhn_u32</a></li><li><a href="arch/arm/fn.vraddhn_u64.html">arch::arm::vraddhn_u64</a></li><li><a href="arch/arm/fn.vrecpe_f32.html">arch::arm::vrecpe_f32</a></li><li><a href="arch/arm/fn.vrecpeq_f32.html">arch::arm::vrecpeq_f32</a></li><li><a href="arch/arm/fn.vreinterpret_f32_p16.html">arch::arm::vreinterpret_f32_p16</a></li><li><a href="arch/arm/fn.vreinterpret_f32_p8.html">arch::arm::vreinterpret_f32_p8</a></li><li><a href="arch/arm/fn.vreinterpret_f32_s16.html">arch::arm::vreinterpret_f32_s16</a></li><li><a href="arch/arm/fn.vreinterpret_f32_s32.html">arch::arm::vreinterpret_f32_s32</a></li><li><a href="arch/arm/fn.vreinterpret_f32_s64.html">arch::arm::vreinterpret_f32_s64</a></li><li><a href="arch/arm/fn.vreinterpret_f32_s8.html">arch::arm::vreinterpret_f32_s8</a></li><li><a href="arch/arm/fn.vreinterpret_f32_u16.html">arch::arm::vreinterpret_f32_u16</a></li><li><a href="arch/arm/fn.vreinterpret_f32_u32.html">arch::arm::vreinterpret_f32_u32</a></li><li><a href="arch/arm/fn.vreinterpret_f32_u64.html">arch::arm::vreinterpret_f32_u64</a></li><li><a href="arch/arm/fn.vreinterpret_f32_u8.html">arch::arm::vreinterpret_f32_u8</a></li><li><a href="arch/arm/fn.vreinterpret_p16_f32.html">arch::arm::vreinterpret_p16_f32</a></li><li><a href="arch/arm/fn.vreinterpret_p16_p8.html">arch::arm::vreinterpret_p16_p8</a></li><li><a href="arch/arm/fn.vreinterpret_p16_s16.html">arch::arm::vreinterpret_p16_s16</a></li><li><a href="arch/arm/fn.vreinterpret_p16_s32.html">arch::arm::vreinterpret_p16_s32</a></li><li><a href="arch/arm/fn.vreinterpret_p16_s64.html">arch::arm::vreinterpret_p16_s64</a></li><li><a href="arch/arm/fn.vreinterpret_p16_s8.html">arch::arm::vreinterpret_p16_s8</a></li><li><a href="arch/arm/fn.vreinterpret_p16_u16.html">arch::arm::vreinterpret_p16_u16</a></li><li><a href="arch/arm/fn.vreinterpret_p16_u32.html">arch::arm::vreinterpret_p16_u32</a></li><li><a href="arch/arm/fn.vreinterpret_p16_u64.html">arch::arm::vreinterpret_p16_u64</a></li><li><a href="arch/arm/fn.vreinterpret_p16_u8.html">arch::arm::vreinterpret_p16_u8</a></li><li><a href="arch/arm/fn.vreinterpret_p8_f32.html">arch::arm::vreinterpret_p8_f32</a></li><li><a href="arch/arm/fn.vreinterpret_p8_p16.html">arch::arm::vreinterpret_p8_p16</a></li><li><a href="arch/arm/fn.vreinterpret_p8_s16.html">arch::arm::vreinterpret_p8_s16</a></li><li><a href="arch/arm/fn.vreinterpret_p8_s32.html">arch::arm::vreinterpret_p8_s32</a></li><li><a href="arch/arm/fn.vreinterpret_p8_s64.html">arch::arm::vreinterpret_p8_s64</a></li><li><a href="arch/arm/fn.vreinterpret_p8_s8.html">arch::arm::vreinterpret_p8_s8</a></li><li><a href="arch/arm/fn.vreinterpret_p8_u16.html">arch::arm::vreinterpret_p8_u16</a></li><li><a href="arch/arm/fn.vreinterpret_p8_u32.html">arch::arm::vreinterpret_p8_u32</a></li><li><a href="arch/arm/fn.vreinterpret_p8_u64.html">arch::arm::vreinterpret_p8_u64</a></li><li><a href="arch/arm/fn.vreinterpret_p8_u8.html">arch::arm::vreinterpret_p8_u8</a></li><li><a href="arch/arm/fn.vreinterpret_s16_f32.html">arch::arm::vreinterpret_s16_f32</a></li><li><a href="arch/arm/fn.vreinterpret_s16_p16.html">arch::arm::vreinterpret_s16_p16</a></li><li><a href="arch/arm/fn.vreinterpret_s16_p8.html">arch::arm::vreinterpret_s16_p8</a></li><li><a href="arch/arm/fn.vreinterpret_s16_s32.html">arch::arm::vreinterpret_s16_s32</a></li><li><a href="arch/arm/fn.vreinterpret_s16_s64.html">arch::arm::vreinterpret_s16_s64</a></li><li><a href="arch/arm/fn.vreinterpret_s16_s8.html">arch::arm::vreinterpret_s16_s8</a></li><li><a href="arch/arm/fn.vreinterpret_s16_u16.html">arch::arm::vreinterpret_s16_u16</a></li><li><a href="arch/arm/fn.vreinterpret_s16_u32.html">arch::arm::vreinterpret_s16_u32</a></li><li><a href="arch/arm/fn.vreinterpret_s16_u64.html">arch::arm::vreinterpret_s16_u64</a></li><li><a href="arch/arm/fn.vreinterpret_s16_u8.html">arch::arm::vreinterpret_s16_u8</a></li><li><a href="arch/arm/fn.vreinterpret_s32_f32.html">arch::arm::vreinterpret_s32_f32</a></li><li><a href="arch/arm/fn.vreinterpret_s32_p16.html">arch::arm::vreinterpret_s32_p16</a></li><li><a href="arch/arm/fn.vreinterpret_s32_p8.html">arch::arm::vreinterpret_s32_p8</a></li><li><a href="arch/arm/fn.vreinterpret_s32_s16.html">arch::arm::vreinterpret_s32_s16</a></li><li><a href="arch/arm/fn.vreinterpret_s32_s64.html">arch::arm::vreinterpret_s32_s64</a></li><li><a href="arch/arm/fn.vreinterpret_s32_s8.html">arch::arm::vreinterpret_s32_s8</a></li><li><a href="arch/arm/fn.vreinterpret_s32_u16.html">arch::arm::vreinterpret_s32_u16</a></li><li><a href="arch/arm/fn.vreinterpret_s32_u32.html">arch::arm::vreinterpret_s32_u32</a></li><li><a href="arch/arm/fn.vreinterpret_s32_u64.html">arch::arm::vreinterpret_s32_u64</a></li><li><a href="arch/arm/fn.vreinterpret_s32_u8.html">arch::arm::vreinterpret_s32_u8</a></li><li><a href="arch/arm/fn.vreinterpret_s64_f32.html">arch::arm::vreinterpret_s64_f32</a></li><li><a href="arch/arm/fn.vreinterpret_s64_p16.html">arch::arm::vreinterpret_s64_p16</a></li><li><a href="arch/arm/fn.vreinterpret_s64_p8.html">arch::arm::vreinterpret_s64_p8</a></li><li><a href="arch/arm/fn.vreinterpret_s64_s16.html">arch::arm::vreinterpret_s64_s16</a></li><li><a href="arch/arm/fn.vreinterpret_s64_s32.html">arch::arm::vreinterpret_s64_s32</a></li><li><a href="arch/arm/fn.vreinterpret_s64_s8.html">arch::arm::vreinterpret_s64_s8</a></li><li><a href="arch/arm/fn.vreinterpret_s64_u16.html">arch::arm::vreinterpret_s64_u16</a></li><li><a href="arch/arm/fn.vreinterpret_s64_u32.html">arch::arm::vreinterpret_s64_u32</a></li><li><a href="arch/arm/fn.vreinterpret_s64_u64.html">arch::arm::vreinterpret_s64_u64</a></li><li><a href="arch/arm/fn.vreinterpret_s64_u8.html">arch::arm::vreinterpret_s64_u8</a></li><li><a href="arch/arm/fn.vreinterpret_s8_f32.html">arch::arm::vreinterpret_s8_f32</a></li><li><a href="arch/arm/fn.vreinterpret_s8_p16.html">arch::arm::vreinterpret_s8_p16</a></li><li><a href="arch/arm/fn.vreinterpret_s8_p8.html">arch::arm::vreinterpret_s8_p8</a></li><li><a href="arch/arm/fn.vreinterpret_s8_s16.html">arch::arm::vreinterpret_s8_s16</a></li><li><a href="arch/arm/fn.vreinterpret_s8_s32.html">arch::arm::vreinterpret_s8_s32</a></li><li><a href="arch/arm/fn.vreinterpret_s8_s64.html">arch::arm::vreinterpret_s8_s64</a></li><li><a href="arch/arm/fn.vreinterpret_s8_u16.html">arch::arm::vreinterpret_s8_u16</a></li><li><a href="arch/arm/fn.vreinterpret_s8_u32.html">arch::arm::vreinterpret_s8_u32</a></li><li><a href="arch/arm/fn.vreinterpret_s8_u64.html">arch::arm::vreinterpret_s8_u64</a></li><li><a href="arch/arm/fn.vreinterpret_s8_u8.html">arch::arm::vreinterpret_s8_u8</a></li><li><a href="arch/arm/fn.vreinterpret_u16_f32.html">arch::arm::vreinterpret_u16_f32</a></li><li><a href="arch/arm/fn.vreinterpret_u16_p16.html">arch::arm::vreinterpret_u16_p16</a></li><li><a href="arch/arm/fn.vreinterpret_u16_p8.html">arch::arm::vreinterpret_u16_p8</a></li><li><a href="arch/arm/fn.vreinterpret_u16_s16.html">arch::arm::vreinterpret_u16_s16</a></li><li><a href="arch/arm/fn.vreinterpret_u16_s32.html">arch::arm::vreinterpret_u16_s32</a></li><li><a href="arch/arm/fn.vreinterpret_u16_s64.html">arch::arm::vreinterpret_u16_s64</a></li><li><a href="arch/arm/fn.vreinterpret_u16_s8.html">arch::arm::vreinterpret_u16_s8</a></li><li><a href="arch/arm/fn.vreinterpret_u16_u32.html">arch::arm::vreinterpret_u16_u32</a></li><li><a href="arch/arm/fn.vreinterpret_u16_u64.html">arch::arm::vreinterpret_u16_u64</a></li><li><a href="arch/arm/fn.vreinterpret_u16_u8.html">arch::arm::vreinterpret_u16_u8</a></li><li><a href="arch/arm/fn.vreinterpret_u32_f32.html">arch::arm::vreinterpret_u32_f32</a></li><li><a href="arch/arm/fn.vreinterpret_u32_p16.html">arch::arm::vreinterpret_u32_p16</a></li><li><a href="arch/arm/fn.vreinterpret_u32_p8.html">arch::arm::vreinterpret_u32_p8</a></li><li><a href="arch/arm/fn.vreinterpret_u32_s16.html">arch::arm::vreinterpret_u32_s16</a></li><li><a href="arch/arm/fn.vreinterpret_u32_s32.html">arch::arm::vreinterpret_u32_s32</a></li><li><a href="arch/arm/fn.vreinterpret_u32_s64.html">arch::arm::vreinterpret_u32_s64</a></li><li><a href="arch/arm/fn.vreinterpret_u32_s8.html">arch::arm::vreinterpret_u32_s8</a></li><li><a href="arch/arm/fn.vreinterpret_u32_u16.html">arch::arm::vreinterpret_u32_u16</a></li><li><a href="arch/arm/fn.vreinterpret_u32_u64.html">arch::arm::vreinterpret_u32_u64</a></li><li><a href="arch/arm/fn.vreinterpret_u32_u8.html">arch::arm::vreinterpret_u32_u8</a></li><li><a href="arch/arm/fn.vreinterpret_u64_f32.html">arch::arm::vreinterpret_u64_f32</a></li><li><a href="arch/arm/fn.vreinterpret_u64_p16.html">arch::arm::vreinterpret_u64_p16</a></li><li><a href="arch/arm/fn.vreinterpret_u64_p8.html">arch::arm::vreinterpret_u64_p8</a></li><li><a href="arch/arm/fn.vreinterpret_u64_s16.html">arch::arm::vreinterpret_u64_s16</a></li><li><a href="arch/arm/fn.vreinterpret_u64_s32.html">arch::arm::vreinterpret_u64_s32</a></li><li><a href="arch/arm/fn.vreinterpret_u64_s64.html">arch::arm::vreinterpret_u64_s64</a></li><li><a href="arch/arm/fn.vreinterpret_u64_s8.html">arch::arm::vreinterpret_u64_s8</a></li><li><a href="arch/arm/fn.vreinterpret_u64_u16.html">arch::arm::vreinterpret_u64_u16</a></li><li><a href="arch/arm/fn.vreinterpret_u64_u32.html">arch::arm::vreinterpret_u64_u32</a></li><li><a href="arch/arm/fn.vreinterpret_u64_u8.html">arch::arm::vreinterpret_u64_u8</a></li><li><a href="arch/arm/fn.vreinterpret_u8_f32.html">arch::arm::vreinterpret_u8_f32</a></li><li><a href="arch/arm/fn.vreinterpret_u8_p16.html">arch::arm::vreinterpret_u8_p16</a></li><li><a href="arch/arm/fn.vreinterpret_u8_p8.html">arch::arm::vreinterpret_u8_p8</a></li><li><a href="arch/arm/fn.vreinterpret_u8_s16.html">arch::arm::vreinterpret_u8_s16</a></li><li><a href="arch/arm/fn.vreinterpret_u8_s32.html">arch::arm::vreinterpret_u8_s32</a></li><li><a href="arch/arm/fn.vreinterpret_u8_s64.html">arch::arm::vreinterpret_u8_s64</a></li><li><a href="arch/arm/fn.vreinterpret_u8_s8.html">arch::arm::vreinterpret_u8_s8</a></li><li><a href="arch/arm/fn.vreinterpret_u8_u16.html">arch::arm::vreinterpret_u8_u16</a></li><li><a href="arch/arm/fn.vreinterpret_u8_u32.html">arch::arm::vreinterpret_u8_u32</a></li><li><a href="arch/arm/fn.vreinterpret_u8_u64.html">arch::arm::vreinterpret_u8_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_p16.html">arch::arm::vreinterpretq_f32_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_p8.html">arch::arm::vreinterpretq_f32_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_s16.html">arch::arm::vreinterpretq_f32_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_s32.html">arch::arm::vreinterpretq_f32_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_s64.html">arch::arm::vreinterpretq_f32_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_s8.html">arch::arm::vreinterpretq_f32_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_u16.html">arch::arm::vreinterpretq_f32_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_u32.html">arch::arm::vreinterpretq_f32_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_u64.html">arch::arm::vreinterpretq_f32_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_f32_u8.html">arch::arm::vreinterpretq_f32_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_f32.html">arch::arm::vreinterpretq_p16_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_p8.html">arch::arm::vreinterpretq_p16_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_s16.html">arch::arm::vreinterpretq_p16_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_s32.html">arch::arm::vreinterpretq_p16_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_s64.html">arch::arm::vreinterpretq_p16_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_s8.html">arch::arm::vreinterpretq_p16_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_u16.html">arch::arm::vreinterpretq_p16_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_u32.html">arch::arm::vreinterpretq_p16_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_u64.html">arch::arm::vreinterpretq_p16_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_p16_u8.html">arch::arm::vreinterpretq_p16_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_f32.html">arch::arm::vreinterpretq_p8_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_p16.html">arch::arm::vreinterpretq_p8_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_s16.html">arch::arm::vreinterpretq_p8_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_s32.html">arch::arm::vreinterpretq_p8_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_s64.html">arch::arm::vreinterpretq_p8_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_s8.html">arch::arm::vreinterpretq_p8_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_u16.html">arch::arm::vreinterpretq_p8_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_u32.html">arch::arm::vreinterpretq_p8_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_u64.html">arch::arm::vreinterpretq_p8_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_p8_u8.html">arch::arm::vreinterpretq_p8_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_f32.html">arch::arm::vreinterpretq_s16_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_p16.html">arch::arm::vreinterpretq_s16_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_p8.html">arch::arm::vreinterpretq_s16_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_s32.html">arch::arm::vreinterpretq_s16_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_s64.html">arch::arm::vreinterpretq_s16_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_s8.html">arch::arm::vreinterpretq_s16_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_u16.html">arch::arm::vreinterpretq_s16_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_u32.html">arch::arm::vreinterpretq_s16_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_u64.html">arch::arm::vreinterpretq_s16_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_s16_u8.html">arch::arm::vreinterpretq_s16_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_f32.html">arch::arm::vreinterpretq_s32_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_p16.html">arch::arm::vreinterpretq_s32_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_p8.html">arch::arm::vreinterpretq_s32_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_s16.html">arch::arm::vreinterpretq_s32_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_s64.html">arch::arm::vreinterpretq_s32_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_s8.html">arch::arm::vreinterpretq_s32_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_u16.html">arch::arm::vreinterpretq_s32_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_u32.html">arch::arm::vreinterpretq_s32_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_u64.html">arch::arm::vreinterpretq_s32_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_s32_u8.html">arch::arm::vreinterpretq_s32_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_f32.html">arch::arm::vreinterpretq_s64_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_p16.html">arch::arm::vreinterpretq_s64_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_p8.html">arch::arm::vreinterpretq_s64_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_s16.html">arch::arm::vreinterpretq_s64_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_s32.html">arch::arm::vreinterpretq_s64_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_s8.html">arch::arm::vreinterpretq_s64_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_u16.html">arch::arm::vreinterpretq_s64_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_u32.html">arch::arm::vreinterpretq_s64_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_u64.html">arch::arm::vreinterpretq_s64_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_s64_u8.html">arch::arm::vreinterpretq_s64_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_f32.html">arch::arm::vreinterpretq_s8_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_p16.html">arch::arm::vreinterpretq_s8_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_p8.html">arch::arm::vreinterpretq_s8_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_s16.html">arch::arm::vreinterpretq_s8_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_s32.html">arch::arm::vreinterpretq_s8_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_s64.html">arch::arm::vreinterpretq_s8_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_u16.html">arch::arm::vreinterpretq_s8_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_u32.html">arch::arm::vreinterpretq_s8_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_u64.html">arch::arm::vreinterpretq_s8_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_s8_u8.html">arch::arm::vreinterpretq_s8_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_f32.html">arch::arm::vreinterpretq_u16_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_p16.html">arch::arm::vreinterpretq_u16_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_p8.html">arch::arm::vreinterpretq_u16_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_s16.html">arch::arm::vreinterpretq_u16_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_s32.html">arch::arm::vreinterpretq_u16_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_s64.html">arch::arm::vreinterpretq_u16_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_s8.html">arch::arm::vreinterpretq_u16_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_u32.html">arch::arm::vreinterpretq_u16_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_u64.html">arch::arm::vreinterpretq_u16_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_u16_u8.html">arch::arm::vreinterpretq_u16_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_f32.html">arch::arm::vreinterpretq_u32_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_p16.html">arch::arm::vreinterpretq_u32_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_p8.html">arch::arm::vreinterpretq_u32_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_s16.html">arch::arm::vreinterpretq_u32_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_s32.html">arch::arm::vreinterpretq_u32_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_s64.html">arch::arm::vreinterpretq_u32_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_s8.html">arch::arm::vreinterpretq_u32_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_u16.html">arch::arm::vreinterpretq_u32_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_u64.html">arch::arm::vreinterpretq_u32_u64</a></li><li><a href="arch/arm/fn.vreinterpretq_u32_u8.html">arch::arm::vreinterpretq_u32_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_f32.html">arch::arm::vreinterpretq_u64_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_p16.html">arch::arm::vreinterpretq_u64_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_p8.html">arch::arm::vreinterpretq_u64_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_s16.html">arch::arm::vreinterpretq_u64_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_s32.html">arch::arm::vreinterpretq_u64_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_s64.html">arch::arm::vreinterpretq_u64_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_s8.html">arch::arm::vreinterpretq_u64_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_u16.html">arch::arm::vreinterpretq_u64_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_u32.html">arch::arm::vreinterpretq_u64_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_u64_u8.html">arch::arm::vreinterpretq_u64_u8</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_f32.html">arch::arm::vreinterpretq_u8_f32</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_p16.html">arch::arm::vreinterpretq_u8_p16</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_p8.html">arch::arm::vreinterpretq_u8_p8</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_s16.html">arch::arm::vreinterpretq_u8_s16</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_s32.html">arch::arm::vreinterpretq_u8_s32</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_s64.html">arch::arm::vreinterpretq_u8_s64</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_s8.html">arch::arm::vreinterpretq_u8_s8</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_u16.html">arch::arm::vreinterpretq_u8_u16</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_u32.html">arch::arm::vreinterpretq_u8_u32</a></li><li><a href="arch/arm/fn.vreinterpretq_u8_u64.html">arch::arm::vreinterpretq_u8_u64</a></li><li><a href="arch/arm/fn.vrev16_p8.html">arch::arm::vrev16_p8</a></li><li><a href="arch/arm/fn.vrev16_s8.html">arch::arm::vrev16_s8</a></li><li><a href="arch/arm/fn.vrev16_u8.html">arch::arm::vrev16_u8</a></li><li><a href="arch/arm/fn.vrev16q_p8.html">arch::arm::vrev16q_p8</a></li><li><a href="arch/arm/fn.vrev16q_s8.html">arch::arm::vrev16q_s8</a></li><li><a href="arch/arm/fn.vrev16q_u8.html">arch::arm::vrev16q_u8</a></li><li><a href="arch/arm/fn.vrev32_p16.html">arch::arm::vrev32_p16</a></li><li><a href="arch/arm/fn.vrev32_p8.html">arch::arm::vrev32_p8</a></li><li><a href="arch/arm/fn.vrev32_s16.html">arch::arm::vrev32_s16</a></li><li><a href="arch/arm/fn.vrev32_s8.html">arch::arm::vrev32_s8</a></li><li><a href="arch/arm/fn.vrev32_u16.html">arch::arm::vrev32_u16</a></li><li><a href="arch/arm/fn.vrev32_u8.html">arch::arm::vrev32_u8</a></li><li><a href="arch/arm/fn.vrev32q_p16.html">arch::arm::vrev32q_p16</a></li><li><a href="arch/arm/fn.vrev32q_p8.html">arch::arm::vrev32q_p8</a></li><li><a href="arch/arm/fn.vrev32q_s16.html">arch::arm::vrev32q_s16</a></li><li><a href="arch/arm/fn.vrev32q_s8.html">arch::arm::vrev32q_s8</a></li><li><a href="arch/arm/fn.vrev32q_u16.html">arch::arm::vrev32q_u16</a></li><li><a href="arch/arm/fn.vrev32q_u8.html">arch::arm::vrev32q_u8</a></li><li><a href="arch/arm/fn.vrev64_f32.html">arch::arm::vrev64_f32</a></li><li><a href="arch/arm/fn.vrev64_p16.html">arch::arm::vrev64_p16</a></li><li><a href="arch/arm/fn.vrev64_p8.html">arch::arm::vrev64_p8</a></li><li><a href="arch/arm/fn.vrev64_s16.html">arch::arm::vrev64_s16</a></li><li><a href="arch/arm/fn.vrev64_s32.html">arch::arm::vrev64_s32</a></li><li><a href="arch/arm/fn.vrev64_s8.html">arch::arm::vrev64_s8</a></li><li><a href="arch/arm/fn.vrev64_u16.html">arch::arm::vrev64_u16</a></li><li><a href="arch/arm/fn.vrev64_u32.html">arch::arm::vrev64_u32</a></li><li><a href="arch/arm/fn.vrev64_u8.html">arch::arm::vrev64_u8</a></li><li><a href="arch/arm/fn.vrev64q_f32.html">arch::arm::vrev64q_f32</a></li><li><a href="arch/arm/fn.vrev64q_p16.html">arch::arm::vrev64q_p16</a></li><li><a href="arch/arm/fn.vrev64q_p8.html">arch::arm::vrev64q_p8</a></li><li><a href="arch/arm/fn.vrev64q_s16.html">arch::arm::vrev64q_s16</a></li><li><a href="arch/arm/fn.vrev64q_s32.html">arch::arm::vrev64q_s32</a></li><li><a href="arch/arm/fn.vrev64q_s8.html">arch::arm::vrev64q_s8</a></li><li><a href="arch/arm/fn.vrev64q_u16.html">arch::arm::vrev64q_u16</a></li><li><a href="arch/arm/fn.vrev64q_u32.html">arch::arm::vrev64q_u32</a></li><li><a href="arch/arm/fn.vrev64q_u8.html">arch::arm::vrev64q_u8</a></li><li><a href="arch/arm/fn.vrhadd_s16.html">arch::arm::vrhadd_s16</a></li><li><a href="arch/arm/fn.vrhadd_s32.html">arch::arm::vrhadd_s32</a></li><li><a href="arch/arm/fn.vrhadd_s8.html">arch::arm::vrhadd_s8</a></li><li><a href="arch/arm/fn.vrhadd_u16.html">arch::arm::vrhadd_u16</a></li><li><a href="arch/arm/fn.vrhadd_u32.html">arch::arm::vrhadd_u32</a></li><li><a href="arch/arm/fn.vrhadd_u8.html">arch::arm::vrhadd_u8</a></li><li><a href="arch/arm/fn.vrhaddq_s16.html">arch::arm::vrhaddq_s16</a></li><li><a href="arch/arm/fn.vrhaddq_s32.html">arch::arm::vrhaddq_s32</a></li><li><a href="arch/arm/fn.vrhaddq_s8.html">arch::arm::vrhaddq_s8</a></li><li><a href="arch/arm/fn.vrhaddq_u16.html">arch::arm::vrhaddq_u16</a></li><li><a href="arch/arm/fn.vrhaddq_u32.html">arch::arm::vrhaddq_u32</a></li><li><a href="arch/arm/fn.vrhaddq_u8.html">arch::arm::vrhaddq_u8</a></li><li><a href="arch/arm/fn.vrndn_f32.html">arch::arm::vrndn_f32</a></li><li><a href="arch/arm/fn.vrndnq_f32.html">arch::arm::vrndnq_f32</a></li><li><a href="arch/arm/fn.vrshl_s16.html">arch::arm::vrshl_s16</a></li><li><a href="arch/arm/fn.vrshl_s32.html">arch::arm::vrshl_s32</a></li><li><a href="arch/arm/fn.vrshl_s64.html">arch::arm::vrshl_s64</a></li><li><a href="arch/arm/fn.vrshl_s8.html">arch::arm::vrshl_s8</a></li><li><a href="arch/arm/fn.vrshl_u16.html">arch::arm::vrshl_u16</a></li><li><a href="arch/arm/fn.vrshl_u32.html">arch::arm::vrshl_u32</a></li><li><a href="arch/arm/fn.vrshl_u64.html">arch::arm::vrshl_u64</a></li><li><a href="arch/arm/fn.vrshl_u8.html">arch::arm::vrshl_u8</a></li><li><a href="arch/arm/fn.vrshlq_s16.html">arch::arm::vrshlq_s16</a></li><li><a href="arch/arm/fn.vrshlq_s32.html">arch::arm::vrshlq_s32</a></li><li><a href="arch/arm/fn.vrshlq_s64.html">arch::arm::vrshlq_s64</a></li><li><a href="arch/arm/fn.vrshlq_s8.html">arch::arm::vrshlq_s8</a></li><li><a href="arch/arm/fn.vrshlq_u16.html">arch::arm::vrshlq_u16</a></li><li><a href="arch/arm/fn.vrshlq_u32.html">arch::arm::vrshlq_u32</a></li><li><a href="arch/arm/fn.vrshlq_u64.html">arch::arm::vrshlq_u64</a></li><li><a href="arch/arm/fn.vrshlq_u8.html">arch::arm::vrshlq_u8</a></li><li><a href="arch/arm/fn.vrshr_n_s16.html">arch::arm::vrshr_n_s16</a></li><li><a href="arch/arm/fn.vrshr_n_s32.html">arch::arm::vrshr_n_s32</a></li><li><a href="arch/arm/fn.vrshr_n_s64.html">arch::arm::vrshr_n_s64</a></li><li><a href="arch/arm/fn.vrshr_n_s8.html">arch::arm::vrshr_n_s8</a></li><li><a href="arch/arm/fn.vrshr_n_u16.html">arch::arm::vrshr_n_u16</a></li><li><a href="arch/arm/fn.vrshr_n_u32.html">arch::arm::vrshr_n_u32</a></li><li><a href="arch/arm/fn.vrshr_n_u64.html">arch::arm::vrshr_n_u64</a></li><li><a href="arch/arm/fn.vrshr_n_u8.html">arch::arm::vrshr_n_u8</a></li><li><a href="arch/arm/fn.vrshrn_n_u16.html">arch::arm::vrshrn_n_u16</a></li><li><a href="arch/arm/fn.vrshrn_n_u32.html">arch::arm::vrshrn_n_u32</a></li><li><a href="arch/arm/fn.vrshrn_n_u64.html">arch::arm::vrshrn_n_u64</a></li><li><a href="arch/arm/fn.vrshrq_n_s16.html">arch::arm::vrshrq_n_s16</a></li><li><a href="arch/arm/fn.vrshrq_n_s32.html">arch::arm::vrshrq_n_s32</a></li><li><a href="arch/arm/fn.vrshrq_n_s64.html">arch::arm::vrshrq_n_s64</a></li><li><a href="arch/arm/fn.vrshrq_n_s8.html">arch::arm::vrshrq_n_s8</a></li><li><a href="arch/arm/fn.vrshrq_n_u16.html">arch::arm::vrshrq_n_u16</a></li><li><a href="arch/arm/fn.vrshrq_n_u32.html">arch::arm::vrshrq_n_u32</a></li><li><a href="arch/arm/fn.vrshrq_n_u64.html">arch::arm::vrshrq_n_u64</a></li><li><a href="arch/arm/fn.vrshrq_n_u8.html">arch::arm::vrshrq_n_u8</a></li><li><a href="arch/arm/fn.vrsqrte_f32.html">arch::arm::vrsqrte_f32</a></li><li><a href="arch/arm/fn.vrsqrteq_f32.html">arch::arm::vrsqrteq_f32</a></li><li><a href="arch/arm/fn.vrsra_n_s16.html">arch::arm::vrsra_n_s16</a></li><li><a href="arch/arm/fn.vrsra_n_s32.html">arch::arm::vrsra_n_s32</a></li><li><a href="arch/arm/fn.vrsra_n_s64.html">arch::arm::vrsra_n_s64</a></li><li><a href="arch/arm/fn.vrsra_n_s8.html">arch::arm::vrsra_n_s8</a></li><li><a href="arch/arm/fn.vrsra_n_u16.html">arch::arm::vrsra_n_u16</a></li><li><a href="arch/arm/fn.vrsra_n_u32.html">arch::arm::vrsra_n_u32</a></li><li><a href="arch/arm/fn.vrsra_n_u64.html">arch::arm::vrsra_n_u64</a></li><li><a href="arch/arm/fn.vrsra_n_u8.html">arch::arm::vrsra_n_u8</a></li><li><a href="arch/arm/fn.vrsraq_n_s16.html">arch::arm::vrsraq_n_s16</a></li><li><a href="arch/arm/fn.vrsraq_n_s32.html">arch::arm::vrsraq_n_s32</a></li><li><a href="arch/arm/fn.vrsraq_n_s64.html">arch::arm::vrsraq_n_s64</a></li><li><a href="arch/arm/fn.vrsraq_n_s8.html">arch::arm::vrsraq_n_s8</a></li><li><a href="arch/arm/fn.vrsraq_n_u16.html">arch::arm::vrsraq_n_u16</a></li><li><a href="arch/arm/fn.vrsraq_n_u32.html">arch::arm::vrsraq_n_u32</a></li><li><a href="arch/arm/fn.vrsraq_n_u64.html">arch::arm::vrsraq_n_u64</a></li><li><a href="arch/arm/fn.vrsraq_n_u8.html">arch::arm::vrsraq_n_u8</a></li><li><a href="arch/arm/fn.vset_lane_f32.html">arch::arm::vset_lane_f32</a></li><li><a href="arch/arm/fn.vset_lane_p16.html">arch::arm::vset_lane_p16</a></li><li><a href="arch/arm/fn.vset_lane_p64.html">arch::arm::vset_lane_p64</a></li><li><a href="arch/arm/fn.vset_lane_p8.html">arch::arm::vset_lane_p8</a></li><li><a href="arch/arm/fn.vset_lane_s16.html">arch::arm::vset_lane_s16</a></li><li><a href="arch/arm/fn.vset_lane_s32.html">arch::arm::vset_lane_s32</a></li><li><a href="arch/arm/fn.vset_lane_s64.html">arch::arm::vset_lane_s64</a></li><li><a href="arch/arm/fn.vset_lane_s8.html">arch::arm::vset_lane_s8</a></li><li><a href="arch/arm/fn.vset_lane_u16.html">arch::arm::vset_lane_u16</a></li><li><a href="arch/arm/fn.vset_lane_u32.html">arch::arm::vset_lane_u32</a></li><li><a href="arch/arm/fn.vset_lane_u64.html">arch::arm::vset_lane_u64</a></li><li><a href="arch/arm/fn.vset_lane_u8.html">arch::arm::vset_lane_u8</a></li><li><a href="arch/arm/fn.vsetq_lane_f32.html">arch::arm::vsetq_lane_f32</a></li><li><a href="arch/arm/fn.vsetq_lane_p16.html">arch::arm::vsetq_lane_p16</a></li><li><a href="arch/arm/fn.vsetq_lane_p64.html">arch::arm::vsetq_lane_p64</a></li><li><a href="arch/arm/fn.vsetq_lane_p8.html">arch::arm::vsetq_lane_p8</a></li><li><a href="arch/arm/fn.vsetq_lane_s16.html">arch::arm::vsetq_lane_s16</a></li><li><a href="arch/arm/fn.vsetq_lane_s32.html">arch::arm::vsetq_lane_s32</a></li><li><a href="arch/arm/fn.vsetq_lane_s64.html">arch::arm::vsetq_lane_s64</a></li><li><a href="arch/arm/fn.vsetq_lane_s8.html">arch::arm::vsetq_lane_s8</a></li><li><a href="arch/arm/fn.vsetq_lane_u16.html">arch::arm::vsetq_lane_u16</a></li><li><a href="arch/arm/fn.vsetq_lane_u32.html">arch::arm::vsetq_lane_u32</a></li><li><a href="arch/arm/fn.vsetq_lane_u64.html">arch::arm::vsetq_lane_u64</a></li><li><a href="arch/arm/fn.vsetq_lane_u8.html">arch::arm::vsetq_lane_u8</a></li><li><a href="arch/arm/fn.vsha1cq_u32.html">arch::arm::vsha1cq_u32</a></li><li><a href="arch/arm/fn.vsha1h_u32.html">arch::arm::vsha1h_u32</a></li><li><a href="arch/arm/fn.vsha1mq_u32.html">arch::arm::vsha1mq_u32</a></li><li><a href="arch/arm/fn.vsha1pq_u32.html">arch::arm::vsha1pq_u32</a></li><li><a href="arch/arm/fn.vsha1su0q_u32.html">arch::arm::vsha1su0q_u32</a></li><li><a href="arch/arm/fn.vsha1su1q_u32.html">arch::arm::vsha1su1q_u32</a></li><li><a href="arch/arm/fn.vsha256h2q_u32.html">arch::arm::vsha256h2q_u32</a></li><li><a href="arch/arm/fn.vsha256hq_u32.html">arch::arm::vsha256hq_u32</a></li><li><a href="arch/arm/fn.vsha256su0q_u32.html">arch::arm::vsha256su0q_u32</a></li><li><a href="arch/arm/fn.vsha256su1q_u32.html">arch::arm::vsha256su1q_u32</a></li><li><a href="arch/arm/fn.vshl_n_s16.html">arch::arm::vshl_n_s16</a></li><li><a href="arch/arm/fn.vshl_n_s32.html">arch::arm::vshl_n_s32</a></li><li><a href="arch/arm/fn.vshl_n_s64.html">arch::arm::vshl_n_s64</a></li><li><a href="arch/arm/fn.vshl_n_s8.html">arch::arm::vshl_n_s8</a></li><li><a href="arch/arm/fn.vshl_n_u16.html">arch::arm::vshl_n_u16</a></li><li><a href="arch/arm/fn.vshl_n_u32.html">arch::arm::vshl_n_u32</a></li><li><a href="arch/arm/fn.vshl_n_u64.html">arch::arm::vshl_n_u64</a></li><li><a href="arch/arm/fn.vshl_n_u8.html">arch::arm::vshl_n_u8</a></li><li><a href="arch/arm/fn.vshl_s16.html">arch::arm::vshl_s16</a></li><li><a href="arch/arm/fn.vshl_s32.html">arch::arm::vshl_s32</a></li><li><a href="arch/arm/fn.vshl_s64.html">arch::arm::vshl_s64</a></li><li><a href="arch/arm/fn.vshl_s8.html">arch::arm::vshl_s8</a></li><li><a href="arch/arm/fn.vshl_u16.html">arch::arm::vshl_u16</a></li><li><a href="arch/arm/fn.vshl_u32.html">arch::arm::vshl_u32</a></li><li><a href="arch/arm/fn.vshl_u64.html">arch::arm::vshl_u64</a></li><li><a href="arch/arm/fn.vshl_u8.html">arch::arm::vshl_u8</a></li><li><a href="arch/arm/fn.vshll_n_s16.html">arch::arm::vshll_n_s16</a></li><li><a href="arch/arm/fn.vshll_n_s32.html">arch::arm::vshll_n_s32</a></li><li><a href="arch/arm/fn.vshll_n_s8.html">arch::arm::vshll_n_s8</a></li><li><a href="arch/arm/fn.vshll_n_u16.html">arch::arm::vshll_n_u16</a></li><li><a href="arch/arm/fn.vshll_n_u32.html">arch::arm::vshll_n_u32</a></li><li><a href="arch/arm/fn.vshll_n_u8.html">arch::arm::vshll_n_u8</a></li><li><a href="arch/arm/fn.vshlq_n_s16.html">arch::arm::vshlq_n_s16</a></li><li><a href="arch/arm/fn.vshlq_n_s32.html">arch::arm::vshlq_n_s32</a></li><li><a href="arch/arm/fn.vshlq_n_s64.html">arch::arm::vshlq_n_s64</a></li><li><a href="arch/arm/fn.vshlq_n_s8.html">arch::arm::vshlq_n_s8</a></li><li><a href="arch/arm/fn.vshlq_n_u16.html">arch::arm::vshlq_n_u16</a></li><li><a href="arch/arm/fn.vshlq_n_u32.html">arch::arm::vshlq_n_u32</a></li><li><a href="arch/arm/fn.vshlq_n_u64.html">arch::arm::vshlq_n_u64</a></li><li><a href="arch/arm/fn.vshlq_n_u8.html">arch::arm::vshlq_n_u8</a></li><li><a href="arch/arm/fn.vshlq_s16.html">arch::arm::vshlq_s16</a></li><li><a href="arch/arm/fn.vshlq_s32.html">arch::arm::vshlq_s32</a></li><li><a href="arch/arm/fn.vshlq_s64.html">arch::arm::vshlq_s64</a></li><li><a href="arch/arm/fn.vshlq_s8.html">arch::arm::vshlq_s8</a></li><li><a href="arch/arm/fn.vshlq_u16.html">arch::arm::vshlq_u16</a></li><li><a href="arch/arm/fn.vshlq_u32.html">arch::arm::vshlq_u32</a></li><li><a href="arch/arm/fn.vshlq_u64.html">arch::arm::vshlq_u64</a></li><li><a href="arch/arm/fn.vshlq_u8.html">arch::arm::vshlq_u8</a></li><li><a href="arch/arm/fn.vshr_n_s16.html">arch::arm::vshr_n_s16</a></li><li><a href="arch/arm/fn.vshr_n_s32.html">arch::arm::vshr_n_s32</a></li><li><a href="arch/arm/fn.vshr_n_s64.html">arch::arm::vshr_n_s64</a></li><li><a href="arch/arm/fn.vshr_n_s8.html">arch::arm::vshr_n_s8</a></li><li><a href="arch/arm/fn.vshr_n_u16.html">arch::arm::vshr_n_u16</a></li><li><a href="arch/arm/fn.vshr_n_u32.html">arch::arm::vshr_n_u32</a></li><li><a href="arch/arm/fn.vshr_n_u64.html">arch::arm::vshr_n_u64</a></li><li><a href="arch/arm/fn.vshr_n_u8.html">arch::arm::vshr_n_u8</a></li><li><a href="arch/arm/fn.vshrn_n_s16.html">arch::arm::vshrn_n_s16</a></li><li><a href="arch/arm/fn.vshrn_n_s32.html">arch::arm::vshrn_n_s32</a></li><li><a href="arch/arm/fn.vshrn_n_s64.html">arch::arm::vshrn_n_s64</a></li><li><a href="arch/arm/fn.vshrn_n_u16.html">arch::arm::vshrn_n_u16</a></li><li><a href="arch/arm/fn.vshrn_n_u32.html">arch::arm::vshrn_n_u32</a></li><li><a href="arch/arm/fn.vshrn_n_u64.html">arch::arm::vshrn_n_u64</a></li><li><a href="arch/arm/fn.vshrq_n_s16.html">arch::arm::vshrq_n_s16</a></li><li><a href="arch/arm/fn.vshrq_n_s32.html">arch::arm::vshrq_n_s32</a></li><li><a href="arch/arm/fn.vshrq_n_s64.html">arch::arm::vshrq_n_s64</a></li><li><a href="arch/arm/fn.vshrq_n_s8.html">arch::arm::vshrq_n_s8</a></li><li><a href="arch/arm/fn.vshrq_n_u16.html">arch::arm::vshrq_n_u16</a></li><li><a href="arch/arm/fn.vshrq_n_u32.html">arch::arm::vshrq_n_u32</a></li><li><a href="arch/arm/fn.vshrq_n_u64.html">arch::arm::vshrq_n_u64</a></li><li><a href="arch/arm/fn.vshrq_n_u8.html">arch::arm::vshrq_n_u8</a></li><li><a href="arch/arm/fn.vsli_n_p16.html">arch::arm::vsli_n_p16</a></li><li><a href="arch/arm/fn.vsli_n_p8.html">arch::arm::vsli_n_p8</a></li><li><a href="arch/arm/fn.vsli_n_s16.html">arch::arm::vsli_n_s16</a></li><li><a href="arch/arm/fn.vsli_n_s32.html">arch::arm::vsli_n_s32</a></li><li><a href="arch/arm/fn.vsli_n_s64.html">arch::arm::vsli_n_s64</a></li><li><a href="arch/arm/fn.vsli_n_s8.html">arch::arm::vsli_n_s8</a></li><li><a href="arch/arm/fn.vsli_n_u16.html">arch::arm::vsli_n_u16</a></li><li><a href="arch/arm/fn.vsli_n_u32.html">arch::arm::vsli_n_u32</a></li><li><a href="arch/arm/fn.vsli_n_u64.html">arch::arm::vsli_n_u64</a></li><li><a href="arch/arm/fn.vsli_n_u8.html">arch::arm::vsli_n_u8</a></li><li><a href="arch/arm/fn.vsliq_n_p16.html">arch::arm::vsliq_n_p16</a></li><li><a href="arch/arm/fn.vsliq_n_p8.html">arch::arm::vsliq_n_p8</a></li><li><a href="arch/arm/fn.vsliq_n_s16.html">arch::arm::vsliq_n_s16</a></li><li><a href="arch/arm/fn.vsliq_n_s32.html">arch::arm::vsliq_n_s32</a></li><li><a href="arch/arm/fn.vsliq_n_s64.html">arch::arm::vsliq_n_s64</a></li><li><a href="arch/arm/fn.vsliq_n_s8.html">arch::arm::vsliq_n_s8</a></li><li><a href="arch/arm/fn.vsliq_n_u16.html">arch::arm::vsliq_n_u16</a></li><li><a href="arch/arm/fn.vsliq_n_u32.html">arch::arm::vsliq_n_u32</a></li><li><a href="arch/arm/fn.vsliq_n_u64.html">arch::arm::vsliq_n_u64</a></li><li><a href="arch/arm/fn.vsliq_n_u8.html">arch::arm::vsliq_n_u8</a></li><li><a href="arch/arm/fn.vsra_n_s16.html">arch::arm::vsra_n_s16</a></li><li><a href="arch/arm/fn.vsra_n_s32.html">arch::arm::vsra_n_s32</a></li><li><a href="arch/arm/fn.vsra_n_s64.html">arch::arm::vsra_n_s64</a></li><li><a href="arch/arm/fn.vsra_n_s8.html">arch::arm::vsra_n_s8</a></li><li><a href="arch/arm/fn.vsra_n_u16.html">arch::arm::vsra_n_u16</a></li><li><a href="arch/arm/fn.vsra_n_u32.html">arch::arm::vsra_n_u32</a></li><li><a href="arch/arm/fn.vsra_n_u64.html">arch::arm::vsra_n_u64</a></li><li><a href="arch/arm/fn.vsra_n_u8.html">arch::arm::vsra_n_u8</a></li><li><a href="arch/arm/fn.vsraq_n_s16.html">arch::arm::vsraq_n_s16</a></li><li><a href="arch/arm/fn.vsraq_n_s32.html">arch::arm::vsraq_n_s32</a></li><li><a href="arch/arm/fn.vsraq_n_s64.html">arch::arm::vsraq_n_s64</a></li><li><a href="arch/arm/fn.vsraq_n_s8.html">arch::arm::vsraq_n_s8</a></li><li><a href="arch/arm/fn.vsraq_n_u16.html">arch::arm::vsraq_n_u16</a></li><li><a href="arch/arm/fn.vsraq_n_u32.html">arch::arm::vsraq_n_u32</a></li><li><a href="arch/arm/fn.vsraq_n_u64.html">arch::arm::vsraq_n_u64</a></li><li><a href="arch/arm/fn.vsraq_n_u8.html">arch::arm::vsraq_n_u8</a></li><li><a href="arch/arm/fn.vsri_n_p16.html">arch::arm::vsri_n_p16</a></li><li><a href="arch/arm/fn.vsri_n_p8.html">arch::arm::vsri_n_p8</a></li><li><a href="arch/arm/fn.vsri_n_s16.html">arch::arm::vsri_n_s16</a></li><li><a href="arch/arm/fn.vsri_n_s32.html">arch::arm::vsri_n_s32</a></li><li><a href="arch/arm/fn.vsri_n_s64.html">arch::arm::vsri_n_s64</a></li><li><a href="arch/arm/fn.vsri_n_s8.html">arch::arm::vsri_n_s8</a></li><li><a href="arch/arm/fn.vsri_n_u16.html">arch::arm::vsri_n_u16</a></li><li><a href="arch/arm/fn.vsri_n_u32.html">arch::arm::vsri_n_u32</a></li><li><a href="arch/arm/fn.vsri_n_u64.html">arch::arm::vsri_n_u64</a></li><li><a href="arch/arm/fn.vsri_n_u8.html">arch::arm::vsri_n_u8</a></li><li><a href="arch/arm/fn.vsriq_n_p16.html">arch::arm::vsriq_n_p16</a></li><li><a href="arch/arm/fn.vsriq_n_p8.html">arch::arm::vsriq_n_p8</a></li><li><a href="arch/arm/fn.vsriq_n_s16.html">arch::arm::vsriq_n_s16</a></li><li><a href="arch/arm/fn.vsriq_n_s32.html">arch::arm::vsriq_n_s32</a></li><li><a href="arch/arm/fn.vsriq_n_s64.html">arch::arm::vsriq_n_s64</a></li><li><a href="arch/arm/fn.vsriq_n_s8.html">arch::arm::vsriq_n_s8</a></li><li><a href="arch/arm/fn.vsriq_n_u16.html">arch::arm::vsriq_n_u16</a></li><li><a href="arch/arm/fn.vsriq_n_u32.html">arch::arm::vsriq_n_u32</a></li><li><a href="arch/arm/fn.vsriq_n_u64.html">arch::arm::vsriq_n_u64</a></li><li><a href="arch/arm/fn.vsriq_n_u8.html">arch::arm::vsriq_n_u8</a></li><li><a href="arch/arm/fn.vst1_f32.html">arch::arm::vst1_f32</a></li><li><a href="arch/arm/fn.vst1_p16.html">arch::arm::vst1_p16</a></li><li><a href="arch/arm/fn.vst1_p8.html">arch::arm::vst1_p8</a></li><li><a href="arch/arm/fn.vst1_s16.html">arch::arm::vst1_s16</a></li><li><a href="arch/arm/fn.vst1_s32.html">arch::arm::vst1_s32</a></li><li><a href="arch/arm/fn.vst1_s64.html">arch::arm::vst1_s64</a></li><li><a href="arch/arm/fn.vst1_s8.html">arch::arm::vst1_s8</a></li><li><a href="arch/arm/fn.vst1_u16.html">arch::arm::vst1_u16</a></li><li><a href="arch/arm/fn.vst1_u32.html">arch::arm::vst1_u32</a></li><li><a href="arch/arm/fn.vst1_u64.html">arch::arm::vst1_u64</a></li><li><a href="arch/arm/fn.vst1_u8.html">arch::arm::vst1_u8</a></li><li><a href="arch/arm/fn.vst1q_f32.html">arch::arm::vst1q_f32</a></li><li><a href="arch/arm/fn.vst1q_p16.html">arch::arm::vst1q_p16</a></li><li><a href="arch/arm/fn.vst1q_p8.html">arch::arm::vst1q_p8</a></li><li><a href="arch/arm/fn.vst1q_s16.html">arch::arm::vst1q_s16</a></li><li><a href="arch/arm/fn.vst1q_s32.html">arch::arm::vst1q_s32</a></li><li><a href="arch/arm/fn.vst1q_s64.html">arch::arm::vst1q_s64</a></li><li><a href="arch/arm/fn.vst1q_s8.html">arch::arm::vst1q_s8</a></li><li><a href="arch/arm/fn.vst1q_u16.html">arch::arm::vst1q_u16</a></li><li><a href="arch/arm/fn.vst1q_u32.html">arch::arm::vst1q_u32</a></li><li><a href="arch/arm/fn.vst1q_u64.html">arch::arm::vst1q_u64</a></li><li><a href="arch/arm/fn.vst1q_u8.html">arch::arm::vst1q_u8</a></li><li><a href="arch/arm/fn.vsub_f32.html">arch::arm::vsub_f32</a></li><li><a href="arch/arm/fn.vsub_s16.html">arch::arm::vsub_s16</a></li><li><a href="arch/arm/fn.vsub_s32.html">arch::arm::vsub_s32</a></li><li><a href="arch/arm/fn.vsub_s64.html">arch::arm::vsub_s64</a></li><li><a href="arch/arm/fn.vsub_s8.html">arch::arm::vsub_s8</a></li><li><a href="arch/arm/fn.vsub_u16.html">arch::arm::vsub_u16</a></li><li><a href="arch/arm/fn.vsub_u32.html">arch::arm::vsub_u32</a></li><li><a href="arch/arm/fn.vsub_u64.html">arch::arm::vsub_u64</a></li><li><a href="arch/arm/fn.vsub_u8.html">arch::arm::vsub_u8</a></li><li><a href="arch/arm/fn.vsubhn_high_s16.html">arch::arm::vsubhn_high_s16</a></li><li><a href="arch/arm/fn.vsubhn_high_s32.html">arch::arm::vsubhn_high_s32</a></li><li><a href="arch/arm/fn.vsubhn_high_s64.html">arch::arm::vsubhn_high_s64</a></li><li><a href="arch/arm/fn.vsubhn_high_u16.html">arch::arm::vsubhn_high_u16</a></li><li><a href="arch/arm/fn.vsubhn_high_u32.html">arch::arm::vsubhn_high_u32</a></li><li><a href="arch/arm/fn.vsubhn_high_u64.html">arch::arm::vsubhn_high_u64</a></li><li><a href="arch/arm/fn.vsubhn_s16.html">arch::arm::vsubhn_s16</a></li><li><a href="arch/arm/fn.vsubhn_s32.html">arch::arm::vsubhn_s32</a></li><li><a href="arch/arm/fn.vsubhn_s64.html">arch::arm::vsubhn_s64</a></li><li><a href="arch/arm/fn.vsubhn_u16.html">arch::arm::vsubhn_u16</a></li><li><a href="arch/arm/fn.vsubhn_u32.html">arch::arm::vsubhn_u32</a></li><li><a href="arch/arm/fn.vsubhn_u64.html">arch::arm::vsubhn_u64</a></li><li><a href="arch/arm/fn.vsubl_s16.html">arch::arm::vsubl_s16</a></li><li><a href="arch/arm/fn.vsubl_s32.html">arch::arm::vsubl_s32</a></li><li><a href="arch/arm/fn.vsubl_s8.html">arch::arm::vsubl_s8</a></li><li><a href="arch/arm/fn.vsubl_u16.html">arch::arm::vsubl_u16</a></li><li><a href="arch/arm/fn.vsubl_u32.html">arch::arm::vsubl_u32</a></li><li><a href="arch/arm/fn.vsubl_u8.html">arch::arm::vsubl_u8</a></li><li><a href="arch/arm/fn.vsubq_f32.html">arch::arm::vsubq_f32</a></li><li><a href="arch/arm/fn.vsubq_s16.html">arch::arm::vsubq_s16</a></li><li><a href="arch/arm/fn.vsubq_s32.html">arch::arm::vsubq_s32</a></li><li><a href="arch/arm/fn.vsubq_s64.html">arch::arm::vsubq_s64</a></li><li><a href="arch/arm/fn.vsubq_s8.html">arch::arm::vsubq_s8</a></li><li><a href="arch/arm/fn.vsubq_u16.html">arch::arm::vsubq_u16</a></li><li><a href="arch/arm/fn.vsubq_u32.html">arch::arm::vsubq_u32</a></li><li><a href="arch/arm/fn.vsubq_u64.html">arch::arm::vsubq_u64</a></li><li><a href="arch/arm/fn.vsubq_u8.html">arch::arm::vsubq_u8</a></li><li><a href="arch/arm/fn.vsubw_s16.html">arch::arm::vsubw_s16</a></li><li><a href="arch/arm/fn.vsubw_s32.html">arch::arm::vsubw_s32</a></li><li><a href="arch/arm/fn.vsubw_s8.html">arch::arm::vsubw_s8</a></li><li><a href="arch/arm/fn.vsubw_u16.html">arch::arm::vsubw_u16</a></li><li><a href="arch/arm/fn.vsubw_u32.html">arch::arm::vsubw_u32</a></li><li><a href="arch/arm/fn.vsubw_u8.html">arch::arm::vsubw_u8</a></li><li><a href="arch/arm/fn.vtbl1_p8.html">arch::arm::vtbl1_p8</a></li><li><a href="arch/arm/fn.vtbl1_s8.html">arch::arm::vtbl1_s8</a></li><li><a href="arch/arm/fn.vtbl1_u8.html">arch::arm::vtbl1_u8</a></li><li><a href="arch/arm/fn.vtbl2_p8.html">arch::arm::vtbl2_p8</a></li><li><a href="arch/arm/fn.vtbl2_s8.html">arch::arm::vtbl2_s8</a></li><li><a href="arch/arm/fn.vtbl2_u8.html">arch::arm::vtbl2_u8</a></li><li><a href="arch/arm/fn.vtbl3_p8.html">arch::arm::vtbl3_p8</a></li><li><a href="arch/arm/fn.vtbl3_s8.html">arch::arm::vtbl3_s8</a></li><li><a href="arch/arm/fn.vtbl3_u8.html">arch::arm::vtbl3_u8</a></li><li><a href="arch/arm/fn.vtbl4_p8.html">arch::arm::vtbl4_p8</a></li><li><a href="arch/arm/fn.vtbl4_s8.html">arch::arm::vtbl4_s8</a></li><li><a href="arch/arm/fn.vtbl4_u8.html">arch::arm::vtbl4_u8</a></li><li><a href="arch/arm/fn.vtbx1_p8.html">arch::arm::vtbx1_p8</a></li><li><a href="arch/arm/fn.vtbx1_s8.html">arch::arm::vtbx1_s8</a></li><li><a href="arch/arm/fn.vtbx1_u8.html">arch::arm::vtbx1_u8</a></li><li><a href="arch/arm/fn.vtbx2_p8.html">arch::arm::vtbx2_p8</a></li><li><a href="arch/arm/fn.vtbx2_s8.html">arch::arm::vtbx2_s8</a></li><li><a href="arch/arm/fn.vtbx2_u8.html">arch::arm::vtbx2_u8</a></li><li><a href="arch/arm/fn.vtbx3_p8.html">arch::arm::vtbx3_p8</a></li><li><a href="arch/arm/fn.vtbx3_s8.html">arch::arm::vtbx3_s8</a></li><li><a href="arch/arm/fn.vtbx3_u8.html">arch::arm::vtbx3_u8</a></li><li><a href="arch/arm/fn.vtbx4_p8.html">arch::arm::vtbx4_p8</a></li><li><a href="arch/arm/fn.vtbx4_s8.html">arch::arm::vtbx4_s8</a></li><li><a href="arch/arm/fn.vtbx4_u8.html">arch::arm::vtbx4_u8</a></li><li><a href="arch/arm/fn.vtst_p8.html">arch::arm::vtst_p8</a></li><li><a href="arch/arm/fn.vtst_s16.html">arch::arm::vtst_s16</a></li><li><a href="arch/arm/fn.vtst_s32.html">arch::arm::vtst_s32</a></li><li><a href="arch/arm/fn.vtst_s8.html">arch::arm::vtst_s8</a></li><li><a href="arch/arm/fn.vtst_u16.html">arch::arm::vtst_u16</a></li><li><a href="arch/arm/fn.vtst_u32.html">arch::arm::vtst_u32</a></li><li><a href="arch/arm/fn.vtst_u8.html">arch::arm::vtst_u8</a></li><li><a href="arch/arm/fn.vtstq_p8.html">arch::arm::vtstq_p8</a></li><li><a href="arch/arm/fn.vtstq_s16.html">arch::arm::vtstq_s16</a></li><li><a href="arch/arm/fn.vtstq_s32.html">arch::arm::vtstq_s32</a></li><li><a href="arch/arm/fn.vtstq_s8.html">arch::arm::vtstq_s8</a></li><li><a href="arch/arm/fn.vtstq_u16.html">arch::arm::vtstq_u16</a></li><li><a href="arch/arm/fn.vtstq_u32.html">arch::arm::vtstq_u32</a></li><li><a href="arch/arm/fn.vtstq_u8.html">arch::arm::vtstq_u8</a></li><li><a href="arch/mips64/fn.break_.html">arch::mips64::break_</a></li><li><a href="arch/mips/fn.break_.html">arch::mips::break_</a></li><li><a href="arch/nvptx/fn.__assert_fail.html">arch::nvptx::__assert_fail</a></li><li><a href="arch/nvptx/fn._block_dim_x.html">arch::nvptx::_block_dim_x</a></li><li><a href="arch/nvptx/fn._block_dim_y.html">arch::nvptx::_block_dim_y</a></li><li><a href="arch/nvptx/fn._block_dim_z.html">arch::nvptx::_block_dim_z</a></li><li><a href="arch/nvptx/fn._block_idx_x.html">arch::nvptx::_block_idx_x</a></li><li><a href="arch/nvptx/fn._block_idx_y.html">arch::nvptx::_block_idx_y</a></li><li><a href="arch/nvptx/fn._block_idx_z.html">arch::nvptx::_block_idx_z</a></li><li><a href="arch/nvptx/fn._grid_dim_x.html">arch::nvptx::_grid_dim_x</a></li><li><a href="arch/nvptx/fn._grid_dim_y.html">arch::nvptx::_grid_dim_y</a></li><li><a href="arch/nvptx/fn._grid_dim_z.html">arch::nvptx::_grid_dim_z</a></li><li><a href="arch/nvptx/fn._syncthreads.html">arch::nvptx::_syncthreads</a></li><li><a href="arch/nvptx/fn._thread_idx_x.html">arch::nvptx::_thread_idx_x</a></li><li><a href="arch/nvptx/fn._thread_idx_y.html">arch::nvptx::_thread_idx_y</a></li><li><a href="arch/nvptx/fn._thread_idx_z.html">arch::nvptx::_thread_idx_z</a></li><li><a href="arch/nvptx/fn.free.html">arch::nvptx::free</a></li><li><a href="arch/nvptx/fn.malloc.html">arch::nvptx::malloc</a></li><li><a href="arch/nvptx/fn.trap.html">arch::nvptx::trap</a></li><li><a href="arch/nvptx/fn.vprintf.html">arch::nvptx::vprintf</a></li><li><a href="arch/powerpc64/fn.trap.html">arch::powerpc64::trap</a></li><li><a href="arch/powerpc64/fn.vec_xxpermdi.html">arch::powerpc64::vec_xxpermdi</a></li><li><a href="arch/powerpc/fn.trap.html">arch::powerpc::trap</a></li><li><a href="arch/powerpc/fn.vec_xxpermdi.html">arch::powerpc::vec_xxpermdi</a></li><li><a href="arch/wasm32/fn.f32x4.html">arch::wasm32::f32x4</a></li><li><a href="arch/wasm32/fn.f32x4_abs.html">arch::wasm32::f32x4_abs</a></li><li><a href="arch/wasm32/fn.f32x4_add.html">arch::wasm32::f32x4_add</a></li><li><a href="arch/wasm32/fn.f32x4_ceil.html">arch::wasm32::f32x4_ceil</a></li><li><a href="arch/wasm32/fn.f32x4_convert_i32x4.html">arch::wasm32::f32x4_convert_i32x4</a></li><li><a href="arch/wasm32/fn.f32x4_convert_u32x4.html">arch::wasm32::f32x4_convert_u32x4</a></li><li><a href="arch/wasm32/fn.f32x4_demote_f64x2_zero.html">arch::wasm32::f32x4_demote_f64x2_zero</a></li><li><a href="arch/wasm32/fn.f32x4_div.html">arch::wasm32::f32x4_div</a></li><li><a href="arch/wasm32/fn.f32x4_eq.html">arch::wasm32::f32x4_eq</a></li><li><a href="arch/wasm32/fn.f32x4_extract_lane.html">arch::wasm32::f32x4_extract_lane</a></li><li><a href="arch/wasm32/fn.f32x4_floor.html">arch::wasm32::f32x4_floor</a></li><li><a href="arch/wasm32/fn.f32x4_ge.html">arch::wasm32::f32x4_ge</a></li><li><a href="arch/wasm32/fn.f32x4_gt.html">arch::wasm32::f32x4_gt</a></li><li><a href="arch/wasm32/fn.f32x4_le.html">arch::wasm32::f32x4_le</a></li><li><a href="arch/wasm32/fn.f32x4_lt.html">arch::wasm32::f32x4_lt</a></li><li><a href="arch/wasm32/fn.f32x4_max.html">arch::wasm32::f32x4_max</a></li><li><a href="arch/wasm32/fn.f32x4_min.html">arch::wasm32::f32x4_min</a></li><li><a href="arch/wasm32/fn.f32x4_mul.html">arch::wasm32::f32x4_mul</a></li><li><a href="arch/wasm32/fn.f32x4_ne.html">arch::wasm32::f32x4_ne</a></li><li><a href="arch/wasm32/fn.f32x4_nearest.html">arch::wasm32::f32x4_nearest</a></li><li><a href="arch/wasm32/fn.f32x4_neg.html">arch::wasm32::f32x4_neg</a></li><li><a href="arch/wasm32/fn.f32x4_pmax.html">arch::wasm32::f32x4_pmax</a></li><li><a href="arch/wasm32/fn.f32x4_pmin.html">arch::wasm32::f32x4_pmin</a></li><li><a href="arch/wasm32/fn.f32x4_replace_lane.html">arch::wasm32::f32x4_replace_lane</a></li><li><a href="arch/wasm32/fn.f32x4_splat.html">arch::wasm32::f32x4_splat</a></li><li><a href="arch/wasm32/fn.f32x4_sqrt.html">arch::wasm32::f32x4_sqrt</a></li><li><a href="arch/wasm32/fn.f32x4_sub.html">arch::wasm32::f32x4_sub</a></li><li><a href="arch/wasm32/fn.f32x4_trunc.html">arch::wasm32::f32x4_trunc</a></li><li><a href="arch/wasm32/fn.f64x2.html">arch::wasm32::f64x2</a></li><li><a href="arch/wasm32/fn.f64x2_abs.html">arch::wasm32::f64x2_abs</a></li><li><a href="arch/wasm32/fn.f64x2_add.html">arch::wasm32::f64x2_add</a></li><li><a href="arch/wasm32/fn.f64x2_ceil.html">arch::wasm32::f64x2_ceil</a></li><li><a href="arch/wasm32/fn.f64x2_convert_low_i32x4.html">arch::wasm32::f64x2_convert_low_i32x4</a></li><li><a href="arch/wasm32/fn.f64x2_convert_low_u32x4.html">arch::wasm32::f64x2_convert_low_u32x4</a></li><li><a href="arch/wasm32/fn.f64x2_div.html">arch::wasm32::f64x2_div</a></li><li><a href="arch/wasm32/fn.f64x2_eq.html">arch::wasm32::f64x2_eq</a></li><li><a href="arch/wasm32/fn.f64x2_extract_lane.html">arch::wasm32::f64x2_extract_lane</a></li><li><a href="arch/wasm32/fn.f64x2_floor.html">arch::wasm32::f64x2_floor</a></li><li><a href="arch/wasm32/fn.f64x2_ge.html">arch::wasm32::f64x2_ge</a></li><li><a href="arch/wasm32/fn.f64x2_gt.html">arch::wasm32::f64x2_gt</a></li><li><a href="arch/wasm32/fn.f64x2_le.html">arch::wasm32::f64x2_le</a></li><li><a href="arch/wasm32/fn.f64x2_lt.html">arch::wasm32::f64x2_lt</a></li><li><a href="arch/wasm32/fn.f64x2_max.html">arch::wasm32::f64x2_max</a></li><li><a href="arch/wasm32/fn.f64x2_min.html">arch::wasm32::f64x2_min</a></li><li><a href="arch/wasm32/fn.f64x2_mul.html">arch::wasm32::f64x2_mul</a></li><li><a href="arch/wasm32/fn.f64x2_ne.html">arch::wasm32::f64x2_ne</a></li><li><a href="arch/wasm32/fn.f64x2_nearest.html">arch::wasm32::f64x2_nearest</a></li><li><a href="arch/wasm32/fn.f64x2_neg.html">arch::wasm32::f64x2_neg</a></li><li><a href="arch/wasm32/fn.f64x2_pmax.html">arch::wasm32::f64x2_pmax</a></li><li><a href="arch/wasm32/fn.f64x2_pmin.html">arch::wasm32::f64x2_pmin</a></li><li><a href="arch/wasm32/fn.f64x2_promote_low_f32x4.html">arch::wasm32::f64x2_promote_low_f32x4</a></li><li><a href="arch/wasm32/fn.f64x2_replace_lane.html">arch::wasm32::f64x2_replace_lane</a></li><li><a href="arch/wasm32/fn.f64x2_splat.html">arch::wasm32::f64x2_splat</a></li><li><a href="arch/wasm32/fn.f64x2_sqrt.html">arch::wasm32::f64x2_sqrt</a></li><li><a href="arch/wasm32/fn.f64x2_sub.html">arch::wasm32::f64x2_sub</a></li><li><a href="arch/wasm32/fn.f64x2_trunc.html">arch::wasm32::f64x2_trunc</a></li><li><a href="arch/wasm32/fn.i16x8.html">arch::wasm32::i16x8</a></li><li><a href="arch/wasm32/fn.i16x8_abs.html">arch::wasm32::i16x8_abs</a></li><li><a href="arch/wasm32/fn.i16x8_add.html">arch::wasm32::i16x8_add</a></li><li><a href="arch/wasm32/fn.i16x8_add_sat.html">arch::wasm32::i16x8_add_sat</a></li><li><a href="arch/wasm32/fn.i16x8_all_true.html">arch::wasm32::i16x8_all_true</a></li><li><a href="arch/wasm32/fn.i16x8_bitmask.html">arch::wasm32::i16x8_bitmask</a></li><li><a href="arch/wasm32/fn.i16x8_eq.html">arch::wasm32::i16x8_eq</a></li><li><a href="arch/wasm32/fn.i16x8_extadd_pairwise_i8x16.html">arch::wasm32::i16x8_extadd_pairwise_i8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extadd_pairwise_u8x16.html">arch::wasm32::i16x8_extadd_pairwise_u8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extend_high_i8x16.html">arch::wasm32::i16x8_extend_high_i8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extend_high_u8x16.html">arch::wasm32::i16x8_extend_high_u8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extend_low_i8x16.html">arch::wasm32::i16x8_extend_low_i8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extend_low_u8x16.html">arch::wasm32::i16x8_extend_low_u8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extmul_high_i8x16.html">arch::wasm32::i16x8_extmul_high_i8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extmul_high_u8x16.html">arch::wasm32::i16x8_extmul_high_u8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extmul_low_i8x16.html">arch::wasm32::i16x8_extmul_low_i8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extmul_low_u8x16.html">arch::wasm32::i16x8_extmul_low_u8x16</a></li><li><a href="arch/wasm32/fn.i16x8_extract_lane.html">arch::wasm32::i16x8_extract_lane</a></li><li><a href="arch/wasm32/fn.i16x8_ge.html">arch::wasm32::i16x8_ge</a></li><li><a href="arch/wasm32/fn.i16x8_gt.html">arch::wasm32::i16x8_gt</a></li><li><a href="arch/wasm32/fn.i16x8_le.html">arch::wasm32::i16x8_le</a></li><li><a href="arch/wasm32/fn.i16x8_load_extend_i8x8.html">arch::wasm32::i16x8_load_extend_i8x8</a></li><li><a href="arch/wasm32/fn.i16x8_load_extend_u8x8.html">arch::wasm32::i16x8_load_extend_u8x8</a></li><li><a href="arch/wasm32/fn.i16x8_lt.html">arch::wasm32::i16x8_lt</a></li><li><a href="arch/wasm32/fn.i16x8_max.html">arch::wasm32::i16x8_max</a></li><li><a href="arch/wasm32/fn.i16x8_min.html">arch::wasm32::i16x8_min</a></li><li><a href="arch/wasm32/fn.i16x8_mul.html">arch::wasm32::i16x8_mul</a></li><li><a href="arch/wasm32/fn.i16x8_narrow_i32x4.html">arch::wasm32::i16x8_narrow_i32x4</a></li><li><a href="arch/wasm32/fn.i16x8_ne.html">arch::wasm32::i16x8_ne</a></li><li><a href="arch/wasm32/fn.i16x8_neg.html">arch::wasm32::i16x8_neg</a></li><li><a href="arch/wasm32/fn.i16x8_q15mulr_sat.html">arch::wasm32::i16x8_q15mulr_sat</a></li><li><a href="arch/wasm32/fn.i16x8_replace_lane.html">arch::wasm32::i16x8_replace_lane</a></li><li><a href="arch/wasm32/fn.i16x8_shl.html">arch::wasm32::i16x8_shl</a></li><li><a href="arch/wasm32/fn.i16x8_shr.html">arch::wasm32::i16x8_shr</a></li><li><a href="arch/wasm32/fn.i16x8_shuffle.html">arch::wasm32::i16x8_shuffle</a></li><li><a href="arch/wasm32/fn.i16x8_splat.html">arch::wasm32::i16x8_splat</a></li><li><a href="arch/wasm32/fn.i16x8_sub.html">arch::wasm32::i16x8_sub</a></li><li><a href="arch/wasm32/fn.i16x8_sub_sat.html">arch::wasm32::i16x8_sub_sat</a></li><li><a href="arch/wasm32/fn.i32x4.html">arch::wasm32::i32x4</a></li><li><a href="arch/wasm32/fn.i32x4_abs.html">arch::wasm32::i32x4_abs</a></li><li><a href="arch/wasm32/fn.i32x4_add.html">arch::wasm32::i32x4_add</a></li><li><a href="arch/wasm32/fn.i32x4_all_true.html">arch::wasm32::i32x4_all_true</a></li><li><a href="arch/wasm32/fn.i32x4_bitmask.html">arch::wasm32::i32x4_bitmask</a></li><li><a href="arch/wasm32/fn.i32x4_dot_i16x8.html">arch::wasm32::i32x4_dot_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_eq.html">arch::wasm32::i32x4_eq</a></li><li><a href="arch/wasm32/fn.i32x4_extadd_pairwise_i16x8.html">arch::wasm32::i32x4_extadd_pairwise_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extadd_pairwise_u16x8.html">arch::wasm32::i32x4_extadd_pairwise_u16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extend_high_i16x8.html">arch::wasm32::i32x4_extend_high_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extend_high_u16x8.html">arch::wasm32::i32x4_extend_high_u16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extend_low_i16x8.html">arch::wasm32::i32x4_extend_low_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extend_low_u16x8.html">arch::wasm32::i32x4_extend_low_u16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extmul_high_i16x8.html">arch::wasm32::i32x4_extmul_high_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extmul_high_u16x8.html">arch::wasm32::i32x4_extmul_high_u16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extmul_low_i16x8.html">arch::wasm32::i32x4_extmul_low_i16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extmul_low_u16x8.html">arch::wasm32::i32x4_extmul_low_u16x8</a></li><li><a href="arch/wasm32/fn.i32x4_extract_lane.html">arch::wasm32::i32x4_extract_lane</a></li><li><a href="arch/wasm32/fn.i32x4_ge.html">arch::wasm32::i32x4_ge</a></li><li><a href="arch/wasm32/fn.i32x4_gt.html">arch::wasm32::i32x4_gt</a></li><li><a href="arch/wasm32/fn.i32x4_le.html">arch::wasm32::i32x4_le</a></li><li><a href="arch/wasm32/fn.i32x4_load_extend_i16x4.html">arch::wasm32::i32x4_load_extend_i16x4</a></li><li><a href="arch/wasm32/fn.i32x4_load_extend_u16x4.html">arch::wasm32::i32x4_load_extend_u16x4</a></li><li><a href="arch/wasm32/fn.i32x4_lt.html">arch::wasm32::i32x4_lt</a></li><li><a href="arch/wasm32/fn.i32x4_max.html">arch::wasm32::i32x4_max</a></li><li><a href="arch/wasm32/fn.i32x4_min.html">arch::wasm32::i32x4_min</a></li><li><a href="arch/wasm32/fn.i32x4_mul.html">arch::wasm32::i32x4_mul</a></li><li><a href="arch/wasm32/fn.i32x4_ne.html">arch::wasm32::i32x4_ne</a></li><li><a href="arch/wasm32/fn.i32x4_neg.html">arch::wasm32::i32x4_neg</a></li><li><a href="arch/wasm32/fn.i32x4_replace_lane.html">arch::wasm32::i32x4_replace_lane</a></li><li><a href="arch/wasm32/fn.i32x4_shl.html">arch::wasm32::i32x4_shl</a></li><li><a href="arch/wasm32/fn.i32x4_shr.html">arch::wasm32::i32x4_shr</a></li><li><a href="arch/wasm32/fn.i32x4_shuffle.html">arch::wasm32::i32x4_shuffle</a></li><li><a href="arch/wasm32/fn.i32x4_splat.html">arch::wasm32::i32x4_splat</a></li><li><a href="arch/wasm32/fn.i32x4_sub.html">arch::wasm32::i32x4_sub</a></li><li><a href="arch/wasm32/fn.i32x4_trunc_sat_f32x4.html">arch::wasm32::i32x4_trunc_sat_f32x4</a></li><li><a href="arch/wasm32/fn.i32x4_trunc_sat_f64x2_zero.html">arch::wasm32::i32x4_trunc_sat_f64x2_zero</a></li><li><a href="arch/wasm32/fn.i64x2.html">arch::wasm32::i64x2</a></li><li><a href="arch/wasm32/fn.i64x2_abs.html">arch::wasm32::i64x2_abs</a></li><li><a href="arch/wasm32/fn.i64x2_add.html">arch::wasm32::i64x2_add</a></li><li><a href="arch/wasm32/fn.i64x2_all_true.html">arch::wasm32::i64x2_all_true</a></li><li><a href="arch/wasm32/fn.i64x2_bitmask.html">arch::wasm32::i64x2_bitmask</a></li><li><a href="arch/wasm32/fn.i64x2_eq.html">arch::wasm32::i64x2_eq</a></li><li><a href="arch/wasm32/fn.i64x2_extend_high_i32x4.html">arch::wasm32::i64x2_extend_high_i32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extend_high_u32x4.html">arch::wasm32::i64x2_extend_high_u32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extend_low_i32x4.html">arch::wasm32::i64x2_extend_low_i32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extend_low_u32x4.html">arch::wasm32::i64x2_extend_low_u32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extmul_high_i32x4.html">arch::wasm32::i64x2_extmul_high_i32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extmul_high_u32x4.html">arch::wasm32::i64x2_extmul_high_u32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extmul_low_i32x4.html">arch::wasm32::i64x2_extmul_low_i32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extmul_low_u32x4.html">arch::wasm32::i64x2_extmul_low_u32x4</a></li><li><a href="arch/wasm32/fn.i64x2_extract_lane.html">arch::wasm32::i64x2_extract_lane</a></li><li><a href="arch/wasm32/fn.i64x2_ge.html">arch::wasm32::i64x2_ge</a></li><li><a href="arch/wasm32/fn.i64x2_gt.html">arch::wasm32::i64x2_gt</a></li><li><a href="arch/wasm32/fn.i64x2_le.html">arch::wasm32::i64x2_le</a></li><li><a href="arch/wasm32/fn.i64x2_load_extend_i32x2.html">arch::wasm32::i64x2_load_extend_i32x2</a></li><li><a href="arch/wasm32/fn.i64x2_load_extend_u32x2.html">arch::wasm32::i64x2_load_extend_u32x2</a></li><li><a href="arch/wasm32/fn.i64x2_lt.html">arch::wasm32::i64x2_lt</a></li><li><a href="arch/wasm32/fn.i64x2_mul.html">arch::wasm32::i64x2_mul</a></li><li><a href="arch/wasm32/fn.i64x2_ne.html">arch::wasm32::i64x2_ne</a></li><li><a href="arch/wasm32/fn.i64x2_neg.html">arch::wasm32::i64x2_neg</a></li><li><a href="arch/wasm32/fn.i64x2_replace_lane.html">arch::wasm32::i64x2_replace_lane</a></li><li><a href="arch/wasm32/fn.i64x2_shl.html">arch::wasm32::i64x2_shl</a></li><li><a href="arch/wasm32/fn.i64x2_shr.html">arch::wasm32::i64x2_shr</a></li><li><a href="arch/wasm32/fn.i64x2_shuffle.html">arch::wasm32::i64x2_shuffle</a></li><li><a href="arch/wasm32/fn.i64x2_splat.html">arch::wasm32::i64x2_splat</a></li><li><a href="arch/wasm32/fn.i64x2_sub.html">arch::wasm32::i64x2_sub</a></li><li><a href="arch/wasm32/fn.i8x16.html">arch::wasm32::i8x16</a></li><li><a href="arch/wasm32/fn.i8x16_abs.html">arch::wasm32::i8x16_abs</a></li><li><a href="arch/wasm32/fn.i8x16_add.html">arch::wasm32::i8x16_add</a></li><li><a href="arch/wasm32/fn.i8x16_add_sat.html">arch::wasm32::i8x16_add_sat</a></li><li><a href="arch/wasm32/fn.i8x16_all_true.html">arch::wasm32::i8x16_all_true</a></li><li><a href="arch/wasm32/fn.i8x16_bitmask.html">arch::wasm32::i8x16_bitmask</a></li><li><a href="arch/wasm32/fn.i8x16_eq.html">arch::wasm32::i8x16_eq</a></li><li><a href="arch/wasm32/fn.i8x16_extract_lane.html">arch::wasm32::i8x16_extract_lane</a></li><li><a href="arch/wasm32/fn.i8x16_ge.html">arch::wasm32::i8x16_ge</a></li><li><a href="arch/wasm32/fn.i8x16_gt.html">arch::wasm32::i8x16_gt</a></li><li><a href="arch/wasm32/fn.i8x16_le.html">arch::wasm32::i8x16_le</a></li><li><a href="arch/wasm32/fn.i8x16_lt.html">arch::wasm32::i8x16_lt</a></li><li><a href="arch/wasm32/fn.i8x16_max.html">arch::wasm32::i8x16_max</a></li><li><a href="arch/wasm32/fn.i8x16_min.html">arch::wasm32::i8x16_min</a></li><li><a href="arch/wasm32/fn.i8x16_narrow_i16x8.html">arch::wasm32::i8x16_narrow_i16x8</a></li><li><a href="arch/wasm32/fn.i8x16_ne.html">arch::wasm32::i8x16_ne</a></li><li><a href="arch/wasm32/fn.i8x16_neg.html">arch::wasm32::i8x16_neg</a></li><li><a href="arch/wasm32/fn.i8x16_popcnt.html">arch::wasm32::i8x16_popcnt</a></li><li><a href="arch/wasm32/fn.i8x16_replace_lane.html">arch::wasm32::i8x16_replace_lane</a></li><li><a href="arch/wasm32/fn.i8x16_shl.html">arch::wasm32::i8x16_shl</a></li><li><a href="arch/wasm32/fn.i8x16_shr.html">arch::wasm32::i8x16_shr</a></li><li><a href="arch/wasm32/fn.i8x16_shuffle.html">arch::wasm32::i8x16_shuffle</a></li><li><a href="arch/wasm32/fn.i8x16_splat.html">arch::wasm32::i8x16_splat</a></li><li><a href="arch/wasm32/fn.i8x16_sub.html">arch::wasm32::i8x16_sub</a></li><li><a href="arch/wasm32/fn.i8x16_sub_sat.html">arch::wasm32::i8x16_sub_sat</a></li><li><a href="arch/wasm32/fn.i8x16_swizzle.html">arch::wasm32::i8x16_swizzle</a></li><li><a href="arch/wasm32/fn.memory_atomic_notify.html">arch::wasm32::memory_atomic_notify</a></li><li><a href="arch/wasm32/fn.memory_atomic_wait32.html">arch::wasm32::memory_atomic_wait32</a></li><li><a href="arch/wasm32/fn.memory_atomic_wait64.html">arch::wasm32::memory_atomic_wait64</a></li><li><a href="arch/wasm32/fn.memory_grow.html">arch::wasm32::memory_grow</a></li><li><a href="arch/wasm32/fn.memory_size.html">arch::wasm32::memory_size</a></li><li><a href="arch/wasm32/fn.u16x8.html">arch::wasm32::u16x8</a></li><li><a href="arch/wasm32/fn.u16x8_add.html">arch::wasm32::u16x8_add</a></li><li><a href="arch/wasm32/fn.u16x8_add_sat.html">arch::wasm32::u16x8_add_sat</a></li><li><a href="arch/wasm32/fn.u16x8_all_true.html">arch::wasm32::u16x8_all_true</a></li><li><a href="arch/wasm32/fn.u16x8_avgr.html">arch::wasm32::u16x8_avgr</a></li><li><a href="arch/wasm32/fn.u16x8_bitmask.html">arch::wasm32::u16x8_bitmask</a></li><li><a href="arch/wasm32/fn.u16x8_eq.html">arch::wasm32::u16x8_eq</a></li><li><a href="arch/wasm32/fn.u16x8_extadd_pairwise_u8x16.html">arch::wasm32::u16x8_extadd_pairwise_u8x16</a></li><li><a href="arch/wasm32/fn.u16x8_extend_high_u8x16.html">arch::wasm32::u16x8_extend_high_u8x16</a></li><li><a href="arch/wasm32/fn.u16x8_extend_low_u8x16.html">arch::wasm32::u16x8_extend_low_u8x16</a></li><li><a href="arch/wasm32/fn.u16x8_extmul_high_u8x16.html">arch::wasm32::u16x8_extmul_high_u8x16</a></li><li><a href="arch/wasm32/fn.u16x8_extmul_low_u8x16.html">arch::wasm32::u16x8_extmul_low_u8x16</a></li><li><a href="arch/wasm32/fn.u16x8_extract_lane.html">arch::wasm32::u16x8_extract_lane</a></li><li><a href="arch/wasm32/fn.u16x8_ge.html">arch::wasm32::u16x8_ge</a></li><li><a href="arch/wasm32/fn.u16x8_gt.html">arch::wasm32::u16x8_gt</a></li><li><a href="arch/wasm32/fn.u16x8_le.html">arch::wasm32::u16x8_le</a></li><li><a href="arch/wasm32/fn.u16x8_load_extend_u8x8.html">arch::wasm32::u16x8_load_extend_u8x8</a></li><li><a href="arch/wasm32/fn.u16x8_lt.html">arch::wasm32::u16x8_lt</a></li><li><a href="arch/wasm32/fn.u16x8_max.html">arch::wasm32::u16x8_max</a></li><li><a href="arch/wasm32/fn.u16x8_min.html">arch::wasm32::u16x8_min</a></li><li><a href="arch/wasm32/fn.u16x8_mul.html">arch::wasm32::u16x8_mul</a></li><li><a href="arch/wasm32/fn.u16x8_narrow_i32x4.html">arch::wasm32::u16x8_narrow_i32x4</a></li><li><a href="arch/wasm32/fn.u16x8_ne.html">arch::wasm32::u16x8_ne</a></li><li><a href="arch/wasm32/fn.u16x8_replace_lane.html">arch::wasm32::u16x8_replace_lane</a></li><li><a href="arch/wasm32/fn.u16x8_shl.html">arch::wasm32::u16x8_shl</a></li><li><a href="arch/wasm32/fn.u16x8_shr.html">arch::wasm32::u16x8_shr</a></li><li><a href="arch/wasm32/fn.u16x8_shuffle.html">arch::wasm32::u16x8_shuffle</a></li><li><a href="arch/wasm32/fn.u16x8_splat.html">arch::wasm32::u16x8_splat</a></li><li><a href="arch/wasm32/fn.u16x8_sub.html">arch::wasm32::u16x8_sub</a></li><li><a href="arch/wasm32/fn.u16x8_sub_sat.html">arch::wasm32::u16x8_sub_sat</a></li><li><a href="arch/wasm32/fn.u32x4.html">arch::wasm32::u32x4</a></li><li><a href="arch/wasm32/fn.u32x4_add.html">arch::wasm32::u32x4_add</a></li><li><a href="arch/wasm32/fn.u32x4_all_true.html">arch::wasm32::u32x4_all_true</a></li><li><a href="arch/wasm32/fn.u32x4_bitmask.html">arch::wasm32::u32x4_bitmask</a></li><li><a href="arch/wasm32/fn.u32x4_eq.html">arch::wasm32::u32x4_eq</a></li><li><a href="arch/wasm32/fn.u32x4_extadd_pairwise_u16x8.html">arch::wasm32::u32x4_extadd_pairwise_u16x8</a></li><li><a href="arch/wasm32/fn.u32x4_extend_high_u16x8.html">arch::wasm32::u32x4_extend_high_u16x8</a></li><li><a href="arch/wasm32/fn.u32x4_extend_low_u16x8.html">arch::wasm32::u32x4_extend_low_u16x8</a></li><li><a href="arch/wasm32/fn.u32x4_extmul_high_u16x8.html">arch::wasm32::u32x4_extmul_high_u16x8</a></li><li><a href="arch/wasm32/fn.u32x4_extmul_low_u16x8.html">arch::wasm32::u32x4_extmul_low_u16x8</a></li><li><a href="arch/wasm32/fn.u32x4_extract_lane.html">arch::wasm32::u32x4_extract_lane</a></li><li><a href="arch/wasm32/fn.u32x4_ge.html">arch::wasm32::u32x4_ge</a></li><li><a href="arch/wasm32/fn.u32x4_gt.html">arch::wasm32::u32x4_gt</a></li><li><a href="arch/wasm32/fn.u32x4_le.html">arch::wasm32::u32x4_le</a></li><li><a href="arch/wasm32/fn.u32x4_load_extend_u16x4.html">arch::wasm32::u32x4_load_extend_u16x4</a></li><li><a href="arch/wasm32/fn.u32x4_lt.html">arch::wasm32::u32x4_lt</a></li><li><a href="arch/wasm32/fn.u32x4_max.html">arch::wasm32::u32x4_max</a></li><li><a href="arch/wasm32/fn.u32x4_min.html">arch::wasm32::u32x4_min</a></li><li><a href="arch/wasm32/fn.u32x4_mul.html">arch::wasm32::u32x4_mul</a></li><li><a href="arch/wasm32/fn.u32x4_ne.html">arch::wasm32::u32x4_ne</a></li><li><a href="arch/wasm32/fn.u32x4_replace_lane.html">arch::wasm32::u32x4_replace_lane</a></li><li><a href="arch/wasm32/fn.u32x4_shl.html">arch::wasm32::u32x4_shl</a></li><li><a href="arch/wasm32/fn.u32x4_shr.html">arch::wasm32::u32x4_shr</a></li><li><a href="arch/wasm32/fn.u32x4_shuffle.html">arch::wasm32::u32x4_shuffle</a></li><li><a href="arch/wasm32/fn.u32x4_splat.html">arch::wasm32::u32x4_splat</a></li><li><a href="arch/wasm32/fn.u32x4_sub.html">arch::wasm32::u32x4_sub</a></li><li><a href="arch/wasm32/fn.u32x4_trunc_sat_f32x4.html">arch::wasm32::u32x4_trunc_sat_f32x4</a></li><li><a href="arch/wasm32/fn.u32x4_trunc_sat_f64x2_zero.html">arch::wasm32::u32x4_trunc_sat_f64x2_zero</a></li><li><a href="arch/wasm32/fn.u64x2.html">arch::wasm32::u64x2</a></li><li><a href="arch/wasm32/fn.u64x2_add.html">arch::wasm32::u64x2_add</a></li><li><a href="arch/wasm32/fn.u64x2_all_true.html">arch::wasm32::u64x2_all_true</a></li><li><a href="arch/wasm32/fn.u64x2_bitmask.html">arch::wasm32::u64x2_bitmask</a></li><li><a href="arch/wasm32/fn.u64x2_eq.html">arch::wasm32::u64x2_eq</a></li><li><a href="arch/wasm32/fn.u64x2_extend_high_u32x4.html">arch::wasm32::u64x2_extend_high_u32x4</a></li><li><a href="arch/wasm32/fn.u64x2_extend_low_u32x4.html">arch::wasm32::u64x2_extend_low_u32x4</a></li><li><a href="arch/wasm32/fn.u64x2_extmul_high_u32x4.html">arch::wasm32::u64x2_extmul_high_u32x4</a></li><li><a href="arch/wasm32/fn.u64x2_extmul_low_u32x4.html">arch::wasm32::u64x2_extmul_low_u32x4</a></li><li><a href="arch/wasm32/fn.u64x2_extract_lane.html">arch::wasm32::u64x2_extract_lane</a></li><li><a href="arch/wasm32/fn.u64x2_load_extend_u32x2.html">arch::wasm32::u64x2_load_extend_u32x2</a></li><li><a href="arch/wasm32/fn.u64x2_mul.html">arch::wasm32::u64x2_mul</a></li><li><a href="arch/wasm32/fn.u64x2_ne.html">arch::wasm32::u64x2_ne</a></li><li><a href="arch/wasm32/fn.u64x2_replace_lane.html">arch::wasm32::u64x2_replace_lane</a></li><li><a href="arch/wasm32/fn.u64x2_shl.html">arch::wasm32::u64x2_shl</a></li><li><a href="arch/wasm32/fn.u64x2_shr.html">arch::wasm32::u64x2_shr</a></li><li><a href="arch/wasm32/fn.u64x2_shuffle.html">arch::wasm32::u64x2_shuffle</a></li><li><a href="arch/wasm32/fn.u64x2_splat.html">arch::wasm32::u64x2_splat</a></li><li><a href="arch/wasm32/fn.u64x2_sub.html">arch::wasm32::u64x2_sub</a></li><li><a href="arch/wasm32/fn.u8x16.html">arch::wasm32::u8x16</a></li><li><a href="arch/wasm32/fn.u8x16_add.html">arch::wasm32::u8x16_add</a></li><li><a href="arch/wasm32/fn.u8x16_add_sat.html">arch::wasm32::u8x16_add_sat</a></li><li><a href="arch/wasm32/fn.u8x16_all_true.html">arch::wasm32::u8x16_all_true</a></li><li><a href="arch/wasm32/fn.u8x16_avgr.html">arch::wasm32::u8x16_avgr</a></li><li><a href="arch/wasm32/fn.u8x16_bitmask.html">arch::wasm32::u8x16_bitmask</a></li><li><a href="arch/wasm32/fn.u8x16_eq.html">arch::wasm32::u8x16_eq</a></li><li><a href="arch/wasm32/fn.u8x16_extract_lane.html">arch::wasm32::u8x16_extract_lane</a></li><li><a href="arch/wasm32/fn.u8x16_ge.html">arch::wasm32::u8x16_ge</a></li><li><a href="arch/wasm32/fn.u8x16_gt.html">arch::wasm32::u8x16_gt</a></li><li><a href="arch/wasm32/fn.u8x16_le.html">arch::wasm32::u8x16_le</a></li><li><a href="arch/wasm32/fn.u8x16_lt.html">arch::wasm32::u8x16_lt</a></li><li><a href="arch/wasm32/fn.u8x16_max.html">arch::wasm32::u8x16_max</a></li><li><a href="arch/wasm32/fn.u8x16_min.html">arch::wasm32::u8x16_min</a></li><li><a href="arch/wasm32/fn.u8x16_narrow_i16x8.html">arch::wasm32::u8x16_narrow_i16x8</a></li><li><a href="arch/wasm32/fn.u8x16_ne.html">arch::wasm32::u8x16_ne</a></li><li><a href="arch/wasm32/fn.u8x16_popcnt.html">arch::wasm32::u8x16_popcnt</a></li><li><a href="arch/wasm32/fn.u8x16_replace_lane.html">arch::wasm32::u8x16_replace_lane</a></li><li><a href="arch/wasm32/fn.u8x16_shl.html">arch::wasm32::u8x16_shl</a></li><li><a href="arch/wasm32/fn.u8x16_shr.html">arch::wasm32::u8x16_shr</a></li><li><a href="arch/wasm32/fn.u8x16_shuffle.html">arch::wasm32::u8x16_shuffle</a></li><li><a href="arch/wasm32/fn.u8x16_splat.html">arch::wasm32::u8x16_splat</a></li><li><a href="arch/wasm32/fn.u8x16_sub.html">arch::wasm32::u8x16_sub</a></li><li><a href="arch/wasm32/fn.u8x16_sub_sat.html">arch::wasm32::u8x16_sub_sat</a></li><li><a href="arch/wasm32/fn.u8x16_swizzle.html">arch::wasm32::u8x16_swizzle</a></li><li><a href="arch/wasm32/fn.unreachable.html">arch::wasm32::unreachable</a></li><li><a href="arch/wasm32/fn.v128_and.html">arch::wasm32::v128_and</a></li><li><a href="arch/wasm32/fn.v128_andnot.html">arch::wasm32::v128_andnot</a></li><li><a href="arch/wasm32/fn.v128_any_true.html">arch::wasm32::v128_any_true</a></li><li><a href="arch/wasm32/fn.v128_bitselect.html">arch::wasm32::v128_bitselect</a></li><li><a href="arch/wasm32/fn.v128_load.html">arch::wasm32::v128_load</a></li><li><a href="arch/wasm32/fn.v128_load16_lane.html">arch::wasm32::v128_load16_lane</a></li><li><a href="arch/wasm32/fn.v128_load16_splat.html">arch::wasm32::v128_load16_splat</a></li><li><a href="arch/wasm32/fn.v128_load32_lane.html">arch::wasm32::v128_load32_lane</a></li><li><a href="arch/wasm32/fn.v128_load32_splat.html">arch::wasm32::v128_load32_splat</a></li><li><a href="arch/wasm32/fn.v128_load32_zero.html">arch::wasm32::v128_load32_zero</a></li><li><a href="arch/wasm32/fn.v128_load64_lane.html">arch::wasm32::v128_load64_lane</a></li><li><a href="arch/wasm32/fn.v128_load64_splat.html">arch::wasm32::v128_load64_splat</a></li><li><a href="arch/wasm32/fn.v128_load64_zero.html">arch::wasm32::v128_load64_zero</a></li><li><a href="arch/wasm32/fn.v128_load8_lane.html">arch::wasm32::v128_load8_lane</a></li><li><a href="arch/wasm32/fn.v128_load8_splat.html">arch::wasm32::v128_load8_splat</a></li><li><a href="arch/wasm32/fn.v128_not.html">arch::wasm32::v128_not</a></li><li><a href="arch/wasm32/fn.v128_or.html">arch::wasm32::v128_or</a></li><li><a href="arch/wasm32/fn.v128_store.html">arch::wasm32::v128_store</a></li><li><a href="arch/wasm32/fn.v128_store16_lane.html">arch::wasm32::v128_store16_lane</a></li><li><a href="arch/wasm32/fn.v128_store32_lane.html">arch::wasm32::v128_store32_lane</a></li><li><a href="arch/wasm32/fn.v128_store64_lane.html">arch::wasm32::v128_store64_lane</a></li><li><a href="arch/wasm32/fn.v128_store8_lane.html">arch::wasm32::v128_store8_lane</a></li><li><a href="arch/wasm32/fn.v128_xor.html">arch::wasm32::v128_xor</a></li><li><a href="arch/x86/fn._MM_GET_EXCEPTION_MASK.html">arch::x86::_MM_GET_EXCEPTION_MASK</a></li><li><a href="arch/x86/fn._MM_GET_EXCEPTION_STATE.html">arch::x86::_MM_GET_EXCEPTION_STATE</a></li><li><a href="arch/x86/fn._MM_GET_FLUSH_ZERO_MODE.html">arch::x86::_MM_GET_FLUSH_ZERO_MODE</a></li><li><a href="arch/x86/fn._MM_GET_ROUNDING_MODE.html">arch::x86::_MM_GET_ROUNDING_MODE</a></li><li><a href="arch/x86/fn._MM_SET_EXCEPTION_MASK.html">arch::x86::_MM_SET_EXCEPTION_MASK</a></li><li><a href="arch/x86/fn._MM_SET_EXCEPTION_STATE.html">arch::x86::_MM_SET_EXCEPTION_STATE</a></li><li><a href="arch/x86/fn._MM_SET_FLUSH_ZERO_MODE.html">arch::x86::_MM_SET_FLUSH_ZERO_MODE</a></li><li><a href="arch/x86/fn._MM_SET_ROUNDING_MODE.html">arch::x86::_MM_SET_ROUNDING_MODE</a></li><li><a href="arch/x86/fn._MM_SHUFFLE.html">arch::x86::_MM_SHUFFLE</a></li><li><a href="arch/x86/fn._MM_TRANSPOSE4_PS.html">arch::x86::_MM_TRANSPOSE4_PS</a></li><li><a href="arch/x86/fn.__cpuid.html">arch::x86::__cpuid</a></li><li><a href="arch/x86/fn.__cpuid_count.html">arch::x86::__cpuid_count</a></li><li><a href="arch/x86/fn.__get_cpuid_max.html">arch::x86::__get_cpuid_max</a></li><li><a href="arch/x86/fn.__rdtscp.html">arch::x86::__rdtscp</a></li><li><a href="arch/x86/fn._addcarry_u32.html">arch::x86::_addcarry_u32</a></li><li><a href="arch/x86/fn._addcarryx_u32.html">arch::x86::_addcarryx_u32</a></li><li><a href="arch/x86/fn._andn_u32.html">arch::x86::_andn_u32</a></li><li><a href="arch/x86/fn._bextr2_u32.html">arch::x86::_bextr2_u32</a></li><li><a href="arch/x86/fn._bextr_u32.html">arch::x86::_bextr_u32</a></li><li><a href="arch/x86/fn._bittest.html">arch::x86::_bittest</a></li><li><a href="arch/x86/fn._bittestandcomplement.html">arch::x86::_bittestandcomplement</a></li><li><a href="arch/x86/fn._bittestandreset.html">arch::x86::_bittestandreset</a></li><li><a href="arch/x86/fn._bittestandset.html">arch::x86::_bittestandset</a></li><li><a href="arch/x86/fn._blcfill_u32.html">arch::x86::_blcfill_u32</a></li><li><a href="arch/x86/fn._blcfill_u64.html">arch::x86::_blcfill_u64</a></li><li><a href="arch/x86/fn._blci_u32.html">arch::x86::_blci_u32</a></li><li><a href="arch/x86/fn._blci_u64.html">arch::x86::_blci_u64</a></li><li><a href="arch/x86/fn._blcic_u32.html">arch::x86::_blcic_u32</a></li><li><a href="arch/x86/fn._blcic_u64.html">arch::x86::_blcic_u64</a></li><li><a href="arch/x86/fn._blcmsk_u32.html">arch::x86::_blcmsk_u32</a></li><li><a href="arch/x86/fn._blcmsk_u64.html">arch::x86::_blcmsk_u64</a></li><li><a href="arch/x86/fn._blcs_u32.html">arch::x86::_blcs_u32</a></li><li><a href="arch/x86/fn._blcs_u64.html">arch::x86::_blcs_u64</a></li><li><a href="arch/x86/fn._blsfill_u32.html">arch::x86::_blsfill_u32</a></li><li><a href="arch/x86/fn._blsfill_u64.html">arch::x86::_blsfill_u64</a></li><li><a href="arch/x86/fn._blsi_u32.html">arch::x86::_blsi_u32</a></li><li><a href="arch/x86/fn._blsic_u32.html">arch::x86::_blsic_u32</a></li><li><a href="arch/x86/fn._blsic_u64.html">arch::x86::_blsic_u64</a></li><li><a href="arch/x86/fn._blsmsk_u32.html">arch::x86::_blsmsk_u32</a></li><li><a href="arch/x86/fn._blsr_u32.html">arch::x86::_blsr_u32</a></li><li><a href="arch/x86/fn._bswap.html">arch::x86::_bswap</a></li><li><a href="arch/x86/fn._bzhi_u32.html">arch::x86::_bzhi_u32</a></li><li><a href="arch/x86/fn._fxrstor.html">arch::x86::_fxrstor</a></li><li><a href="arch/x86/fn._fxsave.html">arch::x86::_fxsave</a></li><li><a href="arch/x86/fn._kadd_mask32.html">arch::x86::_kadd_mask32</a></li><li><a href="arch/x86/fn._kadd_mask64.html">arch::x86::_kadd_mask64</a></li><li><a href="arch/x86/fn._kand_mask16.html">arch::x86::_kand_mask16</a></li><li><a href="arch/x86/fn._kand_mask32.html">arch::x86::_kand_mask32</a></li><li><a href="arch/x86/fn._kand_mask64.html">arch::x86::_kand_mask64</a></li><li><a href="arch/x86/fn._kandn_mask16.html">arch::x86::_kandn_mask16</a></li><li><a href="arch/x86/fn._kandn_mask32.html">arch::x86::_kandn_mask32</a></li><li><a href="arch/x86/fn._kandn_mask64.html">arch::x86::_kandn_mask64</a></li><li><a href="arch/x86/fn._knot_mask16.html">arch::x86::_knot_mask16</a></li><li><a href="arch/x86/fn._knot_mask32.html">arch::x86::_knot_mask32</a></li><li><a href="arch/x86/fn._knot_mask64.html">arch::x86::_knot_mask64</a></li><li><a href="arch/x86/fn._kor_mask16.html">arch::x86::_kor_mask16</a></li><li><a href="arch/x86/fn._kor_mask32.html">arch::x86::_kor_mask32</a></li><li><a href="arch/x86/fn._kor_mask64.html">arch::x86::_kor_mask64</a></li><li><a href="arch/x86/fn._kxnor_mask16.html">arch::x86::_kxnor_mask16</a></li><li><a href="arch/x86/fn._kxnor_mask32.html">arch::x86::_kxnor_mask32</a></li><li><a href="arch/x86/fn._kxnor_mask64.html">arch::x86::_kxnor_mask64</a></li><li><a href="arch/x86/fn._kxor_mask16.html">arch::x86::_kxor_mask16</a></li><li><a href="arch/x86/fn._kxor_mask32.html">arch::x86::_kxor_mask32</a></li><li><a href="arch/x86/fn._kxor_mask64.html">arch::x86::_kxor_mask64</a></li><li><a href="arch/x86/fn._load_mask32.html">arch::x86::_load_mask32</a></li><li><a href="arch/x86/fn._load_mask64.html">arch::x86::_load_mask64</a></li><li><a href="arch/x86/fn._lzcnt_u32.html">arch::x86::_lzcnt_u32</a></li><li><a href="arch/x86/fn._mm256_abs_epi16.html">arch::x86::_mm256_abs_epi16</a></li><li><a href="arch/x86/fn._mm256_abs_epi32.html">arch::x86::_mm256_abs_epi32</a></li><li><a href="arch/x86/fn._mm256_abs_epi64.html">arch::x86::_mm256_abs_epi64</a></li><li><a href="arch/x86/fn._mm256_abs_epi8.html">arch::x86::_mm256_abs_epi8</a></li><li><a href="arch/x86/fn._mm256_add_epi16.html">arch::x86::_mm256_add_epi16</a></li><li><a href="arch/x86/fn._mm256_add_epi32.html">arch::x86::_mm256_add_epi32</a></li><li><a href="arch/x86/fn._mm256_add_epi64.html">arch::x86::_mm256_add_epi64</a></li><li><a href="arch/x86/fn._mm256_add_epi8.html">arch::x86::_mm256_add_epi8</a></li><li><a href="arch/x86/fn._mm256_add_pd.html">arch::x86::_mm256_add_pd</a></li><li><a href="arch/x86/fn._mm256_add_ps.html">arch::x86::_mm256_add_ps</a></li><li><a href="arch/x86/fn._mm256_adds_epi16.html">arch::x86::_mm256_adds_epi16</a></li><li><a href="arch/x86/fn._mm256_adds_epi8.html">arch::x86::_mm256_adds_epi8</a></li><li><a href="arch/x86/fn._mm256_adds_epu16.html">arch::x86::_mm256_adds_epu16</a></li><li><a href="arch/x86/fn._mm256_adds_epu8.html">arch::x86::_mm256_adds_epu8</a></li><li><a href="arch/x86/fn._mm256_addsub_pd.html">arch::x86::_mm256_addsub_pd</a></li><li><a href="arch/x86/fn._mm256_addsub_ps.html">arch::x86::_mm256_addsub_ps</a></li><li><a href="arch/x86/fn._mm256_aesdec_epi128.html">arch::x86::_mm256_aesdec_epi128</a></li><li><a href="arch/x86/fn._mm256_aesdeclast_epi128.html">arch::x86::_mm256_aesdeclast_epi128</a></li><li><a href="arch/x86/fn._mm256_aesenc_epi128.html">arch::x86::_mm256_aesenc_epi128</a></li><li><a href="arch/x86/fn._mm256_aesenclast_epi128.html">arch::x86::_mm256_aesenclast_epi128</a></li><li><a href="arch/x86/fn._mm256_alignr_epi32.html">arch::x86::_mm256_alignr_epi32</a></li><li><a href="arch/x86/fn._mm256_alignr_epi64.html">arch::x86::_mm256_alignr_epi64</a></li><li><a href="arch/x86/fn._mm256_alignr_epi8.html">arch::x86::_mm256_alignr_epi8</a></li><li><a href="arch/x86/fn._mm256_and_pd.html">arch::x86::_mm256_and_pd</a></li><li><a href="arch/x86/fn._mm256_and_ps.html">arch::x86::_mm256_and_ps</a></li><li><a href="arch/x86/fn._mm256_and_si256.html">arch::x86::_mm256_and_si256</a></li><li><a href="arch/x86/fn._mm256_andnot_pd.html">arch::x86::_mm256_andnot_pd</a></li><li><a href="arch/x86/fn._mm256_andnot_ps.html">arch::x86::_mm256_andnot_ps</a></li><li><a href="arch/x86/fn._mm256_andnot_si256.html">arch::x86::_mm256_andnot_si256</a></li><li><a href="arch/x86/fn._mm256_avg_epu16.html">arch::x86::_mm256_avg_epu16</a></li><li><a href="arch/x86/fn._mm256_avg_epu8.html">arch::x86::_mm256_avg_epu8</a></li><li><a href="arch/x86/fn._mm256_bitshuffle_epi64_mask.html">arch::x86::_mm256_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_blend_epi16.html">arch::x86::_mm256_blend_epi16</a></li><li><a href="arch/x86/fn._mm256_blend_epi32.html">arch::x86::_mm256_blend_epi32</a></li><li><a href="arch/x86/fn._mm256_blend_pd.html">arch::x86::_mm256_blend_pd</a></li><li><a href="arch/x86/fn._mm256_blend_ps.html">arch::x86::_mm256_blend_ps</a></li><li><a href="arch/x86/fn._mm256_blendv_epi8.html">arch::x86::_mm256_blendv_epi8</a></li><li><a href="arch/x86/fn._mm256_blendv_pd.html">arch::x86::_mm256_blendv_pd</a></li><li><a href="arch/x86/fn._mm256_blendv_ps.html">arch::x86::_mm256_blendv_ps</a></li><li><a href="arch/x86/fn._mm256_broadcast_f32x4.html">arch::x86::_mm256_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm256_broadcast_i32x4.html">arch::x86::_mm256_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm256_broadcast_pd.html">arch::x86::_mm256_broadcast_pd</a></li><li><a href="arch/x86/fn._mm256_broadcast_ps.html">arch::x86::_mm256_broadcast_ps</a></li><li><a href="arch/x86/fn._mm256_broadcast_sd.html">arch::x86::_mm256_broadcast_sd</a></li><li><a href="arch/x86/fn._mm256_broadcast_ss.html">arch::x86::_mm256_broadcast_ss</a></li><li><a href="arch/x86/fn._mm256_broadcastb_epi8.html">arch::x86::_mm256_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm256_broadcastd_epi32.html">arch::x86::_mm256_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm256_broadcastmb_epi64.html">arch::x86::_mm256_broadcastmb_epi64</a></li><li><a href="arch/x86/fn._mm256_broadcastmw_epi32.html">arch::x86::_mm256_broadcastmw_epi32</a></li><li><a href="arch/x86/fn._mm256_broadcastq_epi64.html">arch::x86::_mm256_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm256_broadcastsd_pd.html">arch::x86::_mm256_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm256_broadcastsi128_si256.html">arch::x86::_mm256_broadcastsi128_si256</a></li><li><a href="arch/x86/fn._mm256_broadcastss_ps.html">arch::x86::_mm256_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm256_broadcastw_epi16.html">arch::x86::_mm256_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm256_bslli_epi128.html">arch::x86::_mm256_bslli_epi128</a></li><li><a href="arch/x86/fn._mm256_bsrli_epi128.html">arch::x86::_mm256_bsrli_epi128</a></li><li><a href="arch/x86/fn._mm256_castpd128_pd256.html">arch::x86::_mm256_castpd128_pd256</a></li><li><a href="arch/x86/fn._mm256_castpd256_pd128.html">arch::x86::_mm256_castpd256_pd128</a></li><li><a href="arch/x86/fn._mm256_castpd_ps.html">arch::x86::_mm256_castpd_ps</a></li><li><a href="arch/x86/fn._mm256_castpd_si256.html">arch::x86::_mm256_castpd_si256</a></li><li><a href="arch/x86/fn._mm256_castps128_ps256.html">arch::x86::_mm256_castps128_ps256</a></li><li><a href="arch/x86/fn._mm256_castps256_ps128.html">arch::x86::_mm256_castps256_ps128</a></li><li><a href="arch/x86/fn._mm256_castps_pd.html">arch::x86::_mm256_castps_pd</a></li><li><a href="arch/x86/fn._mm256_castps_si256.html">arch::x86::_mm256_castps_si256</a></li><li><a href="arch/x86/fn._mm256_castsi128_si256.html">arch::x86::_mm256_castsi128_si256</a></li><li><a href="arch/x86/fn._mm256_castsi256_pd.html">arch::x86::_mm256_castsi256_pd</a></li><li><a href="arch/x86/fn._mm256_castsi256_ps.html">arch::x86::_mm256_castsi256_ps</a></li><li><a href="arch/x86/fn._mm256_castsi256_si128.html">arch::x86::_mm256_castsi256_si128</a></li><li><a href="arch/x86/fn._mm256_ceil_pd.html">arch::x86::_mm256_ceil_pd</a></li><li><a href="arch/x86/fn._mm256_ceil_ps.html">arch::x86::_mm256_ceil_ps</a></li><li><a href="arch/x86/fn._mm256_clmulepi64_epi128.html">arch::x86::_mm256_clmulepi64_epi128</a></li><li><a href="arch/x86/fn._mm256_cmp_epi16_mask.html">arch::x86::_mm256_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epi32_mask.html">arch::x86::_mm256_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epi64_mask.html">arch::x86::_mm256_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epi8_mask.html">arch::x86::_mm256_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epu16_mask.html">arch::x86::_mm256_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epu32_mask.html">arch::x86::_mm256_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epu64_mask.html">arch::x86::_mm256_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_epu8_mask.html">arch::x86::_mm256_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_pd.html">arch::x86::_mm256_cmp_pd</a></li><li><a href="arch/x86/fn._mm256_cmp_pd_mask.html">arch::x86::_mm256_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm256_cmp_ps.html">arch::x86::_mm256_cmp_ps</a></li><li><a href="arch/x86/fn._mm256_cmp_ps_mask.html">arch::x86::_mm256_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi16.html">arch::x86::_mm256_cmpeq_epi16</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi16_mask.html">arch::x86::_mm256_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi32.html">arch::x86::_mm256_cmpeq_epi32</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi32_mask.html">arch::x86::_mm256_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi64.html">arch::x86::_mm256_cmpeq_epi64</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi64_mask.html">arch::x86::_mm256_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi8.html">arch::x86::_mm256_cmpeq_epi8</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epi8_mask.html">arch::x86::_mm256_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epu16_mask.html">arch::x86::_mm256_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epu32_mask.html">arch::x86::_mm256_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epu64_mask.html">arch::x86::_mm256_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpeq_epu8_mask.html">arch::x86::_mm256_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epi16_mask.html">arch::x86::_mm256_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epi32_mask.html">arch::x86::_mm256_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epi64_mask.html">arch::x86::_mm256_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epi8_mask.html">arch::x86::_mm256_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epu16_mask.html">arch::x86::_mm256_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epu32_mask.html">arch::x86::_mm256_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epu64_mask.html">arch::x86::_mm256_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpge_epu8_mask.html">arch::x86::_mm256_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi16.html">arch::x86::_mm256_cmpgt_epi16</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi16_mask.html">arch::x86::_mm256_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi32.html">arch::x86::_mm256_cmpgt_epi32</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi32_mask.html">arch::x86::_mm256_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi64.html">arch::x86::_mm256_cmpgt_epi64</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi64_mask.html">arch::x86::_mm256_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi8.html">arch::x86::_mm256_cmpgt_epi8</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epi8_mask.html">arch::x86::_mm256_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epu16_mask.html">arch::x86::_mm256_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epu32_mask.html">arch::x86::_mm256_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epu64_mask.html">arch::x86::_mm256_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpgt_epu8_mask.html">arch::x86::_mm256_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epi16_mask.html">arch::x86::_mm256_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epi32_mask.html">arch::x86::_mm256_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epi64_mask.html">arch::x86::_mm256_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epi8_mask.html">arch::x86::_mm256_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epu16_mask.html">arch::x86::_mm256_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epu32_mask.html">arch::x86::_mm256_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epu64_mask.html">arch::x86::_mm256_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmple_epu8_mask.html">arch::x86::_mm256_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epi16_mask.html">arch::x86::_mm256_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epi32_mask.html">arch::x86::_mm256_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epi64_mask.html">arch::x86::_mm256_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epi8_mask.html">arch::x86::_mm256_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epu16_mask.html">arch::x86::_mm256_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epu32_mask.html">arch::x86::_mm256_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epu64_mask.html">arch::x86::_mm256_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmplt_epu8_mask.html">arch::x86::_mm256_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epi16_mask.html">arch::x86::_mm256_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epi32_mask.html">arch::x86::_mm256_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epi64_mask.html">arch::x86::_mm256_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epi8_mask.html">arch::x86::_mm256_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epu16_mask.html">arch::x86::_mm256_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epu32_mask.html">arch::x86::_mm256_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epu64_mask.html">arch::x86::_mm256_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_cmpneq_epu8_mask.html">arch::x86::_mm256_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_conflict_epi32.html">arch::x86::_mm256_conflict_epi32</a></li><li><a href="arch/x86/fn._mm256_conflict_epi64.html">arch::x86::_mm256_conflict_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepi16_epi32.html">arch::x86::_mm256_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtepi16_epi64.html">arch::x86::_mm256_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepi16_epi8.html">arch::x86::_mm256_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtepi32_epi16.html">arch::x86::_mm256_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtepi32_epi64.html">arch::x86::_mm256_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepi32_epi8.html">arch::x86::_mm256_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtepi32_pd.html">arch::x86::_mm256_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm256_cvtepi32_ps.html">arch::x86::_mm256_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm256_cvtepi64_epi16.html">arch::x86::_mm256_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtepi64_epi32.html">arch::x86::_mm256_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtepi64_epi8.html">arch::x86::_mm256_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtepi8_epi16.html">arch::x86::_mm256_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtepi8_epi32.html">arch::x86::_mm256_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtepi8_epi64.html">arch::x86::_mm256_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepu16_epi32.html">arch::x86::_mm256_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtepu16_epi64.html">arch::x86::_mm256_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepu32_epi64.html">arch::x86::_mm256_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtepu32_pd.html">arch::x86::_mm256_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm256_cvtepu8_epi16.html">arch::x86::_mm256_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtepu8_epi32.html">arch::x86::_mm256_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtepu8_epi64.html">arch::x86::_mm256_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm256_cvtne2ps_pbh.html">arch::x86::_mm256_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm256_cvtneps_pbh.html">arch::x86::_mm256_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm256_cvtpd_epi32.html">arch::x86::_mm256_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtpd_epu32.html">arch::x86::_mm256_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm256_cvtpd_ps.html">arch::x86::_mm256_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm256_cvtph_ps.html">arch::x86::_mm256_cvtph_ps</a></li><li><a href="arch/x86/fn._mm256_cvtps_epi32.html">arch::x86::_mm256_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtps_epu32.html">arch::x86::_mm256_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm256_cvtps_pd.html">arch::x86::_mm256_cvtps_pd</a></li><li><a href="arch/x86/fn._mm256_cvtps_ph.html">arch::x86::_mm256_cvtps_ph</a></li><li><a href="arch/x86/fn._mm256_cvtsd_f64.html">arch::x86::_mm256_cvtsd_f64</a></li><li><a href="arch/x86/fn._mm256_cvtsepi16_epi8.html">arch::x86::_mm256_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtsepi32_epi16.html">arch::x86::_mm256_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtsepi32_epi8.html">arch::x86::_mm256_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtsepi64_epi16.html">arch::x86::_mm256_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtsepi64_epi32.html">arch::x86::_mm256_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtsepi64_epi8.html">arch::x86::_mm256_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtsi256_si32.html">arch::x86::_mm256_cvtsi256_si32</a></li><li><a href="arch/x86/fn._mm256_cvtss_f32.html">arch::x86::_mm256_cvtss_f32</a></li><li><a href="arch/x86/fn._mm256_cvttpd_epi32.html">arch::x86::_mm256_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm256_cvttpd_epu32.html">arch::x86::_mm256_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm256_cvttps_epi32.html">arch::x86::_mm256_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm256_cvttps_epu32.html">arch::x86::_mm256_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm256_cvtusepi16_epi8.html">arch::x86::_mm256_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtusepi32_epi16.html">arch::x86::_mm256_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtusepi32_epi8.html">arch::x86::_mm256_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_cvtusepi64_epi16.html">arch::x86::_mm256_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_cvtusepi64_epi32.html">arch::x86::_mm256_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_cvtusepi64_epi8.html">arch::x86::_mm256_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_dbsad_epu8.html">arch::x86::_mm256_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm256_div_pd.html">arch::x86::_mm256_div_pd</a></li><li><a href="arch/x86/fn._mm256_div_ps.html">arch::x86::_mm256_div_ps</a></li><li><a href="arch/x86/fn._mm256_dp_ps.html">arch::x86::_mm256_dp_ps</a></li><li><a href="arch/x86/fn._mm256_dpbf16_ps.html">arch::x86::_mm256_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm256_dpbusd_epi32.html">arch::x86::_mm256_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm256_dpbusds_epi32.html">arch::x86::_mm256_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm256_dpwssd_epi32.html">arch::x86::_mm256_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm256_dpwssds_epi32.html">arch::x86::_mm256_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm256_extract_epi16.html">arch::x86::_mm256_extract_epi16</a></li><li><a href="arch/x86/fn._mm256_extract_epi32.html">arch::x86::_mm256_extract_epi32</a></li><li><a href="arch/x86/fn._mm256_extract_epi8.html">arch::x86::_mm256_extract_epi8</a></li><li><a href="arch/x86/fn._mm256_extractf128_pd.html">arch::x86::_mm256_extractf128_pd</a></li><li><a href="arch/x86/fn._mm256_extractf128_ps.html">arch::x86::_mm256_extractf128_ps</a></li><li><a href="arch/x86/fn._mm256_extractf128_si256.html">arch::x86::_mm256_extractf128_si256</a></li><li><a href="arch/x86/fn._mm256_extractf32x4_ps.html">arch::x86::_mm256_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm256_extracti128_si256.html">arch::x86::_mm256_extracti128_si256</a></li><li><a href="arch/x86/fn._mm256_extracti32x4_epi32.html">arch::x86::_mm256_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm256_fixupimm_pd.html">arch::x86::_mm256_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm256_fixupimm_ps.html">arch::x86::_mm256_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm256_floor_pd.html">arch::x86::_mm256_floor_pd</a></li><li><a href="arch/x86/fn._mm256_floor_ps.html">arch::x86::_mm256_floor_ps</a></li><li><a href="arch/x86/fn._mm256_fmadd_pd.html">arch::x86::_mm256_fmadd_pd</a></li><li><a href="arch/x86/fn._mm256_fmadd_ps.html">arch::x86::_mm256_fmadd_ps</a></li><li><a href="arch/x86/fn._mm256_fmaddsub_pd.html">arch::x86::_mm256_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm256_fmaddsub_ps.html">arch::x86::_mm256_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm256_fmsub_pd.html">arch::x86::_mm256_fmsub_pd</a></li><li><a href="arch/x86/fn._mm256_fmsub_ps.html">arch::x86::_mm256_fmsub_ps</a></li><li><a href="arch/x86/fn._mm256_fmsubadd_pd.html">arch::x86::_mm256_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm256_fmsubadd_ps.html">arch::x86::_mm256_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm256_fnmadd_pd.html">arch::x86::_mm256_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm256_fnmadd_ps.html">arch::x86::_mm256_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm256_fnmsub_pd.html">arch::x86::_mm256_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm256_fnmsub_ps.html">arch::x86::_mm256_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm256_getexp_pd.html">arch::x86::_mm256_getexp_pd</a></li><li><a href="arch/x86/fn._mm256_getexp_ps.html">arch::x86::_mm256_getexp_ps</a></li><li><a href="arch/x86/fn._mm256_getmant_pd.html">arch::x86::_mm256_getmant_pd</a></li><li><a href="arch/x86/fn._mm256_getmant_ps.html">arch::x86::_mm256_getmant_ps</a></li><li><a href="arch/x86/fn._mm256_gf2p8affine_epi64_epi8.html">arch::x86::_mm256_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm256_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_gf2p8mul_epi8.html">arch::x86::_mm256_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm256_hadd_epi16.html">arch::x86::_mm256_hadd_epi16</a></li><li><a href="arch/x86/fn._mm256_hadd_epi32.html">arch::x86::_mm256_hadd_epi32</a></li><li><a href="arch/x86/fn._mm256_hadd_pd.html">arch::x86::_mm256_hadd_pd</a></li><li><a href="arch/x86/fn._mm256_hadd_ps.html">arch::x86::_mm256_hadd_ps</a></li><li><a href="arch/x86/fn._mm256_hadds_epi16.html">arch::x86::_mm256_hadds_epi16</a></li><li><a href="arch/x86/fn._mm256_hsub_epi16.html">arch::x86::_mm256_hsub_epi16</a></li><li><a href="arch/x86/fn._mm256_hsub_epi32.html">arch::x86::_mm256_hsub_epi32</a></li><li><a href="arch/x86/fn._mm256_hsub_pd.html">arch::x86::_mm256_hsub_pd</a></li><li><a href="arch/x86/fn._mm256_hsub_ps.html">arch::x86::_mm256_hsub_ps</a></li><li><a href="arch/x86/fn._mm256_hsubs_epi16.html">arch::x86::_mm256_hsubs_epi16</a></li><li><a href="arch/x86/fn._mm256_i32gather_epi32.html">arch::x86::_mm256_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm256_i32gather_epi64.html">arch::x86::_mm256_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm256_i32gather_pd.html">arch::x86::_mm256_i32gather_pd</a></li><li><a href="arch/x86/fn._mm256_i32gather_ps.html">arch::x86::_mm256_i32gather_ps</a></li><li><a href="arch/x86/fn._mm256_i64gather_epi32.html">arch::x86::_mm256_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm256_i64gather_epi64.html">arch::x86::_mm256_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm256_i64gather_pd.html">arch::x86::_mm256_i64gather_pd</a></li><li><a href="arch/x86/fn._mm256_i64gather_ps.html">arch::x86::_mm256_i64gather_ps</a></li><li><a href="arch/x86/fn._mm256_insert_epi16.html">arch::x86::_mm256_insert_epi16</a></li><li><a href="arch/x86/fn._mm256_insert_epi32.html">arch::x86::_mm256_insert_epi32</a></li><li><a href="arch/x86/fn._mm256_insert_epi8.html">arch::x86::_mm256_insert_epi8</a></li><li><a href="arch/x86/fn._mm256_insertf128_pd.html">arch::x86::_mm256_insertf128_pd</a></li><li><a href="arch/x86/fn._mm256_insertf128_ps.html">arch::x86::_mm256_insertf128_ps</a></li><li><a href="arch/x86/fn._mm256_insertf128_si256.html">arch::x86::_mm256_insertf128_si256</a></li><li><a href="arch/x86/fn._mm256_insertf32x4.html">arch::x86::_mm256_insertf32x4</a></li><li><a href="arch/x86/fn._mm256_inserti128_si256.html">arch::x86::_mm256_inserti128_si256</a></li><li><a href="arch/x86/fn._mm256_inserti32x4.html">arch::x86::_mm256_inserti32x4</a></li><li><a href="arch/x86/fn._mm256_lddqu_si256.html">arch::x86::_mm256_lddqu_si256</a></li><li><a href="arch/x86/fn._mm256_load_epi32.html">arch::x86::_mm256_load_epi32</a></li><li><a href="arch/x86/fn._mm256_load_epi64.html">arch::x86::_mm256_load_epi64</a></li><li><a href="arch/x86/fn._mm256_load_pd.html">arch::x86::_mm256_load_pd</a></li><li><a href="arch/x86/fn._mm256_load_ps.html">arch::x86::_mm256_load_ps</a></li><li><a href="arch/x86/fn._mm256_load_si256.html">arch::x86::_mm256_load_si256</a></li><li><a href="arch/x86/fn._mm256_loadu2_m128.html">arch::x86::_mm256_loadu2_m128</a></li><li><a href="arch/x86/fn._mm256_loadu2_m128d.html">arch::x86::_mm256_loadu2_m128d</a></li><li><a href="arch/x86/fn._mm256_loadu2_m128i.html">arch::x86::_mm256_loadu2_m128i</a></li><li><a href="arch/x86/fn._mm256_loadu_epi16.html">arch::x86::_mm256_loadu_epi16</a></li><li><a href="arch/x86/fn._mm256_loadu_epi32.html">arch::x86::_mm256_loadu_epi32</a></li><li><a href="arch/x86/fn._mm256_loadu_epi64.html">arch::x86::_mm256_loadu_epi64</a></li><li><a href="arch/x86/fn._mm256_loadu_epi8.html">arch::x86::_mm256_loadu_epi8</a></li><li><a href="arch/x86/fn._mm256_loadu_pd.html">arch::x86::_mm256_loadu_pd</a></li><li><a href="arch/x86/fn._mm256_loadu_ps.html">arch::x86::_mm256_loadu_ps</a></li><li><a href="arch/x86/fn._mm256_loadu_si256.html">arch::x86::_mm256_loadu_si256</a></li><li><a href="arch/x86/fn._mm256_lzcnt_epi32.html">arch::x86::_mm256_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_lzcnt_epi64.html">arch::x86::_mm256_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_madd52hi_epu64.html">arch::x86::_mm256_madd52hi_epu64</a></li><li><a href="arch/x86/fn._mm256_madd52lo_epu64.html">arch::x86::_mm256_madd52lo_epu64</a></li><li><a href="arch/x86/fn._mm256_madd_epi16.html">arch::x86::_mm256_madd_epi16</a></li><li><a href="arch/x86/fn._mm256_maddubs_epi16.html">arch::x86::_mm256_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_epi16.html">arch::x86::_mm256_mask2_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_epi32.html">arch::x86::_mm256_mask2_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_epi64.html">arch::x86::_mm256_mask2_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_epi8.html">arch::x86::_mm256_mask2_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_pd.html">arch::x86::_mm256_mask2_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm256_mask2_permutex2var_ps.html">arch::x86::_mm256_mask2_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fmadd_pd.html">arch::x86::_mm256_mask3_fmadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fmadd_ps.html">arch::x86::_mm256_mask3_fmadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fmaddsub_pd.html">arch::x86::_mm256_mask3_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fmaddsub_ps.html">arch::x86::_mm256_mask3_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fmsub_pd.html">arch::x86::_mm256_mask3_fmsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fmsub_ps.html">arch::x86::_mm256_mask3_fmsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fmsubadd_pd.html">arch::x86::_mm256_mask3_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fmsubadd_ps.html">arch::x86::_mm256_mask3_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fnmadd_pd.html">arch::x86::_mm256_mask3_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fnmadd_ps.html">arch::x86::_mm256_mask3_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask3_fnmsub_pd.html">arch::x86::_mm256_mask3_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask3_fnmsub_ps.html">arch::x86::_mm256_mask3_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask_abs_epi16.html">arch::x86::_mm256_mask_abs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_abs_epi32.html">arch::x86::_mm256_mask_abs_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_abs_epi64.html">arch::x86::_mm256_mask_abs_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_abs_epi8.html">arch::x86::_mm256_mask_abs_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_add_epi16.html">arch::x86::_mm256_mask_add_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_add_epi32.html">arch::x86::_mm256_mask_add_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_add_epi64.html">arch::x86::_mm256_mask_add_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_add_epi8.html">arch::x86::_mm256_mask_add_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_add_pd.html">arch::x86::_mm256_mask_add_pd</a></li><li><a href="arch/x86/fn._mm256_mask_add_ps.html">arch::x86::_mm256_mask_add_ps</a></li><li><a href="arch/x86/fn._mm256_mask_adds_epi16.html">arch::x86::_mm256_mask_adds_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_adds_epi8.html">arch::x86::_mm256_mask_adds_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_adds_epu16.html">arch::x86::_mm256_mask_adds_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_adds_epu8.html">arch::x86::_mm256_mask_adds_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_alignr_epi32.html">arch::x86::_mm256_mask_alignr_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_alignr_epi64.html">arch::x86::_mm256_mask_alignr_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_alignr_epi8.html">arch::x86::_mm256_mask_alignr_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_and_epi32.html">arch::x86::_mm256_mask_and_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_and_epi64.html">arch::x86::_mm256_mask_and_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_andnot_epi32.html">arch::x86::_mm256_mask_andnot_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_andnot_epi64.html">arch::x86::_mm256_mask_andnot_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_avg_epu16.html">arch::x86::_mm256_mask_avg_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_avg_epu8.html">arch::x86::_mm256_mask_avg_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_bitshuffle_epi64_mask.html">arch::x86::_mm256_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_blend_epi16.html">arch::x86::_mm256_mask_blend_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_blend_epi32.html">arch::x86::_mm256_mask_blend_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_blend_epi64.html">arch::x86::_mm256_mask_blend_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_blend_epi8.html">arch::x86::_mm256_mask_blend_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_blend_pd.html">arch::x86::_mm256_mask_blend_pd</a></li><li><a href="arch/x86/fn._mm256_mask_blend_ps.html">arch::x86::_mm256_mask_blend_ps</a></li><li><a href="arch/x86/fn._mm256_mask_broadcast_f32x4.html">arch::x86::_mm256_mask_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm256_mask_broadcast_i32x4.html">arch::x86::_mm256_mask_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastb_epi8.html">arch::x86::_mm256_mask_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastd_epi32.html">arch::x86::_mm256_mask_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastq_epi64.html">arch::x86::_mm256_mask_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastsd_pd.html">arch::x86::_mm256_mask_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastss_ps.html">arch::x86::_mm256_mask_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm256_mask_broadcastw_epi16.html">arch::x86::_mm256_mask_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epi16_mask.html">arch::x86::_mm256_mask_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epi32_mask.html">arch::x86::_mm256_mask_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epi64_mask.html">arch::x86::_mm256_mask_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epi8_mask.html">arch::x86::_mm256_mask_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epu16_mask.html">arch::x86::_mm256_mask_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epu32_mask.html">arch::x86::_mm256_mask_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epu64_mask.html">arch::x86::_mm256_mask_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_epu8_mask.html">arch::x86::_mm256_mask_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_pd_mask.html">arch::x86::_mm256_mask_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmp_ps_mask.html">arch::x86::_mm256_mask_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epi16_mask.html">arch::x86::_mm256_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epi32_mask.html">arch::x86::_mm256_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epi64_mask.html">arch::x86::_mm256_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epi8_mask.html">arch::x86::_mm256_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epu16_mask.html">arch::x86::_mm256_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epu32_mask.html">arch::x86::_mm256_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epu64_mask.html">arch::x86::_mm256_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpeq_epu8_mask.html">arch::x86::_mm256_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epi16_mask.html">arch::x86::_mm256_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epi32_mask.html">arch::x86::_mm256_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epi64_mask.html">arch::x86::_mm256_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epi8_mask.html">arch::x86::_mm256_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epu16_mask.html">arch::x86::_mm256_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epu32_mask.html">arch::x86::_mm256_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epu64_mask.html">arch::x86::_mm256_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpge_epu8_mask.html">arch::x86::_mm256_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epi16_mask.html">arch::x86::_mm256_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epi32_mask.html">arch::x86::_mm256_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epi64_mask.html">arch::x86::_mm256_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epi8_mask.html">arch::x86::_mm256_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epu16_mask.html">arch::x86::_mm256_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epu32_mask.html">arch::x86::_mm256_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epu64_mask.html">arch::x86::_mm256_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpgt_epu8_mask.html">arch::x86::_mm256_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epi16_mask.html">arch::x86::_mm256_mask_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epi32_mask.html">arch::x86::_mm256_mask_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epi64_mask.html">arch::x86::_mm256_mask_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epi8_mask.html">arch::x86::_mm256_mask_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epu16_mask.html">arch::x86::_mm256_mask_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epu32_mask.html">arch::x86::_mm256_mask_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epu64_mask.html">arch::x86::_mm256_mask_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmple_epu8_mask.html">arch::x86::_mm256_mask_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epi16_mask.html">arch::x86::_mm256_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epi32_mask.html">arch::x86::_mm256_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epi64_mask.html">arch::x86::_mm256_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epi8_mask.html">arch::x86::_mm256_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epu16_mask.html">arch::x86::_mm256_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epu32_mask.html">arch::x86::_mm256_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epu64_mask.html">arch::x86::_mm256_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmplt_epu8_mask.html">arch::x86::_mm256_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epi16_mask.html">arch::x86::_mm256_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epi32_mask.html">arch::x86::_mm256_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epi64_mask.html">arch::x86::_mm256_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epi8_mask.html">arch::x86::_mm256_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epu16_mask.html">arch::x86::_mm256_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epu32_mask.html">arch::x86::_mm256_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epu64_mask.html">arch::x86::_mm256_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_cmpneq_epu8_mask.html">arch::x86::_mm256_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_compress_epi16.html">arch::x86::_mm256_mask_compress_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_compress_epi32.html">arch::x86::_mm256_mask_compress_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_compress_epi64.html">arch::x86::_mm256_mask_compress_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_compress_epi8.html">arch::x86::_mm256_mask_compress_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_compress_pd.html">arch::x86::_mm256_mask_compress_pd</a></li><li><a href="arch/x86/fn._mm256_mask_compress_ps.html">arch::x86::_mm256_mask_compress_ps</a></li><li><a href="arch/x86/fn._mm256_mask_conflict_epi32.html">arch::x86::_mm256_mask_conflict_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_conflict_epi64.html">arch::x86::_mm256_mask_conflict_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvt_roundps_ph.html">arch::x86::_mm256_mask_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi16_epi32.html">arch::x86::_mm256_mask_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi16_epi64.html">arch::x86::_mm256_mask_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi16_epi8.html">arch::x86::_mm256_mask_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi16_storeu_epi8.html">arch::x86::_mm256_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_epi16.html">arch::x86::_mm256_mask_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_epi64.html">arch::x86::_mm256_mask_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_epi8.html">arch::x86::_mm256_mask_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_pd.html">arch::x86::_mm256_mask_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_ps.html">arch::x86::_mm256_mask_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_storeu_epi16.html">arch::x86::_mm256_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi32_storeu_epi8.html">arch::x86::_mm256_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_epi16.html">arch::x86::_mm256_mask_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_epi32.html">arch::x86::_mm256_mask_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_epi8.html">arch::x86::_mm256_mask_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_storeu_epi16.html">arch::x86::_mm256_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_storeu_epi32.html">arch::x86::_mm256_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi64_storeu_epi8.html">arch::x86::_mm256_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi8_epi16.html">arch::x86::_mm256_mask_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi8_epi32.html">arch::x86::_mm256_mask_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepi8_epi64.html">arch::x86::_mm256_mask_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu16_epi32.html">arch::x86::_mm256_mask_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu16_epi64.html">arch::x86::_mm256_mask_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu32_epi64.html">arch::x86::_mm256_mask_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu32_pd.html">arch::x86::_mm256_mask_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu8_epi16.html">arch::x86::_mm256_mask_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu8_epi32.html">arch::x86::_mm256_mask_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtepu8_epi64.html">arch::x86::_mm256_mask_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_cvtne2ps_pbh.html">arch::x86::_mm256_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm256_mask_cvtneps_pbh.html">arch::x86::_mm256_mask_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm256_mask_cvtpd_epi32.html">arch::x86::_mm256_mask_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtpd_epu32.html">arch::x86::_mm256_mask_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtpd_ps.html">arch::x86::_mm256_mask_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm256_mask_cvtph_ps.html">arch::x86::_mm256_mask_cvtph_ps</a></li><li><a href="arch/x86/fn._mm256_mask_cvtps_epi32.html">arch::x86::_mm256_mask_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtps_epu32.html">arch::x86::_mm256_mask_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtps_ph.html">arch::x86::_mm256_mask_cvtps_ph</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi16_epi8.html">arch::x86::_mm256_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi16_storeu_epi8.html">arch::x86::_mm256_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi32_epi16.html">arch::x86::_mm256_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi32_epi8.html">arch::x86::_mm256_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi32_storeu_epi16.html">arch::x86::_mm256_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi32_storeu_epi8.html">arch::x86::_mm256_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_epi16.html">arch::x86::_mm256_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_epi32.html">arch::x86::_mm256_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_epi8.html">arch::x86::_mm256_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_storeu_epi16.html">arch::x86::_mm256_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_storeu_epi32.html">arch::x86::_mm256_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtsepi64_storeu_epi8.html">arch::x86::_mm256_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvttpd_epi32.html">arch::x86::_mm256_mask_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvttpd_epu32.html">arch::x86::_mm256_mask_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_cvttps_epi32.html">arch::x86::_mm256_mask_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvttps_epu32.html">arch::x86::_mm256_mask_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi16_epi8.html">arch::x86::_mm256_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi16_storeu_epi8.html">arch::x86::_mm256_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi32_epi16.html">arch::x86::_mm256_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi32_epi8.html">arch::x86::_mm256_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi32_storeu_epi16.html">arch::x86::_mm256_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi32_storeu_epi8.html">arch::x86::_mm256_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_epi16.html">arch::x86::_mm256_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_epi32.html">arch::x86::_mm256_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_epi8.html">arch::x86::_mm256_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_storeu_epi16.html">arch::x86::_mm256_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_storeu_epi32.html">arch::x86::_mm256_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_cvtusepi64_storeu_epi8.html">arch::x86::_mm256_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_dbsad_epu8.html">arch::x86::_mm256_mask_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_div_pd.html">arch::x86::_mm256_mask_div_pd</a></li><li><a href="arch/x86/fn._mm256_mask_div_ps.html">arch::x86::_mm256_mask_div_ps</a></li><li><a href="arch/x86/fn._mm256_mask_dpbf16_ps.html">arch::x86::_mm256_mask_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm256_mask_dpbusd_epi32.html">arch::x86::_mm256_mask_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_dpbusds_epi32.html">arch::x86::_mm256_mask_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_dpwssd_epi32.html">arch::x86::_mm256_mask_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_dpwssds_epi32.html">arch::x86::_mm256_mask_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_expand_epi16.html">arch::x86::_mm256_mask_expand_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_expand_epi32.html">arch::x86::_mm256_mask_expand_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_expand_epi64.html">arch::x86::_mm256_mask_expand_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_expand_epi8.html">arch::x86::_mm256_mask_expand_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_expand_pd.html">arch::x86::_mm256_mask_expand_pd</a></li><li><a href="arch/x86/fn._mm256_mask_expand_ps.html">arch::x86::_mm256_mask_expand_ps</a></li><li><a href="arch/x86/fn._mm256_mask_extractf32x4_ps.html">arch::x86::_mm256_mask_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm256_mask_extracti32x4_epi32.html">arch::x86::_mm256_mask_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_fixupimm_pd.html">arch::x86::_mm256_mask_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fixupimm_ps.html">arch::x86::_mm256_mask_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fmadd_pd.html">arch::x86::_mm256_mask_fmadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fmadd_ps.html">arch::x86::_mm256_mask_fmadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fmaddsub_pd.html">arch::x86::_mm256_mask_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fmaddsub_ps.html">arch::x86::_mm256_mask_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fmsub_pd.html">arch::x86::_mm256_mask_fmsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fmsub_ps.html">arch::x86::_mm256_mask_fmsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fmsubadd_pd.html">arch::x86::_mm256_mask_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fmsubadd_ps.html">arch::x86::_mm256_mask_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fnmadd_pd.html">arch::x86::_mm256_mask_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fnmadd_ps.html">arch::x86::_mm256_mask_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm256_mask_fnmsub_pd.html">arch::x86::_mm256_mask_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm256_mask_fnmsub_ps.html">arch::x86::_mm256_mask_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm256_mask_getexp_pd.html">arch::x86::_mm256_mask_getexp_pd</a></li><li><a href="arch/x86/fn._mm256_mask_getexp_ps.html">arch::x86::_mm256_mask_getexp_ps</a></li><li><a href="arch/x86/fn._mm256_mask_getmant_pd.html">arch::x86::_mm256_mask_getmant_pd</a></li><li><a href="arch/x86/fn._mm256_mask_getmant_ps.html">arch::x86::_mm256_mask_getmant_ps</a></li><li><a href="arch/x86/fn._mm256_mask_gf2p8affine_epi64_epi8.html">arch::x86::_mm256_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm256_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_gf2p8mul_epi8.html">arch::x86::_mm256_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_i32gather_epi32.html">arch::x86::_mm256_mask_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_i32gather_epi64.html">arch::x86::_mm256_mask_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_i32gather_pd.html">arch::x86::_mm256_mask_i32gather_pd</a></li><li><a href="arch/x86/fn._mm256_mask_i32gather_ps.html">arch::x86::_mm256_mask_i32gather_ps</a></li><li><a href="arch/x86/fn._mm256_mask_i64gather_epi32.html">arch::x86::_mm256_mask_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_i64gather_epi64.html">arch::x86::_mm256_mask_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_i64gather_pd.html">arch::x86::_mm256_mask_i64gather_pd</a></li><li><a href="arch/x86/fn._mm256_mask_i64gather_ps.html">arch::x86::_mm256_mask_i64gather_ps</a></li><li><a href="arch/x86/fn._mm256_mask_insertf32x4.html">arch::x86::_mm256_mask_insertf32x4</a></li><li><a href="arch/x86/fn._mm256_mask_inserti32x4.html">arch::x86::_mm256_mask_inserti32x4</a></li><li><a href="arch/x86/fn._mm256_mask_lzcnt_epi32.html">arch::x86::_mm256_mask_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_lzcnt_epi64.html">arch::x86::_mm256_mask_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_madd_epi16.html">arch::x86::_mm256_mask_madd_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_maddubs_epi16.html">arch::x86::_mm256_mask_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_max_epi16.html">arch::x86::_mm256_mask_max_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_max_epi32.html">arch::x86::_mm256_mask_max_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_max_epi64.html">arch::x86::_mm256_mask_max_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_max_epi8.html">arch::x86::_mm256_mask_max_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_max_epu16.html">arch::x86::_mm256_mask_max_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_max_epu32.html">arch::x86::_mm256_mask_max_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_max_epu64.html">arch::x86::_mm256_mask_max_epu64</a></li><li><a href="arch/x86/fn._mm256_mask_max_epu8.html">arch::x86::_mm256_mask_max_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_max_pd.html">arch::x86::_mm256_mask_max_pd</a></li><li><a href="arch/x86/fn._mm256_mask_max_ps.html">arch::x86::_mm256_mask_max_ps</a></li><li><a href="arch/x86/fn._mm256_mask_min_epi16.html">arch::x86::_mm256_mask_min_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_min_epi32.html">arch::x86::_mm256_mask_min_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_min_epi64.html">arch::x86::_mm256_mask_min_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_min_epi8.html">arch::x86::_mm256_mask_min_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_min_epu16.html">arch::x86::_mm256_mask_min_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_min_epu32.html">arch::x86::_mm256_mask_min_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_min_epu64.html">arch::x86::_mm256_mask_min_epu64</a></li><li><a href="arch/x86/fn._mm256_mask_min_epu8.html">arch::x86::_mm256_mask_min_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_min_pd.html">arch::x86::_mm256_mask_min_pd</a></li><li><a href="arch/x86/fn._mm256_mask_min_ps.html">arch::x86::_mm256_mask_min_ps</a></li><li><a href="arch/x86/fn._mm256_mask_mov_epi16.html">arch::x86::_mm256_mask_mov_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_mov_epi32.html">arch::x86::_mm256_mask_mov_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_mov_epi64.html">arch::x86::_mm256_mask_mov_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_mov_epi8.html">arch::x86::_mm256_mask_mov_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_mov_pd.html">arch::x86::_mm256_mask_mov_pd</a></li><li><a href="arch/x86/fn._mm256_mask_mov_ps.html">arch::x86::_mm256_mask_mov_ps</a></li><li><a href="arch/x86/fn._mm256_mask_movedup_pd.html">arch::x86::_mm256_mask_movedup_pd</a></li><li><a href="arch/x86/fn._mm256_mask_movehdup_ps.html">arch::x86::_mm256_mask_movehdup_ps</a></li><li><a href="arch/x86/fn._mm256_mask_moveldup_ps.html">arch::x86::_mm256_mask_moveldup_ps</a></li><li><a href="arch/x86/fn._mm256_mask_mul_epi32.html">arch::x86::_mm256_mask_mul_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_mul_epu32.html">arch::x86::_mm256_mask_mul_epu32</a></li><li><a href="arch/x86/fn._mm256_mask_mul_pd.html">arch::x86::_mm256_mask_mul_pd</a></li><li><a href="arch/x86/fn._mm256_mask_mul_ps.html">arch::x86::_mm256_mask_mul_ps</a></li><li><a href="arch/x86/fn._mm256_mask_mulhi_epi16.html">arch::x86::_mm256_mask_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_mulhi_epu16.html">arch::x86::_mm256_mask_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_mulhrs_epi16.html">arch::x86::_mm256_mask_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_mullo_epi16.html">arch::x86::_mm256_mask_mullo_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_mullo_epi32.html">arch::x86::_mm256_mask_mullo_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_multishift_epi64_epi8.html">arch::x86::_mm256_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_or_epi32.html">arch::x86::_mm256_mask_or_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_or_epi64.html">arch::x86::_mm256_mask_or_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_packs_epi16.html">arch::x86::_mm256_mask_packs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_packs_epi32.html">arch::x86::_mm256_mask_packs_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_packus_epi16.html">arch::x86::_mm256_mask_packus_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_packus_epi32.html">arch::x86::_mm256_mask_packus_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_permute_pd.html">arch::x86::_mm256_mask_permute_pd</a></li><li><a href="arch/x86/fn._mm256_mask_permute_ps.html">arch::x86::_mm256_mask_permute_ps</a></li><li><a href="arch/x86/fn._mm256_mask_permutevar_pd.html">arch::x86::_mm256_mask_permutevar_pd</a></li><li><a href="arch/x86/fn._mm256_mask_permutevar_ps.html">arch::x86::_mm256_mask_permutevar_ps</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_epi16.html">arch::x86::_mm256_mask_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_epi32.html">arch::x86::_mm256_mask_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_epi64.html">arch::x86::_mm256_mask_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_epi8.html">arch::x86::_mm256_mask_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_pd.html">arch::x86::_mm256_mask_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm256_mask_permutex2var_ps.html">arch::x86::_mm256_mask_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm256_mask_permutex_epi64.html">arch::x86::_mm256_mask_permutex_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_permutex_pd.html">arch::x86::_mm256_mask_permutex_pd</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_epi16.html">arch::x86::_mm256_mask_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_epi32.html">arch::x86::_mm256_mask_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_epi64.html">arch::x86::_mm256_mask_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_epi8.html">arch::x86::_mm256_mask_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_pd.html">arch::x86::_mm256_mask_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm256_mask_permutexvar_ps.html">arch::x86::_mm256_mask_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm256_mask_popcnt_epi16.html">arch::x86::_mm256_mask_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_popcnt_epi32.html">arch::x86::_mm256_mask_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_popcnt_epi64.html">arch::x86::_mm256_mask_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_popcnt_epi8.html">arch::x86::_mm256_mask_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_rcp14_pd.html">arch::x86::_mm256_mask_rcp14_pd</a></li><li><a href="arch/x86/fn._mm256_mask_rcp14_ps.html">arch::x86::_mm256_mask_rcp14_ps</a></li><li><a href="arch/x86/fn._mm256_mask_rol_epi32.html">arch::x86::_mm256_mask_rol_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_rol_epi64.html">arch::x86::_mm256_mask_rol_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_rolv_epi32.html">arch::x86::_mm256_mask_rolv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_rolv_epi64.html">arch::x86::_mm256_mask_rolv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_ror_epi32.html">arch::x86::_mm256_mask_ror_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_ror_epi64.html">arch::x86::_mm256_mask_ror_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_rorv_epi32.html">arch::x86::_mm256_mask_rorv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_rorv_epi64.html">arch::x86::_mm256_mask_rorv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_roundscale_pd.html">arch::x86::_mm256_mask_roundscale_pd</a></li><li><a href="arch/x86/fn._mm256_mask_roundscale_ps.html">arch::x86::_mm256_mask_roundscale_ps</a></li><li><a href="arch/x86/fn._mm256_mask_rsqrt14_pd.html">arch::x86::_mm256_mask_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm256_mask_rsqrt14_ps.html">arch::x86::_mm256_mask_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm256_mask_scalef_pd.html">arch::x86::_mm256_mask_scalef_pd</a></li><li><a href="arch/x86/fn._mm256_mask_scalef_ps.html">arch::x86::_mm256_mask_scalef_ps</a></li><li><a href="arch/x86/fn._mm256_mask_set1_epi16.html">arch::x86::_mm256_mask_set1_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_set1_epi32.html">arch::x86::_mm256_mask_set1_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_set1_epi64.html">arch::x86::_mm256_mask_set1_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_set1_epi8.html">arch::x86::_mm256_mask_set1_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_shldi_epi16.html">arch::x86::_mm256_mask_shldi_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_shldi_epi32.html">arch::x86::_mm256_mask_shldi_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_shldi_epi64.html">arch::x86::_mm256_mask_shldi_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_shldv_epi16.html">arch::x86::_mm256_mask_shldv_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_shldv_epi32.html">arch::x86::_mm256_mask_shldv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_shldv_epi64.html">arch::x86::_mm256_mask_shldv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_shrdi_epi16.html">arch::x86::_mm256_mask_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_shrdi_epi32.html">arch::x86::_mm256_mask_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_shrdi_epi64.html">arch::x86::_mm256_mask_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_shrdv_epi16.html">arch::x86::_mm256_mask_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_shrdv_epi32.html">arch::x86::_mm256_mask_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_shrdv_epi64.html">arch::x86::_mm256_mask_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_epi32.html">arch::x86::_mm256_mask_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_epi8.html">arch::x86::_mm256_mask_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_f32x4.html">arch::x86::_mm256_mask_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_f64x2.html">arch::x86::_mm256_mask_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_i32x4.html">arch::x86::_mm256_mask_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_i64x2.html">arch::x86::_mm256_mask_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_pd.html">arch::x86::_mm256_mask_shuffle_pd</a></li><li><a href="arch/x86/fn._mm256_mask_shuffle_ps.html">arch::x86::_mm256_mask_shuffle_ps</a></li><li><a href="arch/x86/fn._mm256_mask_shufflehi_epi16.html">arch::x86::_mm256_mask_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_shufflelo_epi16.html">arch::x86::_mm256_mask_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_sll_epi16.html">arch::x86::_mm256_mask_sll_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_sll_epi32.html">arch::x86::_mm256_mask_sll_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_sll_epi64.html">arch::x86::_mm256_mask_sll_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_slli_epi16.html">arch::x86::_mm256_mask_slli_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_slli_epi32.html">arch::x86::_mm256_mask_slli_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_slli_epi64.html">arch::x86::_mm256_mask_slli_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_sllv_epi16.html">arch::x86::_mm256_mask_sllv_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_sllv_epi32.html">arch::x86::_mm256_mask_sllv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_sllv_epi64.html">arch::x86::_mm256_mask_sllv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_sqrt_pd.html">arch::x86::_mm256_mask_sqrt_pd</a></li><li><a href="arch/x86/fn._mm256_mask_sqrt_ps.html">arch::x86::_mm256_mask_sqrt_ps</a></li><li><a href="arch/x86/fn._mm256_mask_sra_epi16.html">arch::x86::_mm256_mask_sra_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_sra_epi32.html">arch::x86::_mm256_mask_sra_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_sra_epi64.html">arch::x86::_mm256_mask_sra_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_srai_epi16.html">arch::x86::_mm256_mask_srai_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_srai_epi32.html">arch::x86::_mm256_mask_srai_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_srai_epi64.html">arch::x86::_mm256_mask_srai_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_srav_epi16.html">arch::x86::_mm256_mask_srav_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_srav_epi32.html">arch::x86::_mm256_mask_srav_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_srav_epi64.html">arch::x86::_mm256_mask_srav_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_srl_epi16.html">arch::x86::_mm256_mask_srl_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_srl_epi32.html">arch::x86::_mm256_mask_srl_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_srl_epi64.html">arch::x86::_mm256_mask_srl_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_srli_epi16.html">arch::x86::_mm256_mask_srli_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_srli_epi32.html">arch::x86::_mm256_mask_srli_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_srli_epi64.html">arch::x86::_mm256_mask_srli_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_srlv_epi16.html">arch::x86::_mm256_mask_srlv_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_srlv_epi32.html">arch::x86::_mm256_mask_srlv_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_srlv_epi64.html">arch::x86::_mm256_mask_srlv_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_sub_epi16.html">arch::x86::_mm256_mask_sub_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_sub_epi32.html">arch::x86::_mm256_mask_sub_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_sub_epi64.html">arch::x86::_mm256_mask_sub_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_sub_epi8.html">arch::x86::_mm256_mask_sub_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_sub_pd.html">arch::x86::_mm256_mask_sub_pd</a></li><li><a href="arch/x86/fn._mm256_mask_sub_ps.html">arch::x86::_mm256_mask_sub_ps</a></li><li><a href="arch/x86/fn._mm256_mask_subs_epi16.html">arch::x86::_mm256_mask_subs_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_subs_epi8.html">arch::x86::_mm256_mask_subs_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_subs_epu16.html">arch::x86::_mm256_mask_subs_epu16</a></li><li><a href="arch/x86/fn._mm256_mask_subs_epu8.html">arch::x86::_mm256_mask_subs_epu8</a></li><li><a href="arch/x86/fn._mm256_mask_ternarylogic_epi32.html">arch::x86::_mm256_mask_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_ternarylogic_epi64.html">arch::x86::_mm256_mask_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_test_epi16_mask.html">arch::x86::_mm256_mask_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_test_epi32_mask.html">arch::x86::_mm256_mask_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_test_epi64_mask.html">arch::x86::_mm256_mask_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_test_epi8_mask.html">arch::x86::_mm256_mask_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_testn_epi16_mask.html">arch::x86::_mm256_mask_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_mask_testn_epi32_mask.html">arch::x86::_mm256_mask_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_mask_testn_epi64_mask.html">arch::x86::_mm256_mask_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_mask_testn_epi8_mask.html">arch::x86::_mm256_mask_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_epi16.html">arch::x86::_mm256_mask_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_epi32.html">arch::x86::_mm256_mask_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_epi64.html">arch::x86::_mm256_mask_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_epi8.html">arch::x86::_mm256_mask_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_pd.html">arch::x86::_mm256_mask_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm256_mask_unpackhi_ps.html">arch::x86::_mm256_mask_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_epi16.html">arch::x86::_mm256_mask_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_epi32.html">arch::x86::_mm256_mask_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_epi64.html">arch::x86::_mm256_mask_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_epi8.html">arch::x86::_mm256_mask_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_pd.html">arch::x86::_mm256_mask_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm256_mask_unpacklo_ps.html">arch::x86::_mm256_mask_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm256_mask_xor_epi32.html">arch::x86::_mm256_mask_xor_epi32</a></li><li><a href="arch/x86/fn._mm256_mask_xor_epi64.html">arch::x86::_mm256_mask_xor_epi64</a></li><li><a href="arch/x86/fn._mm256_maskload_epi32.html">arch::x86::_mm256_maskload_epi32</a></li><li><a href="arch/x86/fn._mm256_maskload_epi64.html">arch::x86::_mm256_maskload_epi64</a></li><li><a href="arch/x86/fn._mm256_maskload_pd.html">arch::x86::_mm256_maskload_pd</a></li><li><a href="arch/x86/fn._mm256_maskload_ps.html">arch::x86::_mm256_maskload_ps</a></li><li><a href="arch/x86/fn._mm256_maskstore_epi32.html">arch::x86::_mm256_maskstore_epi32</a></li><li><a href="arch/x86/fn._mm256_maskstore_epi64.html">arch::x86::_mm256_maskstore_epi64</a></li><li><a href="arch/x86/fn._mm256_maskstore_pd.html">arch::x86::_mm256_maskstore_pd</a></li><li><a href="arch/x86/fn._mm256_maskstore_ps.html">arch::x86::_mm256_maskstore_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_abs_epi16.html">arch::x86::_mm256_maskz_abs_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_abs_epi32.html">arch::x86::_mm256_maskz_abs_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_abs_epi64.html">arch::x86::_mm256_maskz_abs_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_abs_epi8.html">arch::x86::_mm256_maskz_abs_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_add_epi16.html">arch::x86::_mm256_maskz_add_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_add_epi32.html">arch::x86::_mm256_maskz_add_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_add_epi64.html">arch::x86::_mm256_maskz_add_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_add_epi8.html">arch::x86::_mm256_maskz_add_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_add_pd.html">arch::x86::_mm256_maskz_add_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_add_ps.html">arch::x86::_mm256_maskz_add_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_adds_epi16.html">arch::x86::_mm256_maskz_adds_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_adds_epi8.html">arch::x86::_mm256_maskz_adds_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_adds_epu16.html">arch::x86::_mm256_maskz_adds_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_adds_epu8.html">arch::x86::_mm256_maskz_adds_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_alignr_epi32.html">arch::x86::_mm256_maskz_alignr_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_alignr_epi64.html">arch::x86::_mm256_maskz_alignr_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_alignr_epi8.html">arch::x86::_mm256_maskz_alignr_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_and_epi32.html">arch::x86::_mm256_maskz_and_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_and_epi64.html">arch::x86::_mm256_maskz_and_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_andnot_epi32.html">arch::x86::_mm256_maskz_andnot_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_andnot_epi64.html">arch::x86::_mm256_maskz_andnot_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_avg_epu16.html">arch::x86::_mm256_maskz_avg_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_avg_epu8.html">arch::x86::_mm256_maskz_avg_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcast_f32x4.html">arch::x86::_mm256_maskz_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcast_i32x4.html">arch::x86::_mm256_maskz_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastb_epi8.html">arch::x86::_mm256_maskz_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastd_epi32.html">arch::x86::_mm256_maskz_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastq_epi64.html">arch::x86::_mm256_maskz_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastsd_pd.html">arch::x86::_mm256_maskz_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastss_ps.html">arch::x86::_mm256_maskz_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_broadcastw_epi16.html">arch::x86::_mm256_maskz_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_epi16.html">arch::x86::_mm256_maskz_compress_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_epi32.html">arch::x86::_mm256_maskz_compress_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_epi64.html">arch::x86::_mm256_maskz_compress_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_epi8.html">arch::x86::_mm256_maskz_compress_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_pd.html">arch::x86::_mm256_maskz_compress_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_compress_ps.html">arch::x86::_mm256_maskz_compress_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_conflict_epi32.html">arch::x86::_mm256_maskz_conflict_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_conflict_epi64.html">arch::x86::_mm256_maskz_conflict_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvt_roundps_ph.html">arch::x86::_mm256_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi16_epi32.html">arch::x86::_mm256_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi16_epi64.html">arch::x86::_mm256_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi16_epi8.html">arch::x86::_mm256_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi32_epi16.html">arch::x86::_mm256_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi32_epi64.html">arch::x86::_mm256_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi32_epi8.html">arch::x86::_mm256_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi32_pd.html">arch::x86::_mm256_maskz_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi32_ps.html">arch::x86::_mm256_maskz_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi64_epi16.html">arch::x86::_mm256_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi64_epi32.html">arch::x86::_mm256_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi64_epi8.html">arch::x86::_mm256_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi8_epi16.html">arch::x86::_mm256_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi8_epi32.html">arch::x86::_mm256_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepi8_epi64.html">arch::x86::_mm256_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu16_epi32.html">arch::x86::_mm256_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu16_epi64.html">arch::x86::_mm256_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu32_epi64.html">arch::x86::_mm256_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu32_pd.html">arch::x86::_mm256_maskz_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu8_epi16.html">arch::x86::_mm256_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu8_epi32.html">arch::x86::_mm256_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtepu8_epi64.html">arch::x86::_mm256_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtne2ps_pbh.html">arch::x86::_mm256_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtneps_pbh.html">arch::x86::_mm256_maskz_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtpd_epi32.html">arch::x86::_mm256_maskz_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtpd_epu32.html">arch::x86::_mm256_maskz_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtpd_ps.html">arch::x86::_mm256_maskz_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtph_ps.html">arch::x86::_mm256_maskz_cvtph_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtps_epi32.html">arch::x86::_mm256_maskz_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtps_epu32.html">arch::x86::_mm256_maskz_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtps_ph.html">arch::x86::_mm256_maskz_cvtps_ph</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi16_epi8.html">arch::x86::_mm256_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi32_epi16.html">arch::x86::_mm256_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi32_epi8.html">arch::x86::_mm256_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi64_epi16.html">arch::x86::_mm256_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi64_epi32.html">arch::x86::_mm256_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtsepi64_epi8.html">arch::x86::_mm256_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvttpd_epi32.html">arch::x86::_mm256_maskz_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvttpd_epu32.html">arch::x86::_mm256_maskz_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvttps_epi32.html">arch::x86::_mm256_maskz_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvttps_epu32.html">arch::x86::_mm256_maskz_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi16_epi8.html">arch::x86::_mm256_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi32_epi16.html">arch::x86::_mm256_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi32_epi8.html">arch::x86::_mm256_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi64_epi16.html">arch::x86::_mm256_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi64_epi32.html">arch::x86::_mm256_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_cvtusepi64_epi8.html">arch::x86::_mm256_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_dbsad_epu8.html">arch::x86::_mm256_maskz_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_div_pd.html">arch::x86::_mm256_maskz_div_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_div_ps.html">arch::x86::_mm256_maskz_div_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_dpbf16_ps.html">arch::x86::_mm256_maskz_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_dpbusd_epi32.html">arch::x86::_mm256_maskz_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_dpbusds_epi32.html">arch::x86::_mm256_maskz_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_dpwssd_epi32.html">arch::x86::_mm256_maskz_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_dpwssds_epi32.html">arch::x86::_mm256_maskz_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_epi16.html">arch::x86::_mm256_maskz_expand_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_epi32.html">arch::x86::_mm256_maskz_expand_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_epi64.html">arch::x86::_mm256_maskz_expand_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_epi8.html">arch::x86::_mm256_maskz_expand_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_pd.html">arch::x86::_mm256_maskz_expand_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_expand_ps.html">arch::x86::_mm256_maskz_expand_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_extractf32x4_ps.html">arch::x86::_mm256_maskz_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_extracti32x4_epi32.html">arch::x86::_mm256_maskz_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_fixupimm_pd.html">arch::x86::_mm256_maskz_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fixupimm_ps.html">arch::x86::_mm256_maskz_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fmadd_pd.html">arch::x86::_mm256_maskz_fmadd_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fmadd_ps.html">arch::x86::_mm256_maskz_fmadd_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fmaddsub_pd.html">arch::x86::_mm256_maskz_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fmaddsub_ps.html">arch::x86::_mm256_maskz_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fmsub_pd.html">arch::x86::_mm256_maskz_fmsub_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fmsub_ps.html">arch::x86::_mm256_maskz_fmsub_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fmsubadd_pd.html">arch::x86::_mm256_maskz_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fmsubadd_ps.html">arch::x86::_mm256_maskz_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fnmadd_pd.html">arch::x86::_mm256_maskz_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fnmadd_ps.html">arch::x86::_mm256_maskz_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_fnmsub_pd.html">arch::x86::_mm256_maskz_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_fnmsub_ps.html">arch::x86::_mm256_maskz_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_getexp_pd.html">arch::x86::_mm256_maskz_getexp_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_getexp_ps.html">arch::x86::_mm256_maskz_getexp_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_getmant_pd.html">arch::x86::_mm256_maskz_getmant_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_getmant_ps.html">arch::x86::_mm256_maskz_getmant_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_gf2p8affine_epi64_epi8.html">arch::x86::_mm256_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm256_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_gf2p8mul_epi8.html">arch::x86::_mm256_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_insertf32x4.html">arch::x86::_mm256_maskz_insertf32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_inserti32x4.html">arch::x86::_mm256_maskz_inserti32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_lzcnt_epi32.html">arch::x86::_mm256_maskz_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_lzcnt_epi64.html">arch::x86::_mm256_maskz_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_madd_epi16.html">arch::x86::_mm256_maskz_madd_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_maddubs_epi16.html">arch::x86::_mm256_maskz_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epi16.html">arch::x86::_mm256_maskz_max_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epi32.html">arch::x86::_mm256_maskz_max_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epi64.html">arch::x86::_mm256_maskz_max_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epi8.html">arch::x86::_mm256_maskz_max_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epu16.html">arch::x86::_mm256_maskz_max_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epu32.html">arch::x86::_mm256_maskz_max_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epu64.html">arch::x86::_mm256_maskz_max_epu64</a></li><li><a href="arch/x86/fn._mm256_maskz_max_epu8.html">arch::x86::_mm256_maskz_max_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_max_pd.html">arch::x86::_mm256_maskz_max_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_max_ps.html">arch::x86::_mm256_maskz_max_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epi16.html">arch::x86::_mm256_maskz_min_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epi32.html">arch::x86::_mm256_maskz_min_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epi64.html">arch::x86::_mm256_maskz_min_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epi8.html">arch::x86::_mm256_maskz_min_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epu16.html">arch::x86::_mm256_maskz_min_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epu32.html">arch::x86::_mm256_maskz_min_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epu64.html">arch::x86::_mm256_maskz_min_epu64</a></li><li><a href="arch/x86/fn._mm256_maskz_min_epu8.html">arch::x86::_mm256_maskz_min_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_min_pd.html">arch::x86::_mm256_maskz_min_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_min_ps.html">arch::x86::_mm256_maskz_min_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_epi16.html">arch::x86::_mm256_maskz_mov_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_epi32.html">arch::x86::_mm256_maskz_mov_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_epi64.html">arch::x86::_mm256_maskz_mov_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_epi8.html">arch::x86::_mm256_maskz_mov_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_pd.html">arch::x86::_mm256_maskz_mov_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_mov_ps.html">arch::x86::_mm256_maskz_mov_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_movedup_pd.html">arch::x86::_mm256_maskz_movedup_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_movehdup_ps.html">arch::x86::_mm256_maskz_movehdup_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_moveldup_ps.html">arch::x86::_mm256_maskz_moveldup_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_mul_epi32.html">arch::x86::_mm256_maskz_mul_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_mul_epu32.html">arch::x86::_mm256_maskz_mul_epu32</a></li><li><a href="arch/x86/fn._mm256_maskz_mul_pd.html">arch::x86::_mm256_maskz_mul_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_mul_ps.html">arch::x86::_mm256_maskz_mul_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_mulhi_epi16.html">arch::x86::_mm256_maskz_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_mulhi_epu16.html">arch::x86::_mm256_maskz_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_mulhrs_epi16.html">arch::x86::_mm256_maskz_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_mullo_epi16.html">arch::x86::_mm256_maskz_mullo_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_mullo_epi32.html">arch::x86::_mm256_maskz_mullo_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_multishift_epi64_epi8.html">arch::x86::_mm256_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_or_epi32.html">arch::x86::_mm256_maskz_or_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_or_epi64.html">arch::x86::_mm256_maskz_or_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_packs_epi16.html">arch::x86::_mm256_maskz_packs_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_packs_epi32.html">arch::x86::_mm256_maskz_packs_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_packus_epi16.html">arch::x86::_mm256_maskz_packus_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_packus_epi32.html">arch::x86::_mm256_maskz_packus_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_permute_pd.html">arch::x86::_mm256_maskz_permute_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_permute_ps.html">arch::x86::_mm256_maskz_permute_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_permutevar_pd.html">arch::x86::_mm256_maskz_permutevar_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_permutevar_ps.html">arch::x86::_mm256_maskz_permutevar_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_epi16.html">arch::x86::_mm256_maskz_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_epi32.html">arch::x86::_mm256_maskz_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_epi64.html">arch::x86::_mm256_maskz_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_epi8.html">arch::x86::_mm256_maskz_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_pd.html">arch::x86::_mm256_maskz_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex2var_ps.html">arch::x86::_mm256_maskz_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex_epi64.html">arch::x86::_mm256_maskz_permutex_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_permutex_pd.html">arch::x86::_mm256_maskz_permutex_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_epi16.html">arch::x86::_mm256_maskz_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_epi32.html">arch::x86::_mm256_maskz_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_epi64.html">arch::x86::_mm256_maskz_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_epi8.html">arch::x86::_mm256_maskz_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_pd.html">arch::x86::_mm256_maskz_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_permutexvar_ps.html">arch::x86::_mm256_maskz_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_popcnt_epi16.html">arch::x86::_mm256_maskz_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_popcnt_epi32.html">arch::x86::_mm256_maskz_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_popcnt_epi64.html">arch::x86::_mm256_maskz_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_popcnt_epi8.html">arch::x86::_mm256_maskz_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_rcp14_pd.html">arch::x86::_mm256_maskz_rcp14_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_rcp14_ps.html">arch::x86::_mm256_maskz_rcp14_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_rol_epi32.html">arch::x86::_mm256_maskz_rol_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_rol_epi64.html">arch::x86::_mm256_maskz_rol_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_rolv_epi32.html">arch::x86::_mm256_maskz_rolv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_rolv_epi64.html">arch::x86::_mm256_maskz_rolv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_ror_epi32.html">arch::x86::_mm256_maskz_ror_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_ror_epi64.html">arch::x86::_mm256_maskz_ror_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_rorv_epi32.html">arch::x86::_mm256_maskz_rorv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_rorv_epi64.html">arch::x86::_mm256_maskz_rorv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_roundscale_pd.html">arch::x86::_mm256_maskz_roundscale_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_roundscale_ps.html">arch::x86::_mm256_maskz_roundscale_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_rsqrt14_pd.html">arch::x86::_mm256_maskz_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_rsqrt14_ps.html">arch::x86::_mm256_maskz_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_scalef_pd.html">arch::x86::_mm256_maskz_scalef_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_scalef_ps.html">arch::x86::_mm256_maskz_scalef_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_set1_epi16.html">arch::x86::_mm256_maskz_set1_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_set1_epi32.html">arch::x86::_mm256_maskz_set1_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_set1_epi64.html">arch::x86::_mm256_maskz_set1_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_set1_epi8.html">arch::x86::_mm256_maskz_set1_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_shldi_epi16.html">arch::x86::_mm256_maskz_shldi_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_shldi_epi32.html">arch::x86::_mm256_maskz_shldi_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_shldi_epi64.html">arch::x86::_mm256_maskz_shldi_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_shldv_epi16.html">arch::x86::_mm256_maskz_shldv_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_shldv_epi32.html">arch::x86::_mm256_maskz_shldv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_shldv_epi64.html">arch::x86::_mm256_maskz_shldv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdi_epi16.html">arch::x86::_mm256_maskz_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdi_epi32.html">arch::x86::_mm256_maskz_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdi_epi64.html">arch::x86::_mm256_maskz_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdv_epi16.html">arch::x86::_mm256_maskz_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdv_epi32.html">arch::x86::_mm256_maskz_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_shrdv_epi64.html">arch::x86::_mm256_maskz_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_epi32.html">arch::x86::_mm256_maskz_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_epi8.html">arch::x86::_mm256_maskz_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_f32x4.html">arch::x86::_mm256_maskz_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_f64x2.html">arch::x86::_mm256_maskz_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_i32x4.html">arch::x86::_mm256_maskz_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_i64x2.html">arch::x86::_mm256_maskz_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_pd.html">arch::x86::_mm256_maskz_shuffle_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_shuffle_ps.html">arch::x86::_mm256_maskz_shuffle_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_shufflehi_epi16.html">arch::x86::_mm256_maskz_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_shufflelo_epi16.html">arch::x86::_mm256_maskz_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_sll_epi16.html">arch::x86::_mm256_maskz_sll_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_sll_epi32.html">arch::x86::_mm256_maskz_sll_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_sll_epi64.html">arch::x86::_mm256_maskz_sll_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_slli_epi16.html">arch::x86::_mm256_maskz_slli_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_slli_epi32.html">arch::x86::_mm256_maskz_slli_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_slli_epi64.html">arch::x86::_mm256_maskz_slli_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_sllv_epi16.html">arch::x86::_mm256_maskz_sllv_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_sllv_epi32.html">arch::x86::_mm256_maskz_sllv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_sllv_epi64.html">arch::x86::_mm256_maskz_sllv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_sqrt_pd.html">arch::x86::_mm256_maskz_sqrt_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_sqrt_ps.html">arch::x86::_mm256_maskz_sqrt_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_sra_epi16.html">arch::x86::_mm256_maskz_sra_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_sra_epi32.html">arch::x86::_mm256_maskz_sra_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_sra_epi64.html">arch::x86::_mm256_maskz_sra_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_srai_epi16.html">arch::x86::_mm256_maskz_srai_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_srai_epi32.html">arch::x86::_mm256_maskz_srai_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_srai_epi64.html">arch::x86::_mm256_maskz_srai_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_srav_epi16.html">arch::x86::_mm256_maskz_srav_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_srav_epi32.html">arch::x86::_mm256_maskz_srav_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_srav_epi64.html">arch::x86::_mm256_maskz_srav_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_srl_epi16.html">arch::x86::_mm256_maskz_srl_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_srl_epi32.html">arch::x86::_mm256_maskz_srl_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_srl_epi64.html">arch::x86::_mm256_maskz_srl_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_srli_epi16.html">arch::x86::_mm256_maskz_srli_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_srli_epi32.html">arch::x86::_mm256_maskz_srli_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_srli_epi64.html">arch::x86::_mm256_maskz_srli_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_srlv_epi16.html">arch::x86::_mm256_maskz_srlv_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_srlv_epi32.html">arch::x86::_mm256_maskz_srlv_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_srlv_epi64.html">arch::x86::_mm256_maskz_srlv_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_epi16.html">arch::x86::_mm256_maskz_sub_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_epi32.html">arch::x86::_mm256_maskz_sub_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_epi64.html">arch::x86::_mm256_maskz_sub_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_epi8.html">arch::x86::_mm256_maskz_sub_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_pd.html">arch::x86::_mm256_maskz_sub_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_sub_ps.html">arch::x86::_mm256_maskz_sub_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_subs_epi16.html">arch::x86::_mm256_maskz_subs_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_subs_epi8.html">arch::x86::_mm256_maskz_subs_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_subs_epu16.html">arch::x86::_mm256_maskz_subs_epu16</a></li><li><a href="arch/x86/fn._mm256_maskz_subs_epu8.html">arch::x86::_mm256_maskz_subs_epu8</a></li><li><a href="arch/x86/fn._mm256_maskz_ternarylogic_epi32.html">arch::x86::_mm256_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_ternarylogic_epi64.html">arch::x86::_mm256_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_epi16.html">arch::x86::_mm256_maskz_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_epi32.html">arch::x86::_mm256_maskz_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_epi64.html">arch::x86::_mm256_maskz_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_epi8.html">arch::x86::_mm256_maskz_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_pd.html">arch::x86::_mm256_maskz_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_unpackhi_ps.html">arch::x86::_mm256_maskz_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_epi16.html">arch::x86::_mm256_maskz_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_epi32.html">arch::x86::_mm256_maskz_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_epi64.html">arch::x86::_mm256_maskz_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_epi8.html">arch::x86::_mm256_maskz_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_pd.html">arch::x86::_mm256_maskz_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm256_maskz_unpacklo_ps.html">arch::x86::_mm256_maskz_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm256_maskz_xor_epi32.html">arch::x86::_mm256_maskz_xor_epi32</a></li><li><a href="arch/x86/fn._mm256_maskz_xor_epi64.html">arch::x86::_mm256_maskz_xor_epi64</a></li><li><a href="arch/x86/fn._mm256_max_epi16.html">arch::x86::_mm256_max_epi16</a></li><li><a href="arch/x86/fn._mm256_max_epi32.html">arch::x86::_mm256_max_epi32</a></li><li><a href="arch/x86/fn._mm256_max_epi64.html">arch::x86::_mm256_max_epi64</a></li><li><a href="arch/x86/fn._mm256_max_epi8.html">arch::x86::_mm256_max_epi8</a></li><li><a href="arch/x86/fn._mm256_max_epu16.html">arch::x86::_mm256_max_epu16</a></li><li><a href="arch/x86/fn._mm256_max_epu32.html">arch::x86::_mm256_max_epu32</a></li><li><a href="arch/x86/fn._mm256_max_epu64.html">arch::x86::_mm256_max_epu64</a></li><li><a href="arch/x86/fn._mm256_max_epu8.html">arch::x86::_mm256_max_epu8</a></li><li><a href="arch/x86/fn._mm256_max_pd.html">arch::x86::_mm256_max_pd</a></li><li><a href="arch/x86/fn._mm256_max_ps.html">arch::x86::_mm256_max_ps</a></li><li><a href="arch/x86/fn._mm256_min_epi16.html">arch::x86::_mm256_min_epi16</a></li><li><a href="arch/x86/fn._mm256_min_epi32.html">arch::x86::_mm256_min_epi32</a></li><li><a href="arch/x86/fn._mm256_min_epi64.html">arch::x86::_mm256_min_epi64</a></li><li><a href="arch/x86/fn._mm256_min_epi8.html">arch::x86::_mm256_min_epi8</a></li><li><a href="arch/x86/fn._mm256_min_epu16.html">arch::x86::_mm256_min_epu16</a></li><li><a href="arch/x86/fn._mm256_min_epu32.html">arch::x86::_mm256_min_epu32</a></li><li><a href="arch/x86/fn._mm256_min_epu64.html">arch::x86::_mm256_min_epu64</a></li><li><a href="arch/x86/fn._mm256_min_epu8.html">arch::x86::_mm256_min_epu8</a></li><li><a href="arch/x86/fn._mm256_min_pd.html">arch::x86::_mm256_min_pd</a></li><li><a href="arch/x86/fn._mm256_min_ps.html">arch::x86::_mm256_min_ps</a></li><li><a href="arch/x86/fn._mm256_movedup_pd.html">arch::x86::_mm256_movedup_pd</a></li><li><a href="arch/x86/fn._mm256_movehdup_ps.html">arch::x86::_mm256_movehdup_ps</a></li><li><a href="arch/x86/fn._mm256_moveldup_ps.html">arch::x86::_mm256_moveldup_ps</a></li><li><a href="arch/x86/fn._mm256_movemask_epi8.html">arch::x86::_mm256_movemask_epi8</a></li><li><a href="arch/x86/fn._mm256_movemask_pd.html">arch::x86::_mm256_movemask_pd</a></li><li><a href="arch/x86/fn._mm256_movemask_ps.html">arch::x86::_mm256_movemask_ps</a></li><li><a href="arch/x86/fn._mm256_movepi16_mask.html">arch::x86::_mm256_movepi16_mask</a></li><li><a href="arch/x86/fn._mm256_movepi8_mask.html">arch::x86::_mm256_movepi8_mask</a></li><li><a href="arch/x86/fn._mm256_movm_epi16.html">arch::x86::_mm256_movm_epi16</a></li><li><a href="arch/x86/fn._mm256_movm_epi8.html">arch::x86::_mm256_movm_epi8</a></li><li><a href="arch/x86/fn._mm256_mpsadbw_epu8.html">arch::x86::_mm256_mpsadbw_epu8</a></li><li><a href="arch/x86/fn._mm256_mul_epi32.html">arch::x86::_mm256_mul_epi32</a></li><li><a href="arch/x86/fn._mm256_mul_epu32.html">arch::x86::_mm256_mul_epu32</a></li><li><a href="arch/x86/fn._mm256_mul_pd.html">arch::x86::_mm256_mul_pd</a></li><li><a href="arch/x86/fn._mm256_mul_ps.html">arch::x86::_mm256_mul_ps</a></li><li><a href="arch/x86/fn._mm256_mulhi_epi16.html">arch::x86::_mm256_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm256_mulhi_epu16.html">arch::x86::_mm256_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm256_mulhrs_epi16.html">arch::x86::_mm256_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm256_mullo_epi16.html">arch::x86::_mm256_mullo_epi16</a></li><li><a href="arch/x86/fn._mm256_mullo_epi32.html">arch::x86::_mm256_mullo_epi32</a></li><li><a href="arch/x86/fn._mm256_multishift_epi64_epi8.html">arch::x86::_mm256_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm256_or_epi32.html">arch::x86::_mm256_or_epi32</a></li><li><a href="arch/x86/fn._mm256_or_epi64.html">arch::x86::_mm256_or_epi64</a></li><li><a href="arch/x86/fn._mm256_or_pd.html">arch::x86::_mm256_or_pd</a></li><li><a href="arch/x86/fn._mm256_or_ps.html">arch::x86::_mm256_or_ps</a></li><li><a href="arch/x86/fn._mm256_or_si256.html">arch::x86::_mm256_or_si256</a></li><li><a href="arch/x86/fn._mm256_packs_epi16.html">arch::x86::_mm256_packs_epi16</a></li><li><a href="arch/x86/fn._mm256_packs_epi32.html">arch::x86::_mm256_packs_epi32</a></li><li><a href="arch/x86/fn._mm256_packus_epi16.html">arch::x86::_mm256_packus_epi16</a></li><li><a href="arch/x86/fn._mm256_packus_epi32.html">arch::x86::_mm256_packus_epi32</a></li><li><a href="arch/x86/fn._mm256_permute2f128_pd.html">arch::x86::_mm256_permute2f128_pd</a></li><li><a href="arch/x86/fn._mm256_permute2f128_ps.html">arch::x86::_mm256_permute2f128_ps</a></li><li><a href="arch/x86/fn._mm256_permute2f128_si256.html">arch::x86::_mm256_permute2f128_si256</a></li><li><a href="arch/x86/fn._mm256_permute2x128_si256.html">arch::x86::_mm256_permute2x128_si256</a></li><li><a href="arch/x86/fn._mm256_permute4x64_epi64.html">arch::x86::_mm256_permute4x64_epi64</a></li><li><a href="arch/x86/fn._mm256_permute4x64_pd.html">arch::x86::_mm256_permute4x64_pd</a></li><li><a href="arch/x86/fn._mm256_permute_pd.html">arch::x86::_mm256_permute_pd</a></li><li><a href="arch/x86/fn._mm256_permute_ps.html">arch::x86::_mm256_permute_ps</a></li><li><a href="arch/x86/fn._mm256_permutevar8x32_epi32.html">arch::x86::_mm256_permutevar8x32_epi32</a></li><li><a href="arch/x86/fn._mm256_permutevar8x32_ps.html">arch::x86::_mm256_permutevar8x32_ps</a></li><li><a href="arch/x86/fn._mm256_permutevar_pd.html">arch::x86::_mm256_permutevar_pd</a></li><li><a href="arch/x86/fn._mm256_permutevar_ps.html">arch::x86::_mm256_permutevar_ps</a></li><li><a href="arch/x86/fn._mm256_permutex2var_epi16.html">arch::x86::_mm256_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm256_permutex2var_epi32.html">arch::x86::_mm256_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm256_permutex2var_epi64.html">arch::x86::_mm256_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm256_permutex2var_epi8.html">arch::x86::_mm256_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm256_permutex2var_pd.html">arch::x86::_mm256_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm256_permutex2var_ps.html">arch::x86::_mm256_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm256_permutex_epi64.html">arch::x86::_mm256_permutex_epi64</a></li><li><a href="arch/x86/fn._mm256_permutex_pd.html">arch::x86::_mm256_permutex_pd</a></li><li><a href="arch/x86/fn._mm256_permutexvar_epi16.html">arch::x86::_mm256_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm256_permutexvar_epi32.html">arch::x86::_mm256_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm256_permutexvar_epi64.html">arch::x86::_mm256_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm256_permutexvar_epi8.html">arch::x86::_mm256_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm256_permutexvar_pd.html">arch::x86::_mm256_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm256_permutexvar_ps.html">arch::x86::_mm256_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm256_popcnt_epi16.html">arch::x86::_mm256_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm256_popcnt_epi32.html">arch::x86::_mm256_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm256_popcnt_epi64.html">arch::x86::_mm256_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm256_popcnt_epi8.html">arch::x86::_mm256_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm256_rcp14_pd.html">arch::x86::_mm256_rcp14_pd</a></li><li><a href="arch/x86/fn._mm256_rcp14_ps.html">arch::x86::_mm256_rcp14_ps</a></li><li><a href="arch/x86/fn._mm256_rcp_ps.html">arch::x86::_mm256_rcp_ps</a></li><li><a href="arch/x86/fn._mm256_rol_epi32.html">arch::x86::_mm256_rol_epi32</a></li><li><a href="arch/x86/fn._mm256_rol_epi64.html">arch::x86::_mm256_rol_epi64</a></li><li><a href="arch/x86/fn._mm256_rolv_epi32.html">arch::x86::_mm256_rolv_epi32</a></li><li><a href="arch/x86/fn._mm256_rolv_epi64.html">arch::x86::_mm256_rolv_epi64</a></li><li><a href="arch/x86/fn._mm256_ror_epi32.html">arch::x86::_mm256_ror_epi32</a></li><li><a href="arch/x86/fn._mm256_ror_epi64.html">arch::x86::_mm256_ror_epi64</a></li><li><a href="arch/x86/fn._mm256_rorv_epi32.html">arch::x86::_mm256_rorv_epi32</a></li><li><a href="arch/x86/fn._mm256_rorv_epi64.html">arch::x86::_mm256_rorv_epi64</a></li><li><a href="arch/x86/fn._mm256_round_pd.html">arch::x86::_mm256_round_pd</a></li><li><a href="arch/x86/fn._mm256_round_ps.html">arch::x86::_mm256_round_ps</a></li><li><a href="arch/x86/fn._mm256_roundscale_pd.html">arch::x86::_mm256_roundscale_pd</a></li><li><a href="arch/x86/fn._mm256_roundscale_ps.html">arch::x86::_mm256_roundscale_ps</a></li><li><a href="arch/x86/fn._mm256_rsqrt_ps.html">arch::x86::_mm256_rsqrt_ps</a></li><li><a href="arch/x86/fn._mm256_sad_epu8.html">arch::x86::_mm256_sad_epu8</a></li><li><a href="arch/x86/fn._mm256_scalef_pd.html">arch::x86::_mm256_scalef_pd</a></li><li><a href="arch/x86/fn._mm256_scalef_ps.html">arch::x86::_mm256_scalef_ps</a></li><li><a href="arch/x86/fn._mm256_set1_epi16.html">arch::x86::_mm256_set1_epi16</a></li><li><a href="arch/x86/fn._mm256_set1_epi32.html">arch::x86::_mm256_set1_epi32</a></li><li><a href="arch/x86/fn._mm256_set1_epi64x.html">arch::x86::_mm256_set1_epi64x</a></li><li><a href="arch/x86/fn._mm256_set1_epi8.html">arch::x86::_mm256_set1_epi8</a></li><li><a href="arch/x86/fn._mm256_set1_pd.html">arch::x86::_mm256_set1_pd</a></li><li><a href="arch/x86/fn._mm256_set1_ps.html">arch::x86::_mm256_set1_ps</a></li><li><a href="arch/x86/fn._mm256_set_epi16.html">arch::x86::_mm256_set_epi16</a></li><li><a href="arch/x86/fn._mm256_set_epi32.html">arch::x86::_mm256_set_epi32</a></li><li><a href="arch/x86/fn._mm256_set_epi64x.html">arch::x86::_mm256_set_epi64x</a></li><li><a href="arch/x86/fn._mm256_set_epi8.html">arch::x86::_mm256_set_epi8</a></li><li><a href="arch/x86/fn._mm256_set_m128.html">arch::x86::_mm256_set_m128</a></li><li><a href="arch/x86/fn._mm256_set_m128d.html">arch::x86::_mm256_set_m128d</a></li><li><a href="arch/x86/fn._mm256_set_m128i.html">arch::x86::_mm256_set_m128i</a></li><li><a href="arch/x86/fn._mm256_set_pd.html">arch::x86::_mm256_set_pd</a></li><li><a href="arch/x86/fn._mm256_set_ps.html">arch::x86::_mm256_set_ps</a></li><li><a href="arch/x86/fn._mm256_setr_epi16.html">arch::x86::_mm256_setr_epi16</a></li><li><a href="arch/x86/fn._mm256_setr_epi32.html">arch::x86::_mm256_setr_epi32</a></li><li><a href="arch/x86/fn._mm256_setr_epi64x.html">arch::x86::_mm256_setr_epi64x</a></li><li><a href="arch/x86/fn._mm256_setr_epi8.html">arch::x86::_mm256_setr_epi8</a></li><li><a href="arch/x86/fn._mm256_setr_m128.html">arch::x86::_mm256_setr_m128</a></li><li><a href="arch/x86/fn._mm256_setr_m128d.html">arch::x86::_mm256_setr_m128d</a></li><li><a href="arch/x86/fn._mm256_setr_m128i.html">arch::x86::_mm256_setr_m128i</a></li><li><a href="arch/x86/fn._mm256_setr_pd.html">arch::x86::_mm256_setr_pd</a></li><li><a href="arch/x86/fn._mm256_setr_ps.html">arch::x86::_mm256_setr_ps</a></li><li><a href="arch/x86/fn._mm256_setzero_pd.html">arch::x86::_mm256_setzero_pd</a></li><li><a href="arch/x86/fn._mm256_setzero_ps.html">arch::x86::_mm256_setzero_ps</a></li><li><a href="arch/x86/fn._mm256_setzero_si256.html">arch::x86::_mm256_setzero_si256</a></li><li><a href="arch/x86/fn._mm256_shldi_epi16.html">arch::x86::_mm256_shldi_epi16</a></li><li><a href="arch/x86/fn._mm256_shldi_epi32.html">arch::x86::_mm256_shldi_epi32</a></li><li><a href="arch/x86/fn._mm256_shldi_epi64.html">arch::x86::_mm256_shldi_epi64</a></li><li><a href="arch/x86/fn._mm256_shldv_epi16.html">arch::x86::_mm256_shldv_epi16</a></li><li><a href="arch/x86/fn._mm256_shldv_epi32.html">arch::x86::_mm256_shldv_epi32</a></li><li><a href="arch/x86/fn._mm256_shldv_epi64.html">arch::x86::_mm256_shldv_epi64</a></li><li><a href="arch/x86/fn._mm256_shrdi_epi16.html">arch::x86::_mm256_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm256_shrdi_epi32.html">arch::x86::_mm256_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm256_shrdi_epi64.html">arch::x86::_mm256_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm256_shrdv_epi16.html">arch::x86::_mm256_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm256_shrdv_epi32.html">arch::x86::_mm256_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm256_shrdv_epi64.html">arch::x86::_mm256_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm256_shuffle_epi32.html">arch::x86::_mm256_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm256_shuffle_epi8.html">arch::x86::_mm256_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm256_shuffle_f32x4.html">arch::x86::_mm256_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm256_shuffle_f64x2.html">arch::x86::_mm256_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm256_shuffle_i32x4.html">arch::x86::_mm256_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm256_shuffle_i64x2.html">arch::x86::_mm256_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm256_shuffle_pd.html">arch::x86::_mm256_shuffle_pd</a></li><li><a href="arch/x86/fn._mm256_shuffle_ps.html">arch::x86::_mm256_shuffle_ps</a></li><li><a href="arch/x86/fn._mm256_shufflehi_epi16.html">arch::x86::_mm256_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm256_shufflelo_epi16.html">arch::x86::_mm256_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm256_sign_epi16.html">arch::x86::_mm256_sign_epi16</a></li><li><a href="arch/x86/fn._mm256_sign_epi32.html">arch::x86::_mm256_sign_epi32</a></li><li><a href="arch/x86/fn._mm256_sign_epi8.html">arch::x86::_mm256_sign_epi8</a></li><li><a href="arch/x86/fn._mm256_sll_epi16.html">arch::x86::_mm256_sll_epi16</a></li><li><a href="arch/x86/fn._mm256_sll_epi32.html">arch::x86::_mm256_sll_epi32</a></li><li><a href="arch/x86/fn._mm256_sll_epi64.html">arch::x86::_mm256_sll_epi64</a></li><li><a href="arch/x86/fn._mm256_slli_epi16.html">arch::x86::_mm256_slli_epi16</a></li><li><a href="arch/x86/fn._mm256_slli_epi32.html">arch::x86::_mm256_slli_epi32</a></li><li><a href="arch/x86/fn._mm256_slli_epi64.html">arch::x86::_mm256_slli_epi64</a></li><li><a href="arch/x86/fn._mm256_slli_si256.html">arch::x86::_mm256_slli_si256</a></li><li><a href="arch/x86/fn._mm256_sllv_epi16.html">arch::x86::_mm256_sllv_epi16</a></li><li><a href="arch/x86/fn._mm256_sllv_epi32.html">arch::x86::_mm256_sllv_epi32</a></li><li><a href="arch/x86/fn._mm256_sllv_epi64.html">arch::x86::_mm256_sllv_epi64</a></li><li><a href="arch/x86/fn._mm256_sqrt_pd.html">arch::x86::_mm256_sqrt_pd</a></li><li><a href="arch/x86/fn._mm256_sqrt_ps.html">arch::x86::_mm256_sqrt_ps</a></li><li><a href="arch/x86/fn._mm256_sra_epi16.html">arch::x86::_mm256_sra_epi16</a></li><li><a href="arch/x86/fn._mm256_sra_epi32.html">arch::x86::_mm256_sra_epi32</a></li><li><a href="arch/x86/fn._mm256_sra_epi64.html">arch::x86::_mm256_sra_epi64</a></li><li><a href="arch/x86/fn._mm256_srai_epi16.html">arch::x86::_mm256_srai_epi16</a></li><li><a href="arch/x86/fn._mm256_srai_epi32.html">arch::x86::_mm256_srai_epi32</a></li><li><a href="arch/x86/fn._mm256_srai_epi64.html">arch::x86::_mm256_srai_epi64</a></li><li><a href="arch/x86/fn._mm256_srav_epi16.html">arch::x86::_mm256_srav_epi16</a></li><li><a href="arch/x86/fn._mm256_srav_epi32.html">arch::x86::_mm256_srav_epi32</a></li><li><a href="arch/x86/fn._mm256_srav_epi64.html">arch::x86::_mm256_srav_epi64</a></li><li><a href="arch/x86/fn._mm256_srl_epi16.html">arch::x86::_mm256_srl_epi16</a></li><li><a href="arch/x86/fn._mm256_srl_epi32.html">arch::x86::_mm256_srl_epi32</a></li><li><a href="arch/x86/fn._mm256_srl_epi64.html">arch::x86::_mm256_srl_epi64</a></li><li><a href="arch/x86/fn._mm256_srli_epi16.html">arch::x86::_mm256_srli_epi16</a></li><li><a href="arch/x86/fn._mm256_srli_epi32.html">arch::x86::_mm256_srli_epi32</a></li><li><a href="arch/x86/fn._mm256_srli_epi64.html">arch::x86::_mm256_srli_epi64</a></li><li><a href="arch/x86/fn._mm256_srli_si256.html">arch::x86::_mm256_srli_si256</a></li><li><a href="arch/x86/fn._mm256_srlv_epi16.html">arch::x86::_mm256_srlv_epi16</a></li><li><a href="arch/x86/fn._mm256_srlv_epi32.html">arch::x86::_mm256_srlv_epi32</a></li><li><a href="arch/x86/fn._mm256_srlv_epi64.html">arch::x86::_mm256_srlv_epi64</a></li><li><a href="arch/x86/fn._mm256_store_epi32.html">arch::x86::_mm256_store_epi32</a></li><li><a href="arch/x86/fn._mm256_store_epi64.html">arch::x86::_mm256_store_epi64</a></li><li><a href="arch/x86/fn._mm256_store_pd.html">arch::x86::_mm256_store_pd</a></li><li><a href="arch/x86/fn._mm256_store_ps.html">arch::x86::_mm256_store_ps</a></li><li><a href="arch/x86/fn._mm256_store_si256.html">arch::x86::_mm256_store_si256</a></li><li><a href="arch/x86/fn._mm256_storeu2_m128.html">arch::x86::_mm256_storeu2_m128</a></li><li><a href="arch/x86/fn._mm256_storeu2_m128d.html">arch::x86::_mm256_storeu2_m128d</a></li><li><a href="arch/x86/fn._mm256_storeu2_m128i.html">arch::x86::_mm256_storeu2_m128i</a></li><li><a href="arch/x86/fn._mm256_storeu_epi16.html">arch::x86::_mm256_storeu_epi16</a></li><li><a href="arch/x86/fn._mm256_storeu_epi32.html">arch::x86::_mm256_storeu_epi32</a></li><li><a href="arch/x86/fn._mm256_storeu_epi64.html">arch::x86::_mm256_storeu_epi64</a></li><li><a href="arch/x86/fn._mm256_storeu_epi8.html">arch::x86::_mm256_storeu_epi8</a></li><li><a href="arch/x86/fn._mm256_storeu_pd.html">arch::x86::_mm256_storeu_pd</a></li><li><a href="arch/x86/fn._mm256_storeu_ps.html">arch::x86::_mm256_storeu_ps</a></li><li><a href="arch/x86/fn._mm256_storeu_si256.html">arch::x86::_mm256_storeu_si256</a></li><li><a href="arch/x86/fn._mm256_stream_pd.html">arch::x86::_mm256_stream_pd</a></li><li><a href="arch/x86/fn._mm256_stream_ps.html">arch::x86::_mm256_stream_ps</a></li><li><a href="arch/x86/fn._mm256_stream_si256.html">arch::x86::_mm256_stream_si256</a></li><li><a href="arch/x86/fn._mm256_sub_epi16.html">arch::x86::_mm256_sub_epi16</a></li><li><a href="arch/x86/fn._mm256_sub_epi32.html">arch::x86::_mm256_sub_epi32</a></li><li><a href="arch/x86/fn._mm256_sub_epi64.html">arch::x86::_mm256_sub_epi64</a></li><li><a href="arch/x86/fn._mm256_sub_epi8.html">arch::x86::_mm256_sub_epi8</a></li><li><a href="arch/x86/fn._mm256_sub_pd.html">arch::x86::_mm256_sub_pd</a></li><li><a href="arch/x86/fn._mm256_sub_ps.html">arch::x86::_mm256_sub_ps</a></li><li><a href="arch/x86/fn._mm256_subs_epi16.html">arch::x86::_mm256_subs_epi16</a></li><li><a href="arch/x86/fn._mm256_subs_epi8.html">arch::x86::_mm256_subs_epi8</a></li><li><a href="arch/x86/fn._mm256_subs_epu16.html">arch::x86::_mm256_subs_epu16</a></li><li><a href="arch/x86/fn._mm256_subs_epu8.html">arch::x86::_mm256_subs_epu8</a></li><li><a href="arch/x86/fn._mm256_ternarylogic_epi32.html">arch::x86::_mm256_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm256_ternarylogic_epi64.html">arch::x86::_mm256_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm256_test_epi16_mask.html">arch::x86::_mm256_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_test_epi32_mask.html">arch::x86::_mm256_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_test_epi64_mask.html">arch::x86::_mm256_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_test_epi8_mask.html">arch::x86::_mm256_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_testc_pd.html">arch::x86::_mm256_testc_pd</a></li><li><a href="arch/x86/fn._mm256_testc_ps.html">arch::x86::_mm256_testc_ps</a></li><li><a href="arch/x86/fn._mm256_testc_si256.html">arch::x86::_mm256_testc_si256</a></li><li><a href="arch/x86/fn._mm256_testn_epi16_mask.html">arch::x86::_mm256_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm256_testn_epi32_mask.html">arch::x86::_mm256_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm256_testn_epi64_mask.html">arch::x86::_mm256_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm256_testn_epi8_mask.html">arch::x86::_mm256_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm256_testnzc_pd.html">arch::x86::_mm256_testnzc_pd</a></li><li><a href="arch/x86/fn._mm256_testnzc_ps.html">arch::x86::_mm256_testnzc_ps</a></li><li><a href="arch/x86/fn._mm256_testnzc_si256.html">arch::x86::_mm256_testnzc_si256</a></li><li><a href="arch/x86/fn._mm256_testz_pd.html">arch::x86::_mm256_testz_pd</a></li><li><a href="arch/x86/fn._mm256_testz_ps.html">arch::x86::_mm256_testz_ps</a></li><li><a href="arch/x86/fn._mm256_testz_si256.html">arch::x86::_mm256_testz_si256</a></li><li><a href="arch/x86/fn._mm256_undefined_pd.html">arch::x86::_mm256_undefined_pd</a></li><li><a href="arch/x86/fn._mm256_undefined_ps.html">arch::x86::_mm256_undefined_ps</a></li><li><a href="arch/x86/fn._mm256_undefined_si256.html">arch::x86::_mm256_undefined_si256</a></li><li><a href="arch/x86/fn._mm256_unpackhi_epi16.html">arch::x86::_mm256_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm256_unpackhi_epi32.html">arch::x86::_mm256_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm256_unpackhi_epi64.html">arch::x86::_mm256_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm256_unpackhi_epi8.html">arch::x86::_mm256_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm256_unpackhi_pd.html">arch::x86::_mm256_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm256_unpackhi_ps.html">arch::x86::_mm256_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm256_unpacklo_epi16.html">arch::x86::_mm256_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm256_unpacklo_epi32.html">arch::x86::_mm256_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm256_unpacklo_epi64.html">arch::x86::_mm256_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm256_unpacklo_epi8.html">arch::x86::_mm256_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm256_unpacklo_pd.html">arch::x86::_mm256_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm256_unpacklo_ps.html">arch::x86::_mm256_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm256_xor_epi32.html">arch::x86::_mm256_xor_epi32</a></li><li><a href="arch/x86/fn._mm256_xor_epi64.html">arch::x86::_mm256_xor_epi64</a></li><li><a href="arch/x86/fn._mm256_xor_pd.html">arch::x86::_mm256_xor_pd</a></li><li><a href="arch/x86/fn._mm256_xor_ps.html">arch::x86::_mm256_xor_ps</a></li><li><a href="arch/x86/fn._mm256_xor_si256.html">arch::x86::_mm256_xor_si256</a></li><li><a href="arch/x86/fn._mm256_zeroall.html">arch::x86::_mm256_zeroall</a></li><li><a href="arch/x86/fn._mm256_zeroupper.html">arch::x86::_mm256_zeroupper</a></li><li><a href="arch/x86/fn._mm256_zextpd128_pd256.html">arch::x86::_mm256_zextpd128_pd256</a></li><li><a href="arch/x86/fn._mm256_zextps128_ps256.html">arch::x86::_mm256_zextps128_ps256</a></li><li><a href="arch/x86/fn._mm256_zextsi128_si256.html">arch::x86::_mm256_zextsi128_si256</a></li><li><a href="arch/x86/fn._mm512_abs_epi16.html">arch::x86::_mm512_abs_epi16</a></li><li><a href="arch/x86/fn._mm512_abs_epi32.html">arch::x86::_mm512_abs_epi32</a></li><li><a href="arch/x86/fn._mm512_abs_epi64.html">arch::x86::_mm512_abs_epi64</a></li><li><a href="arch/x86/fn._mm512_abs_epi8.html">arch::x86::_mm512_abs_epi8</a></li><li><a href="arch/x86/fn._mm512_abs_pd.html">arch::x86::_mm512_abs_pd</a></li><li><a href="arch/x86/fn._mm512_abs_ps.html">arch::x86::_mm512_abs_ps</a></li><li><a href="arch/x86/fn._mm512_add_epi16.html">arch::x86::_mm512_add_epi16</a></li><li><a href="arch/x86/fn._mm512_add_epi32.html">arch::x86::_mm512_add_epi32</a></li><li><a href="arch/x86/fn._mm512_add_epi64.html">arch::x86::_mm512_add_epi64</a></li><li><a href="arch/x86/fn._mm512_add_epi8.html">arch::x86::_mm512_add_epi8</a></li><li><a href="arch/x86/fn._mm512_add_pd.html">arch::x86::_mm512_add_pd</a></li><li><a href="arch/x86/fn._mm512_add_ps.html">arch::x86::_mm512_add_ps</a></li><li><a href="arch/x86/fn._mm512_add_round_pd.html">arch::x86::_mm512_add_round_pd</a></li><li><a href="arch/x86/fn._mm512_add_round_ps.html">arch::x86::_mm512_add_round_ps</a></li><li><a href="arch/x86/fn._mm512_adds_epi16.html">arch::x86::_mm512_adds_epi16</a></li><li><a href="arch/x86/fn._mm512_adds_epi8.html">arch::x86::_mm512_adds_epi8</a></li><li><a href="arch/x86/fn._mm512_adds_epu16.html">arch::x86::_mm512_adds_epu16</a></li><li><a href="arch/x86/fn._mm512_adds_epu8.html">arch::x86::_mm512_adds_epu8</a></li><li><a href="arch/x86/fn._mm512_aesdec_epi128.html">arch::x86::_mm512_aesdec_epi128</a></li><li><a href="arch/x86/fn._mm512_aesdeclast_epi128.html">arch::x86::_mm512_aesdeclast_epi128</a></li><li><a href="arch/x86/fn._mm512_aesenc_epi128.html">arch::x86::_mm512_aesenc_epi128</a></li><li><a href="arch/x86/fn._mm512_aesenclast_epi128.html">arch::x86::_mm512_aesenclast_epi128</a></li><li><a href="arch/x86/fn._mm512_alignr_epi32.html">arch::x86::_mm512_alignr_epi32</a></li><li><a href="arch/x86/fn._mm512_alignr_epi64.html">arch::x86::_mm512_alignr_epi64</a></li><li><a href="arch/x86/fn._mm512_alignr_epi8.html">arch::x86::_mm512_alignr_epi8</a></li><li><a href="arch/x86/fn._mm512_and_epi32.html">arch::x86::_mm512_and_epi32</a></li><li><a href="arch/x86/fn._mm512_and_epi64.html">arch::x86::_mm512_and_epi64</a></li><li><a href="arch/x86/fn._mm512_and_si512.html">arch::x86::_mm512_and_si512</a></li><li><a href="arch/x86/fn._mm512_andnot_epi32.html">arch::x86::_mm512_andnot_epi32</a></li><li><a href="arch/x86/fn._mm512_andnot_epi64.html">arch::x86::_mm512_andnot_epi64</a></li><li><a href="arch/x86/fn._mm512_andnot_si512.html">arch::x86::_mm512_andnot_si512</a></li><li><a href="arch/x86/fn._mm512_avg_epu16.html">arch::x86::_mm512_avg_epu16</a></li><li><a href="arch/x86/fn._mm512_avg_epu8.html">arch::x86::_mm512_avg_epu8</a></li><li><a href="arch/x86/fn._mm512_bitshuffle_epi64_mask.html">arch::x86::_mm512_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_broadcast_f32x4.html">arch::x86::_mm512_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm512_broadcast_f64x4.html">arch::x86::_mm512_broadcast_f64x4</a></li><li><a href="arch/x86/fn._mm512_broadcast_i32x4.html">arch::x86::_mm512_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm512_broadcast_i64x4.html">arch::x86::_mm512_broadcast_i64x4</a></li><li><a href="arch/x86/fn._mm512_broadcastb_epi8.html">arch::x86::_mm512_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm512_broadcastd_epi32.html">arch::x86::_mm512_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm512_broadcastmb_epi64.html">arch::x86::_mm512_broadcastmb_epi64</a></li><li><a href="arch/x86/fn._mm512_broadcastmw_epi32.html">arch::x86::_mm512_broadcastmw_epi32</a></li><li><a href="arch/x86/fn._mm512_broadcastq_epi64.html">arch::x86::_mm512_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm512_broadcastsd_pd.html">arch::x86::_mm512_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm512_broadcastss_ps.html">arch::x86::_mm512_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm512_broadcastw_epi16.html">arch::x86::_mm512_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm512_bslli_epi128.html">arch::x86::_mm512_bslli_epi128</a></li><li><a href="arch/x86/fn._mm512_bsrli_epi128.html">arch::x86::_mm512_bsrli_epi128</a></li><li><a href="arch/x86/fn._mm512_castpd128_pd512.html">arch::x86::_mm512_castpd128_pd512</a></li><li><a href="arch/x86/fn._mm512_castpd256_pd512.html">arch::x86::_mm512_castpd256_pd512</a></li><li><a href="arch/x86/fn._mm512_castpd512_pd128.html">arch::x86::_mm512_castpd512_pd128</a></li><li><a href="arch/x86/fn._mm512_castpd512_pd256.html">arch::x86::_mm512_castpd512_pd256</a></li><li><a href="arch/x86/fn._mm512_castpd_ps.html">arch::x86::_mm512_castpd_ps</a></li><li><a href="arch/x86/fn._mm512_castpd_si512.html">arch::x86::_mm512_castpd_si512</a></li><li><a href="arch/x86/fn._mm512_castps128_ps512.html">arch::x86::_mm512_castps128_ps512</a></li><li><a href="arch/x86/fn._mm512_castps256_ps512.html">arch::x86::_mm512_castps256_ps512</a></li><li><a href="arch/x86/fn._mm512_castps512_ps128.html">arch::x86::_mm512_castps512_ps128</a></li><li><a href="arch/x86/fn._mm512_castps512_ps256.html">arch::x86::_mm512_castps512_ps256</a></li><li><a href="arch/x86/fn._mm512_castps_pd.html">arch::x86::_mm512_castps_pd</a></li><li><a href="arch/x86/fn._mm512_castps_si512.html">arch::x86::_mm512_castps_si512</a></li><li><a href="arch/x86/fn._mm512_castsi128_si512.html">arch::x86::_mm512_castsi128_si512</a></li><li><a href="arch/x86/fn._mm512_castsi256_si512.html">arch::x86::_mm512_castsi256_si512</a></li><li><a href="arch/x86/fn._mm512_castsi512_pd.html">arch::x86::_mm512_castsi512_pd</a></li><li><a href="arch/x86/fn._mm512_castsi512_ps.html">arch::x86::_mm512_castsi512_ps</a></li><li><a href="arch/x86/fn._mm512_castsi512_si128.html">arch::x86::_mm512_castsi512_si128</a></li><li><a href="arch/x86/fn._mm512_castsi512_si256.html">arch::x86::_mm512_castsi512_si256</a></li><li><a href="arch/x86/fn._mm512_clmulepi64_epi128.html">arch::x86::_mm512_clmulepi64_epi128</a></li><li><a href="arch/x86/fn._mm512_cmp_epi16_mask.html">arch::x86::_mm512_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epi32_mask.html">arch::x86::_mm512_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epi64_mask.html">arch::x86::_mm512_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epi8_mask.html">arch::x86::_mm512_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epu16_mask.html">arch::x86::_mm512_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epu32_mask.html">arch::x86::_mm512_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epu64_mask.html">arch::x86::_mm512_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_epu8_mask.html">arch::x86::_mm512_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_pd_mask.html">arch::x86::_mm512_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_ps_mask.html">arch::x86::_mm512_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_round_pd_mask.html">arch::x86::_mm512_cmp_round_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmp_round_ps_mask.html">arch::x86::_mm512_cmp_round_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epi16_mask.html">arch::x86::_mm512_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epi32_mask.html">arch::x86::_mm512_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epi64_mask.html">arch::x86::_mm512_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epi8_mask.html">arch::x86::_mm512_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epu16_mask.html">arch::x86::_mm512_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epu32_mask.html">arch::x86::_mm512_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epu64_mask.html">arch::x86::_mm512_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_epu8_mask.html">arch::x86::_mm512_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_pd_mask.html">arch::x86::_mm512_cmpeq_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpeq_ps_mask.html">arch::x86::_mm512_cmpeq_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epi16_mask.html">arch::x86::_mm512_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epi32_mask.html">arch::x86::_mm512_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epi64_mask.html">arch::x86::_mm512_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epi8_mask.html">arch::x86::_mm512_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epu16_mask.html">arch::x86::_mm512_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epu32_mask.html">arch::x86::_mm512_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epu64_mask.html">arch::x86::_mm512_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpge_epu8_mask.html">arch::x86::_mm512_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epi16_mask.html">arch::x86::_mm512_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epi32_mask.html">arch::x86::_mm512_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epi64_mask.html">arch::x86::_mm512_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epi8_mask.html">arch::x86::_mm512_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epu16_mask.html">arch::x86::_mm512_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epu32_mask.html">arch::x86::_mm512_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epu64_mask.html">arch::x86::_mm512_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpgt_epu8_mask.html">arch::x86::_mm512_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epi16_mask.html">arch::x86::_mm512_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epi32_mask.html">arch::x86::_mm512_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epi64_mask.html">arch::x86::_mm512_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epi8_mask.html">arch::x86::_mm512_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epu16_mask.html">arch::x86::_mm512_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epu32_mask.html">arch::x86::_mm512_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epu64_mask.html">arch::x86::_mm512_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_epu8_mask.html">arch::x86::_mm512_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_pd_mask.html">arch::x86::_mm512_cmple_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmple_ps_mask.html">arch::x86::_mm512_cmple_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epi16_mask.html">arch::x86::_mm512_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epi32_mask.html">arch::x86::_mm512_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epi64_mask.html">arch::x86::_mm512_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epi8_mask.html">arch::x86::_mm512_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epu16_mask.html">arch::x86::_mm512_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epu32_mask.html">arch::x86::_mm512_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epu64_mask.html">arch::x86::_mm512_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_epu8_mask.html">arch::x86::_mm512_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_pd_mask.html">arch::x86::_mm512_cmplt_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmplt_ps_mask.html">arch::x86::_mm512_cmplt_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epi16_mask.html">arch::x86::_mm512_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epi32_mask.html">arch::x86::_mm512_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epi64_mask.html">arch::x86::_mm512_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epi8_mask.html">arch::x86::_mm512_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epu16_mask.html">arch::x86::_mm512_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epu32_mask.html">arch::x86::_mm512_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epu64_mask.html">arch::x86::_mm512_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_epu8_mask.html">arch::x86::_mm512_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_pd_mask.html">arch::x86::_mm512_cmpneq_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpneq_ps_mask.html">arch::x86::_mm512_cmpneq_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpnle_pd_mask.html">arch::x86::_mm512_cmpnle_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpnle_ps_mask.html">arch::x86::_mm512_cmpnle_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpnlt_pd_mask.html">arch::x86::_mm512_cmpnlt_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpnlt_ps_mask.html">arch::x86::_mm512_cmpnlt_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpord_pd_mask.html">arch::x86::_mm512_cmpord_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpord_ps_mask.html">arch::x86::_mm512_cmpord_ps_mask</a></li><li><a href="arch/x86/fn._mm512_cmpunord_pd_mask.html">arch::x86::_mm512_cmpunord_pd_mask</a></li><li><a href="arch/x86/fn._mm512_cmpunord_ps_mask.html">arch::x86::_mm512_cmpunord_ps_mask</a></li><li><a href="arch/x86/fn._mm512_conflict_epi32.html">arch::x86::_mm512_conflict_epi32</a></li><li><a href="arch/x86/fn._mm512_conflict_epi64.html">arch::x86::_mm512_conflict_epi64</a></li><li><a href="arch/x86/fn._mm512_cvt_roundepi32_ps.html">arch::x86::_mm512_cvt_roundepi32_ps</a></li><li><a href="arch/x86/fn._mm512_cvt_roundepu32_ps.html">arch::x86::_mm512_cvt_roundepu32_ps</a></li><li><a href="arch/x86/fn._mm512_cvt_roundpd_epi32.html">arch::x86::_mm512_cvt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_cvt_roundpd_epu32.html">arch::x86::_mm512_cvt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_cvt_roundpd_ps.html">arch::x86::_mm512_cvt_roundpd_ps</a></li><li><a href="arch/x86/fn._mm512_cvt_roundph_ps.html">arch::x86::_mm512_cvt_roundph_ps</a></li><li><a href="arch/x86/fn._mm512_cvt_roundps_epi32.html">arch::x86::_mm512_cvt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_cvt_roundps_epu32.html">arch::x86::_mm512_cvt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_cvt_roundps_pd.html">arch::x86::_mm512_cvt_roundps_pd</a></li><li><a href="arch/x86/fn._mm512_cvt_roundps_ph.html">arch::x86::_mm512_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm512_cvtepi16_epi32.html">arch::x86::_mm512_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtepi16_epi64.html">arch::x86::_mm512_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtepi16_epi8.html">arch::x86::_mm512_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtepi32_epi16.html">arch::x86::_mm512_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtepi32_epi64.html">arch::x86::_mm512_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtepi32_epi8.html">arch::x86::_mm512_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtepi32_pd.html">arch::x86::_mm512_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm512_cvtepi32_ps.html">arch::x86::_mm512_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm512_cvtepi32lo_pd.html">arch::x86::_mm512_cvtepi32lo_pd</a></li><li><a href="arch/x86/fn._mm512_cvtepi64_epi16.html">arch::x86::_mm512_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtepi64_epi32.html">arch::x86::_mm512_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtepi64_epi8.html">arch::x86::_mm512_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtepi8_epi16.html">arch::x86::_mm512_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtepi8_epi32.html">arch::x86::_mm512_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtepi8_epi64.html">arch::x86::_mm512_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtepu16_epi32.html">arch::x86::_mm512_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtepu16_epi64.html">arch::x86::_mm512_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtepu32_epi64.html">arch::x86::_mm512_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtepu32_pd.html">arch::x86::_mm512_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm512_cvtepu32_ps.html">arch::x86::_mm512_cvtepu32_ps</a></li><li><a href="arch/x86/fn._mm512_cvtepu32lo_pd.html">arch::x86::_mm512_cvtepu32lo_pd</a></li><li><a href="arch/x86/fn._mm512_cvtepu8_epi16.html">arch::x86::_mm512_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtepu8_epi32.html">arch::x86::_mm512_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtepu8_epi64.html">arch::x86::_mm512_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm512_cvtne2ps_pbh.html">arch::x86::_mm512_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm512_cvtneps_pbh.html">arch::x86::_mm512_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm512_cvtpd_epi32.html">arch::x86::_mm512_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtpd_epu32.html">arch::x86::_mm512_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm512_cvtpd_ps.html">arch::x86::_mm512_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm512_cvtpd_pslo.html">arch::x86::_mm512_cvtpd_pslo</a></li><li><a href="arch/x86/fn._mm512_cvtph_ps.html">arch::x86::_mm512_cvtph_ps</a></li><li><a href="arch/x86/fn._mm512_cvtps_epi32.html">arch::x86::_mm512_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtps_epu32.html">arch::x86::_mm512_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm512_cvtps_pd.html">arch::x86::_mm512_cvtps_pd</a></li><li><a href="arch/x86/fn._mm512_cvtps_ph.html">arch::x86::_mm512_cvtps_ph</a></li><li><a href="arch/x86/fn._mm512_cvtpslo_pd.html">arch::x86::_mm512_cvtpslo_pd</a></li><li><a href="arch/x86/fn._mm512_cvtsepi16_epi8.html">arch::x86::_mm512_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtsepi32_epi16.html">arch::x86::_mm512_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtsepi32_epi8.html">arch::x86::_mm512_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtsepi64_epi16.html">arch::x86::_mm512_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtsepi64_epi32.html">arch::x86::_mm512_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtsepi64_epi8.html">arch::x86::_mm512_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtsi512_si32.html">arch::x86::_mm512_cvtsi512_si32</a></li><li><a href="arch/x86/fn._mm512_cvtt_roundpd_epi32.html">arch::x86::_mm512_cvtt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtt_roundpd_epu32.html">arch::x86::_mm512_cvtt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_cvtt_roundps_epi32.html">arch::x86::_mm512_cvtt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtt_roundps_epu32.html">arch::x86::_mm512_cvtt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_cvttpd_epi32.html">arch::x86::_mm512_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm512_cvttpd_epu32.html">arch::x86::_mm512_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm512_cvttps_epi32.html">arch::x86::_mm512_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm512_cvttps_epu32.html">arch::x86::_mm512_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm512_cvtusepi16_epi8.html">arch::x86::_mm512_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtusepi32_epi16.html">arch::x86::_mm512_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtusepi32_epi8.html">arch::x86::_mm512_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_cvtusepi64_epi16.html">arch::x86::_mm512_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_cvtusepi64_epi32.html">arch::x86::_mm512_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_cvtusepi64_epi8.html">arch::x86::_mm512_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_dbsad_epu8.html">arch::x86::_mm512_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm512_div_pd.html">arch::x86::_mm512_div_pd</a></li><li><a href="arch/x86/fn._mm512_div_ps.html">arch::x86::_mm512_div_ps</a></li><li><a href="arch/x86/fn._mm512_div_round_pd.html">arch::x86::_mm512_div_round_pd</a></li><li><a href="arch/x86/fn._mm512_div_round_ps.html">arch::x86::_mm512_div_round_ps</a></li><li><a href="arch/x86/fn._mm512_dpbf16_ps.html">arch::x86::_mm512_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm512_dpbusd_epi32.html">arch::x86::_mm512_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm512_dpbusds_epi32.html">arch::x86::_mm512_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm512_dpwssd_epi32.html">arch::x86::_mm512_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm512_dpwssds_epi32.html">arch::x86::_mm512_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm512_extractf32x4_ps.html">arch::x86::_mm512_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm512_extractf64x4_pd.html">arch::x86::_mm512_extractf64x4_pd</a></li><li><a href="arch/x86/fn._mm512_extracti32x4_epi32.html">arch::x86::_mm512_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm512_extracti64x4_epi64.html">arch::x86::_mm512_extracti64x4_epi64</a></li><li><a href="arch/x86/fn._mm512_fixupimm_pd.html">arch::x86::_mm512_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm512_fixupimm_ps.html">arch::x86::_mm512_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm512_fixupimm_round_pd.html">arch::x86::_mm512_fixupimm_round_pd</a></li><li><a href="arch/x86/fn._mm512_fixupimm_round_ps.html">arch::x86::_mm512_fixupimm_round_ps</a></li><li><a href="arch/x86/fn._mm512_fmadd_pd.html">arch::x86::_mm512_fmadd_pd</a></li><li><a href="arch/x86/fn._mm512_fmadd_ps.html">arch::x86::_mm512_fmadd_ps</a></li><li><a href="arch/x86/fn._mm512_fmadd_round_pd.html">arch::x86::_mm512_fmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_fmadd_round_ps.html">arch::x86::_mm512_fmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_fmaddsub_pd.html">arch::x86::_mm512_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm512_fmaddsub_ps.html">arch::x86::_mm512_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm512_fmaddsub_round_pd.html">arch::x86::_mm512_fmaddsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_fmaddsub_round_ps.html">arch::x86::_mm512_fmaddsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_fmsub_pd.html">arch::x86::_mm512_fmsub_pd</a></li><li><a href="arch/x86/fn._mm512_fmsub_ps.html">arch::x86::_mm512_fmsub_ps</a></li><li><a href="arch/x86/fn._mm512_fmsub_round_pd.html">arch::x86::_mm512_fmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_fmsub_round_ps.html">arch::x86::_mm512_fmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_fmsubadd_pd.html">arch::x86::_mm512_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm512_fmsubadd_ps.html">arch::x86::_mm512_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm512_fmsubadd_round_pd.html">arch::x86::_mm512_fmsubadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_fmsubadd_round_ps.html">arch::x86::_mm512_fmsubadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_fnmadd_pd.html">arch::x86::_mm512_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm512_fnmadd_ps.html">arch::x86::_mm512_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm512_fnmadd_round_pd.html">arch::x86::_mm512_fnmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_fnmadd_round_ps.html">arch::x86::_mm512_fnmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_fnmsub_pd.html">arch::x86::_mm512_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm512_fnmsub_ps.html">arch::x86::_mm512_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm512_fnmsub_round_pd.html">arch::x86::_mm512_fnmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_fnmsub_round_ps.html">arch::x86::_mm512_fnmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_getexp_pd.html">arch::x86::_mm512_getexp_pd</a></li><li><a href="arch/x86/fn._mm512_getexp_ps.html">arch::x86::_mm512_getexp_ps</a></li><li><a href="arch/x86/fn._mm512_getexp_round_pd.html">arch::x86::_mm512_getexp_round_pd</a></li><li><a href="arch/x86/fn._mm512_getexp_round_ps.html">arch::x86::_mm512_getexp_round_ps</a></li><li><a href="arch/x86/fn._mm512_getmant_pd.html">arch::x86::_mm512_getmant_pd</a></li><li><a href="arch/x86/fn._mm512_getmant_ps.html">arch::x86::_mm512_getmant_ps</a></li><li><a href="arch/x86/fn._mm512_getmant_round_pd.html">arch::x86::_mm512_getmant_round_pd</a></li><li><a href="arch/x86/fn._mm512_getmant_round_ps.html">arch::x86::_mm512_getmant_round_ps</a></li><li><a href="arch/x86/fn._mm512_gf2p8affine_epi64_epi8.html">arch::x86::_mm512_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm512_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_gf2p8mul_epi8.html">arch::x86::_mm512_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm512_i32gather_epi32.html">arch::x86::_mm512_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm512_i32gather_epi64.html">arch::x86::_mm512_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm512_i32gather_pd.html">arch::x86::_mm512_i32gather_pd</a></li><li><a href="arch/x86/fn._mm512_i32gather_ps.html">arch::x86::_mm512_i32gather_ps</a></li><li><a href="arch/x86/fn._mm512_i32scatter_epi32.html">arch::x86::_mm512_i32scatter_epi32</a></li><li><a href="arch/x86/fn._mm512_i32scatter_epi64.html">arch::x86::_mm512_i32scatter_epi64</a></li><li><a href="arch/x86/fn._mm512_i32scatter_pd.html">arch::x86::_mm512_i32scatter_pd</a></li><li><a href="arch/x86/fn._mm512_i32scatter_ps.html">arch::x86::_mm512_i32scatter_ps</a></li><li><a href="arch/x86/fn._mm512_i64gather_epi32.html">arch::x86::_mm512_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm512_i64gather_epi64.html">arch::x86::_mm512_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm512_i64gather_pd.html">arch::x86::_mm512_i64gather_pd</a></li><li><a href="arch/x86/fn._mm512_i64gather_ps.html">arch::x86::_mm512_i64gather_ps</a></li><li><a href="arch/x86/fn._mm512_i64scatter_epi32.html">arch::x86::_mm512_i64scatter_epi32</a></li><li><a href="arch/x86/fn._mm512_i64scatter_epi64.html">arch::x86::_mm512_i64scatter_epi64</a></li><li><a href="arch/x86/fn._mm512_i64scatter_pd.html">arch::x86::_mm512_i64scatter_pd</a></li><li><a href="arch/x86/fn._mm512_i64scatter_ps.html">arch::x86::_mm512_i64scatter_ps</a></li><li><a href="arch/x86/fn._mm512_insertf32x4.html">arch::x86::_mm512_insertf32x4</a></li><li><a href="arch/x86/fn._mm512_insertf64x4.html">arch::x86::_mm512_insertf64x4</a></li><li><a href="arch/x86/fn._mm512_inserti32x4.html">arch::x86::_mm512_inserti32x4</a></li><li><a href="arch/x86/fn._mm512_inserti64x4.html">arch::x86::_mm512_inserti64x4</a></li><li><a href="arch/x86/fn._mm512_int2mask.html">arch::x86::_mm512_int2mask</a></li><li><a href="arch/x86/fn._mm512_kand.html">arch::x86::_mm512_kand</a></li><li><a href="arch/x86/fn._mm512_kandn.html">arch::x86::_mm512_kandn</a></li><li><a href="arch/x86/fn._mm512_kmov.html">arch::x86::_mm512_kmov</a></li><li><a href="arch/x86/fn._mm512_knot.html">arch::x86::_mm512_knot</a></li><li><a href="arch/x86/fn._mm512_kor.html">arch::x86::_mm512_kor</a></li><li><a href="arch/x86/fn._mm512_kortestc.html">arch::x86::_mm512_kortestc</a></li><li><a href="arch/x86/fn._mm512_kunpackb.html">arch::x86::_mm512_kunpackb</a></li><li><a href="arch/x86/fn._mm512_kxnor.html">arch::x86::_mm512_kxnor</a></li><li><a href="arch/x86/fn._mm512_kxor.html">arch::x86::_mm512_kxor</a></li><li><a href="arch/x86/fn._mm512_load_epi32.html">arch::x86::_mm512_load_epi32</a></li><li><a href="arch/x86/fn._mm512_load_epi64.html">arch::x86::_mm512_load_epi64</a></li><li><a href="arch/x86/fn._mm512_load_pd.html">arch::x86::_mm512_load_pd</a></li><li><a href="arch/x86/fn._mm512_load_ps.html">arch::x86::_mm512_load_ps</a></li><li><a href="arch/x86/fn._mm512_load_si512.html">arch::x86::_mm512_load_si512</a></li><li><a href="arch/x86/fn._mm512_loadu_epi16.html">arch::x86::_mm512_loadu_epi16</a></li><li><a href="arch/x86/fn._mm512_loadu_epi32.html">arch::x86::_mm512_loadu_epi32</a></li><li><a href="arch/x86/fn._mm512_loadu_epi64.html">arch::x86::_mm512_loadu_epi64</a></li><li><a href="arch/x86/fn._mm512_loadu_epi8.html">arch::x86::_mm512_loadu_epi8</a></li><li><a href="arch/x86/fn._mm512_loadu_pd.html">arch::x86::_mm512_loadu_pd</a></li><li><a href="arch/x86/fn._mm512_loadu_ps.html">arch::x86::_mm512_loadu_ps</a></li><li><a href="arch/x86/fn._mm512_loadu_si512.html">arch::x86::_mm512_loadu_si512</a></li><li><a href="arch/x86/fn._mm512_lzcnt_epi32.html">arch::x86::_mm512_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_lzcnt_epi64.html">arch::x86::_mm512_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_madd52hi_epu64.html">arch::x86::_mm512_madd52hi_epu64</a></li><li><a href="arch/x86/fn._mm512_madd52lo_epu64.html">arch::x86::_mm512_madd52lo_epu64</a></li><li><a href="arch/x86/fn._mm512_madd_epi16.html">arch::x86::_mm512_madd_epi16</a></li><li><a href="arch/x86/fn._mm512_maddubs_epi16.html">arch::x86::_mm512_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_epi16.html">arch::x86::_mm512_mask2_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_epi32.html">arch::x86::_mm512_mask2_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_epi64.html">arch::x86::_mm512_mask2_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_epi8.html">arch::x86::_mm512_mask2_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_pd.html">arch::x86::_mm512_mask2_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm512_mask2_permutex2var_ps.html">arch::x86::_mm512_mask2_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm512_mask2int.html">arch::x86::_mm512_mask2int</a></li><li><a href="arch/x86/fn._mm512_mask3_fmadd_pd.html">arch::x86::_mm512_mask3_fmadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmadd_ps.html">arch::x86::_mm512_mask3_fmadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmadd_round_pd.html">arch::x86::_mm512_mask3_fmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmadd_round_ps.html">arch::x86::_mm512_mask3_fmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmaddsub_pd.html">arch::x86::_mm512_mask3_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmaddsub_ps.html">arch::x86::_mm512_mask3_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmaddsub_round_pd.html">arch::x86::_mm512_mask3_fmaddsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmaddsub_round_ps.html">arch::x86::_mm512_mask3_fmaddsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsub_pd.html">arch::x86::_mm512_mask3_fmsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsub_ps.html">arch::x86::_mm512_mask3_fmsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsub_round_pd.html">arch::x86::_mm512_mask3_fmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsub_round_ps.html">arch::x86::_mm512_mask3_fmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsubadd_pd.html">arch::x86::_mm512_mask3_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsubadd_ps.html">arch::x86::_mm512_mask3_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsubadd_round_pd.html">arch::x86::_mm512_mask3_fmsubadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fmsubadd_round_ps.html">arch::x86::_mm512_mask3_fmsubadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmadd_pd.html">arch::x86::_mm512_mask3_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmadd_ps.html">arch::x86::_mm512_mask3_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmadd_round_pd.html">arch::x86::_mm512_mask3_fnmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmadd_round_ps.html">arch::x86::_mm512_mask3_fnmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmsub_pd.html">arch::x86::_mm512_mask3_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmsub_ps.html">arch::x86::_mm512_mask3_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmsub_round_pd.html">arch::x86::_mm512_mask3_fnmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask3_fnmsub_round_ps.html">arch::x86::_mm512_mask3_fnmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_abs_epi16.html">arch::x86::_mm512_mask_abs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_abs_epi32.html">arch::x86::_mm512_mask_abs_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_abs_epi64.html">arch::x86::_mm512_mask_abs_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_abs_epi8.html">arch::x86::_mm512_mask_abs_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_abs_pd.html">arch::x86::_mm512_mask_abs_pd</a></li><li><a href="arch/x86/fn._mm512_mask_abs_ps.html">arch::x86::_mm512_mask_abs_ps</a></li><li><a href="arch/x86/fn._mm512_mask_add_epi16.html">arch::x86::_mm512_mask_add_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_add_epi32.html">arch::x86::_mm512_mask_add_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_add_epi64.html">arch::x86::_mm512_mask_add_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_add_epi8.html">arch::x86::_mm512_mask_add_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_add_pd.html">arch::x86::_mm512_mask_add_pd</a></li><li><a href="arch/x86/fn._mm512_mask_add_ps.html">arch::x86::_mm512_mask_add_ps</a></li><li><a href="arch/x86/fn._mm512_mask_add_round_pd.html">arch::x86::_mm512_mask_add_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_add_round_ps.html">arch::x86::_mm512_mask_add_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_adds_epi16.html">arch::x86::_mm512_mask_adds_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_adds_epi8.html">arch::x86::_mm512_mask_adds_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_adds_epu16.html">arch::x86::_mm512_mask_adds_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_adds_epu8.html">arch::x86::_mm512_mask_adds_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_alignr_epi32.html">arch::x86::_mm512_mask_alignr_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_alignr_epi64.html">arch::x86::_mm512_mask_alignr_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_alignr_epi8.html">arch::x86::_mm512_mask_alignr_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_and_epi32.html">arch::x86::_mm512_mask_and_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_and_epi64.html">arch::x86::_mm512_mask_and_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_andnot_epi32.html">arch::x86::_mm512_mask_andnot_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_andnot_epi64.html">arch::x86::_mm512_mask_andnot_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_avg_epu16.html">arch::x86::_mm512_mask_avg_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_avg_epu8.html">arch::x86::_mm512_mask_avg_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_bitshuffle_epi64_mask.html">arch::x86::_mm512_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_blend_epi16.html">arch::x86::_mm512_mask_blend_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_blend_epi32.html">arch::x86::_mm512_mask_blend_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_blend_epi64.html">arch::x86::_mm512_mask_blend_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_blend_epi8.html">arch::x86::_mm512_mask_blend_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_blend_pd.html">arch::x86::_mm512_mask_blend_pd</a></li><li><a href="arch/x86/fn._mm512_mask_blend_ps.html">arch::x86::_mm512_mask_blend_ps</a></li><li><a href="arch/x86/fn._mm512_mask_broadcast_f32x4.html">arch::x86::_mm512_mask_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm512_mask_broadcast_f64x4.html">arch::x86::_mm512_mask_broadcast_f64x4</a></li><li><a href="arch/x86/fn._mm512_mask_broadcast_i32x4.html">arch::x86::_mm512_mask_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm512_mask_broadcast_i64x4.html">arch::x86::_mm512_mask_broadcast_i64x4</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastb_epi8.html">arch::x86::_mm512_mask_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastd_epi32.html">arch::x86::_mm512_mask_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastq_epi64.html">arch::x86::_mm512_mask_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastsd_pd.html">arch::x86::_mm512_mask_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastss_ps.html">arch::x86::_mm512_mask_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm512_mask_broadcastw_epi16.html">arch::x86::_mm512_mask_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epi16_mask.html">arch::x86::_mm512_mask_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epi32_mask.html">arch::x86::_mm512_mask_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epi64_mask.html">arch::x86::_mm512_mask_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epi8_mask.html">arch::x86::_mm512_mask_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epu16_mask.html">arch::x86::_mm512_mask_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epu32_mask.html">arch::x86::_mm512_mask_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epu64_mask.html">arch::x86::_mm512_mask_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_epu8_mask.html">arch::x86::_mm512_mask_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_pd_mask.html">arch::x86::_mm512_mask_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_ps_mask.html">arch::x86::_mm512_mask_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_round_pd_mask.html">arch::x86::_mm512_mask_cmp_round_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmp_round_ps_mask.html">arch::x86::_mm512_mask_cmp_round_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epi16_mask.html">arch::x86::_mm512_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epi32_mask.html">arch::x86::_mm512_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epi64_mask.html">arch::x86::_mm512_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epi8_mask.html">arch::x86::_mm512_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epu16_mask.html">arch::x86::_mm512_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epu32_mask.html">arch::x86::_mm512_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epu64_mask.html">arch::x86::_mm512_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_epu8_mask.html">arch::x86::_mm512_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_pd_mask.html">arch::x86::_mm512_mask_cmpeq_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpeq_ps_mask.html">arch::x86::_mm512_mask_cmpeq_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epi16_mask.html">arch::x86::_mm512_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epi32_mask.html">arch::x86::_mm512_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epi64_mask.html">arch::x86::_mm512_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epi8_mask.html">arch::x86::_mm512_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epu16_mask.html">arch::x86::_mm512_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epu32_mask.html">arch::x86::_mm512_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epu64_mask.html">arch::x86::_mm512_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpge_epu8_mask.html">arch::x86::_mm512_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epi16_mask.html">arch::x86::_mm512_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epi32_mask.html">arch::x86::_mm512_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epi64_mask.html">arch::x86::_mm512_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epi8_mask.html">arch::x86::_mm512_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epu16_mask.html">arch::x86::_mm512_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epu32_mask.html">arch::x86::_mm512_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epu64_mask.html">arch::x86::_mm512_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpgt_epu8_mask.html">arch::x86::_mm512_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epi16_mask.html">arch::x86::_mm512_mask_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epi32_mask.html">arch::x86::_mm512_mask_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epi64_mask.html">arch::x86::_mm512_mask_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epi8_mask.html">arch::x86::_mm512_mask_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epu16_mask.html">arch::x86::_mm512_mask_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epu32_mask.html">arch::x86::_mm512_mask_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epu64_mask.html">arch::x86::_mm512_mask_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_epu8_mask.html">arch::x86::_mm512_mask_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_pd_mask.html">arch::x86::_mm512_mask_cmple_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmple_ps_mask.html">arch::x86::_mm512_mask_cmple_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epi16_mask.html">arch::x86::_mm512_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epi32_mask.html">arch::x86::_mm512_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epi64_mask.html">arch::x86::_mm512_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epi8_mask.html">arch::x86::_mm512_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epu16_mask.html">arch::x86::_mm512_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epu32_mask.html">arch::x86::_mm512_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epu64_mask.html">arch::x86::_mm512_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_epu8_mask.html">arch::x86::_mm512_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_pd_mask.html">arch::x86::_mm512_mask_cmplt_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmplt_ps_mask.html">arch::x86::_mm512_mask_cmplt_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epi16_mask.html">arch::x86::_mm512_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epi32_mask.html">arch::x86::_mm512_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epi64_mask.html">arch::x86::_mm512_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epi8_mask.html">arch::x86::_mm512_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epu16_mask.html">arch::x86::_mm512_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epu32_mask.html">arch::x86::_mm512_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epu64_mask.html">arch::x86::_mm512_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_epu8_mask.html">arch::x86::_mm512_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_pd_mask.html">arch::x86::_mm512_mask_cmpneq_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpneq_ps_mask.html">arch::x86::_mm512_mask_cmpneq_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpnle_pd_mask.html">arch::x86::_mm512_mask_cmpnle_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpnle_ps_mask.html">arch::x86::_mm512_mask_cmpnle_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpnlt_pd_mask.html">arch::x86::_mm512_mask_cmpnlt_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpnlt_ps_mask.html">arch::x86::_mm512_mask_cmpnlt_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpord_pd_mask.html">arch::x86::_mm512_mask_cmpord_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpord_ps_mask.html">arch::x86::_mm512_mask_cmpord_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpunord_pd_mask.html">arch::x86::_mm512_mask_cmpunord_pd_mask</a></li><li><a href="arch/x86/fn._mm512_mask_cmpunord_ps_mask.html">arch::x86::_mm512_mask_cmpunord_ps_mask</a></li><li><a href="arch/x86/fn._mm512_mask_compress_epi16.html">arch::x86::_mm512_mask_compress_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_compress_epi32.html">arch::x86::_mm512_mask_compress_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_compress_epi64.html">arch::x86::_mm512_mask_compress_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_compress_epi8.html">arch::x86::_mm512_mask_compress_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_compress_pd.html">arch::x86::_mm512_mask_compress_pd</a></li><li><a href="arch/x86/fn._mm512_mask_compress_ps.html">arch::x86::_mm512_mask_compress_ps</a></li><li><a href="arch/x86/fn._mm512_mask_conflict_epi32.html">arch::x86::_mm512_mask_conflict_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_conflict_epi64.html">arch::x86::_mm512_mask_conflict_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundepi32_ps.html">arch::x86::_mm512_mask_cvt_roundepi32_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundepu32_ps.html">arch::x86::_mm512_mask_cvt_roundepu32_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundpd_epi32.html">arch::x86::_mm512_mask_cvt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundpd_epu32.html">arch::x86::_mm512_mask_cvt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundpd_ps.html">arch::x86::_mm512_mask_cvt_roundpd_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundph_ps.html">arch::x86::_mm512_mask_cvt_roundph_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundps_epi32.html">arch::x86::_mm512_mask_cvt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundps_epu32.html">arch::x86::_mm512_mask_cvt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundps_pd.html">arch::x86::_mm512_mask_cvt_roundps_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvt_roundps_ph.html">arch::x86::_mm512_mask_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi16_epi32.html">arch::x86::_mm512_mask_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi16_epi64.html">arch::x86::_mm512_mask_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi16_epi8.html">arch::x86::_mm512_mask_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi16_storeu_epi8.html">arch::x86::_mm512_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_epi16.html">arch::x86::_mm512_mask_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_epi64.html">arch::x86::_mm512_mask_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_epi8.html">arch::x86::_mm512_mask_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_pd.html">arch::x86::_mm512_mask_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_ps.html">arch::x86::_mm512_mask_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_storeu_epi16.html">arch::x86::_mm512_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32_storeu_epi8.html">arch::x86::_mm512_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi32lo_pd.html">arch::x86::_mm512_mask_cvtepi32lo_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_epi16.html">arch::x86::_mm512_mask_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_epi32.html">arch::x86::_mm512_mask_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_epi8.html">arch::x86::_mm512_mask_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_storeu_epi16.html">arch::x86::_mm512_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_storeu_epi32.html">arch::x86::_mm512_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi64_storeu_epi8.html">arch::x86::_mm512_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi8_epi16.html">arch::x86::_mm512_mask_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi8_epi32.html">arch::x86::_mm512_mask_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepi8_epi64.html">arch::x86::_mm512_mask_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu16_epi32.html">arch::x86::_mm512_mask_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu16_epi64.html">arch::x86::_mm512_mask_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu32_epi64.html">arch::x86::_mm512_mask_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu32_pd.html">arch::x86::_mm512_mask_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu32_ps.html">arch::x86::_mm512_mask_cvtepu32_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu32lo_pd.html">arch::x86::_mm512_mask_cvtepu32lo_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu8_epi16.html">arch::x86::_mm512_mask_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu8_epi32.html">arch::x86::_mm512_mask_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtepu8_epi64.html">arch::x86::_mm512_mask_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_cvtne2ps_pbh.html">arch::x86::_mm512_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm512_mask_cvtneps_pbh.html">arch::x86::_mm512_mask_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm512_mask_cvtpd_epi32.html">arch::x86::_mm512_mask_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtpd_epu32.html">arch::x86::_mm512_mask_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtpd_ps.html">arch::x86::_mm512_mask_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvtpd_pslo.html">arch::x86::_mm512_mask_cvtpd_pslo</a></li><li><a href="arch/x86/fn._mm512_mask_cvtph_ps.html">arch::x86::_mm512_mask_cvtph_ps</a></li><li><a href="arch/x86/fn._mm512_mask_cvtps_epi32.html">arch::x86::_mm512_mask_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtps_epu32.html">arch::x86::_mm512_mask_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtps_pd.html">arch::x86::_mm512_mask_cvtps_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtps_ph.html">arch::x86::_mm512_mask_cvtps_ph</a></li><li><a href="arch/x86/fn._mm512_mask_cvtpslo_pd.html">arch::x86::_mm512_mask_cvtpslo_pd</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi16_epi8.html">arch::x86::_mm512_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi16_storeu_epi8.html">arch::x86::_mm512_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi32_epi16.html">arch::x86::_mm512_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi32_epi8.html">arch::x86::_mm512_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi32_storeu_epi16.html">arch::x86::_mm512_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi32_storeu_epi8.html">arch::x86::_mm512_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_epi16.html">arch::x86::_mm512_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_epi32.html">arch::x86::_mm512_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_epi8.html">arch::x86::_mm512_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_storeu_epi16.html">arch::x86::_mm512_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_storeu_epi32.html">arch::x86::_mm512_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtsepi64_storeu_epi8.html">arch::x86::_mm512_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtt_roundpd_epi32.html">arch::x86::_mm512_mask_cvtt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtt_roundpd_epu32.html">arch::x86::_mm512_mask_cvtt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtt_roundps_epi32.html">arch::x86::_mm512_mask_cvtt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtt_roundps_epu32.html">arch::x86::_mm512_mask_cvtt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvttpd_epi32.html">arch::x86::_mm512_mask_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvttpd_epu32.html">arch::x86::_mm512_mask_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvttps_epi32.html">arch::x86::_mm512_mask_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvttps_epu32.html">arch::x86::_mm512_mask_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi16_epi8.html">arch::x86::_mm512_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi16_storeu_epi8.html">arch::x86::_mm512_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi32_epi16.html">arch::x86::_mm512_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi32_epi8.html">arch::x86::_mm512_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi32_storeu_epi16.html">arch::x86::_mm512_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi32_storeu_epi8.html">arch::x86::_mm512_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_epi16.html">arch::x86::_mm512_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_epi32.html">arch::x86::_mm512_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_epi8.html">arch::x86::_mm512_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_storeu_epi16.html">arch::x86::_mm512_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_storeu_epi32.html">arch::x86::_mm512_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_cvtusepi64_storeu_epi8.html">arch::x86::_mm512_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_dbsad_epu8.html">arch::x86::_mm512_mask_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_div_pd.html">arch::x86::_mm512_mask_div_pd</a></li><li><a href="arch/x86/fn._mm512_mask_div_ps.html">arch::x86::_mm512_mask_div_ps</a></li><li><a href="arch/x86/fn._mm512_mask_div_round_pd.html">arch::x86::_mm512_mask_div_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_div_round_ps.html">arch::x86::_mm512_mask_div_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_dpbf16_ps.html">arch::x86::_mm512_mask_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm512_mask_dpbusd_epi32.html">arch::x86::_mm512_mask_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_dpbusds_epi32.html">arch::x86::_mm512_mask_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_dpwssd_epi32.html">arch::x86::_mm512_mask_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_dpwssds_epi32.html">arch::x86::_mm512_mask_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_expand_epi16.html">arch::x86::_mm512_mask_expand_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_expand_epi32.html">arch::x86::_mm512_mask_expand_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_expand_epi64.html">arch::x86::_mm512_mask_expand_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_expand_epi8.html">arch::x86::_mm512_mask_expand_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_expand_pd.html">arch::x86::_mm512_mask_expand_pd</a></li><li><a href="arch/x86/fn._mm512_mask_expand_ps.html">arch::x86::_mm512_mask_expand_ps</a></li><li><a href="arch/x86/fn._mm512_mask_extractf32x4_ps.html">arch::x86::_mm512_mask_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm512_mask_extractf64x4_pd.html">arch::x86::_mm512_mask_extractf64x4_pd</a></li><li><a href="arch/x86/fn._mm512_mask_extracti32x4_epi32.html">arch::x86::_mm512_mask_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_extracti64x4_epi64.html">arch::x86::_mm512_mask_extracti64x4_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_fixupimm_pd.html">arch::x86::_mm512_mask_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fixupimm_ps.html">arch::x86::_mm512_mask_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fixupimm_round_pd.html">arch::x86::_mm512_mask_fixupimm_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fixupimm_round_ps.html">arch::x86::_mm512_mask_fixupimm_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmadd_pd.html">arch::x86::_mm512_mask_fmadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmadd_ps.html">arch::x86::_mm512_mask_fmadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmadd_round_pd.html">arch::x86::_mm512_mask_fmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmadd_round_ps.html">arch::x86::_mm512_mask_fmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmaddsub_pd.html">arch::x86::_mm512_mask_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmaddsub_ps.html">arch::x86::_mm512_mask_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmaddsub_round_pd.html">arch::x86::_mm512_mask_fmaddsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmaddsub_round_ps.html">arch::x86::_mm512_mask_fmaddsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmsub_pd.html">arch::x86::_mm512_mask_fmsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmsub_ps.html">arch::x86::_mm512_mask_fmsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmsub_round_pd.html">arch::x86::_mm512_mask_fmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmsub_round_ps.html">arch::x86::_mm512_mask_fmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmsubadd_pd.html">arch::x86::_mm512_mask_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmsubadd_ps.html">arch::x86::_mm512_mask_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fmsubadd_round_pd.html">arch::x86::_mm512_mask_fmsubadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fmsubadd_round_ps.html">arch::x86::_mm512_mask_fmsubadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fnmadd_pd.html">arch::x86::_mm512_mask_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fnmadd_ps.html">arch::x86::_mm512_mask_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fnmadd_round_pd.html">arch::x86::_mm512_mask_fnmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fnmadd_round_ps.html">arch::x86::_mm512_mask_fnmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fnmsub_pd.html">arch::x86::_mm512_mask_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fnmsub_ps.html">arch::x86::_mm512_mask_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm512_mask_fnmsub_round_pd.html">arch::x86::_mm512_mask_fnmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_fnmsub_round_ps.html">arch::x86::_mm512_mask_fnmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_getexp_pd.html">arch::x86::_mm512_mask_getexp_pd</a></li><li><a href="arch/x86/fn._mm512_mask_getexp_ps.html">arch::x86::_mm512_mask_getexp_ps</a></li><li><a href="arch/x86/fn._mm512_mask_getexp_round_pd.html">arch::x86::_mm512_mask_getexp_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_getexp_round_ps.html">arch::x86::_mm512_mask_getexp_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_getmant_pd.html">arch::x86::_mm512_mask_getmant_pd</a></li><li><a href="arch/x86/fn._mm512_mask_getmant_ps.html">arch::x86::_mm512_mask_getmant_ps</a></li><li><a href="arch/x86/fn._mm512_mask_getmant_round_pd.html">arch::x86::_mm512_mask_getmant_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_getmant_round_ps.html">arch::x86::_mm512_mask_getmant_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_gf2p8affine_epi64_epi8.html">arch::x86::_mm512_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm512_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_gf2p8mul_epi8.html">arch::x86::_mm512_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_i32gather_epi32.html">arch::x86::_mm512_mask_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_i32gather_epi64.html">arch::x86::_mm512_mask_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_i32gather_pd.html">arch::x86::_mm512_mask_i32gather_pd</a></li><li><a href="arch/x86/fn._mm512_mask_i32gather_ps.html">arch::x86::_mm512_mask_i32gather_ps</a></li><li><a href="arch/x86/fn._mm512_mask_i32scatter_epi32.html">arch::x86::_mm512_mask_i32scatter_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_i32scatter_epi64.html">arch::x86::_mm512_mask_i32scatter_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_i32scatter_pd.html">arch::x86::_mm512_mask_i32scatter_pd</a></li><li><a href="arch/x86/fn._mm512_mask_i32scatter_ps.html">arch::x86::_mm512_mask_i32scatter_ps</a></li><li><a href="arch/x86/fn._mm512_mask_i64gather_epi32.html">arch::x86::_mm512_mask_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_i64gather_epi64.html">arch::x86::_mm512_mask_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_i64gather_pd.html">arch::x86::_mm512_mask_i64gather_pd</a></li><li><a href="arch/x86/fn._mm512_mask_i64gather_ps.html">arch::x86::_mm512_mask_i64gather_ps</a></li><li><a href="arch/x86/fn._mm512_mask_i64scatter_epi32.html">arch::x86::_mm512_mask_i64scatter_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_i64scatter_epi64.html">arch::x86::_mm512_mask_i64scatter_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_i64scatter_pd.html">arch::x86::_mm512_mask_i64scatter_pd</a></li><li><a href="arch/x86/fn._mm512_mask_i64scatter_ps.html">arch::x86::_mm512_mask_i64scatter_ps</a></li><li><a href="arch/x86/fn._mm512_mask_insertf32x4.html">arch::x86::_mm512_mask_insertf32x4</a></li><li><a href="arch/x86/fn._mm512_mask_insertf64x4.html">arch::x86::_mm512_mask_insertf64x4</a></li><li><a href="arch/x86/fn._mm512_mask_inserti32x4.html">arch::x86::_mm512_mask_inserti32x4</a></li><li><a href="arch/x86/fn._mm512_mask_inserti64x4.html">arch::x86::_mm512_mask_inserti64x4</a></li><li><a href="arch/x86/fn._mm512_mask_lzcnt_epi32.html">arch::x86::_mm512_mask_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_lzcnt_epi64.html">arch::x86::_mm512_mask_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_madd_epi16.html">arch::x86::_mm512_mask_madd_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_maddubs_epi16.html">arch::x86::_mm512_mask_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_max_epi16.html">arch::x86::_mm512_mask_max_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_max_epi32.html">arch::x86::_mm512_mask_max_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_max_epi64.html">arch::x86::_mm512_mask_max_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_max_epi8.html">arch::x86::_mm512_mask_max_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_max_epu16.html">arch::x86::_mm512_mask_max_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_max_epu32.html">arch::x86::_mm512_mask_max_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_max_epu64.html">arch::x86::_mm512_mask_max_epu64</a></li><li><a href="arch/x86/fn._mm512_mask_max_epu8.html">arch::x86::_mm512_mask_max_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_max_pd.html">arch::x86::_mm512_mask_max_pd</a></li><li><a href="arch/x86/fn._mm512_mask_max_ps.html">arch::x86::_mm512_mask_max_ps</a></li><li><a href="arch/x86/fn._mm512_mask_max_round_pd.html">arch::x86::_mm512_mask_max_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_max_round_ps.html">arch::x86::_mm512_mask_max_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_min_epi16.html">arch::x86::_mm512_mask_min_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_min_epi32.html">arch::x86::_mm512_mask_min_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_min_epi64.html">arch::x86::_mm512_mask_min_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_min_epi8.html">arch::x86::_mm512_mask_min_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_min_epu16.html">arch::x86::_mm512_mask_min_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_min_epu32.html">arch::x86::_mm512_mask_min_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_min_epu64.html">arch::x86::_mm512_mask_min_epu64</a></li><li><a href="arch/x86/fn._mm512_mask_min_epu8.html">arch::x86::_mm512_mask_min_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_min_pd.html">arch::x86::_mm512_mask_min_pd</a></li><li><a href="arch/x86/fn._mm512_mask_min_ps.html">arch::x86::_mm512_mask_min_ps</a></li><li><a href="arch/x86/fn._mm512_mask_min_round_pd.html">arch::x86::_mm512_mask_min_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_min_round_ps.html">arch::x86::_mm512_mask_min_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_mov_epi16.html">arch::x86::_mm512_mask_mov_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_mov_epi32.html">arch::x86::_mm512_mask_mov_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_mov_epi64.html">arch::x86::_mm512_mask_mov_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_mov_epi8.html">arch::x86::_mm512_mask_mov_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_mov_pd.html">arch::x86::_mm512_mask_mov_pd</a></li><li><a href="arch/x86/fn._mm512_mask_mov_ps.html">arch::x86::_mm512_mask_mov_ps</a></li><li><a href="arch/x86/fn._mm512_mask_movedup_pd.html">arch::x86::_mm512_mask_movedup_pd</a></li><li><a href="arch/x86/fn._mm512_mask_movehdup_ps.html">arch::x86::_mm512_mask_movehdup_ps</a></li><li><a href="arch/x86/fn._mm512_mask_moveldup_ps.html">arch::x86::_mm512_mask_moveldup_ps</a></li><li><a href="arch/x86/fn._mm512_mask_mul_epi32.html">arch::x86::_mm512_mask_mul_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_mul_epu32.html">arch::x86::_mm512_mask_mul_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_mul_pd.html">arch::x86::_mm512_mask_mul_pd</a></li><li><a href="arch/x86/fn._mm512_mask_mul_ps.html">arch::x86::_mm512_mask_mul_ps</a></li><li><a href="arch/x86/fn._mm512_mask_mul_round_pd.html">arch::x86::_mm512_mask_mul_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_mul_round_ps.html">arch::x86::_mm512_mask_mul_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_mulhi_epi16.html">arch::x86::_mm512_mask_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_mulhi_epu16.html">arch::x86::_mm512_mask_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_mulhrs_epi16.html">arch::x86::_mm512_mask_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_mullo_epi16.html">arch::x86::_mm512_mask_mullo_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_mullo_epi32.html">arch::x86::_mm512_mask_mullo_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_mullox_epi64.html">arch::x86::_mm512_mask_mullox_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_multishift_epi64_epi8.html">arch::x86::_mm512_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_or_epi32.html">arch::x86::_mm512_mask_or_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_or_epi64.html">arch::x86::_mm512_mask_or_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_packs_epi16.html">arch::x86::_mm512_mask_packs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_packs_epi32.html">arch::x86::_mm512_mask_packs_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_packus_epi16.html">arch::x86::_mm512_mask_packus_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_packus_epi32.html">arch::x86::_mm512_mask_packus_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_permute_pd.html">arch::x86::_mm512_mask_permute_pd</a></li><li><a href="arch/x86/fn._mm512_mask_permute_ps.html">arch::x86::_mm512_mask_permute_ps</a></li><li><a href="arch/x86/fn._mm512_mask_permutevar_epi32.html">arch::x86::_mm512_mask_permutevar_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_permutevar_pd.html">arch::x86::_mm512_mask_permutevar_pd</a></li><li><a href="arch/x86/fn._mm512_mask_permutevar_ps.html">arch::x86::_mm512_mask_permutevar_ps</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_epi16.html">arch::x86::_mm512_mask_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_epi32.html">arch::x86::_mm512_mask_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_epi64.html">arch::x86::_mm512_mask_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_epi8.html">arch::x86::_mm512_mask_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_pd.html">arch::x86::_mm512_mask_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm512_mask_permutex2var_ps.html">arch::x86::_mm512_mask_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm512_mask_permutex_epi64.html">arch::x86::_mm512_mask_permutex_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_permutex_pd.html">arch::x86::_mm512_mask_permutex_pd</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_epi16.html">arch::x86::_mm512_mask_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_epi32.html">arch::x86::_mm512_mask_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_epi64.html">arch::x86::_mm512_mask_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_epi8.html">arch::x86::_mm512_mask_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_pd.html">arch::x86::_mm512_mask_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm512_mask_permutexvar_ps.html">arch::x86::_mm512_mask_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm512_mask_popcnt_epi16.html">arch::x86::_mm512_mask_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_popcnt_epi32.html">arch::x86::_mm512_mask_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_popcnt_epi64.html">arch::x86::_mm512_mask_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_popcnt_epi8.html">arch::x86::_mm512_mask_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_rcp14_pd.html">arch::x86::_mm512_mask_rcp14_pd</a></li><li><a href="arch/x86/fn._mm512_mask_rcp14_ps.html">arch::x86::_mm512_mask_rcp14_ps</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_add_epi32.html">arch::x86::_mm512_mask_reduce_add_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_add_epi64.html">arch::x86::_mm512_mask_reduce_add_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_add_pd.html">arch::x86::_mm512_mask_reduce_add_pd</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_add_ps.html">arch::x86::_mm512_mask_reduce_add_ps</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_and_epi32.html">arch::x86::_mm512_mask_reduce_and_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_and_epi64.html">arch::x86::_mm512_mask_reduce_and_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_epi32.html">arch::x86::_mm512_mask_reduce_max_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_epi64.html">arch::x86::_mm512_mask_reduce_max_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_epu32.html">arch::x86::_mm512_mask_reduce_max_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_epu64.html">arch::x86::_mm512_mask_reduce_max_epu64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_pd.html">arch::x86::_mm512_mask_reduce_max_pd</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_max_ps.html">arch::x86::_mm512_mask_reduce_max_ps</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_epi32.html">arch::x86::_mm512_mask_reduce_min_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_epi64.html">arch::x86::_mm512_mask_reduce_min_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_epu32.html">arch::x86::_mm512_mask_reduce_min_epu32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_epu64.html">arch::x86::_mm512_mask_reduce_min_epu64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_pd.html">arch::x86::_mm512_mask_reduce_min_pd</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_min_ps.html">arch::x86::_mm512_mask_reduce_min_ps</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_mul_epi32.html">arch::x86::_mm512_mask_reduce_mul_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_mul_epi64.html">arch::x86::_mm512_mask_reduce_mul_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_mul_pd.html">arch::x86::_mm512_mask_reduce_mul_pd</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_mul_ps.html">arch::x86::_mm512_mask_reduce_mul_ps</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_or_epi32.html">arch::x86::_mm512_mask_reduce_or_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_reduce_or_epi64.html">arch::x86::_mm512_mask_reduce_or_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_rol_epi32.html">arch::x86::_mm512_mask_rol_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_rol_epi64.html">arch::x86::_mm512_mask_rol_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_rolv_epi32.html">arch::x86::_mm512_mask_rolv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_rolv_epi64.html">arch::x86::_mm512_mask_rolv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_ror_epi32.html">arch::x86::_mm512_mask_ror_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_ror_epi64.html">arch::x86::_mm512_mask_ror_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_rorv_epi32.html">arch::x86::_mm512_mask_rorv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_rorv_epi64.html">arch::x86::_mm512_mask_rorv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_roundscale_pd.html">arch::x86::_mm512_mask_roundscale_pd</a></li><li><a href="arch/x86/fn._mm512_mask_roundscale_ps.html">arch::x86::_mm512_mask_roundscale_ps</a></li><li><a href="arch/x86/fn._mm512_mask_roundscale_round_pd.html">arch::x86::_mm512_mask_roundscale_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_roundscale_round_ps.html">arch::x86::_mm512_mask_roundscale_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_rsqrt14_pd.html">arch::x86::_mm512_mask_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm512_mask_rsqrt14_ps.html">arch::x86::_mm512_mask_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm512_mask_scalef_pd.html">arch::x86::_mm512_mask_scalef_pd</a></li><li><a href="arch/x86/fn._mm512_mask_scalef_ps.html">arch::x86::_mm512_mask_scalef_ps</a></li><li><a href="arch/x86/fn._mm512_mask_scalef_round_pd.html">arch::x86::_mm512_mask_scalef_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_scalef_round_ps.html">arch::x86::_mm512_mask_scalef_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_set1_epi16.html">arch::x86::_mm512_mask_set1_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_set1_epi32.html">arch::x86::_mm512_mask_set1_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_set1_epi64.html">arch::x86::_mm512_mask_set1_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_set1_epi8.html">arch::x86::_mm512_mask_set1_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_shldi_epi16.html">arch::x86::_mm512_mask_shldi_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_shldi_epi32.html">arch::x86::_mm512_mask_shldi_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_shldi_epi64.html">arch::x86::_mm512_mask_shldi_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_shldv_epi16.html">arch::x86::_mm512_mask_shldv_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_shldv_epi32.html">arch::x86::_mm512_mask_shldv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_shldv_epi64.html">arch::x86::_mm512_mask_shldv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_shrdi_epi16.html">arch::x86::_mm512_mask_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_shrdi_epi32.html">arch::x86::_mm512_mask_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_shrdi_epi64.html">arch::x86::_mm512_mask_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_shrdv_epi16.html">arch::x86::_mm512_mask_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_shrdv_epi32.html">arch::x86::_mm512_mask_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_shrdv_epi64.html">arch::x86::_mm512_mask_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_epi32.html">arch::x86::_mm512_mask_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_epi8.html">arch::x86::_mm512_mask_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_f32x4.html">arch::x86::_mm512_mask_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_f64x2.html">arch::x86::_mm512_mask_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_i32x4.html">arch::x86::_mm512_mask_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_i64x2.html">arch::x86::_mm512_mask_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_pd.html">arch::x86::_mm512_mask_shuffle_pd</a></li><li><a href="arch/x86/fn._mm512_mask_shuffle_ps.html">arch::x86::_mm512_mask_shuffle_ps</a></li><li><a href="arch/x86/fn._mm512_mask_shufflehi_epi16.html">arch::x86::_mm512_mask_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_shufflelo_epi16.html">arch::x86::_mm512_mask_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_sll_epi16.html">arch::x86::_mm512_mask_sll_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_sll_epi32.html">arch::x86::_mm512_mask_sll_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_sll_epi64.html">arch::x86::_mm512_mask_sll_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_slli_epi16.html">arch::x86::_mm512_mask_slli_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_slli_epi32.html">arch::x86::_mm512_mask_slli_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_slli_epi64.html">arch::x86::_mm512_mask_slli_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_sllv_epi16.html">arch::x86::_mm512_mask_sllv_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_sllv_epi32.html">arch::x86::_mm512_mask_sllv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_sllv_epi64.html">arch::x86::_mm512_mask_sllv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_sqrt_pd.html">arch::x86::_mm512_mask_sqrt_pd</a></li><li><a href="arch/x86/fn._mm512_mask_sqrt_ps.html">arch::x86::_mm512_mask_sqrt_ps</a></li><li><a href="arch/x86/fn._mm512_mask_sqrt_round_pd.html">arch::x86::_mm512_mask_sqrt_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_sqrt_round_ps.html">arch::x86::_mm512_mask_sqrt_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_sra_epi16.html">arch::x86::_mm512_mask_sra_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_sra_epi32.html">arch::x86::_mm512_mask_sra_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_sra_epi64.html">arch::x86::_mm512_mask_sra_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_srai_epi16.html">arch::x86::_mm512_mask_srai_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_srai_epi32.html">arch::x86::_mm512_mask_srai_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_srai_epi64.html">arch::x86::_mm512_mask_srai_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_srav_epi16.html">arch::x86::_mm512_mask_srav_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_srav_epi32.html">arch::x86::_mm512_mask_srav_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_srav_epi64.html">arch::x86::_mm512_mask_srav_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_srl_epi16.html">arch::x86::_mm512_mask_srl_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_srl_epi32.html">arch::x86::_mm512_mask_srl_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_srl_epi64.html">arch::x86::_mm512_mask_srl_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_srli_epi16.html">arch::x86::_mm512_mask_srli_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_srli_epi32.html">arch::x86::_mm512_mask_srli_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_srli_epi64.html">arch::x86::_mm512_mask_srli_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_srlv_epi16.html">arch::x86::_mm512_mask_srlv_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_srlv_epi32.html">arch::x86::_mm512_mask_srlv_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_srlv_epi64.html">arch::x86::_mm512_mask_srlv_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_sub_epi16.html">arch::x86::_mm512_mask_sub_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_sub_epi32.html">arch::x86::_mm512_mask_sub_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_sub_epi64.html">arch::x86::_mm512_mask_sub_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_sub_epi8.html">arch::x86::_mm512_mask_sub_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_sub_pd.html">arch::x86::_mm512_mask_sub_pd</a></li><li><a href="arch/x86/fn._mm512_mask_sub_ps.html">arch::x86::_mm512_mask_sub_ps</a></li><li><a href="arch/x86/fn._mm512_mask_sub_round_pd.html">arch::x86::_mm512_mask_sub_round_pd</a></li><li><a href="arch/x86/fn._mm512_mask_sub_round_ps.html">arch::x86::_mm512_mask_sub_round_ps</a></li><li><a href="arch/x86/fn._mm512_mask_subs_epi16.html">arch::x86::_mm512_mask_subs_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_subs_epi8.html">arch::x86::_mm512_mask_subs_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_subs_epu16.html">arch::x86::_mm512_mask_subs_epu16</a></li><li><a href="arch/x86/fn._mm512_mask_subs_epu8.html">arch::x86::_mm512_mask_subs_epu8</a></li><li><a href="arch/x86/fn._mm512_mask_ternarylogic_epi32.html">arch::x86::_mm512_mask_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_ternarylogic_epi64.html">arch::x86::_mm512_mask_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_test_epi16_mask.html">arch::x86::_mm512_mask_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_test_epi32_mask.html">arch::x86::_mm512_mask_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_test_epi64_mask.html">arch::x86::_mm512_mask_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_test_epi8_mask.html">arch::x86::_mm512_mask_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_testn_epi16_mask.html">arch::x86::_mm512_mask_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_mask_testn_epi32_mask.html">arch::x86::_mm512_mask_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_mask_testn_epi64_mask.html">arch::x86::_mm512_mask_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_mask_testn_epi8_mask.html">arch::x86::_mm512_mask_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_epi16.html">arch::x86::_mm512_mask_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_epi32.html">arch::x86::_mm512_mask_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_epi64.html">arch::x86::_mm512_mask_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_epi8.html">arch::x86::_mm512_mask_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_pd.html">arch::x86::_mm512_mask_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm512_mask_unpackhi_ps.html">arch::x86::_mm512_mask_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_epi16.html">arch::x86::_mm512_mask_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_epi32.html">arch::x86::_mm512_mask_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_epi64.html">arch::x86::_mm512_mask_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_epi8.html">arch::x86::_mm512_mask_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_pd.html">arch::x86::_mm512_mask_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm512_mask_unpacklo_ps.html">arch::x86::_mm512_mask_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm512_mask_xor_epi32.html">arch::x86::_mm512_mask_xor_epi32</a></li><li><a href="arch/x86/fn._mm512_mask_xor_epi64.html">arch::x86::_mm512_mask_xor_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_abs_epi16.html">arch::x86::_mm512_maskz_abs_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_abs_epi32.html">arch::x86::_mm512_maskz_abs_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_abs_epi64.html">arch::x86::_mm512_maskz_abs_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_abs_epi8.html">arch::x86::_mm512_maskz_abs_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_add_epi16.html">arch::x86::_mm512_maskz_add_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_add_epi32.html">arch::x86::_mm512_maskz_add_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_add_epi64.html">arch::x86::_mm512_maskz_add_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_add_epi8.html">arch::x86::_mm512_maskz_add_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_add_pd.html">arch::x86::_mm512_maskz_add_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_add_ps.html">arch::x86::_mm512_maskz_add_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_add_round_pd.html">arch::x86::_mm512_maskz_add_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_add_round_ps.html">arch::x86::_mm512_maskz_add_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_adds_epi16.html">arch::x86::_mm512_maskz_adds_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_adds_epi8.html">arch::x86::_mm512_maskz_adds_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_adds_epu16.html">arch::x86::_mm512_maskz_adds_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_adds_epu8.html">arch::x86::_mm512_maskz_adds_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_alignr_epi32.html">arch::x86::_mm512_maskz_alignr_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_alignr_epi64.html">arch::x86::_mm512_maskz_alignr_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_alignr_epi8.html">arch::x86::_mm512_maskz_alignr_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_and_epi32.html">arch::x86::_mm512_maskz_and_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_and_epi64.html">arch::x86::_mm512_maskz_and_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_andnot_epi32.html">arch::x86::_mm512_maskz_andnot_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_andnot_epi64.html">arch::x86::_mm512_maskz_andnot_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_avg_epu16.html">arch::x86::_mm512_maskz_avg_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_avg_epu8.html">arch::x86::_mm512_maskz_avg_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcast_f32x4.html">arch::x86::_mm512_maskz_broadcast_f32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcast_f64x4.html">arch::x86::_mm512_maskz_broadcast_f64x4</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcast_i32x4.html">arch::x86::_mm512_maskz_broadcast_i32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcast_i64x4.html">arch::x86::_mm512_maskz_broadcast_i64x4</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastb_epi8.html">arch::x86::_mm512_maskz_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastd_epi32.html">arch::x86::_mm512_maskz_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastq_epi64.html">arch::x86::_mm512_maskz_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastsd_pd.html">arch::x86::_mm512_maskz_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastss_ps.html">arch::x86::_mm512_maskz_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_broadcastw_epi16.html">arch::x86::_mm512_maskz_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_epi16.html">arch::x86::_mm512_maskz_compress_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_epi32.html">arch::x86::_mm512_maskz_compress_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_epi64.html">arch::x86::_mm512_maskz_compress_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_epi8.html">arch::x86::_mm512_maskz_compress_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_pd.html">arch::x86::_mm512_maskz_compress_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_compress_ps.html">arch::x86::_mm512_maskz_compress_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_conflict_epi32.html">arch::x86::_mm512_maskz_conflict_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_conflict_epi64.html">arch::x86::_mm512_maskz_conflict_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundepi32_ps.html">arch::x86::_mm512_maskz_cvt_roundepi32_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundepu32_ps.html">arch::x86::_mm512_maskz_cvt_roundepu32_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundpd_epi32.html">arch::x86::_mm512_maskz_cvt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundpd_epu32.html">arch::x86::_mm512_maskz_cvt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundpd_ps.html">arch::x86::_mm512_maskz_cvt_roundpd_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundph_ps.html">arch::x86::_mm512_maskz_cvt_roundph_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundps_epi32.html">arch::x86::_mm512_maskz_cvt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundps_epu32.html">arch::x86::_mm512_maskz_cvt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundps_pd.html">arch::x86::_mm512_maskz_cvt_roundps_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_cvt_roundps_ph.html">arch::x86::_mm512_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi16_epi32.html">arch::x86::_mm512_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi16_epi64.html">arch::x86::_mm512_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi16_epi8.html">arch::x86::_mm512_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi32_epi16.html">arch::x86::_mm512_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi32_epi64.html">arch::x86::_mm512_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi32_epi8.html">arch::x86::_mm512_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi32_pd.html">arch::x86::_mm512_maskz_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi32_ps.html">arch::x86::_mm512_maskz_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi64_epi16.html">arch::x86::_mm512_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi64_epi32.html">arch::x86::_mm512_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi64_epi8.html">arch::x86::_mm512_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi8_epi16.html">arch::x86::_mm512_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi8_epi32.html">arch::x86::_mm512_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepi8_epi64.html">arch::x86::_mm512_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu16_epi32.html">arch::x86::_mm512_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu16_epi64.html">arch::x86::_mm512_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu32_epi64.html">arch::x86::_mm512_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu32_pd.html">arch::x86::_mm512_maskz_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu32_ps.html">arch::x86::_mm512_maskz_cvtepu32_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu8_epi16.html">arch::x86::_mm512_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu8_epi32.html">arch::x86::_mm512_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtepu8_epi64.html">arch::x86::_mm512_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtne2ps_pbh.html">arch::x86::_mm512_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtneps_pbh.html">arch::x86::_mm512_maskz_cvtneps_pbh</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtpd_epi32.html">arch::x86::_mm512_maskz_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtpd_epu32.html">arch::x86::_mm512_maskz_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtpd_ps.html">arch::x86::_mm512_maskz_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtph_ps.html">arch::x86::_mm512_maskz_cvtph_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtps_epi32.html">arch::x86::_mm512_maskz_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtps_epu32.html">arch::x86::_mm512_maskz_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtps_pd.html">arch::x86::_mm512_maskz_cvtps_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtps_ph.html">arch::x86::_mm512_maskz_cvtps_ph</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi16_epi8.html">arch::x86::_mm512_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi32_epi16.html">arch::x86::_mm512_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi32_epi8.html">arch::x86::_mm512_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi64_epi16.html">arch::x86::_mm512_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi64_epi32.html">arch::x86::_mm512_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtsepi64_epi8.html">arch::x86::_mm512_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtt_roundpd_epi32.html">arch::x86::_mm512_maskz_cvtt_roundpd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtt_roundpd_epu32.html">arch::x86::_mm512_maskz_cvtt_roundpd_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtt_roundps_epi32.html">arch::x86::_mm512_maskz_cvtt_roundps_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtt_roundps_epu32.html">arch::x86::_mm512_maskz_cvtt_roundps_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvttpd_epi32.html">arch::x86::_mm512_maskz_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvttpd_epu32.html">arch::x86::_mm512_maskz_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvttps_epi32.html">arch::x86::_mm512_maskz_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvttps_epu32.html">arch::x86::_mm512_maskz_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi16_epi8.html">arch::x86::_mm512_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi32_epi16.html">arch::x86::_mm512_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi32_epi8.html">arch::x86::_mm512_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi64_epi16.html">arch::x86::_mm512_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi64_epi32.html">arch::x86::_mm512_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_cvtusepi64_epi8.html">arch::x86::_mm512_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_dbsad_epu8.html">arch::x86::_mm512_maskz_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_div_pd.html">arch::x86::_mm512_maskz_div_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_div_ps.html">arch::x86::_mm512_maskz_div_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_div_round_pd.html">arch::x86::_mm512_maskz_div_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_div_round_ps.html">arch::x86::_mm512_maskz_div_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_dpbf16_ps.html">arch::x86::_mm512_maskz_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_dpbusd_epi32.html">arch::x86::_mm512_maskz_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_dpbusds_epi32.html">arch::x86::_mm512_maskz_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_dpwssd_epi32.html">arch::x86::_mm512_maskz_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_dpwssds_epi32.html">arch::x86::_mm512_maskz_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_epi16.html">arch::x86::_mm512_maskz_expand_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_epi32.html">arch::x86::_mm512_maskz_expand_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_epi64.html">arch::x86::_mm512_maskz_expand_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_epi8.html">arch::x86::_mm512_maskz_expand_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_pd.html">arch::x86::_mm512_maskz_expand_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_expand_ps.html">arch::x86::_mm512_maskz_expand_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_extractf32x4_ps.html">arch::x86::_mm512_maskz_extractf32x4_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_extractf64x4_pd.html">arch::x86::_mm512_maskz_extractf64x4_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_extracti32x4_epi32.html">arch::x86::_mm512_maskz_extracti32x4_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_extracti64x4_epi64.html">arch::x86::_mm512_maskz_extracti64x4_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_fixupimm_pd.html">arch::x86::_mm512_maskz_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fixupimm_ps.html">arch::x86::_mm512_maskz_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fixupimm_round_pd.html">arch::x86::_mm512_maskz_fixupimm_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fixupimm_round_ps.html">arch::x86::_mm512_maskz_fixupimm_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmadd_pd.html">arch::x86::_mm512_maskz_fmadd_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmadd_ps.html">arch::x86::_mm512_maskz_fmadd_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmadd_round_pd.html">arch::x86::_mm512_maskz_fmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmadd_round_ps.html">arch::x86::_mm512_maskz_fmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmaddsub_pd.html">arch::x86::_mm512_maskz_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmaddsub_ps.html">arch::x86::_mm512_maskz_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmaddsub_round_pd.html">arch::x86::_mm512_maskz_fmaddsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmaddsub_round_ps.html">arch::x86::_mm512_maskz_fmaddsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsub_pd.html">arch::x86::_mm512_maskz_fmsub_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsub_ps.html">arch::x86::_mm512_maskz_fmsub_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsub_round_pd.html">arch::x86::_mm512_maskz_fmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsub_round_ps.html">arch::x86::_mm512_maskz_fmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsubadd_pd.html">arch::x86::_mm512_maskz_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsubadd_ps.html">arch::x86::_mm512_maskz_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsubadd_round_pd.html">arch::x86::_mm512_maskz_fmsubadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fmsubadd_round_ps.html">arch::x86::_mm512_maskz_fmsubadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmadd_pd.html">arch::x86::_mm512_maskz_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmadd_ps.html">arch::x86::_mm512_maskz_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmadd_round_pd.html">arch::x86::_mm512_maskz_fnmadd_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmadd_round_ps.html">arch::x86::_mm512_maskz_fnmadd_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmsub_pd.html">arch::x86::_mm512_maskz_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmsub_ps.html">arch::x86::_mm512_maskz_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmsub_round_pd.html">arch::x86::_mm512_maskz_fnmsub_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_fnmsub_round_ps.html">arch::x86::_mm512_maskz_fnmsub_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_getexp_pd.html">arch::x86::_mm512_maskz_getexp_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_getexp_ps.html">arch::x86::_mm512_maskz_getexp_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_getexp_round_pd.html">arch::x86::_mm512_maskz_getexp_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_getexp_round_ps.html">arch::x86::_mm512_maskz_getexp_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_getmant_pd.html">arch::x86::_mm512_maskz_getmant_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_getmant_ps.html">arch::x86::_mm512_maskz_getmant_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_getmant_round_pd.html">arch::x86::_mm512_maskz_getmant_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_getmant_round_ps.html">arch::x86::_mm512_maskz_getmant_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_gf2p8affine_epi64_epi8.html">arch::x86::_mm512_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm512_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_gf2p8mul_epi8.html">arch::x86::_mm512_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_insertf32x4.html">arch::x86::_mm512_maskz_insertf32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_insertf64x4.html">arch::x86::_mm512_maskz_insertf64x4</a></li><li><a href="arch/x86/fn._mm512_maskz_inserti32x4.html">arch::x86::_mm512_maskz_inserti32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_inserti64x4.html">arch::x86::_mm512_maskz_inserti64x4</a></li><li><a href="arch/x86/fn._mm512_maskz_lzcnt_epi32.html">arch::x86::_mm512_maskz_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_lzcnt_epi64.html">arch::x86::_mm512_maskz_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_madd_epi16.html">arch::x86::_mm512_maskz_madd_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_maddubs_epi16.html">arch::x86::_mm512_maskz_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epi16.html">arch::x86::_mm512_maskz_max_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epi32.html">arch::x86::_mm512_maskz_max_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epi64.html">arch::x86::_mm512_maskz_max_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epi8.html">arch::x86::_mm512_maskz_max_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epu16.html">arch::x86::_mm512_maskz_max_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epu32.html">arch::x86::_mm512_maskz_max_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epu64.html">arch::x86::_mm512_maskz_max_epu64</a></li><li><a href="arch/x86/fn._mm512_maskz_max_epu8.html">arch::x86::_mm512_maskz_max_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_max_pd.html">arch::x86::_mm512_maskz_max_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_max_ps.html">arch::x86::_mm512_maskz_max_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_max_round_pd.html">arch::x86::_mm512_maskz_max_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_max_round_ps.html">arch::x86::_mm512_maskz_max_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epi16.html">arch::x86::_mm512_maskz_min_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epi32.html">arch::x86::_mm512_maskz_min_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epi64.html">arch::x86::_mm512_maskz_min_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epi8.html">arch::x86::_mm512_maskz_min_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epu16.html">arch::x86::_mm512_maskz_min_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epu32.html">arch::x86::_mm512_maskz_min_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epu64.html">arch::x86::_mm512_maskz_min_epu64</a></li><li><a href="arch/x86/fn._mm512_maskz_min_epu8.html">arch::x86::_mm512_maskz_min_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_min_pd.html">arch::x86::_mm512_maskz_min_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_min_ps.html">arch::x86::_mm512_maskz_min_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_min_round_pd.html">arch::x86::_mm512_maskz_min_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_min_round_ps.html">arch::x86::_mm512_maskz_min_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_epi16.html">arch::x86::_mm512_maskz_mov_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_epi32.html">arch::x86::_mm512_maskz_mov_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_epi64.html">arch::x86::_mm512_maskz_mov_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_epi8.html">arch::x86::_mm512_maskz_mov_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_pd.html">arch::x86::_mm512_maskz_mov_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_mov_ps.html">arch::x86::_mm512_maskz_mov_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_movedup_pd.html">arch::x86::_mm512_maskz_movedup_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_movehdup_ps.html">arch::x86::_mm512_maskz_movehdup_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_moveldup_ps.html">arch::x86::_mm512_maskz_moveldup_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_epi32.html">arch::x86::_mm512_maskz_mul_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_epu32.html">arch::x86::_mm512_maskz_mul_epu32</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_pd.html">arch::x86::_mm512_maskz_mul_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_ps.html">arch::x86::_mm512_maskz_mul_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_round_pd.html">arch::x86::_mm512_maskz_mul_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_mul_round_ps.html">arch::x86::_mm512_maskz_mul_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_mulhi_epi16.html">arch::x86::_mm512_maskz_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_mulhi_epu16.html">arch::x86::_mm512_maskz_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_mulhrs_epi16.html">arch::x86::_mm512_maskz_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_mullo_epi16.html">arch::x86::_mm512_maskz_mullo_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_mullo_epi32.html">arch::x86::_mm512_maskz_mullo_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_multishift_epi64_epi8.html">arch::x86::_mm512_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_or_epi32.html">arch::x86::_mm512_maskz_or_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_or_epi64.html">arch::x86::_mm512_maskz_or_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_packs_epi16.html">arch::x86::_mm512_maskz_packs_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_packs_epi32.html">arch::x86::_mm512_maskz_packs_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_packus_epi16.html">arch::x86::_mm512_maskz_packus_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_packus_epi32.html">arch::x86::_mm512_maskz_packus_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_permute_pd.html">arch::x86::_mm512_maskz_permute_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_permute_ps.html">arch::x86::_mm512_maskz_permute_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_permutevar_pd.html">arch::x86::_mm512_maskz_permutevar_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_permutevar_ps.html">arch::x86::_mm512_maskz_permutevar_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_epi16.html">arch::x86::_mm512_maskz_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_epi32.html">arch::x86::_mm512_maskz_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_epi64.html">arch::x86::_mm512_maskz_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_epi8.html">arch::x86::_mm512_maskz_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_pd.html">arch::x86::_mm512_maskz_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex2var_ps.html">arch::x86::_mm512_maskz_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex_epi64.html">arch::x86::_mm512_maskz_permutex_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_permutex_pd.html">arch::x86::_mm512_maskz_permutex_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_epi16.html">arch::x86::_mm512_maskz_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_epi32.html">arch::x86::_mm512_maskz_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_epi64.html">arch::x86::_mm512_maskz_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_epi8.html">arch::x86::_mm512_maskz_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_pd.html">arch::x86::_mm512_maskz_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_permutexvar_ps.html">arch::x86::_mm512_maskz_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_popcnt_epi16.html">arch::x86::_mm512_maskz_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_popcnt_epi32.html">arch::x86::_mm512_maskz_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_popcnt_epi64.html">arch::x86::_mm512_maskz_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_popcnt_epi8.html">arch::x86::_mm512_maskz_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_rcp14_pd.html">arch::x86::_mm512_maskz_rcp14_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_rcp14_ps.html">arch::x86::_mm512_maskz_rcp14_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_rol_epi32.html">arch::x86::_mm512_maskz_rol_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_rol_epi64.html">arch::x86::_mm512_maskz_rol_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_rolv_epi32.html">arch::x86::_mm512_maskz_rolv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_rolv_epi64.html">arch::x86::_mm512_maskz_rolv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_ror_epi32.html">arch::x86::_mm512_maskz_ror_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_ror_epi64.html">arch::x86::_mm512_maskz_ror_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_rorv_epi32.html">arch::x86::_mm512_maskz_rorv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_rorv_epi64.html">arch::x86::_mm512_maskz_rorv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_roundscale_pd.html">arch::x86::_mm512_maskz_roundscale_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_roundscale_ps.html">arch::x86::_mm512_maskz_roundscale_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_roundscale_round_pd.html">arch::x86::_mm512_maskz_roundscale_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_roundscale_round_ps.html">arch::x86::_mm512_maskz_roundscale_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_rsqrt14_pd.html">arch::x86::_mm512_maskz_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_rsqrt14_ps.html">arch::x86::_mm512_maskz_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_scalef_pd.html">arch::x86::_mm512_maskz_scalef_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_scalef_ps.html">arch::x86::_mm512_maskz_scalef_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_scalef_round_pd.html">arch::x86::_mm512_maskz_scalef_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_scalef_round_ps.html">arch::x86::_mm512_maskz_scalef_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_set1_epi16.html">arch::x86::_mm512_maskz_set1_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_set1_epi32.html">arch::x86::_mm512_maskz_set1_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_set1_epi64.html">arch::x86::_mm512_maskz_set1_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_set1_epi8.html">arch::x86::_mm512_maskz_set1_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_shldi_epi16.html">arch::x86::_mm512_maskz_shldi_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_shldi_epi32.html">arch::x86::_mm512_maskz_shldi_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_shldi_epi64.html">arch::x86::_mm512_maskz_shldi_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_shldv_epi16.html">arch::x86::_mm512_maskz_shldv_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_shldv_epi32.html">arch::x86::_mm512_maskz_shldv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_shldv_epi64.html">arch::x86::_mm512_maskz_shldv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdi_epi16.html">arch::x86::_mm512_maskz_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdi_epi32.html">arch::x86::_mm512_maskz_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdi_epi64.html">arch::x86::_mm512_maskz_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdv_epi16.html">arch::x86::_mm512_maskz_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdv_epi32.html">arch::x86::_mm512_maskz_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_shrdv_epi64.html">arch::x86::_mm512_maskz_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_epi32.html">arch::x86::_mm512_maskz_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_epi8.html">arch::x86::_mm512_maskz_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_f32x4.html">arch::x86::_mm512_maskz_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_f64x2.html">arch::x86::_mm512_maskz_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_i32x4.html">arch::x86::_mm512_maskz_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_i64x2.html">arch::x86::_mm512_maskz_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_pd.html">arch::x86::_mm512_maskz_shuffle_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_shuffle_ps.html">arch::x86::_mm512_maskz_shuffle_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_shufflehi_epi16.html">arch::x86::_mm512_maskz_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_shufflelo_epi16.html">arch::x86::_mm512_maskz_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_sll_epi16.html">arch::x86::_mm512_maskz_sll_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_sll_epi32.html">arch::x86::_mm512_maskz_sll_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_sll_epi64.html">arch::x86::_mm512_maskz_sll_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_slli_epi16.html">arch::x86::_mm512_maskz_slli_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_slli_epi32.html">arch::x86::_mm512_maskz_slli_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_slli_epi64.html">arch::x86::_mm512_maskz_slli_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_sllv_epi16.html">arch::x86::_mm512_maskz_sllv_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_sllv_epi32.html">arch::x86::_mm512_maskz_sllv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_sllv_epi64.html">arch::x86::_mm512_maskz_sllv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_sqrt_pd.html">arch::x86::_mm512_maskz_sqrt_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_sqrt_ps.html">arch::x86::_mm512_maskz_sqrt_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_sqrt_round_pd.html">arch::x86::_mm512_maskz_sqrt_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_sqrt_round_ps.html">arch::x86::_mm512_maskz_sqrt_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_sra_epi16.html">arch::x86::_mm512_maskz_sra_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_sra_epi32.html">arch::x86::_mm512_maskz_sra_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_sra_epi64.html">arch::x86::_mm512_maskz_sra_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_srai_epi16.html">arch::x86::_mm512_maskz_srai_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_srai_epi32.html">arch::x86::_mm512_maskz_srai_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_srai_epi64.html">arch::x86::_mm512_maskz_srai_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_srav_epi16.html">arch::x86::_mm512_maskz_srav_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_srav_epi32.html">arch::x86::_mm512_maskz_srav_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_srav_epi64.html">arch::x86::_mm512_maskz_srav_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_srl_epi16.html">arch::x86::_mm512_maskz_srl_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_srl_epi32.html">arch::x86::_mm512_maskz_srl_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_srl_epi64.html">arch::x86::_mm512_maskz_srl_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_srli_epi16.html">arch::x86::_mm512_maskz_srli_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_srli_epi32.html">arch::x86::_mm512_maskz_srli_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_srli_epi64.html">arch::x86::_mm512_maskz_srli_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_srlv_epi16.html">arch::x86::_mm512_maskz_srlv_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_srlv_epi32.html">arch::x86::_mm512_maskz_srlv_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_srlv_epi64.html">arch::x86::_mm512_maskz_srlv_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_epi16.html">arch::x86::_mm512_maskz_sub_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_epi32.html">arch::x86::_mm512_maskz_sub_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_epi64.html">arch::x86::_mm512_maskz_sub_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_epi8.html">arch::x86::_mm512_maskz_sub_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_pd.html">arch::x86::_mm512_maskz_sub_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_ps.html">arch::x86::_mm512_maskz_sub_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_round_pd.html">arch::x86::_mm512_maskz_sub_round_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_sub_round_ps.html">arch::x86::_mm512_maskz_sub_round_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_subs_epi16.html">arch::x86::_mm512_maskz_subs_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_subs_epi8.html">arch::x86::_mm512_maskz_subs_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_subs_epu16.html">arch::x86::_mm512_maskz_subs_epu16</a></li><li><a href="arch/x86/fn._mm512_maskz_subs_epu8.html">arch::x86::_mm512_maskz_subs_epu8</a></li><li><a href="arch/x86/fn._mm512_maskz_ternarylogic_epi32.html">arch::x86::_mm512_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_ternarylogic_epi64.html">arch::x86::_mm512_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_epi16.html">arch::x86::_mm512_maskz_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_epi32.html">arch::x86::_mm512_maskz_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_epi64.html">arch::x86::_mm512_maskz_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_epi8.html">arch::x86::_mm512_maskz_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_pd.html">arch::x86::_mm512_maskz_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_unpackhi_ps.html">arch::x86::_mm512_maskz_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_epi16.html">arch::x86::_mm512_maskz_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_epi32.html">arch::x86::_mm512_maskz_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_epi64.html">arch::x86::_mm512_maskz_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_epi8.html">arch::x86::_mm512_maskz_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_pd.html">arch::x86::_mm512_maskz_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm512_maskz_unpacklo_ps.html">arch::x86::_mm512_maskz_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm512_maskz_xor_epi32.html">arch::x86::_mm512_maskz_xor_epi32</a></li><li><a href="arch/x86/fn._mm512_maskz_xor_epi64.html">arch::x86::_mm512_maskz_xor_epi64</a></li><li><a href="arch/x86/fn._mm512_max_epi16.html">arch::x86::_mm512_max_epi16</a></li><li><a href="arch/x86/fn._mm512_max_epi32.html">arch::x86::_mm512_max_epi32</a></li><li><a href="arch/x86/fn._mm512_max_epi64.html">arch::x86::_mm512_max_epi64</a></li><li><a href="arch/x86/fn._mm512_max_epi8.html">arch::x86::_mm512_max_epi8</a></li><li><a href="arch/x86/fn._mm512_max_epu16.html">arch::x86::_mm512_max_epu16</a></li><li><a href="arch/x86/fn._mm512_max_epu32.html">arch::x86::_mm512_max_epu32</a></li><li><a href="arch/x86/fn._mm512_max_epu64.html">arch::x86::_mm512_max_epu64</a></li><li><a href="arch/x86/fn._mm512_max_epu8.html">arch::x86::_mm512_max_epu8</a></li><li><a href="arch/x86/fn._mm512_max_pd.html">arch::x86::_mm512_max_pd</a></li><li><a href="arch/x86/fn._mm512_max_ps.html">arch::x86::_mm512_max_ps</a></li><li><a href="arch/x86/fn._mm512_max_round_pd.html">arch::x86::_mm512_max_round_pd</a></li><li><a href="arch/x86/fn._mm512_max_round_ps.html">arch::x86::_mm512_max_round_ps</a></li><li><a href="arch/x86/fn._mm512_min_epi16.html">arch::x86::_mm512_min_epi16</a></li><li><a href="arch/x86/fn._mm512_min_epi32.html">arch::x86::_mm512_min_epi32</a></li><li><a href="arch/x86/fn._mm512_min_epi64.html">arch::x86::_mm512_min_epi64</a></li><li><a href="arch/x86/fn._mm512_min_epi8.html">arch::x86::_mm512_min_epi8</a></li><li><a href="arch/x86/fn._mm512_min_epu16.html">arch::x86::_mm512_min_epu16</a></li><li><a href="arch/x86/fn._mm512_min_epu32.html">arch::x86::_mm512_min_epu32</a></li><li><a href="arch/x86/fn._mm512_min_epu64.html">arch::x86::_mm512_min_epu64</a></li><li><a href="arch/x86/fn._mm512_min_epu8.html">arch::x86::_mm512_min_epu8</a></li><li><a href="arch/x86/fn._mm512_min_pd.html">arch::x86::_mm512_min_pd</a></li><li><a href="arch/x86/fn._mm512_min_ps.html">arch::x86::_mm512_min_ps</a></li><li><a href="arch/x86/fn._mm512_min_round_pd.html">arch::x86::_mm512_min_round_pd</a></li><li><a href="arch/x86/fn._mm512_min_round_ps.html">arch::x86::_mm512_min_round_ps</a></li><li><a href="arch/x86/fn._mm512_movedup_pd.html">arch::x86::_mm512_movedup_pd</a></li><li><a href="arch/x86/fn._mm512_movehdup_ps.html">arch::x86::_mm512_movehdup_ps</a></li><li><a href="arch/x86/fn._mm512_moveldup_ps.html">arch::x86::_mm512_moveldup_ps</a></li><li><a href="arch/x86/fn._mm512_movepi16_mask.html">arch::x86::_mm512_movepi16_mask</a></li><li><a href="arch/x86/fn._mm512_movepi8_mask.html">arch::x86::_mm512_movepi8_mask</a></li><li><a href="arch/x86/fn._mm512_movm_epi16.html">arch::x86::_mm512_movm_epi16</a></li><li><a href="arch/x86/fn._mm512_movm_epi8.html">arch::x86::_mm512_movm_epi8</a></li><li><a href="arch/x86/fn._mm512_mul_epi32.html">arch::x86::_mm512_mul_epi32</a></li><li><a href="arch/x86/fn._mm512_mul_epu32.html">arch::x86::_mm512_mul_epu32</a></li><li><a href="arch/x86/fn._mm512_mul_pd.html">arch::x86::_mm512_mul_pd</a></li><li><a href="arch/x86/fn._mm512_mul_ps.html">arch::x86::_mm512_mul_ps</a></li><li><a href="arch/x86/fn._mm512_mul_round_pd.html">arch::x86::_mm512_mul_round_pd</a></li><li><a href="arch/x86/fn._mm512_mul_round_ps.html">arch::x86::_mm512_mul_round_ps</a></li><li><a href="arch/x86/fn._mm512_mulhi_epi16.html">arch::x86::_mm512_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm512_mulhi_epu16.html">arch::x86::_mm512_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm512_mulhrs_epi16.html">arch::x86::_mm512_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm512_mullo_epi16.html">arch::x86::_mm512_mullo_epi16</a></li><li><a href="arch/x86/fn._mm512_mullo_epi32.html">arch::x86::_mm512_mullo_epi32</a></li><li><a href="arch/x86/fn._mm512_mullox_epi64.html">arch::x86::_mm512_mullox_epi64</a></li><li><a href="arch/x86/fn._mm512_multishift_epi64_epi8.html">arch::x86::_mm512_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm512_or_epi32.html">arch::x86::_mm512_or_epi32</a></li><li><a href="arch/x86/fn._mm512_or_epi64.html">arch::x86::_mm512_or_epi64</a></li><li><a href="arch/x86/fn._mm512_or_si512.html">arch::x86::_mm512_or_si512</a></li><li><a href="arch/x86/fn._mm512_packs_epi16.html">arch::x86::_mm512_packs_epi16</a></li><li><a href="arch/x86/fn._mm512_packs_epi32.html">arch::x86::_mm512_packs_epi32</a></li><li><a href="arch/x86/fn._mm512_packus_epi16.html">arch::x86::_mm512_packus_epi16</a></li><li><a href="arch/x86/fn._mm512_packus_epi32.html">arch::x86::_mm512_packus_epi32</a></li><li><a href="arch/x86/fn._mm512_permute_pd.html">arch::x86::_mm512_permute_pd</a></li><li><a href="arch/x86/fn._mm512_permute_ps.html">arch::x86::_mm512_permute_ps</a></li><li><a href="arch/x86/fn._mm512_permutevar_epi32.html">arch::x86::_mm512_permutevar_epi32</a></li><li><a href="arch/x86/fn._mm512_permutevar_pd.html">arch::x86::_mm512_permutevar_pd</a></li><li><a href="arch/x86/fn._mm512_permutevar_ps.html">arch::x86::_mm512_permutevar_ps</a></li><li><a href="arch/x86/fn._mm512_permutex2var_epi16.html">arch::x86::_mm512_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm512_permutex2var_epi32.html">arch::x86::_mm512_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm512_permutex2var_epi64.html">arch::x86::_mm512_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm512_permutex2var_epi8.html">arch::x86::_mm512_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm512_permutex2var_pd.html">arch::x86::_mm512_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm512_permutex2var_ps.html">arch::x86::_mm512_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm512_permutex_epi64.html">arch::x86::_mm512_permutex_epi64</a></li><li><a href="arch/x86/fn._mm512_permutex_pd.html">arch::x86::_mm512_permutex_pd</a></li><li><a href="arch/x86/fn._mm512_permutexvar_epi16.html">arch::x86::_mm512_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm512_permutexvar_epi32.html">arch::x86::_mm512_permutexvar_epi32</a></li><li><a href="arch/x86/fn._mm512_permutexvar_epi64.html">arch::x86::_mm512_permutexvar_epi64</a></li><li><a href="arch/x86/fn._mm512_permutexvar_epi8.html">arch::x86::_mm512_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm512_permutexvar_pd.html">arch::x86::_mm512_permutexvar_pd</a></li><li><a href="arch/x86/fn._mm512_permutexvar_ps.html">arch::x86::_mm512_permutexvar_ps</a></li><li><a href="arch/x86/fn._mm512_popcnt_epi16.html">arch::x86::_mm512_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm512_popcnt_epi32.html">arch::x86::_mm512_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm512_popcnt_epi64.html">arch::x86::_mm512_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm512_popcnt_epi8.html">arch::x86::_mm512_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm512_rcp14_pd.html">arch::x86::_mm512_rcp14_pd</a></li><li><a href="arch/x86/fn._mm512_rcp14_ps.html">arch::x86::_mm512_rcp14_ps</a></li><li><a href="arch/x86/fn._mm512_reduce_add_epi32.html">arch::x86::_mm512_reduce_add_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_add_epi64.html">arch::x86::_mm512_reduce_add_epi64</a></li><li><a href="arch/x86/fn._mm512_reduce_add_pd.html">arch::x86::_mm512_reduce_add_pd</a></li><li><a href="arch/x86/fn._mm512_reduce_add_ps.html">arch::x86::_mm512_reduce_add_ps</a></li><li><a href="arch/x86/fn._mm512_reduce_and_epi32.html">arch::x86::_mm512_reduce_and_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_and_epi64.html">arch::x86::_mm512_reduce_and_epi64</a></li><li><a href="arch/x86/fn._mm512_reduce_max_epi32.html">arch::x86::_mm512_reduce_max_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_max_epi64.html">arch::x86::_mm512_reduce_max_epi64</a></li><li><a href="arch/x86/fn._mm512_reduce_max_epu32.html">arch::x86::_mm512_reduce_max_epu32</a></li><li><a href="arch/x86/fn._mm512_reduce_max_epu64.html">arch::x86::_mm512_reduce_max_epu64</a></li><li><a href="arch/x86/fn._mm512_reduce_max_pd.html">arch::x86::_mm512_reduce_max_pd</a></li><li><a href="arch/x86/fn._mm512_reduce_max_ps.html">arch::x86::_mm512_reduce_max_ps</a></li><li><a href="arch/x86/fn._mm512_reduce_min_epi32.html">arch::x86::_mm512_reduce_min_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_min_epi64.html">arch::x86::_mm512_reduce_min_epi64</a></li><li><a href="arch/x86/fn._mm512_reduce_min_epu32.html">arch::x86::_mm512_reduce_min_epu32</a></li><li><a href="arch/x86/fn._mm512_reduce_min_epu64.html">arch::x86::_mm512_reduce_min_epu64</a></li><li><a href="arch/x86/fn._mm512_reduce_min_pd.html">arch::x86::_mm512_reduce_min_pd</a></li><li><a href="arch/x86/fn._mm512_reduce_min_ps.html">arch::x86::_mm512_reduce_min_ps</a></li><li><a href="arch/x86/fn._mm512_reduce_mul_epi32.html">arch::x86::_mm512_reduce_mul_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_mul_epi64.html">arch::x86::_mm512_reduce_mul_epi64</a></li><li><a href="arch/x86/fn._mm512_reduce_mul_pd.html">arch::x86::_mm512_reduce_mul_pd</a></li><li><a href="arch/x86/fn._mm512_reduce_mul_ps.html">arch::x86::_mm512_reduce_mul_ps</a></li><li><a href="arch/x86/fn._mm512_reduce_or_epi32.html">arch::x86::_mm512_reduce_or_epi32</a></li><li><a href="arch/x86/fn._mm512_reduce_or_epi64.html">arch::x86::_mm512_reduce_or_epi64</a></li><li><a href="arch/x86/fn._mm512_rol_epi32.html">arch::x86::_mm512_rol_epi32</a></li><li><a href="arch/x86/fn._mm512_rol_epi64.html">arch::x86::_mm512_rol_epi64</a></li><li><a href="arch/x86/fn._mm512_rolv_epi32.html">arch::x86::_mm512_rolv_epi32</a></li><li><a href="arch/x86/fn._mm512_rolv_epi64.html">arch::x86::_mm512_rolv_epi64</a></li><li><a href="arch/x86/fn._mm512_ror_epi32.html">arch::x86::_mm512_ror_epi32</a></li><li><a href="arch/x86/fn._mm512_ror_epi64.html">arch::x86::_mm512_ror_epi64</a></li><li><a href="arch/x86/fn._mm512_rorv_epi32.html">arch::x86::_mm512_rorv_epi32</a></li><li><a href="arch/x86/fn._mm512_rorv_epi64.html">arch::x86::_mm512_rorv_epi64</a></li><li><a href="arch/x86/fn._mm512_roundscale_pd.html">arch::x86::_mm512_roundscale_pd</a></li><li><a href="arch/x86/fn._mm512_roundscale_ps.html">arch::x86::_mm512_roundscale_ps</a></li><li><a href="arch/x86/fn._mm512_roundscale_round_pd.html">arch::x86::_mm512_roundscale_round_pd</a></li><li><a href="arch/x86/fn._mm512_roundscale_round_ps.html">arch::x86::_mm512_roundscale_round_ps</a></li><li><a href="arch/x86/fn._mm512_rsqrt14_pd.html">arch::x86::_mm512_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm512_rsqrt14_ps.html">arch::x86::_mm512_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm512_sad_epu8.html">arch::x86::_mm512_sad_epu8</a></li><li><a href="arch/x86/fn._mm512_scalef_pd.html">arch::x86::_mm512_scalef_pd</a></li><li><a href="arch/x86/fn._mm512_scalef_ps.html">arch::x86::_mm512_scalef_ps</a></li><li><a href="arch/x86/fn._mm512_scalef_round_pd.html">arch::x86::_mm512_scalef_round_pd</a></li><li><a href="arch/x86/fn._mm512_scalef_round_ps.html">arch::x86::_mm512_scalef_round_ps</a></li><li><a href="arch/x86/fn._mm512_set1_epi16.html">arch::x86::_mm512_set1_epi16</a></li><li><a href="arch/x86/fn._mm512_set1_epi32.html">arch::x86::_mm512_set1_epi32</a></li><li><a href="arch/x86/fn._mm512_set1_epi64.html">arch::x86::_mm512_set1_epi64</a></li><li><a href="arch/x86/fn._mm512_set1_epi8.html">arch::x86::_mm512_set1_epi8</a></li><li><a href="arch/x86/fn._mm512_set1_pd.html">arch::x86::_mm512_set1_pd</a></li><li><a href="arch/x86/fn._mm512_set1_ps.html">arch::x86::_mm512_set1_ps</a></li><li><a href="arch/x86/fn._mm512_set4_epi32.html">arch::x86::_mm512_set4_epi32</a></li><li><a href="arch/x86/fn._mm512_set4_epi64.html">arch::x86::_mm512_set4_epi64</a></li><li><a href="arch/x86/fn._mm512_set4_pd.html">arch::x86::_mm512_set4_pd</a></li><li><a href="arch/x86/fn._mm512_set4_ps.html">arch::x86::_mm512_set4_ps</a></li><li><a href="arch/x86/fn._mm512_set_epi16.html">arch::x86::_mm512_set_epi16</a></li><li><a href="arch/x86/fn._mm512_set_epi32.html">arch::x86::_mm512_set_epi32</a></li><li><a href="arch/x86/fn._mm512_set_epi64.html">arch::x86::_mm512_set_epi64</a></li><li><a href="arch/x86/fn._mm512_set_epi8.html">arch::x86::_mm512_set_epi8</a></li><li><a href="arch/x86/fn._mm512_set_pd.html">arch::x86::_mm512_set_pd</a></li><li><a href="arch/x86/fn._mm512_set_ps.html">arch::x86::_mm512_set_ps</a></li><li><a href="arch/x86/fn._mm512_setr4_epi32.html">arch::x86::_mm512_setr4_epi32</a></li><li><a href="arch/x86/fn._mm512_setr4_epi64.html">arch::x86::_mm512_setr4_epi64</a></li><li><a href="arch/x86/fn._mm512_setr4_pd.html">arch::x86::_mm512_setr4_pd</a></li><li><a href="arch/x86/fn._mm512_setr4_ps.html">arch::x86::_mm512_setr4_ps</a></li><li><a href="arch/x86/fn._mm512_setr_epi32.html">arch::x86::_mm512_setr_epi32</a></li><li><a href="arch/x86/fn._mm512_setr_epi64.html">arch::x86::_mm512_setr_epi64</a></li><li><a href="arch/x86/fn._mm512_setr_pd.html">arch::x86::_mm512_setr_pd</a></li><li><a href="arch/x86/fn._mm512_setr_ps.html">arch::x86::_mm512_setr_ps</a></li><li><a href="arch/x86/fn._mm512_setzero.html">arch::x86::_mm512_setzero</a></li><li><a href="arch/x86/fn._mm512_setzero_epi32.html">arch::x86::_mm512_setzero_epi32</a></li><li><a href="arch/x86/fn._mm512_setzero_pd.html">arch::x86::_mm512_setzero_pd</a></li><li><a href="arch/x86/fn._mm512_setzero_ps.html">arch::x86::_mm512_setzero_ps</a></li><li><a href="arch/x86/fn._mm512_setzero_si512.html">arch::x86::_mm512_setzero_si512</a></li><li><a href="arch/x86/fn._mm512_shldi_epi16.html">arch::x86::_mm512_shldi_epi16</a></li><li><a href="arch/x86/fn._mm512_shldi_epi32.html">arch::x86::_mm512_shldi_epi32</a></li><li><a href="arch/x86/fn._mm512_shldi_epi64.html">arch::x86::_mm512_shldi_epi64</a></li><li><a href="arch/x86/fn._mm512_shldv_epi16.html">arch::x86::_mm512_shldv_epi16</a></li><li><a href="arch/x86/fn._mm512_shldv_epi32.html">arch::x86::_mm512_shldv_epi32</a></li><li><a href="arch/x86/fn._mm512_shldv_epi64.html">arch::x86::_mm512_shldv_epi64</a></li><li><a href="arch/x86/fn._mm512_shrdi_epi16.html">arch::x86::_mm512_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm512_shrdi_epi32.html">arch::x86::_mm512_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm512_shrdi_epi64.html">arch::x86::_mm512_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm512_shrdv_epi16.html">arch::x86::_mm512_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm512_shrdv_epi32.html">arch::x86::_mm512_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm512_shrdv_epi64.html">arch::x86::_mm512_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm512_shuffle_epi32.html">arch::x86::_mm512_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm512_shuffle_epi8.html">arch::x86::_mm512_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm512_shuffle_f32x4.html">arch::x86::_mm512_shuffle_f32x4</a></li><li><a href="arch/x86/fn._mm512_shuffle_f64x2.html">arch::x86::_mm512_shuffle_f64x2</a></li><li><a href="arch/x86/fn._mm512_shuffle_i32x4.html">arch::x86::_mm512_shuffle_i32x4</a></li><li><a href="arch/x86/fn._mm512_shuffle_i64x2.html">arch::x86::_mm512_shuffle_i64x2</a></li><li><a href="arch/x86/fn._mm512_shuffle_pd.html">arch::x86::_mm512_shuffle_pd</a></li><li><a href="arch/x86/fn._mm512_shuffle_ps.html">arch::x86::_mm512_shuffle_ps</a></li><li><a href="arch/x86/fn._mm512_shufflehi_epi16.html">arch::x86::_mm512_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm512_shufflelo_epi16.html">arch::x86::_mm512_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm512_sll_epi16.html">arch::x86::_mm512_sll_epi16</a></li><li><a href="arch/x86/fn._mm512_sll_epi32.html">arch::x86::_mm512_sll_epi32</a></li><li><a href="arch/x86/fn._mm512_sll_epi64.html">arch::x86::_mm512_sll_epi64</a></li><li><a href="arch/x86/fn._mm512_slli_epi16.html">arch::x86::_mm512_slli_epi16</a></li><li><a href="arch/x86/fn._mm512_slli_epi32.html">arch::x86::_mm512_slli_epi32</a></li><li><a href="arch/x86/fn._mm512_slli_epi64.html">arch::x86::_mm512_slli_epi64</a></li><li><a href="arch/x86/fn._mm512_sllv_epi16.html">arch::x86::_mm512_sllv_epi16</a></li><li><a href="arch/x86/fn._mm512_sllv_epi32.html">arch::x86::_mm512_sllv_epi32</a></li><li><a href="arch/x86/fn._mm512_sllv_epi64.html">arch::x86::_mm512_sllv_epi64</a></li><li><a href="arch/x86/fn._mm512_sqrt_pd.html">arch::x86::_mm512_sqrt_pd</a></li><li><a href="arch/x86/fn._mm512_sqrt_ps.html">arch::x86::_mm512_sqrt_ps</a></li><li><a href="arch/x86/fn._mm512_sqrt_round_pd.html">arch::x86::_mm512_sqrt_round_pd</a></li><li><a href="arch/x86/fn._mm512_sqrt_round_ps.html">arch::x86::_mm512_sqrt_round_ps</a></li><li><a href="arch/x86/fn._mm512_sra_epi16.html">arch::x86::_mm512_sra_epi16</a></li><li><a href="arch/x86/fn._mm512_sra_epi32.html">arch::x86::_mm512_sra_epi32</a></li><li><a href="arch/x86/fn._mm512_sra_epi64.html">arch::x86::_mm512_sra_epi64</a></li><li><a href="arch/x86/fn._mm512_srai_epi16.html">arch::x86::_mm512_srai_epi16</a></li><li><a href="arch/x86/fn._mm512_srai_epi32.html">arch::x86::_mm512_srai_epi32</a></li><li><a href="arch/x86/fn._mm512_srai_epi64.html">arch::x86::_mm512_srai_epi64</a></li><li><a href="arch/x86/fn._mm512_srav_epi16.html">arch::x86::_mm512_srav_epi16</a></li><li><a href="arch/x86/fn._mm512_srav_epi32.html">arch::x86::_mm512_srav_epi32</a></li><li><a href="arch/x86/fn._mm512_srav_epi64.html">arch::x86::_mm512_srav_epi64</a></li><li><a href="arch/x86/fn._mm512_srl_epi16.html">arch::x86::_mm512_srl_epi16</a></li><li><a href="arch/x86/fn._mm512_srl_epi32.html">arch::x86::_mm512_srl_epi32</a></li><li><a href="arch/x86/fn._mm512_srl_epi64.html">arch::x86::_mm512_srl_epi64</a></li><li><a href="arch/x86/fn._mm512_srli_epi16.html">arch::x86::_mm512_srli_epi16</a></li><li><a href="arch/x86/fn._mm512_srli_epi32.html">arch::x86::_mm512_srli_epi32</a></li><li><a href="arch/x86/fn._mm512_srli_epi64.html">arch::x86::_mm512_srli_epi64</a></li><li><a href="arch/x86/fn._mm512_srlv_epi16.html">arch::x86::_mm512_srlv_epi16</a></li><li><a href="arch/x86/fn._mm512_srlv_epi32.html">arch::x86::_mm512_srlv_epi32</a></li><li><a href="arch/x86/fn._mm512_srlv_epi64.html">arch::x86::_mm512_srlv_epi64</a></li><li><a href="arch/x86/fn._mm512_store_epi32.html">arch::x86::_mm512_store_epi32</a></li><li><a href="arch/x86/fn._mm512_store_epi64.html">arch::x86::_mm512_store_epi64</a></li><li><a href="arch/x86/fn._mm512_store_pd.html">arch::x86::_mm512_store_pd</a></li><li><a href="arch/x86/fn._mm512_store_ps.html">arch::x86::_mm512_store_ps</a></li><li><a href="arch/x86/fn._mm512_store_si512.html">arch::x86::_mm512_store_si512</a></li><li><a href="arch/x86/fn._mm512_storeu_epi16.html">arch::x86::_mm512_storeu_epi16</a></li><li><a href="arch/x86/fn._mm512_storeu_epi32.html">arch::x86::_mm512_storeu_epi32</a></li><li><a href="arch/x86/fn._mm512_storeu_epi64.html">arch::x86::_mm512_storeu_epi64</a></li><li><a href="arch/x86/fn._mm512_storeu_epi8.html">arch::x86::_mm512_storeu_epi8</a></li><li><a href="arch/x86/fn._mm512_storeu_pd.html">arch::x86::_mm512_storeu_pd</a></li><li><a href="arch/x86/fn._mm512_storeu_ps.html">arch::x86::_mm512_storeu_ps</a></li><li><a href="arch/x86/fn._mm512_storeu_si512.html">arch::x86::_mm512_storeu_si512</a></li><li><a href="arch/x86/fn._mm512_stream_pd.html">arch::x86::_mm512_stream_pd</a></li><li><a href="arch/x86/fn._mm512_stream_ps.html">arch::x86::_mm512_stream_ps</a></li><li><a href="arch/x86/fn._mm512_stream_si512.html">arch::x86::_mm512_stream_si512</a></li><li><a href="arch/x86/fn._mm512_sub_epi16.html">arch::x86::_mm512_sub_epi16</a></li><li><a href="arch/x86/fn._mm512_sub_epi32.html">arch::x86::_mm512_sub_epi32</a></li><li><a href="arch/x86/fn._mm512_sub_epi64.html">arch::x86::_mm512_sub_epi64</a></li><li><a href="arch/x86/fn._mm512_sub_epi8.html">arch::x86::_mm512_sub_epi8</a></li><li><a href="arch/x86/fn._mm512_sub_pd.html">arch::x86::_mm512_sub_pd</a></li><li><a href="arch/x86/fn._mm512_sub_ps.html">arch::x86::_mm512_sub_ps</a></li><li><a href="arch/x86/fn._mm512_sub_round_pd.html">arch::x86::_mm512_sub_round_pd</a></li><li><a href="arch/x86/fn._mm512_sub_round_ps.html">arch::x86::_mm512_sub_round_ps</a></li><li><a href="arch/x86/fn._mm512_subs_epi16.html">arch::x86::_mm512_subs_epi16</a></li><li><a href="arch/x86/fn._mm512_subs_epi8.html">arch::x86::_mm512_subs_epi8</a></li><li><a href="arch/x86/fn._mm512_subs_epu16.html">arch::x86::_mm512_subs_epu16</a></li><li><a href="arch/x86/fn._mm512_subs_epu8.html">arch::x86::_mm512_subs_epu8</a></li><li><a href="arch/x86/fn._mm512_ternarylogic_epi32.html">arch::x86::_mm512_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm512_ternarylogic_epi64.html">arch::x86::_mm512_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm512_test_epi16_mask.html">arch::x86::_mm512_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_test_epi32_mask.html">arch::x86::_mm512_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_test_epi64_mask.html">arch::x86::_mm512_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_test_epi8_mask.html">arch::x86::_mm512_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_testn_epi16_mask.html">arch::x86::_mm512_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm512_testn_epi32_mask.html">arch::x86::_mm512_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm512_testn_epi64_mask.html">arch::x86::_mm512_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm512_testn_epi8_mask.html">arch::x86::_mm512_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm512_undefined.html">arch::x86::_mm512_undefined</a></li><li><a href="arch/x86/fn._mm512_undefined_epi32.html">arch::x86::_mm512_undefined_epi32</a></li><li><a href="arch/x86/fn._mm512_undefined_pd.html">arch::x86::_mm512_undefined_pd</a></li><li><a href="arch/x86/fn._mm512_undefined_ps.html">arch::x86::_mm512_undefined_ps</a></li><li><a href="arch/x86/fn._mm512_unpackhi_epi16.html">arch::x86::_mm512_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm512_unpackhi_epi32.html">arch::x86::_mm512_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm512_unpackhi_epi64.html">arch::x86::_mm512_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm512_unpackhi_epi8.html">arch::x86::_mm512_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm512_unpackhi_pd.html">arch::x86::_mm512_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm512_unpackhi_ps.html">arch::x86::_mm512_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm512_unpacklo_epi16.html">arch::x86::_mm512_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm512_unpacklo_epi32.html">arch::x86::_mm512_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm512_unpacklo_epi64.html">arch::x86::_mm512_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm512_unpacklo_epi8.html">arch::x86::_mm512_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm512_unpacklo_pd.html">arch::x86::_mm512_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm512_unpacklo_ps.html">arch::x86::_mm512_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm512_xor_epi32.html">arch::x86::_mm512_xor_epi32</a></li><li><a href="arch/x86/fn._mm512_xor_epi64.html">arch::x86::_mm512_xor_epi64</a></li><li><a href="arch/x86/fn._mm512_xor_si512.html">arch::x86::_mm512_xor_si512</a></li><li><a href="arch/x86/fn._mm512_zextpd128_pd512.html">arch::x86::_mm512_zextpd128_pd512</a></li><li><a href="arch/x86/fn._mm512_zextpd256_pd512.html">arch::x86::_mm512_zextpd256_pd512</a></li><li><a href="arch/x86/fn._mm512_zextps128_ps512.html">arch::x86::_mm512_zextps128_ps512</a></li><li><a href="arch/x86/fn._mm512_zextps256_ps512.html">arch::x86::_mm512_zextps256_ps512</a></li><li><a href="arch/x86/fn._mm512_zextsi128_si512.html">arch::x86::_mm512_zextsi128_si512</a></li><li><a href="arch/x86/fn._mm512_zextsi256_si512.html">arch::x86::_mm512_zextsi256_si512</a></li><li><a href="arch/x86/fn._mm_abs_epi16.html">arch::x86::_mm_abs_epi16</a></li><li><a href="arch/x86/fn._mm_abs_epi32.html">arch::x86::_mm_abs_epi32</a></li><li><a href="arch/x86/fn._mm_abs_epi8.html">arch::x86::_mm_abs_epi8</a></li><li><a href="arch/x86/fn._mm_add_epi16.html">arch::x86::_mm_add_epi16</a></li><li><a href="arch/x86/fn._mm_add_epi32.html">arch::x86::_mm_add_epi32</a></li><li><a href="arch/x86/fn._mm_add_epi64.html">arch::x86::_mm_add_epi64</a></li><li><a href="arch/x86/fn._mm_add_epi8.html">arch::x86::_mm_add_epi8</a></li><li><a href="arch/x86/fn._mm_add_pd.html">arch::x86::_mm_add_pd</a></li><li><a href="arch/x86/fn._mm_add_ps.html">arch::x86::_mm_add_ps</a></li><li><a href="arch/x86/fn._mm_add_round_sd.html">arch::x86::_mm_add_round_sd</a></li><li><a href="arch/x86/fn._mm_add_round_ss.html">arch::x86::_mm_add_round_ss</a></li><li><a href="arch/x86/fn._mm_add_sd.html">arch::x86::_mm_add_sd</a></li><li><a href="arch/x86/fn._mm_add_ss.html">arch::x86::_mm_add_ss</a></li><li><a href="arch/x86/fn._mm_adds_epi16.html">arch::x86::_mm_adds_epi16</a></li><li><a href="arch/x86/fn._mm_adds_epi8.html">arch::x86::_mm_adds_epi8</a></li><li><a href="arch/x86/fn._mm_adds_epu16.html">arch::x86::_mm_adds_epu16</a></li><li><a href="arch/x86/fn._mm_adds_epu8.html">arch::x86::_mm_adds_epu8</a></li><li><a href="arch/x86/fn._mm_addsub_pd.html">arch::x86::_mm_addsub_pd</a></li><li><a href="arch/x86/fn._mm_addsub_ps.html">arch::x86::_mm_addsub_ps</a></li><li><a href="arch/x86/fn._mm_aesdec_si128.html">arch::x86::_mm_aesdec_si128</a></li><li><a href="arch/x86/fn._mm_aesdeclast_si128.html">arch::x86::_mm_aesdeclast_si128</a></li><li><a href="arch/x86/fn._mm_aesenc_si128.html">arch::x86::_mm_aesenc_si128</a></li><li><a href="arch/x86/fn._mm_aesenclast_si128.html">arch::x86::_mm_aesenclast_si128</a></li><li><a href="arch/x86/fn._mm_aesimc_si128.html">arch::x86::_mm_aesimc_si128</a></li><li><a href="arch/x86/fn._mm_aeskeygenassist_si128.html">arch::x86::_mm_aeskeygenassist_si128</a></li><li><a href="arch/x86/fn._mm_alignr_epi32.html">arch::x86::_mm_alignr_epi32</a></li><li><a href="arch/x86/fn._mm_alignr_epi64.html">arch::x86::_mm_alignr_epi64</a></li><li><a href="arch/x86/fn._mm_alignr_epi8.html">arch::x86::_mm_alignr_epi8</a></li><li><a href="arch/x86/fn._mm_and_pd.html">arch::x86::_mm_and_pd</a></li><li><a href="arch/x86/fn._mm_and_ps.html">arch::x86::_mm_and_ps</a></li><li><a href="arch/x86/fn._mm_and_si128.html">arch::x86::_mm_and_si128</a></li><li><a href="arch/x86/fn._mm_andnot_pd.html">arch::x86::_mm_andnot_pd</a></li><li><a href="arch/x86/fn._mm_andnot_ps.html">arch::x86::_mm_andnot_ps</a></li><li><a href="arch/x86/fn._mm_andnot_si128.html">arch::x86::_mm_andnot_si128</a></li><li><a href="arch/x86/fn._mm_avg_epu16.html">arch::x86::_mm_avg_epu16</a></li><li><a href="arch/x86/fn._mm_avg_epu8.html">arch::x86::_mm_avg_epu8</a></li><li><a href="arch/x86/fn._mm_bitshuffle_epi64_mask.html">arch::x86::_mm_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm_blend_epi16.html">arch::x86::_mm_blend_epi16</a></li><li><a href="arch/x86/fn._mm_blend_epi32.html">arch::x86::_mm_blend_epi32</a></li><li><a href="arch/x86/fn._mm_blend_pd.html">arch::x86::_mm_blend_pd</a></li><li><a href="arch/x86/fn._mm_blend_ps.html">arch::x86::_mm_blend_ps</a></li><li><a href="arch/x86/fn._mm_blendv_epi8.html">arch::x86::_mm_blendv_epi8</a></li><li><a href="arch/x86/fn._mm_blendv_pd.html">arch::x86::_mm_blendv_pd</a></li><li><a href="arch/x86/fn._mm_blendv_ps.html">arch::x86::_mm_blendv_ps</a></li><li><a href="arch/x86/fn._mm_broadcast_ss.html">arch::x86::_mm_broadcast_ss</a></li><li><a href="arch/x86/fn._mm_broadcastb_epi8.html">arch::x86::_mm_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm_broadcastd_epi32.html">arch::x86::_mm_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm_broadcastmb_epi64.html">arch::x86::_mm_broadcastmb_epi64</a></li><li><a href="arch/x86/fn._mm_broadcastmw_epi32.html">arch::x86::_mm_broadcastmw_epi32</a></li><li><a href="arch/x86/fn._mm_broadcastq_epi64.html">arch::x86::_mm_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm_broadcastsd_pd.html">arch::x86::_mm_broadcastsd_pd</a></li><li><a href="arch/x86/fn._mm_broadcastss_ps.html">arch::x86::_mm_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm_broadcastw_epi16.html">arch::x86::_mm_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm_bslli_si128.html">arch::x86::_mm_bslli_si128</a></li><li><a href="arch/x86/fn._mm_bsrli_si128.html">arch::x86::_mm_bsrli_si128</a></li><li><a href="arch/x86/fn._mm_castpd_ps.html">arch::x86::_mm_castpd_ps</a></li><li><a href="arch/x86/fn._mm_castpd_si128.html">arch::x86::_mm_castpd_si128</a></li><li><a href="arch/x86/fn._mm_castps_pd.html">arch::x86::_mm_castps_pd</a></li><li><a href="arch/x86/fn._mm_castps_si128.html">arch::x86::_mm_castps_si128</a></li><li><a href="arch/x86/fn._mm_castsi128_pd.html">arch::x86::_mm_castsi128_pd</a></li><li><a href="arch/x86/fn._mm_castsi128_ps.html">arch::x86::_mm_castsi128_ps</a></li><li><a href="arch/x86/fn._mm_ceil_pd.html">arch::x86::_mm_ceil_pd</a></li><li><a href="arch/x86/fn._mm_ceil_ps.html">arch::x86::_mm_ceil_ps</a></li><li><a href="arch/x86/fn._mm_ceil_sd.html">arch::x86::_mm_ceil_sd</a></li><li><a href="arch/x86/fn._mm_ceil_ss.html">arch::x86::_mm_ceil_ss</a></li><li><a href="arch/x86/fn._mm_clflush.html">arch::x86::_mm_clflush</a></li><li><a href="arch/x86/fn._mm_clmulepi64_si128.html">arch::x86::_mm_clmulepi64_si128</a></li><li><a href="arch/x86/fn._mm_cmp_epi16_mask.html">arch::x86::_mm_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epi32_mask.html">arch::x86::_mm_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epi64_mask.html">arch::x86::_mm_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epi8_mask.html">arch::x86::_mm_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epu16_mask.html">arch::x86::_mm_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epu32_mask.html">arch::x86::_mm_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epu64_mask.html">arch::x86::_mm_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmp_epu8_mask.html">arch::x86::_mm_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmp_pd.html">arch::x86::_mm_cmp_pd</a></li><li><a href="arch/x86/fn._mm_cmp_pd_mask.html">arch::x86::_mm_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm_cmp_ps.html">arch::x86::_mm_cmp_ps</a></li><li><a href="arch/x86/fn._mm_cmp_ps_mask.html">arch::x86::_mm_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm_cmp_round_sd_mask.html">arch::x86::_mm_cmp_round_sd_mask</a></li><li><a href="arch/x86/fn._mm_cmp_round_ss_mask.html">arch::x86::_mm_cmp_round_ss_mask</a></li><li><a href="arch/x86/fn._mm_cmp_sd.html">arch::x86::_mm_cmp_sd</a></li><li><a href="arch/x86/fn._mm_cmp_sd_mask.html">arch::x86::_mm_cmp_sd_mask</a></li><li><a href="arch/x86/fn._mm_cmp_ss.html">arch::x86::_mm_cmp_ss</a></li><li><a href="arch/x86/fn._mm_cmp_ss_mask.html">arch::x86::_mm_cmp_ss_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi16.html">arch::x86::_mm_cmpeq_epi16</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi16_mask.html">arch::x86::_mm_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi32.html">arch::x86::_mm_cmpeq_epi32</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi32_mask.html">arch::x86::_mm_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi64.html">arch::x86::_mm_cmpeq_epi64</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi64_mask.html">arch::x86::_mm_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi8.html">arch::x86::_mm_cmpeq_epi8</a></li><li><a href="arch/x86/fn._mm_cmpeq_epi8_mask.html">arch::x86::_mm_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epu16_mask.html">arch::x86::_mm_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epu32_mask.html">arch::x86::_mm_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epu64_mask.html">arch::x86::_mm_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_epu8_mask.html">arch::x86::_mm_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmpeq_pd.html">arch::x86::_mm_cmpeq_pd</a></li><li><a href="arch/x86/fn._mm_cmpeq_ps.html">arch::x86::_mm_cmpeq_ps</a></li><li><a href="arch/x86/fn._mm_cmpeq_sd.html">arch::x86::_mm_cmpeq_sd</a></li><li><a href="arch/x86/fn._mm_cmpeq_ss.html">arch::x86::_mm_cmpeq_ss</a></li><li><a href="arch/x86/fn._mm_cmpestra.html">arch::x86::_mm_cmpestra</a></li><li><a href="arch/x86/fn._mm_cmpestrc.html">arch::x86::_mm_cmpestrc</a></li><li><a href="arch/x86/fn._mm_cmpestri.html">arch::x86::_mm_cmpestri</a></li><li><a href="arch/x86/fn._mm_cmpestrm.html">arch::x86::_mm_cmpestrm</a></li><li><a href="arch/x86/fn._mm_cmpestro.html">arch::x86::_mm_cmpestro</a></li><li><a href="arch/x86/fn._mm_cmpestrs.html">arch::x86::_mm_cmpestrs</a></li><li><a href="arch/x86/fn._mm_cmpestrz.html">arch::x86::_mm_cmpestrz</a></li><li><a href="arch/x86/fn._mm_cmpge_epi16_mask.html">arch::x86::_mm_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epi32_mask.html">arch::x86::_mm_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epi64_mask.html">arch::x86::_mm_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epi8_mask.html">arch::x86::_mm_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epu16_mask.html">arch::x86::_mm_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epu32_mask.html">arch::x86::_mm_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epu64_mask.html">arch::x86::_mm_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_epu8_mask.html">arch::x86::_mm_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmpge_pd.html">arch::x86::_mm_cmpge_pd</a></li><li><a href="arch/x86/fn._mm_cmpge_ps.html">arch::x86::_mm_cmpge_ps</a></li><li><a href="arch/x86/fn._mm_cmpge_sd.html">arch::x86::_mm_cmpge_sd</a></li><li><a href="arch/x86/fn._mm_cmpge_ss.html">arch::x86::_mm_cmpge_ss</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi16.html">arch::x86::_mm_cmpgt_epi16</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi16_mask.html">arch::x86::_mm_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi32.html">arch::x86::_mm_cmpgt_epi32</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi32_mask.html">arch::x86::_mm_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi64.html">arch::x86::_mm_cmpgt_epi64</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi64_mask.html">arch::x86::_mm_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi8.html">arch::x86::_mm_cmpgt_epi8</a></li><li><a href="arch/x86/fn._mm_cmpgt_epi8_mask.html">arch::x86::_mm_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epu16_mask.html">arch::x86::_mm_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epu32_mask.html">arch::x86::_mm_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epu64_mask.html">arch::x86::_mm_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_epu8_mask.html">arch::x86::_mm_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmpgt_pd.html">arch::x86::_mm_cmpgt_pd</a></li><li><a href="arch/x86/fn._mm_cmpgt_ps.html">arch::x86::_mm_cmpgt_ps</a></li><li><a href="arch/x86/fn._mm_cmpgt_sd.html">arch::x86::_mm_cmpgt_sd</a></li><li><a href="arch/x86/fn._mm_cmpgt_ss.html">arch::x86::_mm_cmpgt_ss</a></li><li><a href="arch/x86/fn._mm_cmpistra.html">arch::x86::_mm_cmpistra</a></li><li><a href="arch/x86/fn._mm_cmpistrc.html">arch::x86::_mm_cmpistrc</a></li><li><a href="arch/x86/fn._mm_cmpistri.html">arch::x86::_mm_cmpistri</a></li><li><a href="arch/x86/fn._mm_cmpistrm.html">arch::x86::_mm_cmpistrm</a></li><li><a href="arch/x86/fn._mm_cmpistro.html">arch::x86::_mm_cmpistro</a></li><li><a href="arch/x86/fn._mm_cmpistrs.html">arch::x86::_mm_cmpistrs</a></li><li><a href="arch/x86/fn._mm_cmpistrz.html">arch::x86::_mm_cmpistrz</a></li><li><a href="arch/x86/fn._mm_cmple_epi16_mask.html">arch::x86::_mm_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epi32_mask.html">arch::x86::_mm_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epi64_mask.html">arch::x86::_mm_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epi8_mask.html">arch::x86::_mm_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epu16_mask.html">arch::x86::_mm_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epu32_mask.html">arch::x86::_mm_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epu64_mask.html">arch::x86::_mm_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmple_epu8_mask.html">arch::x86::_mm_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmple_pd.html">arch::x86::_mm_cmple_pd</a></li><li><a href="arch/x86/fn._mm_cmple_ps.html">arch::x86::_mm_cmple_ps</a></li><li><a href="arch/x86/fn._mm_cmple_sd.html">arch::x86::_mm_cmple_sd</a></li><li><a href="arch/x86/fn._mm_cmple_ss.html">arch::x86::_mm_cmple_ss</a></li><li><a href="arch/x86/fn._mm_cmplt_epi16.html">arch::x86::_mm_cmplt_epi16</a></li><li><a href="arch/x86/fn._mm_cmplt_epi16_mask.html">arch::x86::_mm_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epi32.html">arch::x86::_mm_cmplt_epi32</a></li><li><a href="arch/x86/fn._mm_cmplt_epi32_mask.html">arch::x86::_mm_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epi64_mask.html">arch::x86::_mm_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epi8.html">arch::x86::_mm_cmplt_epi8</a></li><li><a href="arch/x86/fn._mm_cmplt_epi8_mask.html">arch::x86::_mm_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epu16_mask.html">arch::x86::_mm_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epu32_mask.html">arch::x86::_mm_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epu64_mask.html">arch::x86::_mm_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_epu8_mask.html">arch::x86::_mm_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmplt_pd.html">arch::x86::_mm_cmplt_pd</a></li><li><a href="arch/x86/fn._mm_cmplt_ps.html">arch::x86::_mm_cmplt_ps</a></li><li><a href="arch/x86/fn._mm_cmplt_sd.html">arch::x86::_mm_cmplt_sd</a></li><li><a href="arch/x86/fn._mm_cmplt_ss.html">arch::x86::_mm_cmplt_ss</a></li><li><a href="arch/x86/fn._mm_cmpneq_epi16_mask.html">arch::x86::_mm_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epi32_mask.html">arch::x86::_mm_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epi64_mask.html">arch::x86::_mm_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epi8_mask.html">arch::x86::_mm_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epu16_mask.html">arch::x86::_mm_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epu32_mask.html">arch::x86::_mm_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epu64_mask.html">arch::x86::_mm_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_epu8_mask.html">arch::x86::_mm_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm_cmpneq_pd.html">arch::x86::_mm_cmpneq_pd</a></li><li><a href="arch/x86/fn._mm_cmpneq_ps.html">arch::x86::_mm_cmpneq_ps</a></li><li><a href="arch/x86/fn._mm_cmpneq_sd.html">arch::x86::_mm_cmpneq_sd</a></li><li><a href="arch/x86/fn._mm_cmpneq_ss.html">arch::x86::_mm_cmpneq_ss</a></li><li><a href="arch/x86/fn._mm_cmpnge_pd.html">arch::x86::_mm_cmpnge_pd</a></li><li><a href="arch/x86/fn._mm_cmpnge_ps.html">arch::x86::_mm_cmpnge_ps</a></li><li><a href="arch/x86/fn._mm_cmpnge_sd.html">arch::x86::_mm_cmpnge_sd</a></li><li><a href="arch/x86/fn._mm_cmpnge_ss.html">arch::x86::_mm_cmpnge_ss</a></li><li><a href="arch/x86/fn._mm_cmpngt_pd.html">arch::x86::_mm_cmpngt_pd</a></li><li><a href="arch/x86/fn._mm_cmpngt_ps.html">arch::x86::_mm_cmpngt_ps</a></li><li><a href="arch/x86/fn._mm_cmpngt_sd.html">arch::x86::_mm_cmpngt_sd</a></li><li><a href="arch/x86/fn._mm_cmpngt_ss.html">arch::x86::_mm_cmpngt_ss</a></li><li><a href="arch/x86/fn._mm_cmpnle_pd.html">arch::x86::_mm_cmpnle_pd</a></li><li><a href="arch/x86/fn._mm_cmpnle_ps.html">arch::x86::_mm_cmpnle_ps</a></li><li><a href="arch/x86/fn._mm_cmpnle_sd.html">arch::x86::_mm_cmpnle_sd</a></li><li><a href="arch/x86/fn._mm_cmpnle_ss.html">arch::x86::_mm_cmpnle_ss</a></li><li><a href="arch/x86/fn._mm_cmpnlt_pd.html">arch::x86::_mm_cmpnlt_pd</a></li><li><a href="arch/x86/fn._mm_cmpnlt_ps.html">arch::x86::_mm_cmpnlt_ps</a></li><li><a href="arch/x86/fn._mm_cmpnlt_sd.html">arch::x86::_mm_cmpnlt_sd</a></li><li><a href="arch/x86/fn._mm_cmpnlt_ss.html">arch::x86::_mm_cmpnlt_ss</a></li><li><a href="arch/x86/fn._mm_cmpord_pd.html">arch::x86::_mm_cmpord_pd</a></li><li><a href="arch/x86/fn._mm_cmpord_ps.html">arch::x86::_mm_cmpord_ps</a></li><li><a href="arch/x86/fn._mm_cmpord_sd.html">arch::x86::_mm_cmpord_sd</a></li><li><a href="arch/x86/fn._mm_cmpord_ss.html">arch::x86::_mm_cmpord_ss</a></li><li><a href="arch/x86/fn._mm_cmpunord_pd.html">arch::x86::_mm_cmpunord_pd</a></li><li><a href="arch/x86/fn._mm_cmpunord_ps.html">arch::x86::_mm_cmpunord_ps</a></li><li><a href="arch/x86/fn._mm_cmpunord_sd.html">arch::x86::_mm_cmpunord_sd</a></li><li><a href="arch/x86/fn._mm_cmpunord_ss.html">arch::x86::_mm_cmpunord_ss</a></li><li><a href="arch/x86/fn._mm_comi_round_sd.html">arch::x86::_mm_comi_round_sd</a></li><li><a href="arch/x86/fn._mm_comi_round_ss.html">arch::x86::_mm_comi_round_ss</a></li><li><a href="arch/x86/fn._mm_comieq_sd.html">arch::x86::_mm_comieq_sd</a></li><li><a href="arch/x86/fn._mm_comieq_ss.html">arch::x86::_mm_comieq_ss</a></li><li><a href="arch/x86/fn._mm_comige_sd.html">arch::x86::_mm_comige_sd</a></li><li><a href="arch/x86/fn._mm_comige_ss.html">arch::x86::_mm_comige_ss</a></li><li><a href="arch/x86/fn._mm_comigt_sd.html">arch::x86::_mm_comigt_sd</a></li><li><a href="arch/x86/fn._mm_comigt_ss.html">arch::x86::_mm_comigt_ss</a></li><li><a href="arch/x86/fn._mm_comile_sd.html">arch::x86::_mm_comile_sd</a></li><li><a href="arch/x86/fn._mm_comile_ss.html">arch::x86::_mm_comile_ss</a></li><li><a href="arch/x86/fn._mm_comilt_sd.html">arch::x86::_mm_comilt_sd</a></li><li><a href="arch/x86/fn._mm_comilt_ss.html">arch::x86::_mm_comilt_ss</a></li><li><a href="arch/x86/fn._mm_comineq_sd.html">arch::x86::_mm_comineq_sd</a></li><li><a href="arch/x86/fn._mm_comineq_ss.html">arch::x86::_mm_comineq_ss</a></li><li><a href="arch/x86/fn._mm_conflict_epi32.html">arch::x86::_mm_conflict_epi32</a></li><li><a href="arch/x86/fn._mm_conflict_epi64.html">arch::x86::_mm_conflict_epi64</a></li><li><a href="arch/x86/fn._mm_crc32_u16.html">arch::x86::_mm_crc32_u16</a></li><li><a href="arch/x86/fn._mm_crc32_u32.html">arch::x86::_mm_crc32_u32</a></li><li><a href="arch/x86/fn._mm_crc32_u8.html">arch::x86::_mm_crc32_u8</a></li><li><a href="arch/x86/fn._mm_cvt_roundi32_ss.html">arch::x86::_mm_cvt_roundi32_ss</a></li><li><a href="arch/x86/fn._mm_cvt_roundsd_i32.html">arch::x86::_mm_cvt_roundsd_i32</a></li><li><a href="arch/x86/fn._mm_cvt_roundsd_si32.html">arch::x86::_mm_cvt_roundsd_si32</a></li><li><a href="arch/x86/fn._mm_cvt_roundsd_ss.html">arch::x86::_mm_cvt_roundsd_ss</a></li><li><a href="arch/x86/fn._mm_cvt_roundsd_u32.html">arch::x86::_mm_cvt_roundsd_u32</a></li><li><a href="arch/x86/fn._mm_cvt_roundsi32_ss.html">arch::x86::_mm_cvt_roundsi32_ss</a></li><li><a href="arch/x86/fn._mm_cvt_roundss_i32.html">arch::x86::_mm_cvt_roundss_i32</a></li><li><a href="arch/x86/fn._mm_cvt_roundss_sd.html">arch::x86::_mm_cvt_roundss_sd</a></li><li><a href="arch/x86/fn._mm_cvt_roundss_si32.html">arch::x86::_mm_cvt_roundss_si32</a></li><li><a href="arch/x86/fn._mm_cvt_roundss_u32.html">arch::x86::_mm_cvt_roundss_u32</a></li><li><a href="arch/x86/fn._mm_cvt_roundu32_ss.html">arch::x86::_mm_cvt_roundu32_ss</a></li><li><a href="arch/x86/fn._mm_cvt_si2ss.html">arch::x86::_mm_cvt_si2ss</a></li><li><a href="arch/x86/fn._mm_cvt_ss2si.html">arch::x86::_mm_cvt_ss2si</a></li><li><a href="arch/x86/fn._mm_cvtepi16_epi32.html">arch::x86::_mm_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm_cvtepi16_epi64.html">arch::x86::_mm_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm_cvtepi16_epi8.html">arch::x86::_mm_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm_cvtepi32_epi16.html">arch::x86::_mm_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm_cvtepi32_epi64.html">arch::x86::_mm_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm_cvtepi32_epi8.html">arch::x86::_mm_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm_cvtepi32_pd.html">arch::x86::_mm_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm_cvtepi32_ps.html">arch::x86::_mm_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm_cvtepi64_epi16.html">arch::x86::_mm_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm_cvtepi64_epi32.html">arch::x86::_mm_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm_cvtepi64_epi8.html">arch::x86::_mm_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm_cvtepi8_epi16.html">arch::x86::_mm_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm_cvtepi8_epi32.html">arch::x86::_mm_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm_cvtepi8_epi64.html">arch::x86::_mm_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm_cvtepu16_epi32.html">arch::x86::_mm_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm_cvtepu16_epi64.html">arch::x86::_mm_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm_cvtepu32_epi64.html">arch::x86::_mm_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm_cvtepu32_pd.html">arch::x86::_mm_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm_cvtepu8_epi16.html">arch::x86::_mm_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm_cvtepu8_epi32.html">arch::x86::_mm_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm_cvtepu8_epi64.html">arch::x86::_mm_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm_cvti32_sd.html">arch::x86::_mm_cvti32_sd</a></li><li><a href="arch/x86/fn._mm_cvti32_ss.html">arch::x86::_mm_cvti32_ss</a></li><li><a href="arch/x86/fn._mm_cvtne2ps_pbh.html">arch::x86::_mm_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm_cvtpd_epi32.html">arch::x86::_mm_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm_cvtpd_epu32.html">arch::x86::_mm_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm_cvtpd_ps.html">arch::x86::_mm_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm_cvtph_ps.html">arch::x86::_mm_cvtph_ps</a></li><li><a href="arch/x86/fn._mm_cvtps_epi32.html">arch::x86::_mm_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm_cvtps_epu32.html">arch::x86::_mm_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm_cvtps_pd.html">arch::x86::_mm_cvtps_pd</a></li><li><a href="arch/x86/fn._mm_cvtps_ph.html">arch::x86::_mm_cvtps_ph</a></li><li><a href="arch/x86/fn._mm_cvtsd_f64.html">arch::x86::_mm_cvtsd_f64</a></li><li><a href="arch/x86/fn._mm_cvtsd_i32.html">arch::x86::_mm_cvtsd_i32</a></li><li><a href="arch/x86/fn._mm_cvtsd_si32.html">arch::x86::_mm_cvtsd_si32</a></li><li><a href="arch/x86/fn._mm_cvtsd_ss.html">arch::x86::_mm_cvtsd_ss</a></li><li><a href="arch/x86/fn._mm_cvtsd_u32.html">arch::x86::_mm_cvtsd_u32</a></li><li><a href="arch/x86/fn._mm_cvtsepi16_epi8.html">arch::x86::_mm_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm_cvtsepi32_epi16.html">arch::x86::_mm_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm_cvtsepi32_epi8.html">arch::x86::_mm_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm_cvtsepi64_epi16.html">arch::x86::_mm_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm_cvtsepi64_epi32.html">arch::x86::_mm_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm_cvtsepi64_epi8.html">arch::x86::_mm_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm_cvtsi128_si32.html">arch::x86::_mm_cvtsi128_si32</a></li><li><a href="arch/x86/fn._mm_cvtsi32_sd.html">arch::x86::_mm_cvtsi32_sd</a></li><li><a href="arch/x86/fn._mm_cvtsi32_si128.html">arch::x86::_mm_cvtsi32_si128</a></li><li><a href="arch/x86/fn._mm_cvtsi32_ss.html">arch::x86::_mm_cvtsi32_ss</a></li><li><a href="arch/x86/fn._mm_cvtss_f32.html">arch::x86::_mm_cvtss_f32</a></li><li><a href="arch/x86/fn._mm_cvtss_i32.html">arch::x86::_mm_cvtss_i32</a></li><li><a href="arch/x86/fn._mm_cvtss_sd.html">arch::x86::_mm_cvtss_sd</a></li><li><a href="arch/x86/fn._mm_cvtss_si32.html">arch::x86::_mm_cvtss_si32</a></li><li><a href="arch/x86/fn._mm_cvtss_u32.html">arch::x86::_mm_cvtss_u32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundsd_i32.html">arch::x86::_mm_cvtt_roundsd_i32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundsd_si32.html">arch::x86::_mm_cvtt_roundsd_si32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundsd_u32.html">arch::x86::_mm_cvtt_roundsd_u32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundss_i32.html">arch::x86::_mm_cvtt_roundss_i32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundss_si32.html">arch::x86::_mm_cvtt_roundss_si32</a></li><li><a href="arch/x86/fn._mm_cvtt_roundss_u32.html">arch::x86::_mm_cvtt_roundss_u32</a></li><li><a href="arch/x86/fn._mm_cvtt_ss2si.html">arch::x86::_mm_cvtt_ss2si</a></li><li><a href="arch/x86/fn._mm_cvttpd_epi32.html">arch::x86::_mm_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm_cvttpd_epu32.html">arch::x86::_mm_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm_cvttps_epi32.html">arch::x86::_mm_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm_cvttps_epu32.html">arch::x86::_mm_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm_cvttsd_i32.html">arch::x86::_mm_cvttsd_i32</a></li><li><a href="arch/x86/fn._mm_cvttsd_si32.html">arch::x86::_mm_cvttsd_si32</a></li><li><a href="arch/x86/fn._mm_cvttsd_u32.html">arch::x86::_mm_cvttsd_u32</a></li><li><a href="arch/x86/fn._mm_cvttss_i32.html">arch::x86::_mm_cvttss_i32</a></li><li><a href="arch/x86/fn._mm_cvttss_si32.html">arch::x86::_mm_cvttss_si32</a></li><li><a href="arch/x86/fn._mm_cvttss_u32.html">arch::x86::_mm_cvttss_u32</a></li><li><a href="arch/x86/fn._mm_cvtu32_sd.html">arch::x86::_mm_cvtu32_sd</a></li><li><a href="arch/x86/fn._mm_cvtu32_ss.html">arch::x86::_mm_cvtu32_ss</a></li><li><a href="arch/x86/fn._mm_cvtusepi16_epi8.html">arch::x86::_mm_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm_cvtusepi32_epi16.html">arch::x86::_mm_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm_cvtusepi32_epi8.html">arch::x86::_mm_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm_cvtusepi64_epi16.html">arch::x86::_mm_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm_cvtusepi64_epi32.html">arch::x86::_mm_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm_cvtusepi64_epi8.html">arch::x86::_mm_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm_dbsad_epu8.html">arch::x86::_mm_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm_div_pd.html">arch::x86::_mm_div_pd</a></li><li><a href="arch/x86/fn._mm_div_ps.html">arch::x86::_mm_div_ps</a></li><li><a href="arch/x86/fn._mm_div_round_sd.html">arch::x86::_mm_div_round_sd</a></li><li><a href="arch/x86/fn._mm_div_round_ss.html">arch::x86::_mm_div_round_ss</a></li><li><a href="arch/x86/fn._mm_div_sd.html">arch::x86::_mm_div_sd</a></li><li><a href="arch/x86/fn._mm_div_ss.html">arch::x86::_mm_div_ss</a></li><li><a href="arch/x86/fn._mm_dp_pd.html">arch::x86::_mm_dp_pd</a></li><li><a href="arch/x86/fn._mm_dp_ps.html">arch::x86::_mm_dp_ps</a></li><li><a href="arch/x86/fn._mm_dpbf16_ps.html">arch::x86::_mm_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm_dpbusd_epi32.html">arch::x86::_mm_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm_dpbusds_epi32.html">arch::x86::_mm_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm_dpwssd_epi32.html">arch::x86::_mm_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm_dpwssds_epi32.html">arch::x86::_mm_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm_extract_epi16.html">arch::x86::_mm_extract_epi16</a></li><li><a href="arch/x86/fn._mm_extract_epi32.html">arch::x86::_mm_extract_epi32</a></li><li><a href="arch/x86/fn._mm_extract_epi8.html">arch::x86::_mm_extract_epi8</a></li><li><a href="arch/x86/fn._mm_extract_ps.html">arch::x86::_mm_extract_ps</a></li><li><a href="arch/x86/fn._mm_extract_si64.html">arch::x86::_mm_extract_si64</a></li><li><a href="arch/x86/fn._mm_fixupimm_pd.html">arch::x86::_mm_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm_fixupimm_ps.html">arch::x86::_mm_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm_fixupimm_round_sd.html">arch::x86::_mm_fixupimm_round_sd</a></li><li><a href="arch/x86/fn._mm_fixupimm_round_ss.html">arch::x86::_mm_fixupimm_round_ss</a></li><li><a href="arch/x86/fn._mm_fixupimm_sd.html">arch::x86::_mm_fixupimm_sd</a></li><li><a href="arch/x86/fn._mm_fixupimm_ss.html">arch::x86::_mm_fixupimm_ss</a></li><li><a href="arch/x86/fn._mm_floor_pd.html">arch::x86::_mm_floor_pd</a></li><li><a href="arch/x86/fn._mm_floor_ps.html">arch::x86::_mm_floor_ps</a></li><li><a href="arch/x86/fn._mm_floor_sd.html">arch::x86::_mm_floor_sd</a></li><li><a href="arch/x86/fn._mm_floor_ss.html">arch::x86::_mm_floor_ss</a></li><li><a href="arch/x86/fn._mm_fmadd_pd.html">arch::x86::_mm_fmadd_pd</a></li><li><a href="arch/x86/fn._mm_fmadd_ps.html">arch::x86::_mm_fmadd_ps</a></li><li><a href="arch/x86/fn._mm_fmadd_round_sd.html">arch::x86::_mm_fmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_fmadd_round_ss.html">arch::x86::_mm_fmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_fmadd_sd.html">arch::x86::_mm_fmadd_sd</a></li><li><a href="arch/x86/fn._mm_fmadd_ss.html">arch::x86::_mm_fmadd_ss</a></li><li><a href="arch/x86/fn._mm_fmaddsub_pd.html">arch::x86::_mm_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm_fmaddsub_ps.html">arch::x86::_mm_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm_fmsub_pd.html">arch::x86::_mm_fmsub_pd</a></li><li><a href="arch/x86/fn._mm_fmsub_ps.html">arch::x86::_mm_fmsub_ps</a></li><li><a href="arch/x86/fn._mm_fmsub_round_sd.html">arch::x86::_mm_fmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_fmsub_round_ss.html">arch::x86::_mm_fmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_fmsub_sd.html">arch::x86::_mm_fmsub_sd</a></li><li><a href="arch/x86/fn._mm_fmsub_ss.html">arch::x86::_mm_fmsub_ss</a></li><li><a href="arch/x86/fn._mm_fmsubadd_pd.html">arch::x86::_mm_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm_fmsubadd_ps.html">arch::x86::_mm_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm_fnmadd_pd.html">arch::x86::_mm_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm_fnmadd_ps.html">arch::x86::_mm_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm_fnmadd_round_sd.html">arch::x86::_mm_fnmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_fnmadd_round_ss.html">arch::x86::_mm_fnmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_fnmadd_sd.html">arch::x86::_mm_fnmadd_sd</a></li><li><a href="arch/x86/fn._mm_fnmadd_ss.html">arch::x86::_mm_fnmadd_ss</a></li><li><a href="arch/x86/fn._mm_fnmsub_pd.html">arch::x86::_mm_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm_fnmsub_ps.html">arch::x86::_mm_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm_fnmsub_round_sd.html">arch::x86::_mm_fnmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_fnmsub_round_ss.html">arch::x86::_mm_fnmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_fnmsub_sd.html">arch::x86::_mm_fnmsub_sd</a></li><li><a href="arch/x86/fn._mm_fnmsub_ss.html">arch::x86::_mm_fnmsub_ss</a></li><li><a href="arch/x86/fn._mm_getcsr.html">arch::x86::_mm_getcsr</a></li><li><a href="arch/x86/fn._mm_getexp_pd.html">arch::x86::_mm_getexp_pd</a></li><li><a href="arch/x86/fn._mm_getexp_ps.html">arch::x86::_mm_getexp_ps</a></li><li><a href="arch/x86/fn._mm_getexp_round_sd.html">arch::x86::_mm_getexp_round_sd</a></li><li><a href="arch/x86/fn._mm_getexp_round_ss.html">arch::x86::_mm_getexp_round_ss</a></li><li><a href="arch/x86/fn._mm_getexp_sd.html">arch::x86::_mm_getexp_sd</a></li><li><a href="arch/x86/fn._mm_getexp_ss.html">arch::x86::_mm_getexp_ss</a></li><li><a href="arch/x86/fn._mm_getmant_pd.html">arch::x86::_mm_getmant_pd</a></li><li><a href="arch/x86/fn._mm_getmant_ps.html">arch::x86::_mm_getmant_ps</a></li><li><a href="arch/x86/fn._mm_getmant_round_sd.html">arch::x86::_mm_getmant_round_sd</a></li><li><a href="arch/x86/fn._mm_getmant_round_ss.html">arch::x86::_mm_getmant_round_ss</a></li><li><a href="arch/x86/fn._mm_getmant_sd.html">arch::x86::_mm_getmant_sd</a></li><li><a href="arch/x86/fn._mm_getmant_ss.html">arch::x86::_mm_getmant_ss</a></li><li><a href="arch/x86/fn._mm_gf2p8affine_epi64_epi8.html">arch::x86::_mm_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_gf2p8mul_epi8.html">arch::x86::_mm_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm_hadd_epi16.html">arch::x86::_mm_hadd_epi16</a></li><li><a href="arch/x86/fn._mm_hadd_epi32.html">arch::x86::_mm_hadd_epi32</a></li><li><a href="arch/x86/fn._mm_hadd_pd.html">arch::x86::_mm_hadd_pd</a></li><li><a href="arch/x86/fn._mm_hadd_ps.html">arch::x86::_mm_hadd_ps</a></li><li><a href="arch/x86/fn._mm_hadds_epi16.html">arch::x86::_mm_hadds_epi16</a></li><li><a href="arch/x86/fn._mm_hsub_epi16.html">arch::x86::_mm_hsub_epi16</a></li><li><a href="arch/x86/fn._mm_hsub_epi32.html">arch::x86::_mm_hsub_epi32</a></li><li><a href="arch/x86/fn._mm_hsub_pd.html">arch::x86::_mm_hsub_pd</a></li><li><a href="arch/x86/fn._mm_hsub_ps.html">arch::x86::_mm_hsub_ps</a></li><li><a href="arch/x86/fn._mm_hsubs_epi16.html">arch::x86::_mm_hsubs_epi16</a></li><li><a href="arch/x86/fn._mm_i32gather_epi32.html">arch::x86::_mm_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm_i32gather_epi64.html">arch::x86::_mm_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm_i32gather_pd.html">arch::x86::_mm_i32gather_pd</a></li><li><a href="arch/x86/fn._mm_i32gather_ps.html">arch::x86::_mm_i32gather_ps</a></li><li><a href="arch/x86/fn._mm_i64gather_epi32.html">arch::x86::_mm_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm_i64gather_epi64.html">arch::x86::_mm_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm_i64gather_pd.html">arch::x86::_mm_i64gather_pd</a></li><li><a href="arch/x86/fn._mm_i64gather_ps.html">arch::x86::_mm_i64gather_ps</a></li><li><a href="arch/x86/fn._mm_insert_epi16.html">arch::x86::_mm_insert_epi16</a></li><li><a href="arch/x86/fn._mm_insert_epi32.html">arch::x86::_mm_insert_epi32</a></li><li><a href="arch/x86/fn._mm_insert_epi8.html">arch::x86::_mm_insert_epi8</a></li><li><a href="arch/x86/fn._mm_insert_ps.html">arch::x86::_mm_insert_ps</a></li><li><a href="arch/x86/fn._mm_insert_si64.html">arch::x86::_mm_insert_si64</a></li><li><a href="arch/x86/fn._mm_lddqu_si128.html">arch::x86::_mm_lddqu_si128</a></li><li><a href="arch/x86/fn._mm_lfence.html">arch::x86::_mm_lfence</a></li><li><a href="arch/x86/fn._mm_load1_pd.html">arch::x86::_mm_load1_pd</a></li><li><a href="arch/x86/fn._mm_load1_ps.html">arch::x86::_mm_load1_ps</a></li><li><a href="arch/x86/fn._mm_load_epi32.html">arch::x86::_mm_load_epi32</a></li><li><a href="arch/x86/fn._mm_load_epi64.html">arch::x86::_mm_load_epi64</a></li><li><a href="arch/x86/fn._mm_load_pd.html">arch::x86::_mm_load_pd</a></li><li><a href="arch/x86/fn._mm_load_pd1.html">arch::x86::_mm_load_pd1</a></li><li><a href="arch/x86/fn._mm_load_ps.html">arch::x86::_mm_load_ps</a></li><li><a href="arch/x86/fn._mm_load_ps1.html">arch::x86::_mm_load_ps1</a></li><li><a href="arch/x86/fn._mm_load_sd.html">arch::x86::_mm_load_sd</a></li><li><a href="arch/x86/fn._mm_load_si128.html">arch::x86::_mm_load_si128</a></li><li><a href="arch/x86/fn._mm_load_ss.html">arch::x86::_mm_load_ss</a></li><li><a href="arch/x86/fn._mm_loaddup_pd.html">arch::x86::_mm_loaddup_pd</a></li><li><a href="arch/x86/fn._mm_loadh_pd.html">arch::x86::_mm_loadh_pd</a></li><li><a href="arch/x86/fn._mm_loadl_epi64.html">arch::x86::_mm_loadl_epi64</a></li><li><a href="arch/x86/fn._mm_loadl_pd.html">arch::x86::_mm_loadl_pd</a></li><li><a href="arch/x86/fn._mm_loadr_pd.html">arch::x86::_mm_loadr_pd</a></li><li><a href="arch/x86/fn._mm_loadr_ps.html">arch::x86::_mm_loadr_ps</a></li><li><a href="arch/x86/fn._mm_loadu_epi16.html">arch::x86::_mm_loadu_epi16</a></li><li><a href="arch/x86/fn._mm_loadu_epi32.html">arch::x86::_mm_loadu_epi32</a></li><li><a href="arch/x86/fn._mm_loadu_epi64.html">arch::x86::_mm_loadu_epi64</a></li><li><a href="arch/x86/fn._mm_loadu_epi8.html">arch::x86::_mm_loadu_epi8</a></li><li><a href="arch/x86/fn._mm_loadu_pd.html">arch::x86::_mm_loadu_pd</a></li><li><a href="arch/x86/fn._mm_loadu_ps.html">arch::x86::_mm_loadu_ps</a></li><li><a href="arch/x86/fn._mm_loadu_si128.html">arch::x86::_mm_loadu_si128</a></li><li><a href="arch/x86/fn._mm_loadu_si64.html">arch::x86::_mm_loadu_si64</a></li><li><a href="arch/x86/fn._mm_lzcnt_epi32.html">arch::x86::_mm_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm_lzcnt_epi64.html">arch::x86::_mm_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm_madd52hi_epu64.html">arch::x86::_mm_madd52hi_epu64</a></li><li><a href="arch/x86/fn._mm_madd52lo_epu64.html">arch::x86::_mm_madd52lo_epu64</a></li><li><a href="arch/x86/fn._mm_madd_epi16.html">arch::x86::_mm_madd_epi16</a></li><li><a href="arch/x86/fn._mm_maddubs_epi16.html">arch::x86::_mm_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_epi16.html">arch::x86::_mm_mask2_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_epi32.html">arch::x86::_mm_mask2_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_epi64.html">arch::x86::_mm_mask2_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_epi8.html">arch::x86::_mm_mask2_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_pd.html">arch::x86::_mm_mask2_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm_mask2_permutex2var_ps.html">arch::x86::_mm_mask2_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_pd.html">arch::x86::_mm_mask3_fmadd_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_ps.html">arch::x86::_mm_mask3_fmadd_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_round_sd.html">arch::x86::_mm_mask3_fmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_round_ss.html">arch::x86::_mm_mask3_fmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_sd.html">arch::x86::_mm_mask3_fmadd_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fmadd_ss.html">arch::x86::_mm_mask3_fmadd_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fmaddsub_pd.html">arch::x86::_mm_mask3_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fmaddsub_ps.html">arch::x86::_mm_mask3_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_pd.html">arch::x86::_mm_mask3_fmsub_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_ps.html">arch::x86::_mm_mask3_fmsub_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_round_sd.html">arch::x86::_mm_mask3_fmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_round_ss.html">arch::x86::_mm_mask3_fmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_sd.html">arch::x86::_mm_mask3_fmsub_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fmsub_ss.html">arch::x86::_mm_mask3_fmsub_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fmsubadd_pd.html">arch::x86::_mm_mask3_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fmsubadd_ps.html">arch::x86::_mm_mask3_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_pd.html">arch::x86::_mm_mask3_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_ps.html">arch::x86::_mm_mask3_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_round_sd.html">arch::x86::_mm_mask3_fnmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_round_ss.html">arch::x86::_mm_mask3_fnmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_sd.html">arch::x86::_mm_mask3_fnmadd_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmadd_ss.html">arch::x86::_mm_mask3_fnmadd_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_pd.html">arch::x86::_mm_mask3_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_ps.html">arch::x86::_mm_mask3_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_round_sd.html">arch::x86::_mm_mask3_fnmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_round_ss.html">arch::x86::_mm_mask3_fnmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_sd.html">arch::x86::_mm_mask3_fnmsub_sd</a></li><li><a href="arch/x86/fn._mm_mask3_fnmsub_ss.html">arch::x86::_mm_mask3_fnmsub_ss</a></li><li><a href="arch/x86/fn._mm_mask_abs_epi16.html">arch::x86::_mm_mask_abs_epi16</a></li><li><a href="arch/x86/fn._mm_mask_abs_epi32.html">arch::x86::_mm_mask_abs_epi32</a></li><li><a href="arch/x86/fn._mm_mask_abs_epi8.html">arch::x86::_mm_mask_abs_epi8</a></li><li><a href="arch/x86/fn._mm_mask_add_epi16.html">arch::x86::_mm_mask_add_epi16</a></li><li><a href="arch/x86/fn._mm_mask_add_epi32.html">arch::x86::_mm_mask_add_epi32</a></li><li><a href="arch/x86/fn._mm_mask_add_epi64.html">arch::x86::_mm_mask_add_epi64</a></li><li><a href="arch/x86/fn._mm_mask_add_epi8.html">arch::x86::_mm_mask_add_epi8</a></li><li><a href="arch/x86/fn._mm_mask_add_pd.html">arch::x86::_mm_mask_add_pd</a></li><li><a href="arch/x86/fn._mm_mask_add_ps.html">arch::x86::_mm_mask_add_ps</a></li><li><a href="arch/x86/fn._mm_mask_add_round_sd.html">arch::x86::_mm_mask_add_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_add_round_ss.html">arch::x86::_mm_mask_add_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_add_sd.html">arch::x86::_mm_mask_add_sd</a></li><li><a href="arch/x86/fn._mm_mask_add_ss.html">arch::x86::_mm_mask_add_ss</a></li><li><a href="arch/x86/fn._mm_mask_adds_epi16.html">arch::x86::_mm_mask_adds_epi16</a></li><li><a href="arch/x86/fn._mm_mask_adds_epi8.html">arch::x86::_mm_mask_adds_epi8</a></li><li><a href="arch/x86/fn._mm_mask_adds_epu16.html">arch::x86::_mm_mask_adds_epu16</a></li><li><a href="arch/x86/fn._mm_mask_adds_epu8.html">arch::x86::_mm_mask_adds_epu8</a></li><li><a href="arch/x86/fn._mm_mask_alignr_epi32.html">arch::x86::_mm_mask_alignr_epi32</a></li><li><a href="arch/x86/fn._mm_mask_alignr_epi64.html">arch::x86::_mm_mask_alignr_epi64</a></li><li><a href="arch/x86/fn._mm_mask_alignr_epi8.html">arch::x86::_mm_mask_alignr_epi8</a></li><li><a href="arch/x86/fn._mm_mask_and_epi32.html">arch::x86::_mm_mask_and_epi32</a></li><li><a href="arch/x86/fn._mm_mask_and_epi64.html">arch::x86::_mm_mask_and_epi64</a></li><li><a href="arch/x86/fn._mm_mask_andnot_epi32.html">arch::x86::_mm_mask_andnot_epi32</a></li><li><a href="arch/x86/fn._mm_mask_andnot_epi64.html">arch::x86::_mm_mask_andnot_epi64</a></li><li><a href="arch/x86/fn._mm_mask_avg_epu16.html">arch::x86::_mm_mask_avg_epu16</a></li><li><a href="arch/x86/fn._mm_mask_avg_epu8.html">arch::x86::_mm_mask_avg_epu8</a></li><li><a href="arch/x86/fn._mm_mask_bitshuffle_epi64_mask.html">arch::x86::_mm_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_blend_epi16.html">arch::x86::_mm_mask_blend_epi16</a></li><li><a href="arch/x86/fn._mm_mask_blend_epi32.html">arch::x86::_mm_mask_blend_epi32</a></li><li><a href="arch/x86/fn._mm_mask_blend_epi64.html">arch::x86::_mm_mask_blend_epi64</a></li><li><a href="arch/x86/fn._mm_mask_blend_epi8.html">arch::x86::_mm_mask_blend_epi8</a></li><li><a href="arch/x86/fn._mm_mask_blend_pd.html">arch::x86::_mm_mask_blend_pd</a></li><li><a href="arch/x86/fn._mm_mask_blend_ps.html">arch::x86::_mm_mask_blend_ps</a></li><li><a href="arch/x86/fn._mm_mask_broadcastb_epi8.html">arch::x86::_mm_mask_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm_mask_broadcastd_epi32.html">arch::x86::_mm_mask_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm_mask_broadcastq_epi64.html">arch::x86::_mm_mask_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm_mask_broadcastss_ps.html">arch::x86::_mm_mask_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm_mask_broadcastw_epi16.html">arch::x86::_mm_mask_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epi16_mask.html">arch::x86::_mm_mask_cmp_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epi32_mask.html">arch::x86::_mm_mask_cmp_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epi64_mask.html">arch::x86::_mm_mask_cmp_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epi8_mask.html">arch::x86::_mm_mask_cmp_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epu16_mask.html">arch::x86::_mm_mask_cmp_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epu32_mask.html">arch::x86::_mm_mask_cmp_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epu64_mask.html">arch::x86::_mm_mask_cmp_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_epu8_mask.html">arch::x86::_mm_mask_cmp_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_pd_mask.html">arch::x86::_mm_mask_cmp_pd_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_ps_mask.html">arch::x86::_mm_mask_cmp_ps_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_round_sd_mask.html">arch::x86::_mm_mask_cmp_round_sd_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_round_ss_mask.html">arch::x86::_mm_mask_cmp_round_ss_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_sd_mask.html">arch::x86::_mm_mask_cmp_sd_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmp_ss_mask.html">arch::x86::_mm_mask_cmp_ss_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epi16_mask.html">arch::x86::_mm_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epi32_mask.html">arch::x86::_mm_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epi64_mask.html">arch::x86::_mm_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epi8_mask.html">arch::x86::_mm_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epu16_mask.html">arch::x86::_mm_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epu32_mask.html">arch::x86::_mm_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epu64_mask.html">arch::x86::_mm_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpeq_epu8_mask.html">arch::x86::_mm_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epi16_mask.html">arch::x86::_mm_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epi32_mask.html">arch::x86::_mm_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epi64_mask.html">arch::x86::_mm_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epi8_mask.html">arch::x86::_mm_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epu16_mask.html">arch::x86::_mm_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epu32_mask.html">arch::x86::_mm_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epu64_mask.html">arch::x86::_mm_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpge_epu8_mask.html">arch::x86::_mm_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epi16_mask.html">arch::x86::_mm_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epi32_mask.html">arch::x86::_mm_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epi64_mask.html">arch::x86::_mm_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epi8_mask.html">arch::x86::_mm_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epu16_mask.html">arch::x86::_mm_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epu32_mask.html">arch::x86::_mm_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epu64_mask.html">arch::x86::_mm_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpgt_epu8_mask.html">arch::x86::_mm_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epi16_mask.html">arch::x86::_mm_mask_cmple_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epi32_mask.html">arch::x86::_mm_mask_cmple_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epi64_mask.html">arch::x86::_mm_mask_cmple_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epi8_mask.html">arch::x86::_mm_mask_cmple_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epu16_mask.html">arch::x86::_mm_mask_cmple_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epu32_mask.html">arch::x86::_mm_mask_cmple_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epu64_mask.html">arch::x86::_mm_mask_cmple_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmple_epu8_mask.html">arch::x86::_mm_mask_cmple_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epi16_mask.html">arch::x86::_mm_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epi32_mask.html">arch::x86::_mm_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epi64_mask.html">arch::x86::_mm_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epi8_mask.html">arch::x86::_mm_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epu16_mask.html">arch::x86::_mm_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epu32_mask.html">arch::x86::_mm_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epu64_mask.html">arch::x86::_mm_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmplt_epu8_mask.html">arch::x86::_mm_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epi16_mask.html">arch::x86::_mm_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epi32_mask.html">arch::x86::_mm_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epi64_mask.html">arch::x86::_mm_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epi8_mask.html">arch::x86::_mm_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epu16_mask.html">arch::x86::_mm_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epu32_mask.html">arch::x86::_mm_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epu64_mask.html">arch::x86::_mm_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86/fn._mm_mask_cmpneq_epu8_mask.html">arch::x86::_mm_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86/fn._mm_mask_compress_epi16.html">arch::x86::_mm_mask_compress_epi16</a></li><li><a href="arch/x86/fn._mm_mask_compress_epi32.html">arch::x86::_mm_mask_compress_epi32</a></li><li><a href="arch/x86/fn._mm_mask_compress_epi64.html">arch::x86::_mm_mask_compress_epi64</a></li><li><a href="arch/x86/fn._mm_mask_compress_epi8.html">arch::x86::_mm_mask_compress_epi8</a></li><li><a href="arch/x86/fn._mm_mask_compress_pd.html">arch::x86::_mm_mask_compress_pd</a></li><li><a href="arch/x86/fn._mm_mask_compress_ps.html">arch::x86::_mm_mask_compress_ps</a></li><li><a href="arch/x86/fn._mm_mask_conflict_epi32.html">arch::x86::_mm_mask_conflict_epi32</a></li><li><a href="arch/x86/fn._mm_mask_conflict_epi64.html">arch::x86::_mm_mask_conflict_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvt_roundps_ph.html">arch::x86::_mm_mask_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm_mask_cvt_roundsd_ss.html">arch::x86::_mm_mask_cvt_roundsd_ss</a></li><li><a href="arch/x86/fn._mm_mask_cvt_roundss_sd.html">arch::x86::_mm_mask_cvt_roundss_sd</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi16_epi32.html">arch::x86::_mm_mask_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi16_epi64.html">arch::x86::_mm_mask_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi16_epi8.html">arch::x86::_mm_mask_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi16_storeu_epi8.html">arch::x86::_mm_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_epi16.html">arch::x86::_mm_mask_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_epi64.html">arch::x86::_mm_mask_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_epi8.html">arch::x86::_mm_mask_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_pd.html">arch::x86::_mm_mask_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_ps.html">arch::x86::_mm_mask_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_storeu_epi16.html">arch::x86::_mm_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi32_storeu_epi8.html">arch::x86::_mm_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_epi16.html">arch::x86::_mm_mask_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_epi32.html">arch::x86::_mm_mask_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_epi8.html">arch::x86::_mm_mask_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_storeu_epi16.html">arch::x86::_mm_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_storeu_epi32.html">arch::x86::_mm_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi64_storeu_epi8.html">arch::x86::_mm_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi8_epi16.html">arch::x86::_mm_mask_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi8_epi32.html">arch::x86::_mm_mask_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepi8_epi64.html">arch::x86::_mm_mask_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu16_epi32.html">arch::x86::_mm_mask_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu16_epi64.html">arch::x86::_mm_mask_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu32_epi64.html">arch::x86::_mm_mask_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu32_pd.html">arch::x86::_mm_mask_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu8_epi16.html">arch::x86::_mm_mask_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu8_epi32.html">arch::x86::_mm_mask_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtepu8_epi64.html">arch::x86::_mm_mask_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm_mask_cvtne2ps_pbh.html">arch::x86::_mm_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm_mask_cvtpd_epi32.html">arch::x86::_mm_mask_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtpd_epu32.html">arch::x86::_mm_mask_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm_mask_cvtpd_ps.html">arch::x86::_mm_mask_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm_mask_cvtph_ps.html">arch::x86::_mm_mask_cvtph_ps</a></li><li><a href="arch/x86/fn._mm_mask_cvtps_epi32.html">arch::x86::_mm_mask_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtps_epu32.html">arch::x86::_mm_mask_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm_mask_cvtps_ph.html">arch::x86::_mm_mask_cvtps_ph</a></li><li><a href="arch/x86/fn._mm_mask_cvtsd_ss.html">arch::x86::_mm_mask_cvtsd_ss</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi16_epi8.html">arch::x86::_mm_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi16_storeu_epi8.html">arch::x86::_mm_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi32_epi16.html">arch::x86::_mm_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi32_epi8.html">arch::x86::_mm_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi32_storeu_epi16.html">arch::x86::_mm_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi32_storeu_epi8.html">arch::x86::_mm_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_epi16.html">arch::x86::_mm_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_epi32.html">arch::x86::_mm_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_epi8.html">arch::x86::_mm_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_storeu_epi16.html">arch::x86::_mm_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_storeu_epi32.html">arch::x86::_mm_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtsepi64_storeu_epi8.html">arch::x86::_mm_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtss_sd.html">arch::x86::_mm_mask_cvtss_sd</a></li><li><a href="arch/x86/fn._mm_mask_cvttpd_epi32.html">arch::x86::_mm_mask_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvttpd_epu32.html">arch::x86::_mm_mask_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm_mask_cvttps_epi32.html">arch::x86::_mm_mask_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvttps_epu32.html">arch::x86::_mm_mask_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi16_epi8.html">arch::x86::_mm_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi16_storeu_epi8.html">arch::x86::_mm_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi32_epi16.html">arch::x86::_mm_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi32_epi8.html">arch::x86::_mm_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi32_storeu_epi16.html">arch::x86::_mm_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi32_storeu_epi8.html">arch::x86::_mm_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_epi16.html">arch::x86::_mm_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_epi32.html">arch::x86::_mm_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_epi8.html">arch::x86::_mm_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_storeu_epi16.html">arch::x86::_mm_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_storeu_epi32.html">arch::x86::_mm_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86/fn._mm_mask_cvtusepi64_storeu_epi8.html">arch::x86::_mm_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_mask_dbsad_epu8.html">arch::x86::_mm_mask_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm_mask_div_pd.html">arch::x86::_mm_mask_div_pd</a></li><li><a href="arch/x86/fn._mm_mask_div_ps.html">arch::x86::_mm_mask_div_ps</a></li><li><a href="arch/x86/fn._mm_mask_div_round_sd.html">arch::x86::_mm_mask_div_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_div_round_ss.html">arch::x86::_mm_mask_div_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_div_sd.html">arch::x86::_mm_mask_div_sd</a></li><li><a href="arch/x86/fn._mm_mask_div_ss.html">arch::x86::_mm_mask_div_ss</a></li><li><a href="arch/x86/fn._mm_mask_dpbf16_ps.html">arch::x86::_mm_mask_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm_mask_dpbusd_epi32.html">arch::x86::_mm_mask_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm_mask_dpbusds_epi32.html">arch::x86::_mm_mask_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm_mask_dpwssd_epi32.html">arch::x86::_mm_mask_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm_mask_dpwssds_epi32.html">arch::x86::_mm_mask_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm_mask_expand_epi16.html">arch::x86::_mm_mask_expand_epi16</a></li><li><a href="arch/x86/fn._mm_mask_expand_epi32.html">arch::x86::_mm_mask_expand_epi32</a></li><li><a href="arch/x86/fn._mm_mask_expand_epi64.html">arch::x86::_mm_mask_expand_epi64</a></li><li><a href="arch/x86/fn._mm_mask_expand_epi8.html">arch::x86::_mm_mask_expand_epi8</a></li><li><a href="arch/x86/fn._mm_mask_expand_pd.html">arch::x86::_mm_mask_expand_pd</a></li><li><a href="arch/x86/fn._mm_mask_expand_ps.html">arch::x86::_mm_mask_expand_ps</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_pd.html">arch::x86::_mm_mask_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_ps.html">arch::x86::_mm_mask_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_round_sd.html">arch::x86::_mm_mask_fixupimm_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_round_ss.html">arch::x86::_mm_mask_fixupimm_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_sd.html">arch::x86::_mm_mask_fixupimm_sd</a></li><li><a href="arch/x86/fn._mm_mask_fixupimm_ss.html">arch::x86::_mm_mask_fixupimm_ss</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_pd.html">arch::x86::_mm_mask_fmadd_pd</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_ps.html">arch::x86::_mm_mask_fmadd_ps</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_round_sd.html">arch::x86::_mm_mask_fmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_round_ss.html">arch::x86::_mm_mask_fmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_sd.html">arch::x86::_mm_mask_fmadd_sd</a></li><li><a href="arch/x86/fn._mm_mask_fmadd_ss.html">arch::x86::_mm_mask_fmadd_ss</a></li><li><a href="arch/x86/fn._mm_mask_fmaddsub_pd.html">arch::x86::_mm_mask_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm_mask_fmaddsub_ps.html">arch::x86::_mm_mask_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_pd.html">arch::x86::_mm_mask_fmsub_pd</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_ps.html">arch::x86::_mm_mask_fmsub_ps</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_round_sd.html">arch::x86::_mm_mask_fmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_round_ss.html">arch::x86::_mm_mask_fmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_sd.html">arch::x86::_mm_mask_fmsub_sd</a></li><li><a href="arch/x86/fn._mm_mask_fmsub_ss.html">arch::x86::_mm_mask_fmsub_ss</a></li><li><a href="arch/x86/fn._mm_mask_fmsubadd_pd.html">arch::x86::_mm_mask_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm_mask_fmsubadd_ps.html">arch::x86::_mm_mask_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_pd.html">arch::x86::_mm_mask_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_ps.html">arch::x86::_mm_mask_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_round_sd.html">arch::x86::_mm_mask_fnmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_round_ss.html">arch::x86::_mm_mask_fnmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_sd.html">arch::x86::_mm_mask_fnmadd_sd</a></li><li><a href="arch/x86/fn._mm_mask_fnmadd_ss.html">arch::x86::_mm_mask_fnmadd_ss</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_pd.html">arch::x86::_mm_mask_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_ps.html">arch::x86::_mm_mask_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_round_sd.html">arch::x86::_mm_mask_fnmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_round_ss.html">arch::x86::_mm_mask_fnmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_sd.html">arch::x86::_mm_mask_fnmsub_sd</a></li><li><a href="arch/x86/fn._mm_mask_fnmsub_ss.html">arch::x86::_mm_mask_fnmsub_ss</a></li><li><a href="arch/x86/fn._mm_mask_getexp_pd.html">arch::x86::_mm_mask_getexp_pd</a></li><li><a href="arch/x86/fn._mm_mask_getexp_ps.html">arch::x86::_mm_mask_getexp_ps</a></li><li><a href="arch/x86/fn._mm_mask_getexp_round_sd.html">arch::x86::_mm_mask_getexp_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_getexp_round_ss.html">arch::x86::_mm_mask_getexp_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_getexp_sd.html">arch::x86::_mm_mask_getexp_sd</a></li><li><a href="arch/x86/fn._mm_mask_getexp_ss.html">arch::x86::_mm_mask_getexp_ss</a></li><li><a href="arch/x86/fn._mm_mask_getmant_pd.html">arch::x86::_mm_mask_getmant_pd</a></li><li><a href="arch/x86/fn._mm_mask_getmant_ps.html">arch::x86::_mm_mask_getmant_ps</a></li><li><a href="arch/x86/fn._mm_mask_getmant_round_sd.html">arch::x86::_mm_mask_getmant_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_getmant_round_ss.html">arch::x86::_mm_mask_getmant_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_getmant_sd.html">arch::x86::_mm_mask_getmant_sd</a></li><li><a href="arch/x86/fn._mm_mask_getmant_ss.html">arch::x86::_mm_mask_getmant_ss</a></li><li><a href="arch/x86/fn._mm_mask_gf2p8affine_epi64_epi8.html">arch::x86::_mm_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_gf2p8mul_epi8.html">arch::x86::_mm_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm_mask_i32gather_epi32.html">arch::x86::_mm_mask_i32gather_epi32</a></li><li><a href="arch/x86/fn._mm_mask_i32gather_epi64.html">arch::x86::_mm_mask_i32gather_epi64</a></li><li><a href="arch/x86/fn._mm_mask_i32gather_pd.html">arch::x86::_mm_mask_i32gather_pd</a></li><li><a href="arch/x86/fn._mm_mask_i32gather_ps.html">arch::x86::_mm_mask_i32gather_ps</a></li><li><a href="arch/x86/fn._mm_mask_i64gather_epi32.html">arch::x86::_mm_mask_i64gather_epi32</a></li><li><a href="arch/x86/fn._mm_mask_i64gather_epi64.html">arch::x86::_mm_mask_i64gather_epi64</a></li><li><a href="arch/x86/fn._mm_mask_i64gather_pd.html">arch::x86::_mm_mask_i64gather_pd</a></li><li><a href="arch/x86/fn._mm_mask_i64gather_ps.html">arch::x86::_mm_mask_i64gather_ps</a></li><li><a href="arch/x86/fn._mm_mask_lzcnt_epi32.html">arch::x86::_mm_mask_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm_mask_lzcnt_epi64.html">arch::x86::_mm_mask_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm_mask_madd_epi16.html">arch::x86::_mm_mask_madd_epi16</a></li><li><a href="arch/x86/fn._mm_mask_maddubs_epi16.html">arch::x86::_mm_mask_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm_mask_max_epi16.html">arch::x86::_mm_mask_max_epi16</a></li><li><a href="arch/x86/fn._mm_mask_max_epi32.html">arch::x86::_mm_mask_max_epi32</a></li><li><a href="arch/x86/fn._mm_mask_max_epi64.html">arch::x86::_mm_mask_max_epi64</a></li><li><a href="arch/x86/fn._mm_mask_max_epi8.html">arch::x86::_mm_mask_max_epi8</a></li><li><a href="arch/x86/fn._mm_mask_max_epu16.html">arch::x86::_mm_mask_max_epu16</a></li><li><a href="arch/x86/fn._mm_mask_max_epu32.html">arch::x86::_mm_mask_max_epu32</a></li><li><a href="arch/x86/fn._mm_mask_max_epu64.html">arch::x86::_mm_mask_max_epu64</a></li><li><a href="arch/x86/fn._mm_mask_max_epu8.html">arch::x86::_mm_mask_max_epu8</a></li><li><a href="arch/x86/fn._mm_mask_max_pd.html">arch::x86::_mm_mask_max_pd</a></li><li><a href="arch/x86/fn._mm_mask_max_ps.html">arch::x86::_mm_mask_max_ps</a></li><li><a href="arch/x86/fn._mm_mask_max_round_sd.html">arch::x86::_mm_mask_max_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_max_round_ss.html">arch::x86::_mm_mask_max_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_max_sd.html">arch::x86::_mm_mask_max_sd</a></li><li><a href="arch/x86/fn._mm_mask_max_ss.html">arch::x86::_mm_mask_max_ss</a></li><li><a href="arch/x86/fn._mm_mask_min_epi16.html">arch::x86::_mm_mask_min_epi16</a></li><li><a href="arch/x86/fn._mm_mask_min_epi32.html">arch::x86::_mm_mask_min_epi32</a></li><li><a href="arch/x86/fn._mm_mask_min_epi8.html">arch::x86::_mm_mask_min_epi8</a></li><li><a href="arch/x86/fn._mm_mask_min_epu16.html">arch::x86::_mm_mask_min_epu16</a></li><li><a href="arch/x86/fn._mm_mask_min_epu32.html">arch::x86::_mm_mask_min_epu32</a></li><li><a href="arch/x86/fn._mm_mask_min_epu64.html">arch::x86::_mm_mask_min_epu64</a></li><li><a href="arch/x86/fn._mm_mask_min_epu8.html">arch::x86::_mm_mask_min_epu8</a></li><li><a href="arch/x86/fn._mm_mask_min_pd.html">arch::x86::_mm_mask_min_pd</a></li><li><a href="arch/x86/fn._mm_mask_min_ps.html">arch::x86::_mm_mask_min_ps</a></li><li><a href="arch/x86/fn._mm_mask_min_round_sd.html">arch::x86::_mm_mask_min_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_min_round_ss.html">arch::x86::_mm_mask_min_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_min_sd.html">arch::x86::_mm_mask_min_sd</a></li><li><a href="arch/x86/fn._mm_mask_min_ss.html">arch::x86::_mm_mask_min_ss</a></li><li><a href="arch/x86/fn._mm_mask_mov_epi16.html">arch::x86::_mm_mask_mov_epi16</a></li><li><a href="arch/x86/fn._mm_mask_mov_epi32.html">arch::x86::_mm_mask_mov_epi32</a></li><li><a href="arch/x86/fn._mm_mask_mov_epi64.html">arch::x86::_mm_mask_mov_epi64</a></li><li><a href="arch/x86/fn._mm_mask_mov_epi8.html">arch::x86::_mm_mask_mov_epi8</a></li><li><a href="arch/x86/fn._mm_mask_mov_pd.html">arch::x86::_mm_mask_mov_pd</a></li><li><a href="arch/x86/fn._mm_mask_mov_ps.html">arch::x86::_mm_mask_mov_ps</a></li><li><a href="arch/x86/fn._mm_mask_move_sd.html">arch::x86::_mm_mask_move_sd</a></li><li><a href="arch/x86/fn._mm_mask_move_ss.html">arch::x86::_mm_mask_move_ss</a></li><li><a href="arch/x86/fn._mm_mask_movedup_pd.html">arch::x86::_mm_mask_movedup_pd</a></li><li><a href="arch/x86/fn._mm_mask_movehdup_ps.html">arch::x86::_mm_mask_movehdup_ps</a></li><li><a href="arch/x86/fn._mm_mask_moveldup_ps.html">arch::x86::_mm_mask_moveldup_ps</a></li><li><a href="arch/x86/fn._mm_mask_mul_epi32.html">arch::x86::_mm_mask_mul_epi32</a></li><li><a href="arch/x86/fn._mm_mask_mul_epu32.html">arch::x86::_mm_mask_mul_epu32</a></li><li><a href="arch/x86/fn._mm_mask_mul_pd.html">arch::x86::_mm_mask_mul_pd</a></li><li><a href="arch/x86/fn._mm_mask_mul_ps.html">arch::x86::_mm_mask_mul_ps</a></li><li><a href="arch/x86/fn._mm_mask_mul_round_sd.html">arch::x86::_mm_mask_mul_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_mul_round_ss.html">arch::x86::_mm_mask_mul_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_mul_sd.html">arch::x86::_mm_mask_mul_sd</a></li><li><a href="arch/x86/fn._mm_mask_mul_ss.html">arch::x86::_mm_mask_mul_ss</a></li><li><a href="arch/x86/fn._mm_mask_mulhi_epi16.html">arch::x86::_mm_mask_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm_mask_mulhi_epu16.html">arch::x86::_mm_mask_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm_mask_mulhrs_epi16.html">arch::x86::_mm_mask_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm_mask_mullo_epi16.html">arch::x86::_mm_mask_mullo_epi16</a></li><li><a href="arch/x86/fn._mm_mask_mullo_epi32.html">arch::x86::_mm_mask_mullo_epi32</a></li><li><a href="arch/x86/fn._mm_mask_multishift_epi64_epi8.html">arch::x86::_mm_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_mask_or_epi32.html">arch::x86::_mm_mask_or_epi32</a></li><li><a href="arch/x86/fn._mm_mask_or_epi64.html">arch::x86::_mm_mask_or_epi64</a></li><li><a href="arch/x86/fn._mm_mask_packs_epi16.html">arch::x86::_mm_mask_packs_epi16</a></li><li><a href="arch/x86/fn._mm_mask_packs_epi32.html">arch::x86::_mm_mask_packs_epi32</a></li><li><a href="arch/x86/fn._mm_mask_packus_epi16.html">arch::x86::_mm_mask_packus_epi16</a></li><li><a href="arch/x86/fn._mm_mask_packus_epi32.html">arch::x86::_mm_mask_packus_epi32</a></li><li><a href="arch/x86/fn._mm_mask_permute_pd.html">arch::x86::_mm_mask_permute_pd</a></li><li><a href="arch/x86/fn._mm_mask_permute_ps.html">arch::x86::_mm_mask_permute_ps</a></li><li><a href="arch/x86/fn._mm_mask_permutevar_pd.html">arch::x86::_mm_mask_permutevar_pd</a></li><li><a href="arch/x86/fn._mm_mask_permutevar_ps.html">arch::x86::_mm_mask_permutevar_ps</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_epi16.html">arch::x86::_mm_mask_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_epi32.html">arch::x86::_mm_mask_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_epi64.html">arch::x86::_mm_mask_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_epi8.html">arch::x86::_mm_mask_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_pd.html">arch::x86::_mm_mask_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm_mask_permutex2var_ps.html">arch::x86::_mm_mask_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm_mask_permutexvar_epi16.html">arch::x86::_mm_mask_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm_mask_permutexvar_epi8.html">arch::x86::_mm_mask_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm_mask_popcnt_epi16.html">arch::x86::_mm_mask_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm_mask_popcnt_epi32.html">arch::x86::_mm_mask_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm_mask_popcnt_epi64.html">arch::x86::_mm_mask_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm_mask_popcnt_epi8.html">arch::x86::_mm_mask_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm_mask_rcp14_pd.html">arch::x86::_mm_mask_rcp14_pd</a></li><li><a href="arch/x86/fn._mm_mask_rcp14_ps.html">arch::x86::_mm_mask_rcp14_ps</a></li><li><a href="arch/x86/fn._mm_mask_rcp14_sd.html">arch::x86::_mm_mask_rcp14_sd</a></li><li><a href="arch/x86/fn._mm_mask_rcp14_ss.html">arch::x86::_mm_mask_rcp14_ss</a></li><li><a href="arch/x86/fn._mm_mask_rol_epi32.html">arch::x86::_mm_mask_rol_epi32</a></li><li><a href="arch/x86/fn._mm_mask_rol_epi64.html">arch::x86::_mm_mask_rol_epi64</a></li><li><a href="arch/x86/fn._mm_mask_rolv_epi32.html">arch::x86::_mm_mask_rolv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_rolv_epi64.html">arch::x86::_mm_mask_rolv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_ror_epi32.html">arch::x86::_mm_mask_ror_epi32</a></li><li><a href="arch/x86/fn._mm_mask_ror_epi64.html">arch::x86::_mm_mask_ror_epi64</a></li><li><a href="arch/x86/fn._mm_mask_rorv_epi32.html">arch::x86::_mm_mask_rorv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_rorv_epi64.html">arch::x86::_mm_mask_rorv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_pd.html">arch::x86::_mm_mask_roundscale_pd</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_ps.html">arch::x86::_mm_mask_roundscale_ps</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_round_sd.html">arch::x86::_mm_mask_roundscale_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_round_ss.html">arch::x86::_mm_mask_roundscale_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_sd.html">arch::x86::_mm_mask_roundscale_sd</a></li><li><a href="arch/x86/fn._mm_mask_roundscale_ss.html">arch::x86::_mm_mask_roundscale_ss</a></li><li><a href="arch/x86/fn._mm_mask_rsqrt14_pd.html">arch::x86::_mm_mask_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm_mask_rsqrt14_ps.html">arch::x86::_mm_mask_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm_mask_rsqrt14_sd.html">arch::x86::_mm_mask_rsqrt14_sd</a></li><li><a href="arch/x86/fn._mm_mask_rsqrt14_ss.html">arch::x86::_mm_mask_rsqrt14_ss</a></li><li><a href="arch/x86/fn._mm_mask_scalef_pd.html">arch::x86::_mm_mask_scalef_pd</a></li><li><a href="arch/x86/fn._mm_mask_scalef_ps.html">arch::x86::_mm_mask_scalef_ps</a></li><li><a href="arch/x86/fn._mm_mask_scalef_round_sd.html">arch::x86::_mm_mask_scalef_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_scalef_round_ss.html">arch::x86::_mm_mask_scalef_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_scalef_sd.html">arch::x86::_mm_mask_scalef_sd</a></li><li><a href="arch/x86/fn._mm_mask_scalef_ss.html">arch::x86::_mm_mask_scalef_ss</a></li><li><a href="arch/x86/fn._mm_mask_set1_epi16.html">arch::x86::_mm_mask_set1_epi16</a></li><li><a href="arch/x86/fn._mm_mask_set1_epi32.html">arch::x86::_mm_mask_set1_epi32</a></li><li><a href="arch/x86/fn._mm_mask_set1_epi64.html">arch::x86::_mm_mask_set1_epi64</a></li><li><a href="arch/x86/fn._mm_mask_set1_epi8.html">arch::x86::_mm_mask_set1_epi8</a></li><li><a href="arch/x86/fn._mm_mask_shldi_epi16.html">arch::x86::_mm_mask_shldi_epi16</a></li><li><a href="arch/x86/fn._mm_mask_shldi_epi32.html">arch::x86::_mm_mask_shldi_epi32</a></li><li><a href="arch/x86/fn._mm_mask_shldi_epi64.html">arch::x86::_mm_mask_shldi_epi64</a></li><li><a href="arch/x86/fn._mm_mask_shldv_epi16.html">arch::x86::_mm_mask_shldv_epi16</a></li><li><a href="arch/x86/fn._mm_mask_shldv_epi32.html">arch::x86::_mm_mask_shldv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_shldv_epi64.html">arch::x86::_mm_mask_shldv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_shrdi_epi16.html">arch::x86::_mm_mask_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm_mask_shrdi_epi32.html">arch::x86::_mm_mask_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm_mask_shrdi_epi64.html">arch::x86::_mm_mask_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm_mask_shrdv_epi16.html">arch::x86::_mm_mask_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm_mask_shrdv_epi32.html">arch::x86::_mm_mask_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_shrdv_epi64.html">arch::x86::_mm_mask_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_shuffle_epi32.html">arch::x86::_mm_mask_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm_mask_shuffle_epi8.html">arch::x86::_mm_mask_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm_mask_shuffle_pd.html">arch::x86::_mm_mask_shuffle_pd</a></li><li><a href="arch/x86/fn._mm_mask_shuffle_ps.html">arch::x86::_mm_mask_shuffle_ps</a></li><li><a href="arch/x86/fn._mm_mask_shufflehi_epi16.html">arch::x86::_mm_mask_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm_mask_shufflelo_epi16.html">arch::x86::_mm_mask_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm_mask_sll_epi16.html">arch::x86::_mm_mask_sll_epi16</a></li><li><a href="arch/x86/fn._mm_mask_sll_epi32.html">arch::x86::_mm_mask_sll_epi32</a></li><li><a href="arch/x86/fn._mm_mask_sll_epi64.html">arch::x86::_mm_mask_sll_epi64</a></li><li><a href="arch/x86/fn._mm_mask_slli_epi16.html">arch::x86::_mm_mask_slli_epi16</a></li><li><a href="arch/x86/fn._mm_mask_slli_epi32.html">arch::x86::_mm_mask_slli_epi32</a></li><li><a href="arch/x86/fn._mm_mask_slli_epi64.html">arch::x86::_mm_mask_slli_epi64</a></li><li><a href="arch/x86/fn._mm_mask_sllv_epi16.html">arch::x86::_mm_mask_sllv_epi16</a></li><li><a href="arch/x86/fn._mm_mask_sllv_epi32.html">arch::x86::_mm_mask_sllv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_sllv_epi64.html">arch::x86::_mm_mask_sllv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_pd.html">arch::x86::_mm_mask_sqrt_pd</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_ps.html">arch::x86::_mm_mask_sqrt_ps</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_round_sd.html">arch::x86::_mm_mask_sqrt_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_round_ss.html">arch::x86::_mm_mask_sqrt_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_sd.html">arch::x86::_mm_mask_sqrt_sd</a></li><li><a href="arch/x86/fn._mm_mask_sqrt_ss.html">arch::x86::_mm_mask_sqrt_ss</a></li><li><a href="arch/x86/fn._mm_mask_sra_epi16.html">arch::x86::_mm_mask_sra_epi16</a></li><li><a href="arch/x86/fn._mm_mask_sra_epi32.html">arch::x86::_mm_mask_sra_epi32</a></li><li><a href="arch/x86/fn._mm_mask_sra_epi64.html">arch::x86::_mm_mask_sra_epi64</a></li><li><a href="arch/x86/fn._mm_mask_srai_epi16.html">arch::x86::_mm_mask_srai_epi16</a></li><li><a href="arch/x86/fn._mm_mask_srai_epi32.html">arch::x86::_mm_mask_srai_epi32</a></li><li><a href="arch/x86/fn._mm_mask_srai_epi64.html">arch::x86::_mm_mask_srai_epi64</a></li><li><a href="arch/x86/fn._mm_mask_srav_epi16.html">arch::x86::_mm_mask_srav_epi16</a></li><li><a href="arch/x86/fn._mm_mask_srav_epi32.html">arch::x86::_mm_mask_srav_epi32</a></li><li><a href="arch/x86/fn._mm_mask_srav_epi64.html">arch::x86::_mm_mask_srav_epi64</a></li><li><a href="arch/x86/fn._mm_mask_srl_epi16.html">arch::x86::_mm_mask_srl_epi16</a></li><li><a href="arch/x86/fn._mm_mask_srl_epi32.html">arch::x86::_mm_mask_srl_epi32</a></li><li><a href="arch/x86/fn._mm_mask_srl_epi64.html">arch::x86::_mm_mask_srl_epi64</a></li><li><a href="arch/x86/fn._mm_mask_srli_epi16.html">arch::x86::_mm_mask_srli_epi16</a></li><li><a href="arch/x86/fn._mm_mask_srli_epi32.html">arch::x86::_mm_mask_srli_epi32</a></li><li><a href="arch/x86/fn._mm_mask_srli_epi64.html">arch::x86::_mm_mask_srli_epi64</a></li><li><a href="arch/x86/fn._mm_mask_srlv_epi16.html">arch::x86::_mm_mask_srlv_epi16</a></li><li><a href="arch/x86/fn._mm_mask_srlv_epi32.html">arch::x86::_mm_mask_srlv_epi32</a></li><li><a href="arch/x86/fn._mm_mask_srlv_epi64.html">arch::x86::_mm_mask_srlv_epi64</a></li><li><a href="arch/x86/fn._mm_mask_sub_epi16.html">arch::x86::_mm_mask_sub_epi16</a></li><li><a href="arch/x86/fn._mm_mask_sub_epi32.html">arch::x86::_mm_mask_sub_epi32</a></li><li><a href="arch/x86/fn._mm_mask_sub_epi64.html">arch::x86::_mm_mask_sub_epi64</a></li><li><a href="arch/x86/fn._mm_mask_sub_epi8.html">arch::x86::_mm_mask_sub_epi8</a></li><li><a href="arch/x86/fn._mm_mask_sub_pd.html">arch::x86::_mm_mask_sub_pd</a></li><li><a href="arch/x86/fn._mm_mask_sub_ps.html">arch::x86::_mm_mask_sub_ps</a></li><li><a href="arch/x86/fn._mm_mask_sub_round_sd.html">arch::x86::_mm_mask_sub_round_sd</a></li><li><a href="arch/x86/fn._mm_mask_sub_round_ss.html">arch::x86::_mm_mask_sub_round_ss</a></li><li><a href="arch/x86/fn._mm_mask_sub_sd.html">arch::x86::_mm_mask_sub_sd</a></li><li><a href="arch/x86/fn._mm_mask_sub_ss.html">arch::x86::_mm_mask_sub_ss</a></li><li><a href="arch/x86/fn._mm_mask_subs_epi16.html">arch::x86::_mm_mask_subs_epi16</a></li><li><a href="arch/x86/fn._mm_mask_subs_epi8.html">arch::x86::_mm_mask_subs_epi8</a></li><li><a href="arch/x86/fn._mm_mask_subs_epu16.html">arch::x86::_mm_mask_subs_epu16</a></li><li><a href="arch/x86/fn._mm_mask_subs_epu8.html">arch::x86::_mm_mask_subs_epu8</a></li><li><a href="arch/x86/fn._mm_mask_ternarylogic_epi32.html">arch::x86::_mm_mask_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm_mask_ternarylogic_epi64.html">arch::x86::_mm_mask_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm_mask_test_epi16_mask.html">arch::x86::_mm_mask_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_test_epi32_mask.html">arch::x86::_mm_mask_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_test_epi64_mask.html">arch::x86::_mm_mask_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_test_epi8_mask.html">arch::x86::_mm_mask_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_testn_epi16_mask.html">arch::x86::_mm_mask_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm_mask_testn_epi32_mask.html">arch::x86::_mm_mask_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm_mask_testn_epi64_mask.html">arch::x86::_mm_mask_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm_mask_testn_epi8_mask.html">arch::x86::_mm_mask_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_epi16.html">arch::x86::_mm_mask_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_epi32.html">arch::x86::_mm_mask_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_epi64.html">arch::x86::_mm_mask_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_epi8.html">arch::x86::_mm_mask_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_pd.html">arch::x86::_mm_mask_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm_mask_unpackhi_ps.html">arch::x86::_mm_mask_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_epi16.html">arch::x86::_mm_mask_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_epi32.html">arch::x86::_mm_mask_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_epi64.html">arch::x86::_mm_mask_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_epi8.html">arch::x86::_mm_mask_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_pd.html">arch::x86::_mm_mask_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm_mask_unpacklo_ps.html">arch::x86::_mm_mask_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm_mask_xor_epi32.html">arch::x86::_mm_mask_xor_epi32</a></li><li><a href="arch/x86/fn._mm_mask_xor_epi64.html">arch::x86::_mm_mask_xor_epi64</a></li><li><a href="arch/x86/fn._mm_maskload_epi32.html">arch::x86::_mm_maskload_epi32</a></li><li><a href="arch/x86/fn._mm_maskload_epi64.html">arch::x86::_mm_maskload_epi64</a></li><li><a href="arch/x86/fn._mm_maskload_pd.html">arch::x86::_mm_maskload_pd</a></li><li><a href="arch/x86/fn._mm_maskload_ps.html">arch::x86::_mm_maskload_ps</a></li><li><a href="arch/x86/fn._mm_maskmoveu_si128.html">arch::x86::_mm_maskmoveu_si128</a></li><li><a href="arch/x86/fn._mm_maskstore_epi32.html">arch::x86::_mm_maskstore_epi32</a></li><li><a href="arch/x86/fn._mm_maskstore_epi64.html">arch::x86::_mm_maskstore_epi64</a></li><li><a href="arch/x86/fn._mm_maskstore_pd.html">arch::x86::_mm_maskstore_pd</a></li><li><a href="arch/x86/fn._mm_maskstore_ps.html">arch::x86::_mm_maskstore_ps</a></li><li><a href="arch/x86/fn._mm_maskz_abs_epi16.html">arch::x86::_mm_maskz_abs_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_abs_epi32.html">arch::x86::_mm_maskz_abs_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_abs_epi8.html">arch::x86::_mm_maskz_abs_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_add_epi16.html">arch::x86::_mm_maskz_add_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_add_epi32.html">arch::x86::_mm_maskz_add_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_add_epi64.html">arch::x86::_mm_maskz_add_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_add_epi8.html">arch::x86::_mm_maskz_add_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_add_pd.html">arch::x86::_mm_maskz_add_pd</a></li><li><a href="arch/x86/fn._mm_maskz_add_ps.html">arch::x86::_mm_maskz_add_ps</a></li><li><a href="arch/x86/fn._mm_maskz_add_round_sd.html">arch::x86::_mm_maskz_add_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_add_round_ss.html">arch::x86::_mm_maskz_add_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_add_sd.html">arch::x86::_mm_maskz_add_sd</a></li><li><a href="arch/x86/fn._mm_maskz_add_ss.html">arch::x86::_mm_maskz_add_ss</a></li><li><a href="arch/x86/fn._mm_maskz_adds_epi16.html">arch::x86::_mm_maskz_adds_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_adds_epi8.html">arch::x86::_mm_maskz_adds_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_adds_epu16.html">arch::x86::_mm_maskz_adds_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_adds_epu8.html">arch::x86::_mm_maskz_adds_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_alignr_epi32.html">arch::x86::_mm_maskz_alignr_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_alignr_epi64.html">arch::x86::_mm_maskz_alignr_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_alignr_epi8.html">arch::x86::_mm_maskz_alignr_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_and_epi32.html">arch::x86::_mm_maskz_and_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_and_epi64.html">arch::x86::_mm_maskz_and_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_andnot_epi32.html">arch::x86::_mm_maskz_andnot_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_andnot_epi64.html">arch::x86::_mm_maskz_andnot_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_avg_epu16.html">arch::x86::_mm_maskz_avg_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_avg_epu8.html">arch::x86::_mm_maskz_avg_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_broadcastb_epi8.html">arch::x86::_mm_maskz_broadcastb_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_broadcastd_epi32.html">arch::x86::_mm_maskz_broadcastd_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_broadcastq_epi64.html">arch::x86::_mm_maskz_broadcastq_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_broadcastss_ps.html">arch::x86::_mm_maskz_broadcastss_ps</a></li><li><a href="arch/x86/fn._mm_maskz_broadcastw_epi16.html">arch::x86::_mm_maskz_broadcastw_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_compress_epi16.html">arch::x86::_mm_maskz_compress_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_compress_epi32.html">arch::x86::_mm_maskz_compress_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_compress_epi64.html">arch::x86::_mm_maskz_compress_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_compress_epi8.html">arch::x86::_mm_maskz_compress_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_compress_pd.html">arch::x86::_mm_maskz_compress_pd</a></li><li><a href="arch/x86/fn._mm_maskz_compress_ps.html">arch::x86::_mm_maskz_compress_ps</a></li><li><a href="arch/x86/fn._mm_maskz_conflict_epi32.html">arch::x86::_mm_maskz_conflict_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_conflict_epi64.html">arch::x86::_mm_maskz_conflict_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvt_roundps_ph.html">arch::x86::_mm_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86/fn._mm_maskz_cvt_roundsd_ss.html">arch::x86::_mm_maskz_cvt_roundsd_ss</a></li><li><a href="arch/x86/fn._mm_maskz_cvt_roundss_sd.html">arch::x86::_mm_maskz_cvt_roundss_sd</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi16_epi32.html">arch::x86::_mm_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi16_epi64.html">arch::x86::_mm_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi16_epi8.html">arch::x86::_mm_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi32_epi16.html">arch::x86::_mm_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi32_epi64.html">arch::x86::_mm_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi32_epi8.html">arch::x86::_mm_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi32_pd.html">arch::x86::_mm_maskz_cvtepi32_pd</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi32_ps.html">arch::x86::_mm_maskz_cvtepi32_ps</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi64_epi16.html">arch::x86::_mm_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi64_epi32.html">arch::x86::_mm_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi64_epi8.html">arch::x86::_mm_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi8_epi16.html">arch::x86::_mm_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi8_epi32.html">arch::x86::_mm_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepi8_epi64.html">arch::x86::_mm_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu16_epi32.html">arch::x86::_mm_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu16_epi64.html">arch::x86::_mm_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu32_epi64.html">arch::x86::_mm_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu32_pd.html">arch::x86::_mm_maskz_cvtepu32_pd</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu8_epi16.html">arch::x86::_mm_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu8_epi32.html">arch::x86::_mm_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtepu8_epi64.html">arch::x86::_mm_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_cvtne2ps_pbh.html">arch::x86::_mm_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86/fn._mm_maskz_cvtpd_epi32.html">arch::x86::_mm_maskz_cvtpd_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtpd_epu32.html">arch::x86::_mm_maskz_cvtpd_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtpd_ps.html">arch::x86::_mm_maskz_cvtpd_ps</a></li><li><a href="arch/x86/fn._mm_maskz_cvtph_ps.html">arch::x86::_mm_maskz_cvtph_ps</a></li><li><a href="arch/x86/fn._mm_maskz_cvtps_epi32.html">arch::x86::_mm_maskz_cvtps_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtps_epu32.html">arch::x86::_mm_maskz_cvtps_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtps_ph.html">arch::x86::_mm_maskz_cvtps_ph</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsd_ss.html">arch::x86::_mm_maskz_cvtsd_ss</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi16_epi8.html">arch::x86::_mm_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi32_epi16.html">arch::x86::_mm_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi32_epi8.html">arch::x86::_mm_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi64_epi16.html">arch::x86::_mm_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi64_epi32.html">arch::x86::_mm_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtsepi64_epi8.html">arch::x86::_mm_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtss_sd.html">arch::x86::_mm_maskz_cvtss_sd</a></li><li><a href="arch/x86/fn._mm_maskz_cvttpd_epi32.html">arch::x86::_mm_maskz_cvttpd_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvttpd_epu32.html">arch::x86::_mm_maskz_cvttpd_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_cvttps_epi32.html">arch::x86::_mm_maskz_cvttps_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvttps_epu32.html">arch::x86::_mm_maskz_cvttps_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi16_epi8.html">arch::x86::_mm_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi32_epi16.html">arch::x86::_mm_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi32_epi8.html">arch::x86::_mm_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi64_epi16.html">arch::x86::_mm_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi64_epi32.html">arch::x86::_mm_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_cvtusepi64_epi8.html">arch::x86::_mm_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_dbsad_epu8.html">arch::x86::_mm_maskz_dbsad_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_div_pd.html">arch::x86::_mm_maskz_div_pd</a></li><li><a href="arch/x86/fn._mm_maskz_div_ps.html">arch::x86::_mm_maskz_div_ps</a></li><li><a href="arch/x86/fn._mm_maskz_div_round_sd.html">arch::x86::_mm_maskz_div_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_div_round_ss.html">arch::x86::_mm_maskz_div_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_div_sd.html">arch::x86::_mm_maskz_div_sd</a></li><li><a href="arch/x86/fn._mm_maskz_div_ss.html">arch::x86::_mm_maskz_div_ss</a></li><li><a href="arch/x86/fn._mm_maskz_dpbf16_ps.html">arch::x86::_mm_maskz_dpbf16_ps</a></li><li><a href="arch/x86/fn._mm_maskz_dpbusd_epi32.html">arch::x86::_mm_maskz_dpbusd_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_dpbusds_epi32.html">arch::x86::_mm_maskz_dpbusds_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_dpwssd_epi32.html">arch::x86::_mm_maskz_dpwssd_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_dpwssds_epi32.html">arch::x86::_mm_maskz_dpwssds_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_expand_epi16.html">arch::x86::_mm_maskz_expand_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_expand_epi32.html">arch::x86::_mm_maskz_expand_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_expand_epi64.html">arch::x86::_mm_maskz_expand_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_expand_epi8.html">arch::x86::_mm_maskz_expand_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_expand_pd.html">arch::x86::_mm_maskz_expand_pd</a></li><li><a href="arch/x86/fn._mm_maskz_expand_ps.html">arch::x86::_mm_maskz_expand_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_pd.html">arch::x86::_mm_maskz_fixupimm_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_ps.html">arch::x86::_mm_maskz_fixupimm_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_round_sd.html">arch::x86::_mm_maskz_fixupimm_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_round_ss.html">arch::x86::_mm_maskz_fixupimm_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_sd.html">arch::x86::_mm_maskz_fixupimm_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fixupimm_ss.html">arch::x86::_mm_maskz_fixupimm_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_pd.html">arch::x86::_mm_maskz_fmadd_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_ps.html">arch::x86::_mm_maskz_fmadd_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_round_sd.html">arch::x86::_mm_maskz_fmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_round_ss.html">arch::x86::_mm_maskz_fmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_sd.html">arch::x86::_mm_maskz_fmadd_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fmadd_ss.html">arch::x86::_mm_maskz_fmadd_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fmaddsub_pd.html">arch::x86::_mm_maskz_fmaddsub_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fmaddsub_ps.html">arch::x86::_mm_maskz_fmaddsub_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_pd.html">arch::x86::_mm_maskz_fmsub_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_ps.html">arch::x86::_mm_maskz_fmsub_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_round_sd.html">arch::x86::_mm_maskz_fmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_round_ss.html">arch::x86::_mm_maskz_fmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_sd.html">arch::x86::_mm_maskz_fmsub_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fmsub_ss.html">arch::x86::_mm_maskz_fmsub_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fmsubadd_pd.html">arch::x86::_mm_maskz_fmsubadd_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fmsubadd_ps.html">arch::x86::_mm_maskz_fmsubadd_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_pd.html">arch::x86::_mm_maskz_fnmadd_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_ps.html">arch::x86::_mm_maskz_fnmadd_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_round_sd.html">arch::x86::_mm_maskz_fnmadd_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_round_ss.html">arch::x86::_mm_maskz_fnmadd_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_sd.html">arch::x86::_mm_maskz_fnmadd_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmadd_ss.html">arch::x86::_mm_maskz_fnmadd_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_pd.html">arch::x86::_mm_maskz_fnmsub_pd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_ps.html">arch::x86::_mm_maskz_fnmsub_ps</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_round_sd.html">arch::x86::_mm_maskz_fnmsub_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_round_ss.html">arch::x86::_mm_maskz_fnmsub_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_sd.html">arch::x86::_mm_maskz_fnmsub_sd</a></li><li><a href="arch/x86/fn._mm_maskz_fnmsub_ss.html">arch::x86::_mm_maskz_fnmsub_ss</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_pd.html">arch::x86::_mm_maskz_getexp_pd</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_ps.html">arch::x86::_mm_maskz_getexp_ps</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_round_sd.html">arch::x86::_mm_maskz_getexp_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_round_ss.html">arch::x86::_mm_maskz_getexp_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_sd.html">arch::x86::_mm_maskz_getexp_sd</a></li><li><a href="arch/x86/fn._mm_maskz_getexp_ss.html">arch::x86::_mm_maskz_getexp_ss</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_pd.html">arch::x86::_mm_maskz_getmant_pd</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_ps.html">arch::x86::_mm_maskz_getmant_ps</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_round_sd.html">arch::x86::_mm_maskz_getmant_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_round_ss.html">arch::x86::_mm_maskz_getmant_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_sd.html">arch::x86::_mm_maskz_getmant_sd</a></li><li><a href="arch/x86/fn._mm_maskz_getmant_ss.html">arch::x86::_mm_maskz_getmant_ss</a></li><li><a href="arch/x86/fn._mm_maskz_gf2p8affine_epi64_epi8.html">arch::x86::_mm_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86::_mm_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_gf2p8mul_epi8.html">arch::x86::_mm_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_lzcnt_epi32.html">arch::x86::_mm_maskz_lzcnt_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_lzcnt_epi64.html">arch::x86::_mm_maskz_lzcnt_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_madd_epi16.html">arch::x86::_mm_maskz_madd_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_maddubs_epi16.html">arch::x86::_mm_maskz_maddubs_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_max_epi16.html">arch::x86::_mm_maskz_max_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_max_epi32.html">arch::x86::_mm_maskz_max_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_max_epi64.html">arch::x86::_mm_maskz_max_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_max_epi8.html">arch::x86::_mm_maskz_max_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_max_epu16.html">arch::x86::_mm_maskz_max_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_max_epu32.html">arch::x86::_mm_maskz_max_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_max_epu64.html">arch::x86::_mm_maskz_max_epu64</a></li><li><a href="arch/x86/fn._mm_maskz_max_epu8.html">arch::x86::_mm_maskz_max_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_max_pd.html">arch::x86::_mm_maskz_max_pd</a></li><li><a href="arch/x86/fn._mm_maskz_max_ps.html">arch::x86::_mm_maskz_max_ps</a></li><li><a href="arch/x86/fn._mm_maskz_max_round_sd.html">arch::x86::_mm_maskz_max_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_max_round_ss.html">arch::x86::_mm_maskz_max_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_max_sd.html">arch::x86::_mm_maskz_max_sd</a></li><li><a href="arch/x86/fn._mm_maskz_max_ss.html">arch::x86::_mm_maskz_max_ss</a></li><li><a href="arch/x86/fn._mm_maskz_min_epi16.html">arch::x86::_mm_maskz_min_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_min_epi32.html">arch::x86::_mm_maskz_min_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_min_epi8.html">arch::x86::_mm_maskz_min_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_min_epu16.html">arch::x86::_mm_maskz_min_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_min_epu32.html">arch::x86::_mm_maskz_min_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_min_epu64.html">arch::x86::_mm_maskz_min_epu64</a></li><li><a href="arch/x86/fn._mm_maskz_min_epu8.html">arch::x86::_mm_maskz_min_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_min_pd.html">arch::x86::_mm_maskz_min_pd</a></li><li><a href="arch/x86/fn._mm_maskz_min_ps.html">arch::x86::_mm_maskz_min_ps</a></li><li><a href="arch/x86/fn._mm_maskz_min_round_sd.html">arch::x86::_mm_maskz_min_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_min_round_ss.html">arch::x86::_mm_maskz_min_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_min_sd.html">arch::x86::_mm_maskz_min_sd</a></li><li><a href="arch/x86/fn._mm_maskz_min_ss.html">arch::x86::_mm_maskz_min_ss</a></li><li><a href="arch/x86/fn._mm_maskz_mov_epi16.html">arch::x86::_mm_maskz_mov_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_mov_epi32.html">arch::x86::_mm_maskz_mov_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_mov_epi64.html">arch::x86::_mm_maskz_mov_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_mov_epi8.html">arch::x86::_mm_maskz_mov_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_mov_pd.html">arch::x86::_mm_maskz_mov_pd</a></li><li><a href="arch/x86/fn._mm_maskz_mov_ps.html">arch::x86::_mm_maskz_mov_ps</a></li><li><a href="arch/x86/fn._mm_maskz_move_sd.html">arch::x86::_mm_maskz_move_sd</a></li><li><a href="arch/x86/fn._mm_maskz_move_ss.html">arch::x86::_mm_maskz_move_ss</a></li><li><a href="arch/x86/fn._mm_maskz_movedup_pd.html">arch::x86::_mm_maskz_movedup_pd</a></li><li><a href="arch/x86/fn._mm_maskz_movehdup_ps.html">arch::x86::_mm_maskz_movehdup_ps</a></li><li><a href="arch/x86/fn._mm_maskz_moveldup_ps.html">arch::x86::_mm_maskz_moveldup_ps</a></li><li><a href="arch/x86/fn._mm_maskz_mul_epi32.html">arch::x86::_mm_maskz_mul_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_mul_epu32.html">arch::x86::_mm_maskz_mul_epu32</a></li><li><a href="arch/x86/fn._mm_maskz_mul_pd.html">arch::x86::_mm_maskz_mul_pd</a></li><li><a href="arch/x86/fn._mm_maskz_mul_ps.html">arch::x86::_mm_maskz_mul_ps</a></li><li><a href="arch/x86/fn._mm_maskz_mul_round_sd.html">arch::x86::_mm_maskz_mul_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_mul_round_ss.html">arch::x86::_mm_maskz_mul_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_mul_sd.html">arch::x86::_mm_maskz_mul_sd</a></li><li><a href="arch/x86/fn._mm_maskz_mul_ss.html">arch::x86::_mm_maskz_mul_ss</a></li><li><a href="arch/x86/fn._mm_maskz_mulhi_epi16.html">arch::x86::_mm_maskz_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_mulhi_epu16.html">arch::x86::_mm_maskz_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_mulhrs_epi16.html">arch::x86::_mm_maskz_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_mullo_epi16.html">arch::x86::_mm_maskz_mullo_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_mullo_epi32.html">arch::x86::_mm_maskz_mullo_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_multishift_epi64_epi8.html">arch::x86::_mm_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_or_epi32.html">arch::x86::_mm_maskz_or_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_or_epi64.html">arch::x86::_mm_maskz_or_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_packs_epi16.html">arch::x86::_mm_maskz_packs_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_packs_epi32.html">arch::x86::_mm_maskz_packs_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_packus_epi16.html">arch::x86::_mm_maskz_packus_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_packus_epi32.html">arch::x86::_mm_maskz_packus_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_permute_pd.html">arch::x86::_mm_maskz_permute_pd</a></li><li><a href="arch/x86/fn._mm_maskz_permute_ps.html">arch::x86::_mm_maskz_permute_ps</a></li><li><a href="arch/x86/fn._mm_maskz_permutevar_pd.html">arch::x86::_mm_maskz_permutevar_pd</a></li><li><a href="arch/x86/fn._mm_maskz_permutevar_ps.html">arch::x86::_mm_maskz_permutevar_ps</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_epi16.html">arch::x86::_mm_maskz_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_epi32.html">arch::x86::_mm_maskz_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_epi64.html">arch::x86::_mm_maskz_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_epi8.html">arch::x86::_mm_maskz_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_pd.html">arch::x86::_mm_maskz_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm_maskz_permutex2var_ps.html">arch::x86::_mm_maskz_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm_maskz_permutexvar_epi16.html">arch::x86::_mm_maskz_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_permutexvar_epi8.html">arch::x86::_mm_maskz_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_popcnt_epi16.html">arch::x86::_mm_maskz_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_popcnt_epi32.html">arch::x86::_mm_maskz_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_popcnt_epi64.html">arch::x86::_mm_maskz_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_popcnt_epi8.html">arch::x86::_mm_maskz_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_rcp14_pd.html">arch::x86::_mm_maskz_rcp14_pd</a></li><li><a href="arch/x86/fn._mm_maskz_rcp14_ps.html">arch::x86::_mm_maskz_rcp14_ps</a></li><li><a href="arch/x86/fn._mm_maskz_rcp14_sd.html">arch::x86::_mm_maskz_rcp14_sd</a></li><li><a href="arch/x86/fn._mm_maskz_rcp14_ss.html">arch::x86::_mm_maskz_rcp14_ss</a></li><li><a href="arch/x86/fn._mm_maskz_rol_epi32.html">arch::x86::_mm_maskz_rol_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_rol_epi64.html">arch::x86::_mm_maskz_rol_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_rolv_epi32.html">arch::x86::_mm_maskz_rolv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_rolv_epi64.html">arch::x86::_mm_maskz_rolv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_ror_epi32.html">arch::x86::_mm_maskz_ror_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_ror_epi64.html">arch::x86::_mm_maskz_ror_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_rorv_epi32.html">arch::x86::_mm_maskz_rorv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_rorv_epi64.html">arch::x86::_mm_maskz_rorv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_pd.html">arch::x86::_mm_maskz_roundscale_pd</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_ps.html">arch::x86::_mm_maskz_roundscale_ps</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_round_sd.html">arch::x86::_mm_maskz_roundscale_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_round_ss.html">arch::x86::_mm_maskz_roundscale_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_sd.html">arch::x86::_mm_maskz_roundscale_sd</a></li><li><a href="arch/x86/fn._mm_maskz_roundscale_ss.html">arch::x86::_mm_maskz_roundscale_ss</a></li><li><a href="arch/x86/fn._mm_maskz_rsqrt14_pd.html">arch::x86::_mm_maskz_rsqrt14_pd</a></li><li><a href="arch/x86/fn._mm_maskz_rsqrt14_ps.html">arch::x86::_mm_maskz_rsqrt14_ps</a></li><li><a href="arch/x86/fn._mm_maskz_rsqrt14_sd.html">arch::x86::_mm_maskz_rsqrt14_sd</a></li><li><a href="arch/x86/fn._mm_maskz_rsqrt14_ss.html">arch::x86::_mm_maskz_rsqrt14_ss</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_pd.html">arch::x86::_mm_maskz_scalef_pd</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_ps.html">arch::x86::_mm_maskz_scalef_ps</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_round_sd.html">arch::x86::_mm_maskz_scalef_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_round_ss.html">arch::x86::_mm_maskz_scalef_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_sd.html">arch::x86::_mm_maskz_scalef_sd</a></li><li><a href="arch/x86/fn._mm_maskz_scalef_ss.html">arch::x86::_mm_maskz_scalef_ss</a></li><li><a href="arch/x86/fn._mm_maskz_set1_epi16.html">arch::x86::_mm_maskz_set1_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_set1_epi32.html">arch::x86::_mm_maskz_set1_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_set1_epi64.html">arch::x86::_mm_maskz_set1_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_set1_epi8.html">arch::x86::_mm_maskz_set1_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_shldi_epi16.html">arch::x86::_mm_maskz_shldi_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_shldi_epi32.html">arch::x86::_mm_maskz_shldi_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_shldi_epi64.html">arch::x86::_mm_maskz_shldi_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_shldv_epi16.html">arch::x86::_mm_maskz_shldv_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_shldv_epi32.html">arch::x86::_mm_maskz_shldv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_shldv_epi64.html">arch::x86::_mm_maskz_shldv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_shrdi_epi16.html">arch::x86::_mm_maskz_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_shrdi_epi32.html">arch::x86::_mm_maskz_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_shrdi_epi64.html">arch::x86::_mm_maskz_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_shrdv_epi16.html">arch::x86::_mm_maskz_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_shrdv_epi32.html">arch::x86::_mm_maskz_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_shrdv_epi64.html">arch::x86::_mm_maskz_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_shuffle_epi32.html">arch::x86::_mm_maskz_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_shuffle_epi8.html">arch::x86::_mm_maskz_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_shuffle_pd.html">arch::x86::_mm_maskz_shuffle_pd</a></li><li><a href="arch/x86/fn._mm_maskz_shuffle_ps.html">arch::x86::_mm_maskz_shuffle_ps</a></li><li><a href="arch/x86/fn._mm_maskz_shufflehi_epi16.html">arch::x86::_mm_maskz_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_shufflelo_epi16.html">arch::x86::_mm_maskz_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_sll_epi16.html">arch::x86::_mm_maskz_sll_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_sll_epi32.html">arch::x86::_mm_maskz_sll_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_sll_epi64.html">arch::x86::_mm_maskz_sll_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_slli_epi16.html">arch::x86::_mm_maskz_slli_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_slli_epi32.html">arch::x86::_mm_maskz_slli_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_slli_epi64.html">arch::x86::_mm_maskz_slli_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_sllv_epi16.html">arch::x86::_mm_maskz_sllv_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_sllv_epi32.html">arch::x86::_mm_maskz_sllv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_sllv_epi64.html">arch::x86::_mm_maskz_sllv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_pd.html">arch::x86::_mm_maskz_sqrt_pd</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_ps.html">arch::x86::_mm_maskz_sqrt_ps</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_round_sd.html">arch::x86::_mm_maskz_sqrt_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_round_ss.html">arch::x86::_mm_maskz_sqrt_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_sd.html">arch::x86::_mm_maskz_sqrt_sd</a></li><li><a href="arch/x86/fn._mm_maskz_sqrt_ss.html">arch::x86::_mm_maskz_sqrt_ss</a></li><li><a href="arch/x86/fn._mm_maskz_sra_epi16.html">arch::x86::_mm_maskz_sra_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_sra_epi32.html">arch::x86::_mm_maskz_sra_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_sra_epi64.html">arch::x86::_mm_maskz_sra_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_srai_epi16.html">arch::x86::_mm_maskz_srai_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_srai_epi32.html">arch::x86::_mm_maskz_srai_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_srai_epi64.html">arch::x86::_mm_maskz_srai_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_srav_epi16.html">arch::x86::_mm_maskz_srav_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_srav_epi32.html">arch::x86::_mm_maskz_srav_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_srav_epi64.html">arch::x86::_mm_maskz_srav_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_srl_epi16.html">arch::x86::_mm_maskz_srl_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_srl_epi32.html">arch::x86::_mm_maskz_srl_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_srl_epi64.html">arch::x86::_mm_maskz_srl_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_srli_epi16.html">arch::x86::_mm_maskz_srli_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_srli_epi32.html">arch::x86::_mm_maskz_srli_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_srli_epi64.html">arch::x86::_mm_maskz_srli_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_srlv_epi16.html">arch::x86::_mm_maskz_srlv_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_srlv_epi32.html">arch::x86::_mm_maskz_srlv_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_srlv_epi64.html">arch::x86::_mm_maskz_srlv_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_sub_epi16.html">arch::x86::_mm_maskz_sub_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_sub_epi32.html">arch::x86::_mm_maskz_sub_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_sub_epi64.html">arch::x86::_mm_maskz_sub_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_sub_epi8.html">arch::x86::_mm_maskz_sub_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_sub_pd.html">arch::x86::_mm_maskz_sub_pd</a></li><li><a href="arch/x86/fn._mm_maskz_sub_ps.html">arch::x86::_mm_maskz_sub_ps</a></li><li><a href="arch/x86/fn._mm_maskz_sub_round_sd.html">arch::x86::_mm_maskz_sub_round_sd</a></li><li><a href="arch/x86/fn._mm_maskz_sub_round_ss.html">arch::x86::_mm_maskz_sub_round_ss</a></li><li><a href="arch/x86/fn._mm_maskz_sub_sd.html">arch::x86::_mm_maskz_sub_sd</a></li><li><a href="arch/x86/fn._mm_maskz_sub_ss.html">arch::x86::_mm_maskz_sub_ss</a></li><li><a href="arch/x86/fn._mm_maskz_subs_epi16.html">arch::x86::_mm_maskz_subs_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_subs_epi8.html">arch::x86::_mm_maskz_subs_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_subs_epu16.html">arch::x86::_mm_maskz_subs_epu16</a></li><li><a href="arch/x86/fn._mm_maskz_subs_epu8.html">arch::x86::_mm_maskz_subs_epu8</a></li><li><a href="arch/x86/fn._mm_maskz_ternarylogic_epi32.html">arch::x86::_mm_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_ternarylogic_epi64.html">arch::x86::_mm_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_epi16.html">arch::x86::_mm_maskz_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_epi32.html">arch::x86::_mm_maskz_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_epi64.html">arch::x86::_mm_maskz_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_epi8.html">arch::x86::_mm_maskz_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_pd.html">arch::x86::_mm_maskz_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm_maskz_unpackhi_ps.html">arch::x86::_mm_maskz_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_epi16.html">arch::x86::_mm_maskz_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_epi32.html">arch::x86::_mm_maskz_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_epi64.html">arch::x86::_mm_maskz_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_epi8.html">arch::x86::_mm_maskz_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_pd.html">arch::x86::_mm_maskz_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm_maskz_unpacklo_ps.html">arch::x86::_mm_maskz_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm_maskz_xor_epi32.html">arch::x86::_mm_maskz_xor_epi32</a></li><li><a href="arch/x86/fn._mm_maskz_xor_epi64.html">arch::x86::_mm_maskz_xor_epi64</a></li><li><a href="arch/x86/fn._mm_max_epi16.html">arch::x86::_mm_max_epi16</a></li><li><a href="arch/x86/fn._mm_max_epi32.html">arch::x86::_mm_max_epi32</a></li><li><a href="arch/x86/fn._mm_max_epi64.html">arch::x86::_mm_max_epi64</a></li><li><a href="arch/x86/fn._mm_max_epi8.html">arch::x86::_mm_max_epi8</a></li><li><a href="arch/x86/fn._mm_max_epu16.html">arch::x86::_mm_max_epu16</a></li><li><a href="arch/x86/fn._mm_max_epu32.html">arch::x86::_mm_max_epu32</a></li><li><a href="arch/x86/fn._mm_max_epu64.html">arch::x86::_mm_max_epu64</a></li><li><a href="arch/x86/fn._mm_max_epu8.html">arch::x86::_mm_max_epu8</a></li><li><a href="arch/x86/fn._mm_max_pd.html">arch::x86::_mm_max_pd</a></li><li><a href="arch/x86/fn._mm_max_ps.html">arch::x86::_mm_max_ps</a></li><li><a href="arch/x86/fn._mm_max_round_sd.html">arch::x86::_mm_max_round_sd</a></li><li><a href="arch/x86/fn._mm_max_round_ss.html">arch::x86::_mm_max_round_ss</a></li><li><a href="arch/x86/fn._mm_max_sd.html">arch::x86::_mm_max_sd</a></li><li><a href="arch/x86/fn._mm_max_ss.html">arch::x86::_mm_max_ss</a></li><li><a href="arch/x86/fn._mm_mfence.html">arch::x86::_mm_mfence</a></li><li><a href="arch/x86/fn._mm_min_epi16.html">arch::x86::_mm_min_epi16</a></li><li><a href="arch/x86/fn._mm_min_epi32.html">arch::x86::_mm_min_epi32</a></li><li><a href="arch/x86/fn._mm_min_epi8.html">arch::x86::_mm_min_epi8</a></li><li><a href="arch/x86/fn._mm_min_epu16.html">arch::x86::_mm_min_epu16</a></li><li><a href="arch/x86/fn._mm_min_epu32.html">arch::x86::_mm_min_epu32</a></li><li><a href="arch/x86/fn._mm_min_epu64.html">arch::x86::_mm_min_epu64</a></li><li><a href="arch/x86/fn._mm_min_epu8.html">arch::x86::_mm_min_epu8</a></li><li><a href="arch/x86/fn._mm_min_pd.html">arch::x86::_mm_min_pd</a></li><li><a href="arch/x86/fn._mm_min_ps.html">arch::x86::_mm_min_ps</a></li><li><a href="arch/x86/fn._mm_min_round_sd.html">arch::x86::_mm_min_round_sd</a></li><li><a href="arch/x86/fn._mm_min_round_ss.html">arch::x86::_mm_min_round_ss</a></li><li><a href="arch/x86/fn._mm_min_sd.html">arch::x86::_mm_min_sd</a></li><li><a href="arch/x86/fn._mm_min_ss.html">arch::x86::_mm_min_ss</a></li><li><a href="arch/x86/fn._mm_minpos_epu16.html">arch::x86::_mm_minpos_epu16</a></li><li><a href="arch/x86/fn._mm_move_epi64.html">arch::x86::_mm_move_epi64</a></li><li><a href="arch/x86/fn._mm_move_sd.html">arch::x86::_mm_move_sd</a></li><li><a href="arch/x86/fn._mm_move_ss.html">arch::x86::_mm_move_ss</a></li><li><a href="arch/x86/fn._mm_movedup_pd.html">arch::x86::_mm_movedup_pd</a></li><li><a href="arch/x86/fn._mm_movehdup_ps.html">arch::x86::_mm_movehdup_ps</a></li><li><a href="arch/x86/fn._mm_movehl_ps.html">arch::x86::_mm_movehl_ps</a></li><li><a href="arch/x86/fn._mm_moveldup_ps.html">arch::x86::_mm_moveldup_ps</a></li><li><a href="arch/x86/fn._mm_movelh_ps.html">arch::x86::_mm_movelh_ps</a></li><li><a href="arch/x86/fn._mm_movemask_epi8.html">arch::x86::_mm_movemask_epi8</a></li><li><a href="arch/x86/fn._mm_movemask_pd.html">arch::x86::_mm_movemask_pd</a></li><li><a href="arch/x86/fn._mm_movemask_ps.html">arch::x86::_mm_movemask_ps</a></li><li><a href="arch/x86/fn._mm_movepi16_mask.html">arch::x86::_mm_movepi16_mask</a></li><li><a href="arch/x86/fn._mm_movepi8_mask.html">arch::x86::_mm_movepi8_mask</a></li><li><a href="arch/x86/fn._mm_movm_epi16.html">arch::x86::_mm_movm_epi16</a></li><li><a href="arch/x86/fn._mm_movm_epi8.html">arch::x86::_mm_movm_epi8</a></li><li><a href="arch/x86/fn._mm_mpsadbw_epu8.html">arch::x86::_mm_mpsadbw_epu8</a></li><li><a href="arch/x86/fn._mm_mul_epi32.html">arch::x86::_mm_mul_epi32</a></li><li><a href="arch/x86/fn._mm_mul_epu32.html">arch::x86::_mm_mul_epu32</a></li><li><a href="arch/x86/fn._mm_mul_pd.html">arch::x86::_mm_mul_pd</a></li><li><a href="arch/x86/fn._mm_mul_ps.html">arch::x86::_mm_mul_ps</a></li><li><a href="arch/x86/fn._mm_mul_round_sd.html">arch::x86::_mm_mul_round_sd</a></li><li><a href="arch/x86/fn._mm_mul_round_ss.html">arch::x86::_mm_mul_round_ss</a></li><li><a href="arch/x86/fn._mm_mul_sd.html">arch::x86::_mm_mul_sd</a></li><li><a href="arch/x86/fn._mm_mul_ss.html">arch::x86::_mm_mul_ss</a></li><li><a href="arch/x86/fn._mm_mulhi_epi16.html">arch::x86::_mm_mulhi_epi16</a></li><li><a href="arch/x86/fn._mm_mulhi_epu16.html">arch::x86::_mm_mulhi_epu16</a></li><li><a href="arch/x86/fn._mm_mulhrs_epi16.html">arch::x86::_mm_mulhrs_epi16</a></li><li><a href="arch/x86/fn._mm_mullo_epi16.html">arch::x86::_mm_mullo_epi16</a></li><li><a href="arch/x86/fn._mm_mullo_epi32.html">arch::x86::_mm_mullo_epi32</a></li><li><a href="arch/x86/fn._mm_multishift_epi64_epi8.html">arch::x86::_mm_multishift_epi64_epi8</a></li><li><a href="arch/x86/fn._mm_or_epi32.html">arch::x86::_mm_or_epi32</a></li><li><a href="arch/x86/fn._mm_or_epi64.html">arch::x86::_mm_or_epi64</a></li><li><a href="arch/x86/fn._mm_or_pd.html">arch::x86::_mm_or_pd</a></li><li><a href="arch/x86/fn._mm_or_ps.html">arch::x86::_mm_or_ps</a></li><li><a href="arch/x86/fn._mm_or_si128.html">arch::x86::_mm_or_si128</a></li><li><a href="arch/x86/fn._mm_packs_epi16.html">arch::x86::_mm_packs_epi16</a></li><li><a href="arch/x86/fn._mm_packs_epi32.html">arch::x86::_mm_packs_epi32</a></li><li><a href="arch/x86/fn._mm_packus_epi16.html">arch::x86::_mm_packus_epi16</a></li><li><a href="arch/x86/fn._mm_packus_epi32.html">arch::x86::_mm_packus_epi32</a></li><li><a href="arch/x86/fn._mm_pause.html">arch::x86::_mm_pause</a></li><li><a href="arch/x86/fn._mm_permute_pd.html">arch::x86::_mm_permute_pd</a></li><li><a href="arch/x86/fn._mm_permute_ps.html">arch::x86::_mm_permute_ps</a></li><li><a href="arch/x86/fn._mm_permutevar_pd.html">arch::x86::_mm_permutevar_pd</a></li><li><a href="arch/x86/fn._mm_permutevar_ps.html">arch::x86::_mm_permutevar_ps</a></li><li><a href="arch/x86/fn._mm_permutex2var_epi16.html">arch::x86::_mm_permutex2var_epi16</a></li><li><a href="arch/x86/fn._mm_permutex2var_epi32.html">arch::x86::_mm_permutex2var_epi32</a></li><li><a href="arch/x86/fn._mm_permutex2var_epi64.html">arch::x86::_mm_permutex2var_epi64</a></li><li><a href="arch/x86/fn._mm_permutex2var_epi8.html">arch::x86::_mm_permutex2var_epi8</a></li><li><a href="arch/x86/fn._mm_permutex2var_pd.html">arch::x86::_mm_permutex2var_pd</a></li><li><a href="arch/x86/fn._mm_permutex2var_ps.html">arch::x86::_mm_permutex2var_ps</a></li><li><a href="arch/x86/fn._mm_permutexvar_epi16.html">arch::x86::_mm_permutexvar_epi16</a></li><li><a href="arch/x86/fn._mm_permutexvar_epi8.html">arch::x86::_mm_permutexvar_epi8</a></li><li><a href="arch/x86/fn._mm_popcnt_epi16.html">arch::x86::_mm_popcnt_epi16</a></li><li><a href="arch/x86/fn._mm_popcnt_epi32.html">arch::x86::_mm_popcnt_epi32</a></li><li><a href="arch/x86/fn._mm_popcnt_epi64.html">arch::x86::_mm_popcnt_epi64</a></li><li><a href="arch/x86/fn._mm_popcnt_epi8.html">arch::x86::_mm_popcnt_epi8</a></li><li><a href="arch/x86/fn._mm_prefetch.html">arch::x86::_mm_prefetch</a></li><li><a href="arch/x86/fn._mm_rcp14_pd.html">arch::x86::_mm_rcp14_pd</a></li><li><a href="arch/x86/fn._mm_rcp14_ps.html">arch::x86::_mm_rcp14_ps</a></li><li><a href="arch/x86/fn._mm_rcp14_sd.html">arch::x86::_mm_rcp14_sd</a></li><li><a href="arch/x86/fn._mm_rcp14_ss.html">arch::x86::_mm_rcp14_ss</a></li><li><a href="arch/x86/fn._mm_rcp_ps.html">arch::x86::_mm_rcp_ps</a></li><li><a href="arch/x86/fn._mm_rcp_ss.html">arch::x86::_mm_rcp_ss</a></li><li><a href="arch/x86/fn._mm_rol_epi32.html">arch::x86::_mm_rol_epi32</a></li><li><a href="arch/x86/fn._mm_rol_epi64.html">arch::x86::_mm_rol_epi64</a></li><li><a href="arch/x86/fn._mm_rolv_epi32.html">arch::x86::_mm_rolv_epi32</a></li><li><a href="arch/x86/fn._mm_rolv_epi64.html">arch::x86::_mm_rolv_epi64</a></li><li><a href="arch/x86/fn._mm_ror_epi32.html">arch::x86::_mm_ror_epi32</a></li><li><a href="arch/x86/fn._mm_ror_epi64.html">arch::x86::_mm_ror_epi64</a></li><li><a href="arch/x86/fn._mm_rorv_epi32.html">arch::x86::_mm_rorv_epi32</a></li><li><a href="arch/x86/fn._mm_rorv_epi64.html">arch::x86::_mm_rorv_epi64</a></li><li><a href="arch/x86/fn._mm_round_pd.html">arch::x86::_mm_round_pd</a></li><li><a href="arch/x86/fn._mm_round_ps.html">arch::x86::_mm_round_ps</a></li><li><a href="arch/x86/fn._mm_round_sd.html">arch::x86::_mm_round_sd</a></li><li><a href="arch/x86/fn._mm_round_ss.html">arch::x86::_mm_round_ss</a></li><li><a href="arch/x86/fn._mm_roundscale_pd.html">arch::x86::_mm_roundscale_pd</a></li><li><a href="arch/x86/fn._mm_roundscale_ps.html">arch::x86::_mm_roundscale_ps</a></li><li><a href="arch/x86/fn._mm_roundscale_round_sd.html">arch::x86::_mm_roundscale_round_sd</a></li><li><a href="arch/x86/fn._mm_roundscale_round_ss.html">arch::x86::_mm_roundscale_round_ss</a></li><li><a href="arch/x86/fn._mm_roundscale_sd.html">arch::x86::_mm_roundscale_sd</a></li><li><a href="arch/x86/fn._mm_roundscale_ss.html">arch::x86::_mm_roundscale_ss</a></li><li><a href="arch/x86/fn._mm_rsqrt14_sd.html">arch::x86::_mm_rsqrt14_sd</a></li><li><a href="arch/x86/fn._mm_rsqrt14_ss.html">arch::x86::_mm_rsqrt14_ss</a></li><li><a href="arch/x86/fn._mm_rsqrt_ps.html">arch::x86::_mm_rsqrt_ps</a></li><li><a href="arch/x86/fn._mm_rsqrt_ss.html">arch::x86::_mm_rsqrt_ss</a></li><li><a href="arch/x86/fn._mm_sad_epu8.html">arch::x86::_mm_sad_epu8</a></li><li><a href="arch/x86/fn._mm_scalef_pd.html">arch::x86::_mm_scalef_pd</a></li><li><a href="arch/x86/fn._mm_scalef_ps.html">arch::x86::_mm_scalef_ps</a></li><li><a href="arch/x86/fn._mm_scalef_round_sd.html">arch::x86::_mm_scalef_round_sd</a></li><li><a href="arch/x86/fn._mm_scalef_round_ss.html">arch::x86::_mm_scalef_round_ss</a></li><li><a href="arch/x86/fn._mm_scalef_sd.html">arch::x86::_mm_scalef_sd</a></li><li><a href="arch/x86/fn._mm_scalef_ss.html">arch::x86::_mm_scalef_ss</a></li><li><a href="arch/x86/fn._mm_set1_epi16.html">arch::x86::_mm_set1_epi16</a></li><li><a href="arch/x86/fn._mm_set1_epi32.html">arch::x86::_mm_set1_epi32</a></li><li><a href="arch/x86/fn._mm_set1_epi64x.html">arch::x86::_mm_set1_epi64x</a></li><li><a href="arch/x86/fn._mm_set1_epi8.html">arch::x86::_mm_set1_epi8</a></li><li><a href="arch/x86/fn._mm_set1_pd.html">arch::x86::_mm_set1_pd</a></li><li><a href="arch/x86/fn._mm_set1_ps.html">arch::x86::_mm_set1_ps</a></li><li><a href="arch/x86/fn._mm_set_epi16.html">arch::x86::_mm_set_epi16</a></li><li><a href="arch/x86/fn._mm_set_epi32.html">arch::x86::_mm_set_epi32</a></li><li><a href="arch/x86/fn._mm_set_epi64x.html">arch::x86::_mm_set_epi64x</a></li><li><a href="arch/x86/fn._mm_set_epi8.html">arch::x86::_mm_set_epi8</a></li><li><a href="arch/x86/fn._mm_set_pd.html">arch::x86::_mm_set_pd</a></li><li><a href="arch/x86/fn._mm_set_pd1.html">arch::x86::_mm_set_pd1</a></li><li><a href="arch/x86/fn._mm_set_ps.html">arch::x86::_mm_set_ps</a></li><li><a href="arch/x86/fn._mm_set_ps1.html">arch::x86::_mm_set_ps1</a></li><li><a href="arch/x86/fn._mm_set_sd.html">arch::x86::_mm_set_sd</a></li><li><a href="arch/x86/fn._mm_set_ss.html">arch::x86::_mm_set_ss</a></li><li><a href="arch/x86/fn._mm_setcsr.html">arch::x86::_mm_setcsr</a></li><li><a href="arch/x86/fn._mm_setr_epi16.html">arch::x86::_mm_setr_epi16</a></li><li><a href="arch/x86/fn._mm_setr_epi32.html">arch::x86::_mm_setr_epi32</a></li><li><a href="arch/x86/fn._mm_setr_epi8.html">arch::x86::_mm_setr_epi8</a></li><li><a href="arch/x86/fn._mm_setr_pd.html">arch::x86::_mm_setr_pd</a></li><li><a href="arch/x86/fn._mm_setr_ps.html">arch::x86::_mm_setr_ps</a></li><li><a href="arch/x86/fn._mm_setzero_pd.html">arch::x86::_mm_setzero_pd</a></li><li><a href="arch/x86/fn._mm_setzero_ps.html">arch::x86::_mm_setzero_ps</a></li><li><a href="arch/x86/fn._mm_setzero_si128.html">arch::x86::_mm_setzero_si128</a></li><li><a href="arch/x86/fn._mm_sfence.html">arch::x86::_mm_sfence</a></li><li><a href="arch/x86/fn._mm_sha1msg1_epu32.html">arch::x86::_mm_sha1msg1_epu32</a></li><li><a href="arch/x86/fn._mm_sha1msg2_epu32.html">arch::x86::_mm_sha1msg2_epu32</a></li><li><a href="arch/x86/fn._mm_sha1nexte_epu32.html">arch::x86::_mm_sha1nexte_epu32</a></li><li><a href="arch/x86/fn._mm_sha1rnds4_epu32.html">arch::x86::_mm_sha1rnds4_epu32</a></li><li><a href="arch/x86/fn._mm_sha256msg1_epu32.html">arch::x86::_mm_sha256msg1_epu32</a></li><li><a href="arch/x86/fn._mm_sha256msg2_epu32.html">arch::x86::_mm_sha256msg2_epu32</a></li><li><a href="arch/x86/fn._mm_sha256rnds2_epu32.html">arch::x86::_mm_sha256rnds2_epu32</a></li><li><a href="arch/x86/fn._mm_shldi_epi16.html">arch::x86::_mm_shldi_epi16</a></li><li><a href="arch/x86/fn._mm_shldi_epi32.html">arch::x86::_mm_shldi_epi32</a></li><li><a href="arch/x86/fn._mm_shldi_epi64.html">arch::x86::_mm_shldi_epi64</a></li><li><a href="arch/x86/fn._mm_shldv_epi16.html">arch::x86::_mm_shldv_epi16</a></li><li><a href="arch/x86/fn._mm_shldv_epi32.html">arch::x86::_mm_shldv_epi32</a></li><li><a href="arch/x86/fn._mm_shldv_epi64.html">arch::x86::_mm_shldv_epi64</a></li><li><a href="arch/x86/fn._mm_shrdi_epi16.html">arch::x86::_mm_shrdi_epi16</a></li><li><a href="arch/x86/fn._mm_shrdi_epi32.html">arch::x86::_mm_shrdi_epi32</a></li><li><a href="arch/x86/fn._mm_shrdi_epi64.html">arch::x86::_mm_shrdi_epi64</a></li><li><a href="arch/x86/fn._mm_shrdv_epi16.html">arch::x86::_mm_shrdv_epi16</a></li><li><a href="arch/x86/fn._mm_shrdv_epi32.html">arch::x86::_mm_shrdv_epi32</a></li><li><a href="arch/x86/fn._mm_shrdv_epi64.html">arch::x86::_mm_shrdv_epi64</a></li><li><a href="arch/x86/fn._mm_shuffle_epi32.html">arch::x86::_mm_shuffle_epi32</a></li><li><a href="arch/x86/fn._mm_shuffle_epi8.html">arch::x86::_mm_shuffle_epi8</a></li><li><a href="arch/x86/fn._mm_shuffle_pd.html">arch::x86::_mm_shuffle_pd</a></li><li><a href="arch/x86/fn._mm_shuffle_ps.html">arch::x86::_mm_shuffle_ps</a></li><li><a href="arch/x86/fn._mm_shufflehi_epi16.html">arch::x86::_mm_shufflehi_epi16</a></li><li><a href="arch/x86/fn._mm_shufflelo_epi16.html">arch::x86::_mm_shufflelo_epi16</a></li><li><a href="arch/x86/fn._mm_sign_epi16.html">arch::x86::_mm_sign_epi16</a></li><li><a href="arch/x86/fn._mm_sign_epi32.html">arch::x86::_mm_sign_epi32</a></li><li><a href="arch/x86/fn._mm_sign_epi8.html">arch::x86::_mm_sign_epi8</a></li><li><a href="arch/x86/fn._mm_sll_epi16.html">arch::x86::_mm_sll_epi16</a></li><li><a href="arch/x86/fn._mm_sll_epi32.html">arch::x86::_mm_sll_epi32</a></li><li><a href="arch/x86/fn._mm_sll_epi64.html">arch::x86::_mm_sll_epi64</a></li><li><a href="arch/x86/fn._mm_slli_epi16.html">arch::x86::_mm_slli_epi16</a></li><li><a href="arch/x86/fn._mm_slli_epi32.html">arch::x86::_mm_slli_epi32</a></li><li><a href="arch/x86/fn._mm_slli_epi64.html">arch::x86::_mm_slli_epi64</a></li><li><a href="arch/x86/fn._mm_slli_si128.html">arch::x86::_mm_slli_si128</a></li><li><a href="arch/x86/fn._mm_sllv_epi16.html">arch::x86::_mm_sllv_epi16</a></li><li><a href="arch/x86/fn._mm_sllv_epi32.html">arch::x86::_mm_sllv_epi32</a></li><li><a href="arch/x86/fn._mm_sllv_epi64.html">arch::x86::_mm_sllv_epi64</a></li><li><a href="arch/x86/fn._mm_sqrt_pd.html">arch::x86::_mm_sqrt_pd</a></li><li><a href="arch/x86/fn._mm_sqrt_ps.html">arch::x86::_mm_sqrt_ps</a></li><li><a href="arch/x86/fn._mm_sqrt_round_sd.html">arch::x86::_mm_sqrt_round_sd</a></li><li><a href="arch/x86/fn._mm_sqrt_round_ss.html">arch::x86::_mm_sqrt_round_ss</a></li><li><a href="arch/x86/fn._mm_sqrt_sd.html">arch::x86::_mm_sqrt_sd</a></li><li><a href="arch/x86/fn._mm_sqrt_ss.html">arch::x86::_mm_sqrt_ss</a></li><li><a href="arch/x86/fn._mm_sra_epi16.html">arch::x86::_mm_sra_epi16</a></li><li><a href="arch/x86/fn._mm_sra_epi32.html">arch::x86::_mm_sra_epi32</a></li><li><a href="arch/x86/fn._mm_sra_epi64.html">arch::x86::_mm_sra_epi64</a></li><li><a href="arch/x86/fn._mm_srai_epi16.html">arch::x86::_mm_srai_epi16</a></li><li><a href="arch/x86/fn._mm_srai_epi32.html">arch::x86::_mm_srai_epi32</a></li><li><a href="arch/x86/fn._mm_srai_epi64.html">arch::x86::_mm_srai_epi64</a></li><li><a href="arch/x86/fn._mm_srav_epi16.html">arch::x86::_mm_srav_epi16</a></li><li><a href="arch/x86/fn._mm_srav_epi32.html">arch::x86::_mm_srav_epi32</a></li><li><a href="arch/x86/fn._mm_srav_epi64.html">arch::x86::_mm_srav_epi64</a></li><li><a href="arch/x86/fn._mm_srl_epi16.html">arch::x86::_mm_srl_epi16</a></li><li><a href="arch/x86/fn._mm_srl_epi32.html">arch::x86::_mm_srl_epi32</a></li><li><a href="arch/x86/fn._mm_srl_epi64.html">arch::x86::_mm_srl_epi64</a></li><li><a href="arch/x86/fn._mm_srli_epi16.html">arch::x86::_mm_srli_epi16</a></li><li><a href="arch/x86/fn._mm_srli_epi32.html">arch::x86::_mm_srli_epi32</a></li><li><a href="arch/x86/fn._mm_srli_epi64.html">arch::x86::_mm_srli_epi64</a></li><li><a href="arch/x86/fn._mm_srli_si128.html">arch::x86::_mm_srli_si128</a></li><li><a href="arch/x86/fn._mm_srlv_epi16.html">arch::x86::_mm_srlv_epi16</a></li><li><a href="arch/x86/fn._mm_srlv_epi32.html">arch::x86::_mm_srlv_epi32</a></li><li><a href="arch/x86/fn._mm_srlv_epi64.html">arch::x86::_mm_srlv_epi64</a></li><li><a href="arch/x86/fn._mm_store1_pd.html">arch::x86::_mm_store1_pd</a></li><li><a href="arch/x86/fn._mm_store1_ps.html">arch::x86::_mm_store1_ps</a></li><li><a href="arch/x86/fn._mm_store_epi32.html">arch::x86::_mm_store_epi32</a></li><li><a href="arch/x86/fn._mm_store_epi64.html">arch::x86::_mm_store_epi64</a></li><li><a href="arch/x86/fn._mm_store_pd.html">arch::x86::_mm_store_pd</a></li><li><a href="arch/x86/fn._mm_store_pd1.html">arch::x86::_mm_store_pd1</a></li><li><a href="arch/x86/fn._mm_store_ps.html">arch::x86::_mm_store_ps</a></li><li><a href="arch/x86/fn._mm_store_ps1.html">arch::x86::_mm_store_ps1</a></li><li><a href="arch/x86/fn._mm_store_sd.html">arch::x86::_mm_store_sd</a></li><li><a href="arch/x86/fn._mm_store_si128.html">arch::x86::_mm_store_si128</a></li><li><a href="arch/x86/fn._mm_store_ss.html">arch::x86::_mm_store_ss</a></li><li><a href="arch/x86/fn._mm_storeh_pd.html">arch::x86::_mm_storeh_pd</a></li><li><a href="arch/x86/fn._mm_storel_epi64.html">arch::x86::_mm_storel_epi64</a></li><li><a href="arch/x86/fn._mm_storel_pd.html">arch::x86::_mm_storel_pd</a></li><li><a href="arch/x86/fn._mm_storer_pd.html">arch::x86::_mm_storer_pd</a></li><li><a href="arch/x86/fn._mm_storer_ps.html">arch::x86::_mm_storer_ps</a></li><li><a href="arch/x86/fn._mm_storeu_epi16.html">arch::x86::_mm_storeu_epi16</a></li><li><a href="arch/x86/fn._mm_storeu_epi32.html">arch::x86::_mm_storeu_epi32</a></li><li><a href="arch/x86/fn._mm_storeu_epi64.html">arch::x86::_mm_storeu_epi64</a></li><li><a href="arch/x86/fn._mm_storeu_epi8.html">arch::x86::_mm_storeu_epi8</a></li><li><a href="arch/x86/fn._mm_storeu_pd.html">arch::x86::_mm_storeu_pd</a></li><li><a href="arch/x86/fn._mm_storeu_ps.html">arch::x86::_mm_storeu_ps</a></li><li><a href="arch/x86/fn._mm_storeu_si128.html">arch::x86::_mm_storeu_si128</a></li><li><a href="arch/x86/fn._mm_stream_pd.html">arch::x86::_mm_stream_pd</a></li><li><a href="arch/x86/fn._mm_stream_ps.html">arch::x86::_mm_stream_ps</a></li><li><a href="arch/x86/fn._mm_stream_sd.html">arch::x86::_mm_stream_sd</a></li><li><a href="arch/x86/fn._mm_stream_si128.html">arch::x86::_mm_stream_si128</a></li><li><a href="arch/x86/fn._mm_stream_si32.html">arch::x86::_mm_stream_si32</a></li><li><a href="arch/x86/fn._mm_stream_ss.html">arch::x86::_mm_stream_ss</a></li><li><a href="arch/x86/fn._mm_sub_epi16.html">arch::x86::_mm_sub_epi16</a></li><li><a href="arch/x86/fn._mm_sub_epi32.html">arch::x86::_mm_sub_epi32</a></li><li><a href="arch/x86/fn._mm_sub_epi64.html">arch::x86::_mm_sub_epi64</a></li><li><a href="arch/x86/fn._mm_sub_epi8.html">arch::x86::_mm_sub_epi8</a></li><li><a href="arch/x86/fn._mm_sub_pd.html">arch::x86::_mm_sub_pd</a></li><li><a href="arch/x86/fn._mm_sub_ps.html">arch::x86::_mm_sub_ps</a></li><li><a href="arch/x86/fn._mm_sub_round_sd.html">arch::x86::_mm_sub_round_sd</a></li><li><a href="arch/x86/fn._mm_sub_round_ss.html">arch::x86::_mm_sub_round_ss</a></li><li><a href="arch/x86/fn._mm_sub_sd.html">arch::x86::_mm_sub_sd</a></li><li><a href="arch/x86/fn._mm_sub_ss.html">arch::x86::_mm_sub_ss</a></li><li><a href="arch/x86/fn._mm_subs_epi16.html">arch::x86::_mm_subs_epi16</a></li><li><a href="arch/x86/fn._mm_subs_epi8.html">arch::x86::_mm_subs_epi8</a></li><li><a href="arch/x86/fn._mm_subs_epu16.html">arch::x86::_mm_subs_epu16</a></li><li><a href="arch/x86/fn._mm_subs_epu8.html">arch::x86::_mm_subs_epu8</a></li><li><a href="arch/x86/fn._mm_ternarylogic_epi32.html">arch::x86::_mm_ternarylogic_epi32</a></li><li><a href="arch/x86/fn._mm_ternarylogic_epi64.html">arch::x86::_mm_ternarylogic_epi64</a></li><li><a href="arch/x86/fn._mm_test_all_ones.html">arch::x86::_mm_test_all_ones</a></li><li><a href="arch/x86/fn._mm_test_all_zeros.html">arch::x86::_mm_test_all_zeros</a></li><li><a href="arch/x86/fn._mm_test_epi16_mask.html">arch::x86::_mm_test_epi16_mask</a></li><li><a href="arch/x86/fn._mm_test_epi32_mask.html">arch::x86::_mm_test_epi32_mask</a></li><li><a href="arch/x86/fn._mm_test_epi64_mask.html">arch::x86::_mm_test_epi64_mask</a></li><li><a href="arch/x86/fn._mm_test_epi8_mask.html">arch::x86::_mm_test_epi8_mask</a></li><li><a href="arch/x86/fn._mm_test_mix_ones_zeros.html">arch::x86::_mm_test_mix_ones_zeros</a></li><li><a href="arch/x86/fn._mm_testc_pd.html">arch::x86::_mm_testc_pd</a></li><li><a href="arch/x86/fn._mm_testc_ps.html">arch::x86::_mm_testc_ps</a></li><li><a href="arch/x86/fn._mm_testc_si128.html">arch::x86::_mm_testc_si128</a></li><li><a href="arch/x86/fn._mm_testn_epi16_mask.html">arch::x86::_mm_testn_epi16_mask</a></li><li><a href="arch/x86/fn._mm_testn_epi32_mask.html">arch::x86::_mm_testn_epi32_mask</a></li><li><a href="arch/x86/fn._mm_testn_epi64_mask.html">arch::x86::_mm_testn_epi64_mask</a></li><li><a href="arch/x86/fn._mm_testn_epi8_mask.html">arch::x86::_mm_testn_epi8_mask</a></li><li><a href="arch/x86/fn._mm_testnzc_pd.html">arch::x86::_mm_testnzc_pd</a></li><li><a href="arch/x86/fn._mm_testnzc_ps.html">arch::x86::_mm_testnzc_ps</a></li><li><a href="arch/x86/fn._mm_testnzc_si128.html">arch::x86::_mm_testnzc_si128</a></li><li><a href="arch/x86/fn._mm_testz_pd.html">arch::x86::_mm_testz_pd</a></li><li><a href="arch/x86/fn._mm_testz_ps.html">arch::x86::_mm_testz_ps</a></li><li><a href="arch/x86/fn._mm_testz_si128.html">arch::x86::_mm_testz_si128</a></li><li><a href="arch/x86/fn._mm_tzcnt_32.html">arch::x86::_mm_tzcnt_32</a></li><li><a href="arch/x86/fn._mm_ucomieq_sd.html">arch::x86::_mm_ucomieq_sd</a></li><li><a href="arch/x86/fn._mm_ucomieq_ss.html">arch::x86::_mm_ucomieq_ss</a></li><li><a href="arch/x86/fn._mm_ucomige_sd.html">arch::x86::_mm_ucomige_sd</a></li><li><a href="arch/x86/fn._mm_ucomige_ss.html">arch::x86::_mm_ucomige_ss</a></li><li><a href="arch/x86/fn._mm_ucomigt_sd.html">arch::x86::_mm_ucomigt_sd</a></li><li><a href="arch/x86/fn._mm_ucomigt_ss.html">arch::x86::_mm_ucomigt_ss</a></li><li><a href="arch/x86/fn._mm_ucomile_sd.html">arch::x86::_mm_ucomile_sd</a></li><li><a href="arch/x86/fn._mm_ucomile_ss.html">arch::x86::_mm_ucomile_ss</a></li><li><a href="arch/x86/fn._mm_ucomilt_sd.html">arch::x86::_mm_ucomilt_sd</a></li><li><a href="arch/x86/fn._mm_ucomilt_ss.html">arch::x86::_mm_ucomilt_ss</a></li><li><a href="arch/x86/fn._mm_ucomineq_sd.html">arch::x86::_mm_ucomineq_sd</a></li><li><a href="arch/x86/fn._mm_ucomineq_ss.html">arch::x86::_mm_ucomineq_ss</a></li><li><a href="arch/x86/fn._mm_undefined_pd.html">arch::x86::_mm_undefined_pd</a></li><li><a href="arch/x86/fn._mm_undefined_ps.html">arch::x86::_mm_undefined_ps</a></li><li><a href="arch/x86/fn._mm_undefined_si128.html">arch::x86::_mm_undefined_si128</a></li><li><a href="arch/x86/fn._mm_unpackhi_epi16.html">arch::x86::_mm_unpackhi_epi16</a></li><li><a href="arch/x86/fn._mm_unpackhi_epi32.html">arch::x86::_mm_unpackhi_epi32</a></li><li><a href="arch/x86/fn._mm_unpackhi_epi64.html">arch::x86::_mm_unpackhi_epi64</a></li><li><a href="arch/x86/fn._mm_unpackhi_epi8.html">arch::x86::_mm_unpackhi_epi8</a></li><li><a href="arch/x86/fn._mm_unpackhi_pd.html">arch::x86::_mm_unpackhi_pd</a></li><li><a href="arch/x86/fn._mm_unpackhi_ps.html">arch::x86::_mm_unpackhi_ps</a></li><li><a href="arch/x86/fn._mm_unpacklo_epi16.html">arch::x86::_mm_unpacklo_epi16</a></li><li><a href="arch/x86/fn._mm_unpacklo_epi32.html">arch::x86::_mm_unpacklo_epi32</a></li><li><a href="arch/x86/fn._mm_unpacklo_epi64.html">arch::x86::_mm_unpacklo_epi64</a></li><li><a href="arch/x86/fn._mm_unpacklo_epi8.html">arch::x86::_mm_unpacklo_epi8</a></li><li><a href="arch/x86/fn._mm_unpacklo_pd.html">arch::x86::_mm_unpacklo_pd</a></li><li><a href="arch/x86/fn._mm_unpacklo_ps.html">arch::x86::_mm_unpacklo_ps</a></li><li><a href="arch/x86/fn._mm_xor_epi32.html">arch::x86::_mm_xor_epi32</a></li><li><a href="arch/x86/fn._mm_xor_epi64.html">arch::x86::_mm_xor_epi64</a></li><li><a href="arch/x86/fn._mm_xor_pd.html">arch::x86::_mm_xor_pd</a></li><li><a href="arch/x86/fn._mm_xor_ps.html">arch::x86::_mm_xor_ps</a></li><li><a href="arch/x86/fn._mm_xor_si128.html">arch::x86::_mm_xor_si128</a></li><li><a href="arch/x86/fn._mulx_u32.html">arch::x86::_mulx_u32</a></li><li><a href="arch/x86/fn._pdep_u32.html">arch::x86::_pdep_u32</a></li><li><a href="arch/x86/fn._pext_u32.html">arch::x86::_pext_u32</a></li><li><a href="arch/x86/fn._popcnt32.html">arch::x86::_popcnt32</a></li><li><a href="arch/x86/fn._rdrand16_step.html">arch::x86::_rdrand16_step</a></li><li><a href="arch/x86/fn._rdrand32_step.html">arch::x86::_rdrand32_step</a></li><li><a href="arch/x86/fn._rdseed16_step.html">arch::x86::_rdseed16_step</a></li><li><a href="arch/x86/fn._rdseed32_step.html">arch::x86::_rdseed32_step</a></li><li><a href="arch/x86/fn._rdtsc.html">arch::x86::_rdtsc</a></li><li><a href="arch/x86/fn._store_mask32.html">arch::x86::_store_mask32</a></li><li><a href="arch/x86/fn._store_mask64.html">arch::x86::_store_mask64</a></li><li><a href="arch/x86/fn._subborrow_u32.html">arch::x86::_subborrow_u32</a></li><li><a href="arch/x86/fn._t1mskc_u32.html">arch::x86::_t1mskc_u32</a></li><li><a href="arch/x86/fn._t1mskc_u64.html">arch::x86::_t1mskc_u64</a></li><li><a href="arch/x86/fn._tzcnt_u32.html">arch::x86::_tzcnt_u32</a></li><li><a href="arch/x86/fn._tzmsk_u32.html">arch::x86::_tzmsk_u32</a></li><li><a href="arch/x86/fn._tzmsk_u64.html">arch::x86::_tzmsk_u64</a></li><li><a href="arch/x86/fn._xabort.html">arch::x86::_xabort</a></li><li><a href="arch/x86/fn._xabort_code.html">arch::x86::_xabort_code</a></li><li><a href="arch/x86/fn._xbegin.html">arch::x86::_xbegin</a></li><li><a href="arch/x86/fn._xend.html">arch::x86::_xend</a></li><li><a href="arch/x86/fn._xgetbv.html">arch::x86::_xgetbv</a></li><li><a href="arch/x86/fn._xrstor.html">arch::x86::_xrstor</a></li><li><a href="arch/x86/fn._xrstors.html">arch::x86::_xrstors</a></li><li><a href="arch/x86/fn._xsave.html">arch::x86::_xsave</a></li><li><a href="arch/x86/fn._xsavec.html">arch::x86::_xsavec</a></li><li><a href="arch/x86/fn._xsaveopt.html">arch::x86::_xsaveopt</a></li><li><a href="arch/x86/fn._xsaves.html">arch::x86::_xsaves</a></li><li><a href="arch/x86/fn._xsetbv.html">arch::x86::_xsetbv</a></li><li><a href="arch/x86/fn._xtest.html">arch::x86::_xtest</a></li><li><a href="arch/x86/fn.has_cpuid.html">arch::x86::has_cpuid</a></li><li><a href="arch/x86/fn.ud2.html">arch::x86::ud2</a></li><li><a href="arch/x86_64/fn._MM_GET_EXCEPTION_MASK.html">arch::x86_64::_MM_GET_EXCEPTION_MASK</a></li><li><a href="arch/x86_64/fn._MM_GET_EXCEPTION_STATE.html">arch::x86_64::_MM_GET_EXCEPTION_STATE</a></li><li><a href="arch/x86_64/fn._MM_GET_FLUSH_ZERO_MODE.html">arch::x86_64::_MM_GET_FLUSH_ZERO_MODE</a></li><li><a href="arch/x86_64/fn._MM_GET_ROUNDING_MODE.html">arch::x86_64::_MM_GET_ROUNDING_MODE</a></li><li><a href="arch/x86_64/fn._MM_SET_EXCEPTION_MASK.html">arch::x86_64::_MM_SET_EXCEPTION_MASK</a></li><li><a href="arch/x86_64/fn._MM_SET_EXCEPTION_STATE.html">arch::x86_64::_MM_SET_EXCEPTION_STATE</a></li><li><a href="arch/x86_64/fn._MM_SET_FLUSH_ZERO_MODE.html">arch::x86_64::_MM_SET_FLUSH_ZERO_MODE</a></li><li><a href="arch/x86_64/fn._MM_SET_ROUNDING_MODE.html">arch::x86_64::_MM_SET_ROUNDING_MODE</a></li><li><a href="arch/x86_64/fn._MM_SHUFFLE.html">arch::x86_64::_MM_SHUFFLE</a></li><li><a href="arch/x86_64/fn._MM_TRANSPOSE4_PS.html">arch::x86_64::_MM_TRANSPOSE4_PS</a></li><li><a href="arch/x86_64/fn.__cpuid.html">arch::x86_64::__cpuid</a></li><li><a href="arch/x86_64/fn.__cpuid_count.html">arch::x86_64::__cpuid_count</a></li><li><a href="arch/x86_64/fn.__get_cpuid_max.html">arch::x86_64::__get_cpuid_max</a></li><li><a href="arch/x86_64/fn.__rdtscp.html">arch::x86_64::__rdtscp</a></li><li><a href="arch/x86_64/fn._addcarry_u32.html">arch::x86_64::_addcarry_u32</a></li><li><a href="arch/x86_64/fn._addcarry_u64.html">arch::x86_64::_addcarry_u64</a></li><li><a href="arch/x86_64/fn._addcarryx_u32.html">arch::x86_64::_addcarryx_u32</a></li><li><a href="arch/x86_64/fn._addcarryx_u64.html">arch::x86_64::_addcarryx_u64</a></li><li><a href="arch/x86_64/fn._andn_u32.html">arch::x86_64::_andn_u32</a></li><li><a href="arch/x86_64/fn._andn_u64.html">arch::x86_64::_andn_u64</a></li><li><a href="arch/x86_64/fn._bextr2_u32.html">arch::x86_64::_bextr2_u32</a></li><li><a href="arch/x86_64/fn._bextr2_u64.html">arch::x86_64::_bextr2_u64</a></li><li><a href="arch/x86_64/fn._bextr_u32.html">arch::x86_64::_bextr_u32</a></li><li><a href="arch/x86_64/fn._bextr_u64.html">arch::x86_64::_bextr_u64</a></li><li><a href="arch/x86_64/fn._bittest.html">arch::x86_64::_bittest</a></li><li><a href="arch/x86_64/fn._bittest64.html">arch::x86_64::_bittest64</a></li><li><a href="arch/x86_64/fn._bittestandcomplement.html">arch::x86_64::_bittestandcomplement</a></li><li><a href="arch/x86_64/fn._bittestandcomplement64.html">arch::x86_64::_bittestandcomplement64</a></li><li><a href="arch/x86_64/fn._bittestandreset.html">arch::x86_64::_bittestandreset</a></li><li><a href="arch/x86_64/fn._bittestandreset64.html">arch::x86_64::_bittestandreset64</a></li><li><a href="arch/x86_64/fn._bittestandset.html">arch::x86_64::_bittestandset</a></li><li><a href="arch/x86_64/fn._bittestandset64.html">arch::x86_64::_bittestandset64</a></li><li><a href="arch/x86_64/fn._blcfill_u32.html">arch::x86_64::_blcfill_u32</a></li><li><a href="arch/x86_64/fn._blcfill_u64.html">arch::x86_64::_blcfill_u64</a></li><li><a href="arch/x86_64/fn._blci_u32.html">arch::x86_64::_blci_u32</a></li><li><a href="arch/x86_64/fn._blci_u64.html">arch::x86_64::_blci_u64</a></li><li><a href="arch/x86_64/fn._blcic_u32.html">arch::x86_64::_blcic_u32</a></li><li><a href="arch/x86_64/fn._blcic_u64.html">arch::x86_64::_blcic_u64</a></li><li><a href="arch/x86_64/fn._blcmsk_u32.html">arch::x86_64::_blcmsk_u32</a></li><li><a href="arch/x86_64/fn._blcmsk_u64.html">arch::x86_64::_blcmsk_u64</a></li><li><a href="arch/x86_64/fn._blcs_u32.html">arch::x86_64::_blcs_u32</a></li><li><a href="arch/x86_64/fn._blcs_u64.html">arch::x86_64::_blcs_u64</a></li><li><a href="arch/x86_64/fn._blsfill_u32.html">arch::x86_64::_blsfill_u32</a></li><li><a href="arch/x86_64/fn._blsfill_u64.html">arch::x86_64::_blsfill_u64</a></li><li><a href="arch/x86_64/fn._blsi_u32.html">arch::x86_64::_blsi_u32</a></li><li><a href="arch/x86_64/fn._blsi_u64.html">arch::x86_64::_blsi_u64</a></li><li><a href="arch/x86_64/fn._blsic_u32.html">arch::x86_64::_blsic_u32</a></li><li><a href="arch/x86_64/fn._blsic_u64.html">arch::x86_64::_blsic_u64</a></li><li><a href="arch/x86_64/fn._blsmsk_u32.html">arch::x86_64::_blsmsk_u32</a></li><li><a href="arch/x86_64/fn._blsmsk_u64.html">arch::x86_64::_blsmsk_u64</a></li><li><a href="arch/x86_64/fn._blsr_u32.html">arch::x86_64::_blsr_u32</a></li><li><a href="arch/x86_64/fn._blsr_u64.html">arch::x86_64::_blsr_u64</a></li><li><a href="arch/x86_64/fn._bswap.html">arch::x86_64::_bswap</a></li><li><a href="arch/x86_64/fn._bswap64.html">arch::x86_64::_bswap64</a></li><li><a href="arch/x86_64/fn._bzhi_u32.html">arch::x86_64::_bzhi_u32</a></li><li><a href="arch/x86_64/fn._bzhi_u64.html">arch::x86_64::_bzhi_u64</a></li><li><a href="arch/x86_64/fn._fxrstor.html">arch::x86_64::_fxrstor</a></li><li><a href="arch/x86_64/fn._fxrstor64.html">arch::x86_64::_fxrstor64</a></li><li><a href="arch/x86_64/fn._fxsave.html">arch::x86_64::_fxsave</a></li><li><a href="arch/x86_64/fn._fxsave64.html">arch::x86_64::_fxsave64</a></li><li><a href="arch/x86_64/fn._kadd_mask32.html">arch::x86_64::_kadd_mask32</a></li><li><a href="arch/x86_64/fn._kadd_mask64.html">arch::x86_64::_kadd_mask64</a></li><li><a href="arch/x86_64/fn._kand_mask16.html">arch::x86_64::_kand_mask16</a></li><li><a href="arch/x86_64/fn._kand_mask32.html">arch::x86_64::_kand_mask32</a></li><li><a href="arch/x86_64/fn._kand_mask64.html">arch::x86_64::_kand_mask64</a></li><li><a href="arch/x86_64/fn._kandn_mask16.html">arch::x86_64::_kandn_mask16</a></li><li><a href="arch/x86_64/fn._kandn_mask32.html">arch::x86_64::_kandn_mask32</a></li><li><a href="arch/x86_64/fn._kandn_mask64.html">arch::x86_64::_kandn_mask64</a></li><li><a href="arch/x86_64/fn._knot_mask16.html">arch::x86_64::_knot_mask16</a></li><li><a href="arch/x86_64/fn._knot_mask32.html">arch::x86_64::_knot_mask32</a></li><li><a href="arch/x86_64/fn._knot_mask64.html">arch::x86_64::_knot_mask64</a></li><li><a href="arch/x86_64/fn._kor_mask16.html">arch::x86_64::_kor_mask16</a></li><li><a href="arch/x86_64/fn._kor_mask32.html">arch::x86_64::_kor_mask32</a></li><li><a href="arch/x86_64/fn._kor_mask64.html">arch::x86_64::_kor_mask64</a></li><li><a href="arch/x86_64/fn._kxnor_mask16.html">arch::x86_64::_kxnor_mask16</a></li><li><a href="arch/x86_64/fn._kxnor_mask32.html">arch::x86_64::_kxnor_mask32</a></li><li><a href="arch/x86_64/fn._kxnor_mask64.html">arch::x86_64::_kxnor_mask64</a></li><li><a href="arch/x86_64/fn._kxor_mask16.html">arch::x86_64::_kxor_mask16</a></li><li><a href="arch/x86_64/fn._kxor_mask32.html">arch::x86_64::_kxor_mask32</a></li><li><a href="arch/x86_64/fn._kxor_mask64.html">arch::x86_64::_kxor_mask64</a></li><li><a href="arch/x86_64/fn._load_mask32.html">arch::x86_64::_load_mask32</a></li><li><a href="arch/x86_64/fn._load_mask64.html">arch::x86_64::_load_mask64</a></li><li><a href="arch/x86_64/fn._lzcnt_u32.html">arch::x86_64::_lzcnt_u32</a></li><li><a href="arch/x86_64/fn._lzcnt_u64.html">arch::x86_64::_lzcnt_u64</a></li><li><a href="arch/x86_64/fn._mm256_abs_epi16.html">arch::x86_64::_mm256_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_abs_epi32.html">arch::x86_64::_mm256_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_abs_epi64.html">arch::x86_64::_mm256_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm256_abs_epi8.html">arch::x86_64::_mm256_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_add_epi16.html">arch::x86_64::_mm256_add_epi16</a></li><li><a href="arch/x86_64/fn._mm256_add_epi32.html">arch::x86_64::_mm256_add_epi32</a></li><li><a href="arch/x86_64/fn._mm256_add_epi64.html">arch::x86_64::_mm256_add_epi64</a></li><li><a href="arch/x86_64/fn._mm256_add_epi8.html">arch::x86_64::_mm256_add_epi8</a></li><li><a href="arch/x86_64/fn._mm256_add_pd.html">arch::x86_64::_mm256_add_pd</a></li><li><a href="arch/x86_64/fn._mm256_add_ps.html">arch::x86_64::_mm256_add_ps</a></li><li><a href="arch/x86_64/fn._mm256_adds_epi16.html">arch::x86_64::_mm256_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm256_adds_epi8.html">arch::x86_64::_mm256_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm256_adds_epu16.html">arch::x86_64::_mm256_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm256_adds_epu8.html">arch::x86_64::_mm256_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm256_addsub_pd.html">arch::x86_64::_mm256_addsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_addsub_ps.html">arch::x86_64::_mm256_addsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_aesdec_epi128.html">arch::x86_64::_mm256_aesdec_epi128</a></li><li><a href="arch/x86_64/fn._mm256_aesdeclast_epi128.html">arch::x86_64::_mm256_aesdeclast_epi128</a></li><li><a href="arch/x86_64/fn._mm256_aesenc_epi128.html">arch::x86_64::_mm256_aesenc_epi128</a></li><li><a href="arch/x86_64/fn._mm256_aesenclast_epi128.html">arch::x86_64::_mm256_aesenclast_epi128</a></li><li><a href="arch/x86_64/fn._mm256_alignr_epi32.html">arch::x86_64::_mm256_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm256_alignr_epi64.html">arch::x86_64::_mm256_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm256_alignr_epi8.html">arch::x86_64::_mm256_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm256_and_pd.html">arch::x86_64::_mm256_and_pd</a></li><li><a href="arch/x86_64/fn._mm256_and_ps.html">arch::x86_64::_mm256_and_ps</a></li><li><a href="arch/x86_64/fn._mm256_and_si256.html">arch::x86_64::_mm256_and_si256</a></li><li><a href="arch/x86_64/fn._mm256_andnot_pd.html">arch::x86_64::_mm256_andnot_pd</a></li><li><a href="arch/x86_64/fn._mm256_andnot_ps.html">arch::x86_64::_mm256_andnot_ps</a></li><li><a href="arch/x86_64/fn._mm256_andnot_si256.html">arch::x86_64::_mm256_andnot_si256</a></li><li><a href="arch/x86_64/fn._mm256_avg_epu16.html">arch::x86_64::_mm256_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm256_avg_epu8.html">arch::x86_64::_mm256_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm256_bitshuffle_epi64_mask.html">arch::x86_64::_mm256_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_blend_epi16.html">arch::x86_64::_mm256_blend_epi16</a></li><li><a href="arch/x86_64/fn._mm256_blend_epi32.html">arch::x86_64::_mm256_blend_epi32</a></li><li><a href="arch/x86_64/fn._mm256_blend_pd.html">arch::x86_64::_mm256_blend_pd</a></li><li><a href="arch/x86_64/fn._mm256_blend_ps.html">arch::x86_64::_mm256_blend_ps</a></li><li><a href="arch/x86_64/fn._mm256_blendv_epi8.html">arch::x86_64::_mm256_blendv_epi8</a></li><li><a href="arch/x86_64/fn._mm256_blendv_pd.html">arch::x86_64::_mm256_blendv_pd</a></li><li><a href="arch/x86_64/fn._mm256_blendv_ps.html">arch::x86_64::_mm256_blendv_ps</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_f32x4.html">arch::x86_64::_mm256_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_i32x4.html">arch::x86_64::_mm256_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_pd.html">arch::x86_64::_mm256_broadcast_pd</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_ps.html">arch::x86_64::_mm256_broadcast_ps</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_sd.html">arch::x86_64::_mm256_broadcast_sd</a></li><li><a href="arch/x86_64/fn._mm256_broadcast_ss.html">arch::x86_64::_mm256_broadcast_ss</a></li><li><a href="arch/x86_64/fn._mm256_broadcastb_epi8.html">arch::x86_64::_mm256_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm256_broadcastd_epi32.html">arch::x86_64::_mm256_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_broadcastmb_epi64.html">arch::x86_64::_mm256_broadcastmb_epi64</a></li><li><a href="arch/x86_64/fn._mm256_broadcastmw_epi32.html">arch::x86_64::_mm256_broadcastmw_epi32</a></li><li><a href="arch/x86_64/fn._mm256_broadcastq_epi64.html">arch::x86_64::_mm256_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm256_broadcastsd_pd.html">arch::x86_64::_mm256_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm256_broadcastsi128_si256.html">arch::x86_64::_mm256_broadcastsi128_si256</a></li><li><a href="arch/x86_64/fn._mm256_broadcastss_ps.html">arch::x86_64::_mm256_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm256_broadcastw_epi16.html">arch::x86_64::_mm256_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm256_bslli_epi128.html">arch::x86_64::_mm256_bslli_epi128</a></li><li><a href="arch/x86_64/fn._mm256_bsrli_epi128.html">arch::x86_64::_mm256_bsrli_epi128</a></li><li><a href="arch/x86_64/fn._mm256_castpd128_pd256.html">arch::x86_64::_mm256_castpd128_pd256</a></li><li><a href="arch/x86_64/fn._mm256_castpd256_pd128.html">arch::x86_64::_mm256_castpd256_pd128</a></li><li><a href="arch/x86_64/fn._mm256_castpd_ps.html">arch::x86_64::_mm256_castpd_ps</a></li><li><a href="arch/x86_64/fn._mm256_castpd_si256.html">arch::x86_64::_mm256_castpd_si256</a></li><li><a href="arch/x86_64/fn._mm256_castps128_ps256.html">arch::x86_64::_mm256_castps128_ps256</a></li><li><a href="arch/x86_64/fn._mm256_castps256_ps128.html">arch::x86_64::_mm256_castps256_ps128</a></li><li><a href="arch/x86_64/fn._mm256_castps_pd.html">arch::x86_64::_mm256_castps_pd</a></li><li><a href="arch/x86_64/fn._mm256_castps_si256.html">arch::x86_64::_mm256_castps_si256</a></li><li><a href="arch/x86_64/fn._mm256_castsi128_si256.html">arch::x86_64::_mm256_castsi128_si256</a></li><li><a href="arch/x86_64/fn._mm256_castsi256_pd.html">arch::x86_64::_mm256_castsi256_pd</a></li><li><a href="arch/x86_64/fn._mm256_castsi256_ps.html">arch::x86_64::_mm256_castsi256_ps</a></li><li><a href="arch/x86_64/fn._mm256_castsi256_si128.html">arch::x86_64::_mm256_castsi256_si128</a></li><li><a href="arch/x86_64/fn._mm256_ceil_pd.html">arch::x86_64::_mm256_ceil_pd</a></li><li><a href="arch/x86_64/fn._mm256_ceil_ps.html">arch::x86_64::_mm256_ceil_ps</a></li><li><a href="arch/x86_64/fn._mm256_clmulepi64_epi128.html">arch::x86_64::_mm256_clmulepi64_epi128</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epi16_mask.html">arch::x86_64::_mm256_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epi32_mask.html">arch::x86_64::_mm256_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epi64_mask.html">arch::x86_64::_mm256_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epi8_mask.html">arch::x86_64::_mm256_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epu16_mask.html">arch::x86_64::_mm256_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epu32_mask.html">arch::x86_64::_mm256_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epu64_mask.html">arch::x86_64::_mm256_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_epu8_mask.html">arch::x86_64::_mm256_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_pd.html">arch::x86_64::_mm256_cmp_pd</a></li><li><a href="arch/x86_64/fn._mm256_cmp_pd_mask.html">arch::x86_64::_mm256_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmp_ps.html">arch::x86_64::_mm256_cmp_ps</a></li><li><a href="arch/x86_64/fn._mm256_cmp_ps_mask.html">arch::x86_64::_mm256_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi16.html">arch::x86_64::_mm256_cmpeq_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi16_mask.html">arch::x86_64::_mm256_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi32.html">arch::x86_64::_mm256_cmpeq_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi32_mask.html">arch::x86_64::_mm256_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi64.html">arch::x86_64::_mm256_cmpeq_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi64_mask.html">arch::x86_64::_mm256_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi8.html">arch::x86_64::_mm256_cmpeq_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epi8_mask.html">arch::x86_64::_mm256_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epu16_mask.html">arch::x86_64::_mm256_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epu32_mask.html">arch::x86_64::_mm256_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epu64_mask.html">arch::x86_64::_mm256_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpeq_epu8_mask.html">arch::x86_64::_mm256_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epi16_mask.html">arch::x86_64::_mm256_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epi32_mask.html">arch::x86_64::_mm256_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epi64_mask.html">arch::x86_64::_mm256_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epi8_mask.html">arch::x86_64::_mm256_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epu16_mask.html">arch::x86_64::_mm256_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epu32_mask.html">arch::x86_64::_mm256_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epu64_mask.html">arch::x86_64::_mm256_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpge_epu8_mask.html">arch::x86_64::_mm256_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi16.html">arch::x86_64::_mm256_cmpgt_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi16_mask.html">arch::x86_64::_mm256_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi32.html">arch::x86_64::_mm256_cmpgt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi32_mask.html">arch::x86_64::_mm256_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi64.html">arch::x86_64::_mm256_cmpgt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi64_mask.html">arch::x86_64::_mm256_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi8.html">arch::x86_64::_mm256_cmpgt_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epi8_mask.html">arch::x86_64::_mm256_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epu16_mask.html">arch::x86_64::_mm256_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epu32_mask.html">arch::x86_64::_mm256_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epu64_mask.html">arch::x86_64::_mm256_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpgt_epu8_mask.html">arch::x86_64::_mm256_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epi16_mask.html">arch::x86_64::_mm256_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epi32_mask.html">arch::x86_64::_mm256_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epi64_mask.html">arch::x86_64::_mm256_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epi8_mask.html">arch::x86_64::_mm256_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epu16_mask.html">arch::x86_64::_mm256_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epu32_mask.html">arch::x86_64::_mm256_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epu64_mask.html">arch::x86_64::_mm256_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmple_epu8_mask.html">arch::x86_64::_mm256_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epi16_mask.html">arch::x86_64::_mm256_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epi32_mask.html">arch::x86_64::_mm256_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epi64_mask.html">arch::x86_64::_mm256_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epi8_mask.html">arch::x86_64::_mm256_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epu16_mask.html">arch::x86_64::_mm256_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epu32_mask.html">arch::x86_64::_mm256_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epu64_mask.html">arch::x86_64::_mm256_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmplt_epu8_mask.html">arch::x86_64::_mm256_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epi16_mask.html">arch::x86_64::_mm256_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epi32_mask.html">arch::x86_64::_mm256_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epi64_mask.html">arch::x86_64::_mm256_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epi8_mask.html">arch::x86_64::_mm256_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epu16_mask.html">arch::x86_64::_mm256_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epu32_mask.html">arch::x86_64::_mm256_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epu64_mask.html">arch::x86_64::_mm256_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_cmpneq_epu8_mask.html">arch::x86_64::_mm256_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_conflict_epi32.html">arch::x86_64::_mm256_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm256_conflict_epi64.html">arch::x86_64::_mm256_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi16_epi32.html">arch::x86_64::_mm256_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi16_epi64.html">arch::x86_64::_mm256_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi16_epi8.html">arch::x86_64::_mm256_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi32_epi16.html">arch::x86_64::_mm256_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi32_epi64.html">arch::x86_64::_mm256_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi32_epi8.html">arch::x86_64::_mm256_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi32_pd.html">arch::x86_64::_mm256_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi32_ps.html">arch::x86_64::_mm256_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi64_epi16.html">arch::x86_64::_mm256_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi64_epi32.html">arch::x86_64::_mm256_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi64_epi8.html">arch::x86_64::_mm256_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi8_epi16.html">arch::x86_64::_mm256_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi8_epi32.html">arch::x86_64::_mm256_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtepi8_epi64.html">arch::x86_64::_mm256_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu16_epi32.html">arch::x86_64::_mm256_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu16_epi64.html">arch::x86_64::_mm256_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu32_epi64.html">arch::x86_64::_mm256_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu32_pd.html">arch::x86_64::_mm256_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu8_epi16.html">arch::x86_64::_mm256_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu8_epi32.html">arch::x86_64::_mm256_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtepu8_epi64.html">arch::x86_64::_mm256_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_cvtne2ps_pbh.html">arch::x86_64::_mm256_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_cvtneps_pbh.html">arch::x86_64::_mm256_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_cvtpd_epi32.html">arch::x86_64::_mm256_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtpd_epu32.html">arch::x86_64::_mm256_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_cvtpd_ps.html">arch::x86_64::_mm256_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm256_cvtph_ps.html">arch::x86_64::_mm256_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm256_cvtps_epi32.html">arch::x86_64::_mm256_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtps_epu32.html">arch::x86_64::_mm256_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_cvtps_pd.html">arch::x86_64::_mm256_cvtps_pd</a></li><li><a href="arch/x86_64/fn._mm256_cvtps_ph.html">arch::x86_64::_mm256_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm256_cvtsd_f64.html">arch::x86_64::_mm256_cvtsd_f64</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi16_epi8.html">arch::x86_64::_mm256_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi32_epi16.html">arch::x86_64::_mm256_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi32_epi8.html">arch::x86_64::_mm256_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi64_epi16.html">arch::x86_64::_mm256_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi64_epi32.html">arch::x86_64::_mm256_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtsepi64_epi8.html">arch::x86_64::_mm256_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtsi256_si32.html">arch::x86_64::_mm256_cvtsi256_si32</a></li><li><a href="arch/x86_64/fn._mm256_cvtss_f32.html">arch::x86_64::_mm256_cvtss_f32</a></li><li><a href="arch/x86_64/fn._mm256_cvttpd_epi32.html">arch::x86_64::_mm256_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvttpd_epu32.html">arch::x86_64::_mm256_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_cvttps_epi32.html">arch::x86_64::_mm256_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvttps_epu32.html">arch::x86_64::_mm256_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi16_epi8.html">arch::x86_64::_mm256_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi32_epi16.html">arch::x86_64::_mm256_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi32_epi8.html">arch::x86_64::_mm256_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi64_epi16.html">arch::x86_64::_mm256_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi64_epi32.html">arch::x86_64::_mm256_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_cvtusepi64_epi8.html">arch::x86_64::_mm256_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_dbsad_epu8.html">arch::x86_64::_mm256_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm256_div_pd.html">arch::x86_64::_mm256_div_pd</a></li><li><a href="arch/x86_64/fn._mm256_div_ps.html">arch::x86_64::_mm256_div_ps</a></li><li><a href="arch/x86_64/fn._mm256_dp_ps.html">arch::x86_64::_mm256_dp_ps</a></li><li><a href="arch/x86_64/fn._mm256_dpbf16_ps.html">arch::x86_64::_mm256_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm256_dpbusd_epi32.html">arch::x86_64::_mm256_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_dpbusds_epi32.html">arch::x86_64::_mm256_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_dpwssd_epi32.html">arch::x86_64::_mm256_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_dpwssds_epi32.html">arch::x86_64::_mm256_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_extract_epi16.html">arch::x86_64::_mm256_extract_epi16</a></li><li><a href="arch/x86_64/fn._mm256_extract_epi32.html">arch::x86_64::_mm256_extract_epi32</a></li><li><a href="arch/x86_64/fn._mm256_extract_epi64.html">arch::x86_64::_mm256_extract_epi64</a></li><li><a href="arch/x86_64/fn._mm256_extract_epi8.html">arch::x86_64::_mm256_extract_epi8</a></li><li><a href="arch/x86_64/fn._mm256_extractf128_pd.html">arch::x86_64::_mm256_extractf128_pd</a></li><li><a href="arch/x86_64/fn._mm256_extractf128_ps.html">arch::x86_64::_mm256_extractf128_ps</a></li><li><a href="arch/x86_64/fn._mm256_extractf128_si256.html">arch::x86_64::_mm256_extractf128_si256</a></li><li><a href="arch/x86_64/fn._mm256_extractf32x4_ps.html">arch::x86_64::_mm256_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm256_extracti128_si256.html">arch::x86_64::_mm256_extracti128_si256</a></li><li><a href="arch/x86_64/fn._mm256_extracti32x4_epi32.html">arch::x86_64::_mm256_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm256_fixupimm_pd.html">arch::x86_64::_mm256_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm256_fixupimm_ps.html">arch::x86_64::_mm256_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm256_floor_pd.html">arch::x86_64::_mm256_floor_pd</a></li><li><a href="arch/x86_64/fn._mm256_floor_ps.html">arch::x86_64::_mm256_floor_ps</a></li><li><a href="arch/x86_64/fn._mm256_fmadd_pd.html">arch::x86_64::_mm256_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_fmadd_ps.html">arch::x86_64::_mm256_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_fmaddsub_pd.html">arch::x86_64::_mm256_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_fmaddsub_ps.html">arch::x86_64::_mm256_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_fmsub_pd.html">arch::x86_64::_mm256_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_fmsub_ps.html">arch::x86_64::_mm256_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_fmsubadd_pd.html">arch::x86_64::_mm256_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_fmsubadd_ps.html">arch::x86_64::_mm256_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_fnmadd_pd.html">arch::x86_64::_mm256_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_fnmadd_ps.html">arch::x86_64::_mm256_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_fnmsub_pd.html">arch::x86_64::_mm256_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_fnmsub_ps.html">arch::x86_64::_mm256_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_getexp_pd.html">arch::x86_64::_mm256_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm256_getexp_ps.html">arch::x86_64::_mm256_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm256_getmant_pd.html">arch::x86_64::_mm256_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm256_getmant_ps.html">arch::x86_64::_mm256_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm256_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm256_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm256_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_gf2p8mul_epi8.html">arch::x86_64::_mm256_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm256_hadd_epi16.html">arch::x86_64::_mm256_hadd_epi16</a></li><li><a href="arch/x86_64/fn._mm256_hadd_epi32.html">arch::x86_64::_mm256_hadd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_hadd_pd.html">arch::x86_64::_mm256_hadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_hadd_ps.html">arch::x86_64::_mm256_hadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_hadds_epi16.html">arch::x86_64::_mm256_hadds_epi16</a></li><li><a href="arch/x86_64/fn._mm256_hsub_epi16.html">arch::x86_64::_mm256_hsub_epi16</a></li><li><a href="arch/x86_64/fn._mm256_hsub_epi32.html">arch::x86_64::_mm256_hsub_epi32</a></li><li><a href="arch/x86_64/fn._mm256_hsub_pd.html">arch::x86_64::_mm256_hsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_hsub_ps.html">arch::x86_64::_mm256_hsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_hsubs_epi16.html">arch::x86_64::_mm256_hsubs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_i32gather_epi32.html">arch::x86_64::_mm256_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm256_i32gather_epi64.html">arch::x86_64::_mm256_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm256_i32gather_pd.html">arch::x86_64::_mm256_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm256_i32gather_ps.html">arch::x86_64::_mm256_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm256_i64gather_epi32.html">arch::x86_64::_mm256_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm256_i64gather_epi64.html">arch::x86_64::_mm256_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm256_i64gather_pd.html">arch::x86_64::_mm256_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm256_i64gather_ps.html">arch::x86_64::_mm256_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm256_insert_epi16.html">arch::x86_64::_mm256_insert_epi16</a></li><li><a href="arch/x86_64/fn._mm256_insert_epi32.html">arch::x86_64::_mm256_insert_epi32</a></li><li><a href="arch/x86_64/fn._mm256_insert_epi64.html">arch::x86_64::_mm256_insert_epi64</a></li><li><a href="arch/x86_64/fn._mm256_insert_epi8.html">arch::x86_64::_mm256_insert_epi8</a></li><li><a href="arch/x86_64/fn._mm256_insertf128_pd.html">arch::x86_64::_mm256_insertf128_pd</a></li><li><a href="arch/x86_64/fn._mm256_insertf128_ps.html">arch::x86_64::_mm256_insertf128_ps</a></li><li><a href="arch/x86_64/fn._mm256_insertf128_si256.html">arch::x86_64::_mm256_insertf128_si256</a></li><li><a href="arch/x86_64/fn._mm256_insertf32x4.html">arch::x86_64::_mm256_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm256_inserti128_si256.html">arch::x86_64::_mm256_inserti128_si256</a></li><li><a href="arch/x86_64/fn._mm256_inserti32x4.html">arch::x86_64::_mm256_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm256_lddqu_si256.html">arch::x86_64::_mm256_lddqu_si256</a></li><li><a href="arch/x86_64/fn._mm256_load_epi32.html">arch::x86_64::_mm256_load_epi32</a></li><li><a href="arch/x86_64/fn._mm256_load_epi64.html">arch::x86_64::_mm256_load_epi64</a></li><li><a href="arch/x86_64/fn._mm256_load_pd.html">arch::x86_64::_mm256_load_pd</a></li><li><a href="arch/x86_64/fn._mm256_load_ps.html">arch::x86_64::_mm256_load_ps</a></li><li><a href="arch/x86_64/fn._mm256_load_si256.html">arch::x86_64::_mm256_load_si256</a></li><li><a href="arch/x86_64/fn._mm256_loadu2_m128.html">arch::x86_64::_mm256_loadu2_m128</a></li><li><a href="arch/x86_64/fn._mm256_loadu2_m128d.html">arch::x86_64::_mm256_loadu2_m128d</a></li><li><a href="arch/x86_64/fn._mm256_loadu2_m128i.html">arch::x86_64::_mm256_loadu2_m128i</a></li><li><a href="arch/x86_64/fn._mm256_loadu_epi16.html">arch::x86_64::_mm256_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_loadu_epi32.html">arch::x86_64::_mm256_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_loadu_epi64.html">arch::x86_64::_mm256_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm256_loadu_epi8.html">arch::x86_64::_mm256_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_loadu_pd.html">arch::x86_64::_mm256_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm256_loadu_ps.html">arch::x86_64::_mm256_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm256_loadu_si256.html">arch::x86_64::_mm256_loadu_si256</a></li><li><a href="arch/x86_64/fn._mm256_lzcnt_epi32.html">arch::x86_64::_mm256_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_lzcnt_epi64.html">arch::x86_64::_mm256_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_madd52hi_epu64.html">arch::x86_64::_mm256_madd52hi_epu64</a></li><li><a href="arch/x86_64/fn._mm256_madd52lo_epu64.html">arch::x86_64::_mm256_madd52lo_epu64</a></li><li><a href="arch/x86_64/fn._mm256_madd_epi16.html">arch::x86_64::_mm256_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maddubs_epi16.html">arch::x86_64::_mm256_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_epi16.html">arch::x86_64::_mm256_mask2_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_epi32.html">arch::x86_64::_mm256_mask2_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_epi64.html">arch::x86_64::_mm256_mask2_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_epi8.html">arch::x86_64::_mm256_mask2_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_pd.html">arch::x86_64::_mm256_mask2_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask2_permutex2var_ps.html">arch::x86_64::_mm256_mask2_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmadd_pd.html">arch::x86_64::_mm256_mask3_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmadd_ps.html">arch::x86_64::_mm256_mask3_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmaddsub_pd.html">arch::x86_64::_mm256_mask3_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmaddsub_ps.html">arch::x86_64::_mm256_mask3_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmsub_pd.html">arch::x86_64::_mm256_mask3_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmsub_ps.html">arch::x86_64::_mm256_mask3_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmsubadd_pd.html">arch::x86_64::_mm256_mask3_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fmsubadd_ps.html">arch::x86_64::_mm256_mask3_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fnmadd_pd.html">arch::x86_64::_mm256_mask3_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fnmadd_ps.html">arch::x86_64::_mm256_mask3_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fnmsub_pd.html">arch::x86_64::_mm256_mask3_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask3_fnmsub_ps.html">arch::x86_64::_mm256_mask3_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_abs_epi16.html">arch::x86_64::_mm256_mask_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_abs_epi32.html">arch::x86_64::_mm256_mask_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_abs_epi64.html">arch::x86_64::_mm256_mask_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_abs_epi8.html">arch::x86_64::_mm256_mask_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_epi16.html">arch::x86_64::_mm256_mask_add_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_epi32.html">arch::x86_64::_mm256_mask_add_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_epi64.html">arch::x86_64::_mm256_mask_add_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_epi8.html">arch::x86_64::_mm256_mask_add_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_pd.html">arch::x86_64::_mm256_mask_add_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_add_ps.html">arch::x86_64::_mm256_mask_add_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_adds_epi16.html">arch::x86_64::_mm256_mask_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_adds_epi8.html">arch::x86_64::_mm256_mask_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_adds_epu16.html">arch::x86_64::_mm256_mask_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_adds_epu8.html">arch::x86_64::_mm256_mask_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_alignr_epi32.html">arch::x86_64::_mm256_mask_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_alignr_epi64.html">arch::x86_64::_mm256_mask_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_alignr_epi8.html">arch::x86_64::_mm256_mask_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_and_epi32.html">arch::x86_64::_mm256_mask_and_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_and_epi64.html">arch::x86_64::_mm256_mask_and_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_andnot_epi32.html">arch::x86_64::_mm256_mask_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_andnot_epi64.html">arch::x86_64::_mm256_mask_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_avg_epu16.html">arch::x86_64::_mm256_mask_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_avg_epu8.html">arch::x86_64::_mm256_mask_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_bitshuffle_epi64_mask.html">arch::x86_64::_mm256_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_epi16.html">arch::x86_64::_mm256_mask_blend_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_epi32.html">arch::x86_64::_mm256_mask_blend_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_epi64.html">arch::x86_64::_mm256_mask_blend_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_epi8.html">arch::x86_64::_mm256_mask_blend_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_pd.html">arch::x86_64::_mm256_mask_blend_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_blend_ps.html">arch::x86_64::_mm256_mask_blend_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcast_f32x4.html">arch::x86_64::_mm256_mask_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcast_i32x4.html">arch::x86_64::_mm256_mask_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastb_epi8.html">arch::x86_64::_mm256_mask_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastd_epi32.html">arch::x86_64::_mm256_mask_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastq_epi64.html">arch::x86_64::_mm256_mask_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastsd_pd.html">arch::x86_64::_mm256_mask_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastss_ps.html">arch::x86_64::_mm256_mask_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_broadcastw_epi16.html">arch::x86_64::_mm256_mask_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epi16_mask.html">arch::x86_64::_mm256_mask_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epi32_mask.html">arch::x86_64::_mm256_mask_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epi64_mask.html">arch::x86_64::_mm256_mask_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epi8_mask.html">arch::x86_64::_mm256_mask_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epu16_mask.html">arch::x86_64::_mm256_mask_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epu32_mask.html">arch::x86_64::_mm256_mask_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epu64_mask.html">arch::x86_64::_mm256_mask_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_epu8_mask.html">arch::x86_64::_mm256_mask_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_pd_mask.html">arch::x86_64::_mm256_mask_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmp_ps_mask.html">arch::x86_64::_mm256_mask_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epi16_mask.html">arch::x86_64::_mm256_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epi32_mask.html">arch::x86_64::_mm256_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epi64_mask.html">arch::x86_64::_mm256_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epi8_mask.html">arch::x86_64::_mm256_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epu16_mask.html">arch::x86_64::_mm256_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epu32_mask.html">arch::x86_64::_mm256_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epu64_mask.html">arch::x86_64::_mm256_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpeq_epu8_mask.html">arch::x86_64::_mm256_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epi16_mask.html">arch::x86_64::_mm256_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epi32_mask.html">arch::x86_64::_mm256_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epi64_mask.html">arch::x86_64::_mm256_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epi8_mask.html">arch::x86_64::_mm256_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epu16_mask.html">arch::x86_64::_mm256_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epu32_mask.html">arch::x86_64::_mm256_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epu64_mask.html">arch::x86_64::_mm256_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpge_epu8_mask.html">arch::x86_64::_mm256_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epi16_mask.html">arch::x86_64::_mm256_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epi32_mask.html">arch::x86_64::_mm256_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epi64_mask.html">arch::x86_64::_mm256_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epi8_mask.html">arch::x86_64::_mm256_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epu16_mask.html">arch::x86_64::_mm256_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epu32_mask.html">arch::x86_64::_mm256_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epu64_mask.html">arch::x86_64::_mm256_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpgt_epu8_mask.html">arch::x86_64::_mm256_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epi16_mask.html">arch::x86_64::_mm256_mask_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epi32_mask.html">arch::x86_64::_mm256_mask_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epi64_mask.html">arch::x86_64::_mm256_mask_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epi8_mask.html">arch::x86_64::_mm256_mask_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epu16_mask.html">arch::x86_64::_mm256_mask_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epu32_mask.html">arch::x86_64::_mm256_mask_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epu64_mask.html">arch::x86_64::_mm256_mask_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmple_epu8_mask.html">arch::x86_64::_mm256_mask_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epi16_mask.html">arch::x86_64::_mm256_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epi32_mask.html">arch::x86_64::_mm256_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epi64_mask.html">arch::x86_64::_mm256_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epi8_mask.html">arch::x86_64::_mm256_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epu16_mask.html">arch::x86_64::_mm256_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epu32_mask.html">arch::x86_64::_mm256_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epu64_mask.html">arch::x86_64::_mm256_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmplt_epu8_mask.html">arch::x86_64::_mm256_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epi16_mask.html">arch::x86_64::_mm256_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epi32_mask.html">arch::x86_64::_mm256_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epi64_mask.html">arch::x86_64::_mm256_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epi8_mask.html">arch::x86_64::_mm256_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epu16_mask.html">arch::x86_64::_mm256_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epu32_mask.html">arch::x86_64::_mm256_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epu64_mask.html">arch::x86_64::_mm256_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_cmpneq_epu8_mask.html">arch::x86_64::_mm256_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_epi16.html">arch::x86_64::_mm256_mask_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_epi32.html">arch::x86_64::_mm256_mask_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_epi64.html">arch::x86_64::_mm256_mask_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_epi8.html">arch::x86_64::_mm256_mask_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_pd.html">arch::x86_64::_mm256_mask_compress_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_compress_ps.html">arch::x86_64::_mm256_mask_compress_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_conflict_epi32.html">arch::x86_64::_mm256_mask_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_conflict_epi64.html">arch::x86_64::_mm256_mask_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvt_roundps_ph.html">arch::x86_64::_mm256_mask_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi16_epi32.html">arch::x86_64::_mm256_mask_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi16_epi64.html">arch::x86_64::_mm256_mask_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi16_epi8.html">arch::x86_64::_mm256_mask_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi16_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_epi16.html">arch::x86_64::_mm256_mask_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_epi64.html">arch::x86_64::_mm256_mask_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_epi8.html">arch::x86_64::_mm256_mask_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_pd.html">arch::x86_64::_mm256_mask_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_ps.html">arch::x86_64::_mm256_mask_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi32_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_epi16.html">arch::x86_64::_mm256_mask_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_epi32.html">arch::x86_64::_mm256_mask_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_epi8.html">arch::x86_64::_mm256_mask_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_storeu_epi32.html">arch::x86_64::_mm256_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi64_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi8_epi16.html">arch::x86_64::_mm256_mask_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi8_epi32.html">arch::x86_64::_mm256_mask_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepi8_epi64.html">arch::x86_64::_mm256_mask_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu16_epi32.html">arch::x86_64::_mm256_mask_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu16_epi64.html">arch::x86_64::_mm256_mask_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu32_epi64.html">arch::x86_64::_mm256_mask_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu32_pd.html">arch::x86_64::_mm256_mask_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu8_epi16.html">arch::x86_64::_mm256_mask_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu8_epi32.html">arch::x86_64::_mm256_mask_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtepu8_epi64.html">arch::x86_64::_mm256_mask_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtne2ps_pbh.html">arch::x86_64::_mm256_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtneps_pbh.html">arch::x86_64::_mm256_mask_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtpd_epi32.html">arch::x86_64::_mm256_mask_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtpd_epu32.html">arch::x86_64::_mm256_mask_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtpd_ps.html">arch::x86_64::_mm256_mask_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtph_ps.html">arch::x86_64::_mm256_mask_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtps_epi32.html">arch::x86_64::_mm256_mask_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtps_epu32.html">arch::x86_64::_mm256_mask_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtps_ph.html">arch::x86_64::_mm256_mask_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi16_epi8.html">arch::x86_64::_mm256_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi16_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi32_epi16.html">arch::x86_64::_mm256_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi32_epi8.html">arch::x86_64::_mm256_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi32_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi32_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_epi16.html">arch::x86_64::_mm256_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_epi32.html">arch::x86_64::_mm256_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_epi8.html">arch::x86_64::_mm256_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_storeu_epi32.html">arch::x86_64::_mm256_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtsepi64_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvttpd_epi32.html">arch::x86_64::_mm256_mask_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvttpd_epu32.html">arch::x86_64::_mm256_mask_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvttps_epi32.html">arch::x86_64::_mm256_mask_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvttps_epu32.html">arch::x86_64::_mm256_mask_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi16_epi8.html">arch::x86_64::_mm256_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi16_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi32_epi16.html">arch::x86_64::_mm256_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi32_epi8.html">arch::x86_64::_mm256_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi32_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi32_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_epi16.html">arch::x86_64::_mm256_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_epi32.html">arch::x86_64::_mm256_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_epi8.html">arch::x86_64::_mm256_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_storeu_epi16.html">arch::x86_64::_mm256_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_storeu_epi32.html">arch::x86_64::_mm256_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_cvtusepi64_storeu_epi8.html">arch::x86_64::_mm256_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_dbsad_epu8.html">arch::x86_64::_mm256_mask_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_div_pd.html">arch::x86_64::_mm256_mask_div_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_div_ps.html">arch::x86_64::_mm256_mask_div_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_dpbf16_ps.html">arch::x86_64::_mm256_mask_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_dpbusd_epi32.html">arch::x86_64::_mm256_mask_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_dpbusds_epi32.html">arch::x86_64::_mm256_mask_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_dpwssd_epi32.html">arch::x86_64::_mm256_mask_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_dpwssds_epi32.html">arch::x86_64::_mm256_mask_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_epi16.html">arch::x86_64::_mm256_mask_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_epi32.html">arch::x86_64::_mm256_mask_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_epi64.html">arch::x86_64::_mm256_mask_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_epi8.html">arch::x86_64::_mm256_mask_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_pd.html">arch::x86_64::_mm256_mask_expand_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_expand_ps.html">arch::x86_64::_mm256_mask_expand_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_extractf32x4_ps.html">arch::x86_64::_mm256_mask_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_extracti32x4_epi32.html">arch::x86_64::_mm256_mask_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_fixupimm_pd.html">arch::x86_64::_mm256_mask_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fixupimm_ps.html">arch::x86_64::_mm256_mask_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmadd_pd.html">arch::x86_64::_mm256_mask_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmadd_ps.html">arch::x86_64::_mm256_mask_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmaddsub_pd.html">arch::x86_64::_mm256_mask_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmaddsub_ps.html">arch::x86_64::_mm256_mask_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmsub_pd.html">arch::x86_64::_mm256_mask_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmsub_ps.html">arch::x86_64::_mm256_mask_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmsubadd_pd.html">arch::x86_64::_mm256_mask_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fmsubadd_ps.html">arch::x86_64::_mm256_mask_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fnmadd_pd.html">arch::x86_64::_mm256_mask_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fnmadd_ps.html">arch::x86_64::_mm256_mask_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_fnmsub_pd.html">arch::x86_64::_mm256_mask_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_fnmsub_ps.html">arch::x86_64::_mm256_mask_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_getexp_pd.html">arch::x86_64::_mm256_mask_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_getexp_ps.html">arch::x86_64::_mm256_mask_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_getmant_pd.html">arch::x86_64::_mm256_mask_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_getmant_ps.html">arch::x86_64::_mm256_mask_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm256_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm256_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_gf2p8mul_epi8.html">arch::x86_64::_mm256_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_i32gather_epi32.html">arch::x86_64::_mm256_mask_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_i32gather_epi64.html">arch::x86_64::_mm256_mask_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_i32gather_pd.html">arch::x86_64::_mm256_mask_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_i32gather_ps.html">arch::x86_64::_mm256_mask_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_i64gather_epi32.html">arch::x86_64::_mm256_mask_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_i64gather_epi64.html">arch::x86_64::_mm256_mask_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_i64gather_pd.html">arch::x86_64::_mm256_mask_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_i64gather_ps.html">arch::x86_64::_mm256_mask_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_insertf32x4.html">arch::x86_64::_mm256_mask_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_inserti32x4.html">arch::x86_64::_mm256_mask_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_lzcnt_epi32.html">arch::x86_64::_mm256_mask_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_lzcnt_epi64.html">arch::x86_64::_mm256_mask_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_madd_epi16.html">arch::x86_64::_mm256_mask_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_maddubs_epi16.html">arch::x86_64::_mm256_mask_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epi16.html">arch::x86_64::_mm256_mask_max_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epi32.html">arch::x86_64::_mm256_mask_max_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epi64.html">arch::x86_64::_mm256_mask_max_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epi8.html">arch::x86_64::_mm256_mask_max_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epu16.html">arch::x86_64::_mm256_mask_max_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epu32.html">arch::x86_64::_mm256_mask_max_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epu64.html">arch::x86_64::_mm256_mask_max_epu64</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_epu8.html">arch::x86_64::_mm256_mask_max_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_pd.html">arch::x86_64::_mm256_mask_max_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_max_ps.html">arch::x86_64::_mm256_mask_max_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epi16.html">arch::x86_64::_mm256_mask_min_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epi32.html">arch::x86_64::_mm256_mask_min_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epi64.html">arch::x86_64::_mm256_mask_min_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epi8.html">arch::x86_64::_mm256_mask_min_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epu16.html">arch::x86_64::_mm256_mask_min_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epu32.html">arch::x86_64::_mm256_mask_min_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epu64.html">arch::x86_64::_mm256_mask_min_epu64</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_epu8.html">arch::x86_64::_mm256_mask_min_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_pd.html">arch::x86_64::_mm256_mask_min_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_min_ps.html">arch::x86_64::_mm256_mask_min_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_epi16.html">arch::x86_64::_mm256_mask_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_epi32.html">arch::x86_64::_mm256_mask_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_epi64.html">arch::x86_64::_mm256_mask_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_epi8.html">arch::x86_64::_mm256_mask_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_pd.html">arch::x86_64::_mm256_mask_mov_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_mov_ps.html">arch::x86_64::_mm256_mask_mov_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_movedup_pd.html">arch::x86_64::_mm256_mask_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_movehdup_ps.html">arch::x86_64::_mm256_mask_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_moveldup_ps.html">arch::x86_64::_mm256_mask_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_mul_epi32.html">arch::x86_64::_mm256_mask_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_mul_epu32.html">arch::x86_64::_mm256_mask_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mask_mul_pd.html">arch::x86_64::_mm256_mask_mul_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_mul_ps.html">arch::x86_64::_mm256_mask_mul_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_mulhi_epi16.html">arch::x86_64::_mm256_mask_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_mulhi_epu16.html">arch::x86_64::_mm256_mask_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_mulhrs_epi16.html">arch::x86_64::_mm256_mask_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_mullo_epi16.html">arch::x86_64::_mm256_mask_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_mullo_epi32.html">arch::x86_64::_mm256_mask_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_multishift_epi64_epi8.html">arch::x86_64::_mm256_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_or_epi32.html">arch::x86_64::_mm256_mask_or_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_or_epi64.html">arch::x86_64::_mm256_mask_or_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_packs_epi16.html">arch::x86_64::_mm256_mask_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_packs_epi32.html">arch::x86_64::_mm256_mask_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_packus_epi16.html">arch::x86_64::_mm256_mask_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_packus_epi32.html">arch::x86_64::_mm256_mask_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_permute_pd.html">arch::x86_64::_mm256_mask_permute_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_permute_ps.html">arch::x86_64::_mm256_mask_permute_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutevar_pd.html">arch::x86_64::_mm256_mask_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutevar_ps.html">arch::x86_64::_mm256_mask_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_epi16.html">arch::x86_64::_mm256_mask_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_epi32.html">arch::x86_64::_mm256_mask_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_epi64.html">arch::x86_64::_mm256_mask_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_epi8.html">arch::x86_64::_mm256_mask_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_pd.html">arch::x86_64::_mm256_mask_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex2var_ps.html">arch::x86_64::_mm256_mask_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex_epi64.html">arch::x86_64::_mm256_mask_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutex_pd.html">arch::x86_64::_mm256_mask_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_epi16.html">arch::x86_64::_mm256_mask_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_epi32.html">arch::x86_64::_mm256_mask_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_epi64.html">arch::x86_64::_mm256_mask_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_epi8.html">arch::x86_64::_mm256_mask_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_pd.html">arch::x86_64::_mm256_mask_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_permutexvar_ps.html">arch::x86_64::_mm256_mask_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_popcnt_epi16.html">arch::x86_64::_mm256_mask_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_popcnt_epi32.html">arch::x86_64::_mm256_mask_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_popcnt_epi64.html">arch::x86_64::_mm256_mask_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_popcnt_epi8.html">arch::x86_64::_mm256_mask_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_rcp14_pd.html">arch::x86_64::_mm256_mask_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_rcp14_ps.html">arch::x86_64::_mm256_mask_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_rol_epi32.html">arch::x86_64::_mm256_mask_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_rol_epi64.html">arch::x86_64::_mm256_mask_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_rolv_epi32.html">arch::x86_64::_mm256_mask_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_rolv_epi64.html">arch::x86_64::_mm256_mask_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_ror_epi32.html">arch::x86_64::_mm256_mask_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_ror_epi64.html">arch::x86_64::_mm256_mask_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_rorv_epi32.html">arch::x86_64::_mm256_mask_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_rorv_epi64.html">arch::x86_64::_mm256_mask_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_roundscale_pd.html">arch::x86_64::_mm256_mask_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_roundscale_ps.html">arch::x86_64::_mm256_mask_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_rsqrt14_pd.html">arch::x86_64::_mm256_mask_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_rsqrt14_ps.html">arch::x86_64::_mm256_mask_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_scalef_pd.html">arch::x86_64::_mm256_mask_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_scalef_ps.html">arch::x86_64::_mm256_mask_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_set1_epi16.html">arch::x86_64::_mm256_mask_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_set1_epi32.html">arch::x86_64::_mm256_mask_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_set1_epi64.html">arch::x86_64::_mm256_mask_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_set1_epi8.html">arch::x86_64::_mm256_mask_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldi_epi16.html">arch::x86_64::_mm256_mask_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldi_epi32.html">arch::x86_64::_mm256_mask_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldi_epi64.html">arch::x86_64::_mm256_mask_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldv_epi16.html">arch::x86_64::_mm256_mask_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldv_epi32.html">arch::x86_64::_mm256_mask_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_shldv_epi64.html">arch::x86_64::_mm256_mask_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdi_epi16.html">arch::x86_64::_mm256_mask_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdi_epi32.html">arch::x86_64::_mm256_mask_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdi_epi64.html">arch::x86_64::_mm256_mask_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdv_epi16.html">arch::x86_64::_mm256_mask_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdv_epi32.html">arch::x86_64::_mm256_mask_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_shrdv_epi64.html">arch::x86_64::_mm256_mask_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_epi32.html">arch::x86_64::_mm256_mask_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_epi8.html">arch::x86_64::_mm256_mask_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_f32x4.html">arch::x86_64::_mm256_mask_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_f64x2.html">arch::x86_64::_mm256_mask_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_i32x4.html">arch::x86_64::_mm256_mask_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_i64x2.html">arch::x86_64::_mm256_mask_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_pd.html">arch::x86_64::_mm256_mask_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_shuffle_ps.html">arch::x86_64::_mm256_mask_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_shufflehi_epi16.html">arch::x86_64::_mm256_mask_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_shufflelo_epi16.html">arch::x86_64::_mm256_mask_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_sll_epi16.html">arch::x86_64::_mm256_mask_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_sll_epi32.html">arch::x86_64::_mm256_mask_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_sll_epi64.html">arch::x86_64::_mm256_mask_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_slli_epi16.html">arch::x86_64::_mm256_mask_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_slli_epi32.html">arch::x86_64::_mm256_mask_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_slli_epi64.html">arch::x86_64::_mm256_mask_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_sllv_epi16.html">arch::x86_64::_mm256_mask_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_sllv_epi32.html">arch::x86_64::_mm256_mask_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_sllv_epi64.html">arch::x86_64::_mm256_mask_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_sqrt_pd.html">arch::x86_64::_mm256_mask_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_sqrt_ps.html">arch::x86_64::_mm256_mask_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_sra_epi16.html">arch::x86_64::_mm256_mask_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_sra_epi32.html">arch::x86_64::_mm256_mask_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_sra_epi64.html">arch::x86_64::_mm256_mask_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_srai_epi16.html">arch::x86_64::_mm256_mask_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_srai_epi32.html">arch::x86_64::_mm256_mask_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_srai_epi64.html">arch::x86_64::_mm256_mask_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_srav_epi16.html">arch::x86_64::_mm256_mask_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_srav_epi32.html">arch::x86_64::_mm256_mask_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_srav_epi64.html">arch::x86_64::_mm256_mask_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_srl_epi16.html">arch::x86_64::_mm256_mask_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_srl_epi32.html">arch::x86_64::_mm256_mask_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_srl_epi64.html">arch::x86_64::_mm256_mask_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_srli_epi16.html">arch::x86_64::_mm256_mask_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_srli_epi32.html">arch::x86_64::_mm256_mask_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_srli_epi64.html">arch::x86_64::_mm256_mask_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_srlv_epi16.html">arch::x86_64::_mm256_mask_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_srlv_epi32.html">arch::x86_64::_mm256_mask_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_srlv_epi64.html">arch::x86_64::_mm256_mask_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_epi16.html">arch::x86_64::_mm256_mask_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_epi32.html">arch::x86_64::_mm256_mask_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_epi64.html">arch::x86_64::_mm256_mask_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_epi8.html">arch::x86_64::_mm256_mask_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_pd.html">arch::x86_64::_mm256_mask_sub_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_sub_ps.html">arch::x86_64::_mm256_mask_sub_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_subs_epi16.html">arch::x86_64::_mm256_mask_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_subs_epi8.html">arch::x86_64::_mm256_mask_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_subs_epu16.html">arch::x86_64::_mm256_mask_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mask_subs_epu8.html">arch::x86_64::_mm256_mask_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mask_ternarylogic_epi32.html">arch::x86_64::_mm256_mask_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_ternarylogic_epi64.html">arch::x86_64::_mm256_mask_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_test_epi16_mask.html">arch::x86_64::_mm256_mask_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_test_epi32_mask.html">arch::x86_64::_mm256_mask_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_test_epi64_mask.html">arch::x86_64::_mm256_mask_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_test_epi8_mask.html">arch::x86_64::_mm256_mask_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_testn_epi16_mask.html">arch::x86_64::_mm256_mask_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_testn_epi32_mask.html">arch::x86_64::_mm256_mask_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_testn_epi64_mask.html">arch::x86_64::_mm256_mask_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_testn_epi8_mask.html">arch::x86_64::_mm256_mask_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_epi16.html">arch::x86_64::_mm256_mask_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_epi32.html">arch::x86_64::_mm256_mask_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_epi64.html">arch::x86_64::_mm256_mask_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_epi8.html">arch::x86_64::_mm256_mask_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_pd.html">arch::x86_64::_mm256_mask_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpackhi_ps.html">arch::x86_64::_mm256_mask_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_epi16.html">arch::x86_64::_mm256_mask_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_epi32.html">arch::x86_64::_mm256_mask_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_epi64.html">arch::x86_64::_mm256_mask_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_epi8.html">arch::x86_64::_mm256_mask_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_pd.html">arch::x86_64::_mm256_mask_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm256_mask_unpacklo_ps.html">arch::x86_64::_mm256_mask_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm256_mask_xor_epi32.html">arch::x86_64::_mm256_mask_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mask_xor_epi64.html">arch::x86_64::_mm256_mask_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskload_epi32.html">arch::x86_64::_mm256_maskload_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskload_epi64.html">arch::x86_64::_mm256_maskload_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskload_pd.html">arch::x86_64::_mm256_maskload_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskload_ps.html">arch::x86_64::_mm256_maskload_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskstore_epi32.html">arch::x86_64::_mm256_maskstore_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskstore_epi64.html">arch::x86_64::_mm256_maskstore_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskstore_pd.html">arch::x86_64::_mm256_maskstore_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskstore_ps.html">arch::x86_64::_mm256_maskstore_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_abs_epi16.html">arch::x86_64::_mm256_maskz_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_abs_epi32.html">arch::x86_64::_mm256_maskz_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_abs_epi64.html">arch::x86_64::_mm256_maskz_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_abs_epi8.html">arch::x86_64::_mm256_maskz_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_epi16.html">arch::x86_64::_mm256_maskz_add_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_epi32.html">arch::x86_64::_mm256_maskz_add_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_epi64.html">arch::x86_64::_mm256_maskz_add_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_epi8.html">arch::x86_64::_mm256_maskz_add_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_pd.html">arch::x86_64::_mm256_maskz_add_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_add_ps.html">arch::x86_64::_mm256_maskz_add_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_adds_epi16.html">arch::x86_64::_mm256_maskz_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_adds_epi8.html">arch::x86_64::_mm256_maskz_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_adds_epu16.html">arch::x86_64::_mm256_maskz_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_adds_epu8.html">arch::x86_64::_mm256_maskz_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_alignr_epi32.html">arch::x86_64::_mm256_maskz_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_alignr_epi64.html">arch::x86_64::_mm256_maskz_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_alignr_epi8.html">arch::x86_64::_mm256_maskz_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_and_epi32.html">arch::x86_64::_mm256_maskz_and_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_and_epi64.html">arch::x86_64::_mm256_maskz_and_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_andnot_epi32.html">arch::x86_64::_mm256_maskz_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_andnot_epi64.html">arch::x86_64::_mm256_maskz_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_avg_epu16.html">arch::x86_64::_mm256_maskz_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_avg_epu8.html">arch::x86_64::_mm256_maskz_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcast_f32x4.html">arch::x86_64::_mm256_maskz_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcast_i32x4.html">arch::x86_64::_mm256_maskz_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastb_epi8.html">arch::x86_64::_mm256_maskz_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastd_epi32.html">arch::x86_64::_mm256_maskz_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastq_epi64.html">arch::x86_64::_mm256_maskz_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastsd_pd.html">arch::x86_64::_mm256_maskz_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastss_ps.html">arch::x86_64::_mm256_maskz_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_broadcastw_epi16.html">arch::x86_64::_mm256_maskz_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_epi16.html">arch::x86_64::_mm256_maskz_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_epi32.html">arch::x86_64::_mm256_maskz_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_epi64.html">arch::x86_64::_mm256_maskz_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_epi8.html">arch::x86_64::_mm256_maskz_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_pd.html">arch::x86_64::_mm256_maskz_compress_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_compress_ps.html">arch::x86_64::_mm256_maskz_compress_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_conflict_epi32.html">arch::x86_64::_mm256_maskz_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_conflict_epi64.html">arch::x86_64::_mm256_maskz_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvt_roundps_ph.html">arch::x86_64::_mm256_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi16_epi32.html">arch::x86_64::_mm256_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi16_epi64.html">arch::x86_64::_mm256_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi16_epi8.html">arch::x86_64::_mm256_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi32_epi16.html">arch::x86_64::_mm256_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi32_epi64.html">arch::x86_64::_mm256_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi32_epi8.html">arch::x86_64::_mm256_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi32_pd.html">arch::x86_64::_mm256_maskz_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi32_ps.html">arch::x86_64::_mm256_maskz_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi64_epi16.html">arch::x86_64::_mm256_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi64_epi32.html">arch::x86_64::_mm256_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi64_epi8.html">arch::x86_64::_mm256_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi8_epi16.html">arch::x86_64::_mm256_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi8_epi32.html">arch::x86_64::_mm256_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepi8_epi64.html">arch::x86_64::_mm256_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu16_epi32.html">arch::x86_64::_mm256_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu16_epi64.html">arch::x86_64::_mm256_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu32_epi64.html">arch::x86_64::_mm256_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu32_pd.html">arch::x86_64::_mm256_maskz_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu8_epi16.html">arch::x86_64::_mm256_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu8_epi32.html">arch::x86_64::_mm256_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtepu8_epi64.html">arch::x86_64::_mm256_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtne2ps_pbh.html">arch::x86_64::_mm256_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtneps_pbh.html">arch::x86_64::_mm256_maskz_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtpd_epi32.html">arch::x86_64::_mm256_maskz_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtpd_epu32.html">arch::x86_64::_mm256_maskz_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtpd_ps.html">arch::x86_64::_mm256_maskz_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtph_ps.html">arch::x86_64::_mm256_maskz_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtps_epi32.html">arch::x86_64::_mm256_maskz_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtps_epu32.html">arch::x86_64::_mm256_maskz_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtps_ph.html">arch::x86_64::_mm256_maskz_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi16_epi8.html">arch::x86_64::_mm256_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi32_epi16.html">arch::x86_64::_mm256_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi32_epi8.html">arch::x86_64::_mm256_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi64_epi16.html">arch::x86_64::_mm256_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi64_epi32.html">arch::x86_64::_mm256_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtsepi64_epi8.html">arch::x86_64::_mm256_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvttpd_epi32.html">arch::x86_64::_mm256_maskz_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvttpd_epu32.html">arch::x86_64::_mm256_maskz_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvttps_epi32.html">arch::x86_64::_mm256_maskz_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvttps_epu32.html">arch::x86_64::_mm256_maskz_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi16_epi8.html">arch::x86_64::_mm256_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi32_epi16.html">arch::x86_64::_mm256_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi32_epi8.html">arch::x86_64::_mm256_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi64_epi16.html">arch::x86_64::_mm256_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi64_epi32.html">arch::x86_64::_mm256_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_cvtusepi64_epi8.html">arch::x86_64::_mm256_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dbsad_epu8.html">arch::x86_64::_mm256_maskz_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_div_pd.html">arch::x86_64::_mm256_maskz_div_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_div_ps.html">arch::x86_64::_mm256_maskz_div_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dpbf16_ps.html">arch::x86_64::_mm256_maskz_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dpbusd_epi32.html">arch::x86_64::_mm256_maskz_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dpbusds_epi32.html">arch::x86_64::_mm256_maskz_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dpwssd_epi32.html">arch::x86_64::_mm256_maskz_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_dpwssds_epi32.html">arch::x86_64::_mm256_maskz_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_epi16.html">arch::x86_64::_mm256_maskz_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_epi32.html">arch::x86_64::_mm256_maskz_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_epi64.html">arch::x86_64::_mm256_maskz_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_epi8.html">arch::x86_64::_mm256_maskz_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_pd.html">arch::x86_64::_mm256_maskz_expand_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_expand_ps.html">arch::x86_64::_mm256_maskz_expand_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_extractf32x4_ps.html">arch::x86_64::_mm256_maskz_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_extracti32x4_epi32.html">arch::x86_64::_mm256_maskz_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fixupimm_pd.html">arch::x86_64::_mm256_maskz_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fixupimm_ps.html">arch::x86_64::_mm256_maskz_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmadd_pd.html">arch::x86_64::_mm256_maskz_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmadd_ps.html">arch::x86_64::_mm256_maskz_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmaddsub_pd.html">arch::x86_64::_mm256_maskz_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmaddsub_ps.html">arch::x86_64::_mm256_maskz_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmsub_pd.html">arch::x86_64::_mm256_maskz_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmsub_ps.html">arch::x86_64::_mm256_maskz_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmsubadd_pd.html">arch::x86_64::_mm256_maskz_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fmsubadd_ps.html">arch::x86_64::_mm256_maskz_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fnmadd_pd.html">arch::x86_64::_mm256_maskz_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fnmadd_ps.html">arch::x86_64::_mm256_maskz_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fnmsub_pd.html">arch::x86_64::_mm256_maskz_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_fnmsub_ps.html">arch::x86_64::_mm256_maskz_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_getexp_pd.html">arch::x86_64::_mm256_maskz_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_getexp_ps.html">arch::x86_64::_mm256_maskz_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_getmant_pd.html">arch::x86_64::_mm256_maskz_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_getmant_ps.html">arch::x86_64::_mm256_maskz_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm256_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm256_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_gf2p8mul_epi8.html">arch::x86_64::_mm256_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_insertf32x4.html">arch::x86_64::_mm256_maskz_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_inserti32x4.html">arch::x86_64::_mm256_maskz_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_lzcnt_epi32.html">arch::x86_64::_mm256_maskz_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_lzcnt_epi64.html">arch::x86_64::_mm256_maskz_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_madd_epi16.html">arch::x86_64::_mm256_maskz_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_maddubs_epi16.html">arch::x86_64::_mm256_maskz_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epi16.html">arch::x86_64::_mm256_maskz_max_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epi32.html">arch::x86_64::_mm256_maskz_max_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epi64.html">arch::x86_64::_mm256_maskz_max_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epi8.html">arch::x86_64::_mm256_maskz_max_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epu16.html">arch::x86_64::_mm256_maskz_max_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epu32.html">arch::x86_64::_mm256_maskz_max_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epu64.html">arch::x86_64::_mm256_maskz_max_epu64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_epu8.html">arch::x86_64::_mm256_maskz_max_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_pd.html">arch::x86_64::_mm256_maskz_max_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_max_ps.html">arch::x86_64::_mm256_maskz_max_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epi16.html">arch::x86_64::_mm256_maskz_min_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epi32.html">arch::x86_64::_mm256_maskz_min_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epi64.html">arch::x86_64::_mm256_maskz_min_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epi8.html">arch::x86_64::_mm256_maskz_min_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epu16.html">arch::x86_64::_mm256_maskz_min_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epu32.html">arch::x86_64::_mm256_maskz_min_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epu64.html">arch::x86_64::_mm256_maskz_min_epu64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_epu8.html">arch::x86_64::_mm256_maskz_min_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_pd.html">arch::x86_64::_mm256_maskz_min_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_min_ps.html">arch::x86_64::_mm256_maskz_min_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_epi16.html">arch::x86_64::_mm256_maskz_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_epi32.html">arch::x86_64::_mm256_maskz_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_epi64.html">arch::x86_64::_mm256_maskz_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_epi8.html">arch::x86_64::_mm256_maskz_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_pd.html">arch::x86_64::_mm256_maskz_mov_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mov_ps.html">arch::x86_64::_mm256_maskz_mov_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_movedup_pd.html">arch::x86_64::_mm256_maskz_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_movehdup_ps.html">arch::x86_64::_mm256_maskz_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_moveldup_ps.html">arch::x86_64::_mm256_maskz_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mul_epi32.html">arch::x86_64::_mm256_maskz_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mul_epu32.html">arch::x86_64::_mm256_maskz_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mul_pd.html">arch::x86_64::_mm256_maskz_mul_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mul_ps.html">arch::x86_64::_mm256_maskz_mul_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mulhi_epi16.html">arch::x86_64::_mm256_maskz_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mulhi_epu16.html">arch::x86_64::_mm256_maskz_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mulhrs_epi16.html">arch::x86_64::_mm256_maskz_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mullo_epi16.html">arch::x86_64::_mm256_maskz_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_mullo_epi32.html">arch::x86_64::_mm256_maskz_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_multishift_epi64_epi8.html">arch::x86_64::_mm256_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_or_epi32.html">arch::x86_64::_mm256_maskz_or_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_or_epi64.html">arch::x86_64::_mm256_maskz_or_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_packs_epi16.html">arch::x86_64::_mm256_maskz_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_packs_epi32.html">arch::x86_64::_mm256_maskz_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_packus_epi16.html">arch::x86_64::_mm256_maskz_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_packus_epi32.html">arch::x86_64::_mm256_maskz_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permute_pd.html">arch::x86_64::_mm256_maskz_permute_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permute_ps.html">arch::x86_64::_mm256_maskz_permute_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutevar_pd.html">arch::x86_64::_mm256_maskz_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutevar_ps.html">arch::x86_64::_mm256_maskz_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_epi16.html">arch::x86_64::_mm256_maskz_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_epi32.html">arch::x86_64::_mm256_maskz_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_epi64.html">arch::x86_64::_mm256_maskz_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_epi8.html">arch::x86_64::_mm256_maskz_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_pd.html">arch::x86_64::_mm256_maskz_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex2var_ps.html">arch::x86_64::_mm256_maskz_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex_epi64.html">arch::x86_64::_mm256_maskz_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutex_pd.html">arch::x86_64::_mm256_maskz_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_epi16.html">arch::x86_64::_mm256_maskz_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_epi32.html">arch::x86_64::_mm256_maskz_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_epi64.html">arch::x86_64::_mm256_maskz_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_epi8.html">arch::x86_64::_mm256_maskz_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_pd.html">arch::x86_64::_mm256_maskz_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_permutexvar_ps.html">arch::x86_64::_mm256_maskz_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_popcnt_epi16.html">arch::x86_64::_mm256_maskz_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_popcnt_epi32.html">arch::x86_64::_mm256_maskz_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_popcnt_epi64.html">arch::x86_64::_mm256_maskz_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_popcnt_epi8.html">arch::x86_64::_mm256_maskz_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rcp14_pd.html">arch::x86_64::_mm256_maskz_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rcp14_ps.html">arch::x86_64::_mm256_maskz_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rol_epi32.html">arch::x86_64::_mm256_maskz_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rol_epi64.html">arch::x86_64::_mm256_maskz_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rolv_epi32.html">arch::x86_64::_mm256_maskz_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rolv_epi64.html">arch::x86_64::_mm256_maskz_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_ror_epi32.html">arch::x86_64::_mm256_maskz_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_ror_epi64.html">arch::x86_64::_mm256_maskz_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rorv_epi32.html">arch::x86_64::_mm256_maskz_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rorv_epi64.html">arch::x86_64::_mm256_maskz_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_roundscale_pd.html">arch::x86_64::_mm256_maskz_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_roundscale_ps.html">arch::x86_64::_mm256_maskz_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rsqrt14_pd.html">arch::x86_64::_mm256_maskz_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_rsqrt14_ps.html">arch::x86_64::_mm256_maskz_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_scalef_pd.html">arch::x86_64::_mm256_maskz_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_scalef_ps.html">arch::x86_64::_mm256_maskz_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_set1_epi16.html">arch::x86_64::_mm256_maskz_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_set1_epi32.html">arch::x86_64::_mm256_maskz_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_set1_epi64.html">arch::x86_64::_mm256_maskz_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_set1_epi8.html">arch::x86_64::_mm256_maskz_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldi_epi16.html">arch::x86_64::_mm256_maskz_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldi_epi32.html">arch::x86_64::_mm256_maskz_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldi_epi64.html">arch::x86_64::_mm256_maskz_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldv_epi16.html">arch::x86_64::_mm256_maskz_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldv_epi32.html">arch::x86_64::_mm256_maskz_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shldv_epi64.html">arch::x86_64::_mm256_maskz_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdi_epi16.html">arch::x86_64::_mm256_maskz_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdi_epi32.html">arch::x86_64::_mm256_maskz_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdi_epi64.html">arch::x86_64::_mm256_maskz_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdv_epi16.html">arch::x86_64::_mm256_maskz_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdv_epi32.html">arch::x86_64::_mm256_maskz_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shrdv_epi64.html">arch::x86_64::_mm256_maskz_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_epi32.html">arch::x86_64::_mm256_maskz_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_epi8.html">arch::x86_64::_mm256_maskz_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_f32x4.html">arch::x86_64::_mm256_maskz_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_f64x2.html">arch::x86_64::_mm256_maskz_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_i32x4.html">arch::x86_64::_mm256_maskz_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_i64x2.html">arch::x86_64::_mm256_maskz_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_pd.html">arch::x86_64::_mm256_maskz_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shuffle_ps.html">arch::x86_64::_mm256_maskz_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shufflehi_epi16.html">arch::x86_64::_mm256_maskz_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_shufflelo_epi16.html">arch::x86_64::_mm256_maskz_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sll_epi16.html">arch::x86_64::_mm256_maskz_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sll_epi32.html">arch::x86_64::_mm256_maskz_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sll_epi64.html">arch::x86_64::_mm256_maskz_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_slli_epi16.html">arch::x86_64::_mm256_maskz_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_slli_epi32.html">arch::x86_64::_mm256_maskz_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_slli_epi64.html">arch::x86_64::_mm256_maskz_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sllv_epi16.html">arch::x86_64::_mm256_maskz_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sllv_epi32.html">arch::x86_64::_mm256_maskz_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sllv_epi64.html">arch::x86_64::_mm256_maskz_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sqrt_pd.html">arch::x86_64::_mm256_maskz_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sqrt_ps.html">arch::x86_64::_mm256_maskz_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sra_epi16.html">arch::x86_64::_mm256_maskz_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sra_epi32.html">arch::x86_64::_mm256_maskz_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sra_epi64.html">arch::x86_64::_mm256_maskz_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srai_epi16.html">arch::x86_64::_mm256_maskz_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srai_epi32.html">arch::x86_64::_mm256_maskz_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srai_epi64.html">arch::x86_64::_mm256_maskz_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srav_epi16.html">arch::x86_64::_mm256_maskz_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srav_epi32.html">arch::x86_64::_mm256_maskz_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srav_epi64.html">arch::x86_64::_mm256_maskz_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srl_epi16.html">arch::x86_64::_mm256_maskz_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srl_epi32.html">arch::x86_64::_mm256_maskz_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srl_epi64.html">arch::x86_64::_mm256_maskz_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srli_epi16.html">arch::x86_64::_mm256_maskz_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srli_epi32.html">arch::x86_64::_mm256_maskz_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srli_epi64.html">arch::x86_64::_mm256_maskz_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srlv_epi16.html">arch::x86_64::_mm256_maskz_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srlv_epi32.html">arch::x86_64::_mm256_maskz_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_srlv_epi64.html">arch::x86_64::_mm256_maskz_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_epi16.html">arch::x86_64::_mm256_maskz_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_epi32.html">arch::x86_64::_mm256_maskz_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_epi64.html">arch::x86_64::_mm256_maskz_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_epi8.html">arch::x86_64::_mm256_maskz_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_pd.html">arch::x86_64::_mm256_maskz_sub_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_sub_ps.html">arch::x86_64::_mm256_maskz_sub_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_subs_epi16.html">arch::x86_64::_mm256_maskz_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_subs_epi8.html">arch::x86_64::_mm256_maskz_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_subs_epu16.html">arch::x86_64::_mm256_maskz_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_subs_epu8.html">arch::x86_64::_mm256_maskz_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_ternarylogic_epi32.html">arch::x86_64::_mm256_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_ternarylogic_epi64.html">arch::x86_64::_mm256_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_epi16.html">arch::x86_64::_mm256_maskz_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_epi32.html">arch::x86_64::_mm256_maskz_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_epi64.html">arch::x86_64::_mm256_maskz_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_epi8.html">arch::x86_64::_mm256_maskz_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_pd.html">arch::x86_64::_mm256_maskz_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpackhi_ps.html">arch::x86_64::_mm256_maskz_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_epi16.html">arch::x86_64::_mm256_maskz_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_epi32.html">arch::x86_64::_mm256_maskz_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_epi64.html">arch::x86_64::_mm256_maskz_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_epi8.html">arch::x86_64::_mm256_maskz_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_pd.html">arch::x86_64::_mm256_maskz_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm256_maskz_unpacklo_ps.html">arch::x86_64::_mm256_maskz_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm256_maskz_xor_epi32.html">arch::x86_64::_mm256_maskz_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm256_maskz_xor_epi64.html">arch::x86_64::_mm256_maskz_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm256_max_epi16.html">arch::x86_64::_mm256_max_epi16</a></li><li><a href="arch/x86_64/fn._mm256_max_epi32.html">arch::x86_64::_mm256_max_epi32</a></li><li><a href="arch/x86_64/fn._mm256_max_epi64.html">arch::x86_64::_mm256_max_epi64</a></li><li><a href="arch/x86_64/fn._mm256_max_epi8.html">arch::x86_64::_mm256_max_epi8</a></li><li><a href="arch/x86_64/fn._mm256_max_epu16.html">arch::x86_64::_mm256_max_epu16</a></li><li><a href="arch/x86_64/fn._mm256_max_epu32.html">arch::x86_64::_mm256_max_epu32</a></li><li><a href="arch/x86_64/fn._mm256_max_epu64.html">arch::x86_64::_mm256_max_epu64</a></li><li><a href="arch/x86_64/fn._mm256_max_epu8.html">arch::x86_64::_mm256_max_epu8</a></li><li><a href="arch/x86_64/fn._mm256_max_pd.html">arch::x86_64::_mm256_max_pd</a></li><li><a href="arch/x86_64/fn._mm256_max_ps.html">arch::x86_64::_mm256_max_ps</a></li><li><a href="arch/x86_64/fn._mm256_min_epi16.html">arch::x86_64::_mm256_min_epi16</a></li><li><a href="arch/x86_64/fn._mm256_min_epi32.html">arch::x86_64::_mm256_min_epi32</a></li><li><a href="arch/x86_64/fn._mm256_min_epi64.html">arch::x86_64::_mm256_min_epi64</a></li><li><a href="arch/x86_64/fn._mm256_min_epi8.html">arch::x86_64::_mm256_min_epi8</a></li><li><a href="arch/x86_64/fn._mm256_min_epu16.html">arch::x86_64::_mm256_min_epu16</a></li><li><a href="arch/x86_64/fn._mm256_min_epu32.html">arch::x86_64::_mm256_min_epu32</a></li><li><a href="arch/x86_64/fn._mm256_min_epu64.html">arch::x86_64::_mm256_min_epu64</a></li><li><a href="arch/x86_64/fn._mm256_min_epu8.html">arch::x86_64::_mm256_min_epu8</a></li><li><a href="arch/x86_64/fn._mm256_min_pd.html">arch::x86_64::_mm256_min_pd</a></li><li><a href="arch/x86_64/fn._mm256_min_ps.html">arch::x86_64::_mm256_min_ps</a></li><li><a href="arch/x86_64/fn._mm256_movedup_pd.html">arch::x86_64::_mm256_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm256_movehdup_ps.html">arch::x86_64::_mm256_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm256_moveldup_ps.html">arch::x86_64::_mm256_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm256_movemask_epi8.html">arch::x86_64::_mm256_movemask_epi8</a></li><li><a href="arch/x86_64/fn._mm256_movemask_pd.html">arch::x86_64::_mm256_movemask_pd</a></li><li><a href="arch/x86_64/fn._mm256_movemask_ps.html">arch::x86_64::_mm256_movemask_ps</a></li><li><a href="arch/x86_64/fn._mm256_movepi16_mask.html">arch::x86_64::_mm256_movepi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_movepi8_mask.html">arch::x86_64::_mm256_movepi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_movm_epi16.html">arch::x86_64::_mm256_movm_epi16</a></li><li><a href="arch/x86_64/fn._mm256_movm_epi8.html">arch::x86_64::_mm256_movm_epi8</a></li><li><a href="arch/x86_64/fn._mm256_mpsadbw_epu8.html">arch::x86_64::_mm256_mpsadbw_epu8</a></li><li><a href="arch/x86_64/fn._mm256_mul_epi32.html">arch::x86_64::_mm256_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm256_mul_epu32.html">arch::x86_64::_mm256_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm256_mul_pd.html">arch::x86_64::_mm256_mul_pd</a></li><li><a href="arch/x86_64/fn._mm256_mul_ps.html">arch::x86_64::_mm256_mul_ps</a></li><li><a href="arch/x86_64/fn._mm256_mulhi_epi16.html">arch::x86_64::_mm256_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mulhi_epu16.html">arch::x86_64::_mm256_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm256_mulhrs_epi16.html">arch::x86_64::_mm256_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mullo_epi16.html">arch::x86_64::_mm256_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_mullo_epi32.html">arch::x86_64::_mm256_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_multishift_epi64_epi8.html">arch::x86_64::_mm256_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm256_or_epi32.html">arch::x86_64::_mm256_or_epi32</a></li><li><a href="arch/x86_64/fn._mm256_or_epi64.html">arch::x86_64::_mm256_or_epi64</a></li><li><a href="arch/x86_64/fn._mm256_or_pd.html">arch::x86_64::_mm256_or_pd</a></li><li><a href="arch/x86_64/fn._mm256_or_ps.html">arch::x86_64::_mm256_or_ps</a></li><li><a href="arch/x86_64/fn._mm256_or_si256.html">arch::x86_64::_mm256_or_si256</a></li><li><a href="arch/x86_64/fn._mm256_packs_epi16.html">arch::x86_64::_mm256_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_packs_epi32.html">arch::x86_64::_mm256_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm256_packus_epi16.html">arch::x86_64::_mm256_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm256_packus_epi32.html">arch::x86_64::_mm256_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm256_permute2f128_pd.html">arch::x86_64::_mm256_permute2f128_pd</a></li><li><a href="arch/x86_64/fn._mm256_permute2f128_ps.html">arch::x86_64::_mm256_permute2f128_ps</a></li><li><a href="arch/x86_64/fn._mm256_permute2f128_si256.html">arch::x86_64::_mm256_permute2f128_si256</a></li><li><a href="arch/x86_64/fn._mm256_permute2x128_si256.html">arch::x86_64::_mm256_permute2x128_si256</a></li><li><a href="arch/x86_64/fn._mm256_permute4x64_epi64.html">arch::x86_64::_mm256_permute4x64_epi64</a></li><li><a href="arch/x86_64/fn._mm256_permute4x64_pd.html">arch::x86_64::_mm256_permute4x64_pd</a></li><li><a href="arch/x86_64/fn._mm256_permute_pd.html">arch::x86_64::_mm256_permute_pd</a></li><li><a href="arch/x86_64/fn._mm256_permute_ps.html">arch::x86_64::_mm256_permute_ps</a></li><li><a href="arch/x86_64/fn._mm256_permutevar8x32_epi32.html">arch::x86_64::_mm256_permutevar8x32_epi32</a></li><li><a href="arch/x86_64/fn._mm256_permutevar8x32_ps.html">arch::x86_64::_mm256_permutevar8x32_ps</a></li><li><a href="arch/x86_64/fn._mm256_permutevar_pd.html">arch::x86_64::_mm256_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm256_permutevar_ps.html">arch::x86_64::_mm256_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_epi16.html">arch::x86_64::_mm256_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_epi32.html">arch::x86_64::_mm256_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_epi64.html">arch::x86_64::_mm256_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_epi8.html">arch::x86_64::_mm256_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_pd.html">arch::x86_64::_mm256_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm256_permutex2var_ps.html">arch::x86_64::_mm256_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm256_permutex_epi64.html">arch::x86_64::_mm256_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm256_permutex_pd.html">arch::x86_64::_mm256_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_epi16.html">arch::x86_64::_mm256_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_epi32.html">arch::x86_64::_mm256_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_epi64.html">arch::x86_64::_mm256_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_epi8.html">arch::x86_64::_mm256_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_pd.html">arch::x86_64::_mm256_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm256_permutexvar_ps.html">arch::x86_64::_mm256_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm256_popcnt_epi16.html">arch::x86_64::_mm256_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm256_popcnt_epi32.html">arch::x86_64::_mm256_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm256_popcnt_epi64.html">arch::x86_64::_mm256_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm256_popcnt_epi8.html">arch::x86_64::_mm256_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm256_rcp14_pd.html">arch::x86_64::_mm256_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm256_rcp14_ps.html">arch::x86_64::_mm256_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm256_rcp_ps.html">arch::x86_64::_mm256_rcp_ps</a></li><li><a href="arch/x86_64/fn._mm256_rol_epi32.html">arch::x86_64::_mm256_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm256_rol_epi64.html">arch::x86_64::_mm256_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm256_rolv_epi32.html">arch::x86_64::_mm256_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_rolv_epi64.html">arch::x86_64::_mm256_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_ror_epi32.html">arch::x86_64::_mm256_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm256_ror_epi64.html">arch::x86_64::_mm256_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm256_rorv_epi32.html">arch::x86_64::_mm256_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_rorv_epi64.html">arch::x86_64::_mm256_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_round_pd.html">arch::x86_64::_mm256_round_pd</a></li><li><a href="arch/x86_64/fn._mm256_round_ps.html">arch::x86_64::_mm256_round_ps</a></li><li><a href="arch/x86_64/fn._mm256_roundscale_pd.html">arch::x86_64::_mm256_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm256_roundscale_ps.html">arch::x86_64::_mm256_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm256_rsqrt_ps.html">arch::x86_64::_mm256_rsqrt_ps</a></li><li><a href="arch/x86_64/fn._mm256_sad_epu8.html">arch::x86_64::_mm256_sad_epu8</a></li><li><a href="arch/x86_64/fn._mm256_scalef_pd.html">arch::x86_64::_mm256_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm256_scalef_ps.html">arch::x86_64::_mm256_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm256_set1_epi16.html">arch::x86_64::_mm256_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm256_set1_epi32.html">arch::x86_64::_mm256_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm256_set1_epi64x.html">arch::x86_64::_mm256_set1_epi64x</a></li><li><a href="arch/x86_64/fn._mm256_set1_epi8.html">arch::x86_64::_mm256_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm256_set1_pd.html">arch::x86_64::_mm256_set1_pd</a></li><li><a href="arch/x86_64/fn._mm256_set1_ps.html">arch::x86_64::_mm256_set1_ps</a></li><li><a href="arch/x86_64/fn._mm256_set_epi16.html">arch::x86_64::_mm256_set_epi16</a></li><li><a href="arch/x86_64/fn._mm256_set_epi32.html">arch::x86_64::_mm256_set_epi32</a></li><li><a href="arch/x86_64/fn._mm256_set_epi64x.html">arch::x86_64::_mm256_set_epi64x</a></li><li><a href="arch/x86_64/fn._mm256_set_epi8.html">arch::x86_64::_mm256_set_epi8</a></li><li><a href="arch/x86_64/fn._mm256_set_m128.html">arch::x86_64::_mm256_set_m128</a></li><li><a href="arch/x86_64/fn._mm256_set_m128d.html">arch::x86_64::_mm256_set_m128d</a></li><li><a href="arch/x86_64/fn._mm256_set_m128i.html">arch::x86_64::_mm256_set_m128i</a></li><li><a href="arch/x86_64/fn._mm256_set_pd.html">arch::x86_64::_mm256_set_pd</a></li><li><a href="arch/x86_64/fn._mm256_set_ps.html">arch::x86_64::_mm256_set_ps</a></li><li><a href="arch/x86_64/fn._mm256_setr_epi16.html">arch::x86_64::_mm256_setr_epi16</a></li><li><a href="arch/x86_64/fn._mm256_setr_epi32.html">arch::x86_64::_mm256_setr_epi32</a></li><li><a href="arch/x86_64/fn._mm256_setr_epi64x.html">arch::x86_64::_mm256_setr_epi64x</a></li><li><a href="arch/x86_64/fn._mm256_setr_epi8.html">arch::x86_64::_mm256_setr_epi8</a></li><li><a href="arch/x86_64/fn._mm256_setr_m128.html">arch::x86_64::_mm256_setr_m128</a></li><li><a href="arch/x86_64/fn._mm256_setr_m128d.html">arch::x86_64::_mm256_setr_m128d</a></li><li><a href="arch/x86_64/fn._mm256_setr_m128i.html">arch::x86_64::_mm256_setr_m128i</a></li><li><a href="arch/x86_64/fn._mm256_setr_pd.html">arch::x86_64::_mm256_setr_pd</a></li><li><a href="arch/x86_64/fn._mm256_setr_ps.html">arch::x86_64::_mm256_setr_ps</a></li><li><a href="arch/x86_64/fn._mm256_setzero_pd.html">arch::x86_64::_mm256_setzero_pd</a></li><li><a href="arch/x86_64/fn._mm256_setzero_ps.html">arch::x86_64::_mm256_setzero_ps</a></li><li><a href="arch/x86_64/fn._mm256_setzero_si256.html">arch::x86_64::_mm256_setzero_si256</a></li><li><a href="arch/x86_64/fn._mm256_shldi_epi16.html">arch::x86_64::_mm256_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_shldi_epi32.html">arch::x86_64::_mm256_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_shldi_epi64.html">arch::x86_64::_mm256_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_shldv_epi16.html">arch::x86_64::_mm256_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_shldv_epi32.html">arch::x86_64::_mm256_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_shldv_epi64.html">arch::x86_64::_mm256_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_shrdi_epi16.html">arch::x86_64::_mm256_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_shrdi_epi32.html">arch::x86_64::_mm256_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_shrdi_epi64.html">arch::x86_64::_mm256_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_shrdv_epi16.html">arch::x86_64::_mm256_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_shrdv_epi32.html">arch::x86_64::_mm256_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_shrdv_epi64.html">arch::x86_64::_mm256_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_epi32.html">arch::x86_64::_mm256_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_epi8.html">arch::x86_64::_mm256_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_f32x4.html">arch::x86_64::_mm256_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_f64x2.html">arch::x86_64::_mm256_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_i32x4.html">arch::x86_64::_mm256_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_i64x2.html">arch::x86_64::_mm256_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_pd.html">arch::x86_64::_mm256_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm256_shuffle_ps.html">arch::x86_64::_mm256_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm256_shufflehi_epi16.html">arch::x86_64::_mm256_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_shufflelo_epi16.html">arch::x86_64::_mm256_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sign_epi16.html">arch::x86_64::_mm256_sign_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sign_epi32.html">arch::x86_64::_mm256_sign_epi32</a></li><li><a href="arch/x86_64/fn._mm256_sign_epi8.html">arch::x86_64::_mm256_sign_epi8</a></li><li><a href="arch/x86_64/fn._mm256_sll_epi16.html">arch::x86_64::_mm256_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sll_epi32.html">arch::x86_64::_mm256_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm256_sll_epi64.html">arch::x86_64::_mm256_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm256_slli_epi16.html">arch::x86_64::_mm256_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_slli_epi32.html">arch::x86_64::_mm256_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_slli_epi64.html">arch::x86_64::_mm256_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_slli_si256.html">arch::x86_64::_mm256_slli_si256</a></li><li><a href="arch/x86_64/fn._mm256_sllv_epi16.html">arch::x86_64::_mm256_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sllv_epi32.html">arch::x86_64::_mm256_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_sllv_epi64.html">arch::x86_64::_mm256_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_sqrt_pd.html">arch::x86_64::_mm256_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm256_sqrt_ps.html">arch::x86_64::_mm256_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm256_sra_epi16.html">arch::x86_64::_mm256_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sra_epi32.html">arch::x86_64::_mm256_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm256_sra_epi64.html">arch::x86_64::_mm256_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm256_srai_epi16.html">arch::x86_64::_mm256_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm256_srai_epi32.html">arch::x86_64::_mm256_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm256_srai_epi64.html">arch::x86_64::_mm256_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm256_srav_epi16.html">arch::x86_64::_mm256_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm256_srav_epi32.html">arch::x86_64::_mm256_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm256_srav_epi64.html">arch::x86_64::_mm256_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm256_srl_epi16.html">arch::x86_64::_mm256_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm256_srl_epi32.html">arch::x86_64::_mm256_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm256_srl_epi64.html">arch::x86_64::_mm256_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm256_srli_epi16.html">arch::x86_64::_mm256_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm256_srli_epi32.html">arch::x86_64::_mm256_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm256_srli_epi64.html">arch::x86_64::_mm256_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm256_srli_si256.html">arch::x86_64::_mm256_srli_si256</a></li><li><a href="arch/x86_64/fn._mm256_srlv_epi16.html">arch::x86_64::_mm256_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm256_srlv_epi32.html">arch::x86_64::_mm256_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm256_srlv_epi64.html">arch::x86_64::_mm256_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm256_store_epi32.html">arch::x86_64::_mm256_store_epi32</a></li><li><a href="arch/x86_64/fn._mm256_store_epi64.html">arch::x86_64::_mm256_store_epi64</a></li><li><a href="arch/x86_64/fn._mm256_store_pd.html">arch::x86_64::_mm256_store_pd</a></li><li><a href="arch/x86_64/fn._mm256_store_ps.html">arch::x86_64::_mm256_store_ps</a></li><li><a href="arch/x86_64/fn._mm256_store_si256.html">arch::x86_64::_mm256_store_si256</a></li><li><a href="arch/x86_64/fn._mm256_storeu2_m128.html">arch::x86_64::_mm256_storeu2_m128</a></li><li><a href="arch/x86_64/fn._mm256_storeu2_m128d.html">arch::x86_64::_mm256_storeu2_m128d</a></li><li><a href="arch/x86_64/fn._mm256_storeu2_m128i.html">arch::x86_64::_mm256_storeu2_m128i</a></li><li><a href="arch/x86_64/fn._mm256_storeu_epi16.html">arch::x86_64::_mm256_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm256_storeu_epi32.html">arch::x86_64::_mm256_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm256_storeu_epi64.html">arch::x86_64::_mm256_storeu_epi64</a></li><li><a href="arch/x86_64/fn._mm256_storeu_epi8.html">arch::x86_64::_mm256_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm256_storeu_pd.html">arch::x86_64::_mm256_storeu_pd</a></li><li><a href="arch/x86_64/fn._mm256_storeu_ps.html">arch::x86_64::_mm256_storeu_ps</a></li><li><a href="arch/x86_64/fn._mm256_storeu_si256.html">arch::x86_64::_mm256_storeu_si256</a></li><li><a href="arch/x86_64/fn._mm256_stream_pd.html">arch::x86_64::_mm256_stream_pd</a></li><li><a href="arch/x86_64/fn._mm256_stream_ps.html">arch::x86_64::_mm256_stream_ps</a></li><li><a href="arch/x86_64/fn._mm256_stream_si256.html">arch::x86_64::_mm256_stream_si256</a></li><li><a href="arch/x86_64/fn._mm256_sub_epi16.html">arch::x86_64::_mm256_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm256_sub_epi32.html">arch::x86_64::_mm256_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm256_sub_epi64.html">arch::x86_64::_mm256_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm256_sub_epi8.html">arch::x86_64::_mm256_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm256_sub_pd.html">arch::x86_64::_mm256_sub_pd</a></li><li><a href="arch/x86_64/fn._mm256_sub_ps.html">arch::x86_64::_mm256_sub_ps</a></li><li><a href="arch/x86_64/fn._mm256_subs_epi16.html">arch::x86_64::_mm256_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm256_subs_epi8.html">arch::x86_64::_mm256_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm256_subs_epu16.html">arch::x86_64::_mm256_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm256_subs_epu8.html">arch::x86_64::_mm256_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm256_ternarylogic_epi32.html">arch::x86_64::_mm256_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm256_ternarylogic_epi64.html">arch::x86_64::_mm256_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm256_test_epi16_mask.html">arch::x86_64::_mm256_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_test_epi32_mask.html">arch::x86_64::_mm256_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_test_epi64_mask.html">arch::x86_64::_mm256_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_test_epi8_mask.html">arch::x86_64::_mm256_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_testc_pd.html">arch::x86_64::_mm256_testc_pd</a></li><li><a href="arch/x86_64/fn._mm256_testc_ps.html">arch::x86_64::_mm256_testc_ps</a></li><li><a href="arch/x86_64/fn._mm256_testc_si256.html">arch::x86_64::_mm256_testc_si256</a></li><li><a href="arch/x86_64/fn._mm256_testn_epi16_mask.html">arch::x86_64::_mm256_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm256_testn_epi32_mask.html">arch::x86_64::_mm256_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm256_testn_epi64_mask.html">arch::x86_64::_mm256_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm256_testn_epi8_mask.html">arch::x86_64::_mm256_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm256_testnzc_pd.html">arch::x86_64::_mm256_testnzc_pd</a></li><li><a href="arch/x86_64/fn._mm256_testnzc_ps.html">arch::x86_64::_mm256_testnzc_ps</a></li><li><a href="arch/x86_64/fn._mm256_testnzc_si256.html">arch::x86_64::_mm256_testnzc_si256</a></li><li><a href="arch/x86_64/fn._mm256_testz_pd.html">arch::x86_64::_mm256_testz_pd</a></li><li><a href="arch/x86_64/fn._mm256_testz_ps.html">arch::x86_64::_mm256_testz_ps</a></li><li><a href="arch/x86_64/fn._mm256_testz_si256.html">arch::x86_64::_mm256_testz_si256</a></li><li><a href="arch/x86_64/fn._mm256_undefined_pd.html">arch::x86_64::_mm256_undefined_pd</a></li><li><a href="arch/x86_64/fn._mm256_undefined_ps.html">arch::x86_64::_mm256_undefined_ps</a></li><li><a href="arch/x86_64/fn._mm256_undefined_si256.html">arch::x86_64::_mm256_undefined_si256</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_epi16.html">arch::x86_64::_mm256_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_epi32.html">arch::x86_64::_mm256_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_epi64.html">arch::x86_64::_mm256_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_epi8.html">arch::x86_64::_mm256_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_pd.html">arch::x86_64::_mm256_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm256_unpackhi_ps.html">arch::x86_64::_mm256_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_epi16.html">arch::x86_64::_mm256_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_epi32.html">arch::x86_64::_mm256_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_epi64.html">arch::x86_64::_mm256_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_epi8.html">arch::x86_64::_mm256_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_pd.html">arch::x86_64::_mm256_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm256_unpacklo_ps.html">arch::x86_64::_mm256_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm256_xor_epi32.html">arch::x86_64::_mm256_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm256_xor_epi64.html">arch::x86_64::_mm256_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm256_xor_pd.html">arch::x86_64::_mm256_xor_pd</a></li><li><a href="arch/x86_64/fn._mm256_xor_ps.html">arch::x86_64::_mm256_xor_ps</a></li><li><a href="arch/x86_64/fn._mm256_xor_si256.html">arch::x86_64::_mm256_xor_si256</a></li><li><a href="arch/x86_64/fn._mm256_zeroall.html">arch::x86_64::_mm256_zeroall</a></li><li><a href="arch/x86_64/fn._mm256_zeroupper.html">arch::x86_64::_mm256_zeroupper</a></li><li><a href="arch/x86_64/fn._mm256_zextpd128_pd256.html">arch::x86_64::_mm256_zextpd128_pd256</a></li><li><a href="arch/x86_64/fn._mm256_zextps128_ps256.html">arch::x86_64::_mm256_zextps128_ps256</a></li><li><a href="arch/x86_64/fn._mm256_zextsi128_si256.html">arch::x86_64::_mm256_zextsi128_si256</a></li><li><a href="arch/x86_64/fn._mm512_abs_epi16.html">arch::x86_64::_mm512_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_abs_epi32.html">arch::x86_64::_mm512_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_abs_epi64.html">arch::x86_64::_mm512_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm512_abs_epi8.html">arch::x86_64::_mm512_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_abs_pd.html">arch::x86_64::_mm512_abs_pd</a></li><li><a href="arch/x86_64/fn._mm512_abs_ps.html">arch::x86_64::_mm512_abs_ps</a></li><li><a href="arch/x86_64/fn._mm512_add_epi16.html">arch::x86_64::_mm512_add_epi16</a></li><li><a href="arch/x86_64/fn._mm512_add_epi32.html">arch::x86_64::_mm512_add_epi32</a></li><li><a href="arch/x86_64/fn._mm512_add_epi64.html">arch::x86_64::_mm512_add_epi64</a></li><li><a href="arch/x86_64/fn._mm512_add_epi8.html">arch::x86_64::_mm512_add_epi8</a></li><li><a href="arch/x86_64/fn._mm512_add_pd.html">arch::x86_64::_mm512_add_pd</a></li><li><a href="arch/x86_64/fn._mm512_add_ps.html">arch::x86_64::_mm512_add_ps</a></li><li><a href="arch/x86_64/fn._mm512_add_round_pd.html">arch::x86_64::_mm512_add_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_add_round_ps.html">arch::x86_64::_mm512_add_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_adds_epi16.html">arch::x86_64::_mm512_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm512_adds_epi8.html">arch::x86_64::_mm512_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm512_adds_epu16.html">arch::x86_64::_mm512_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm512_adds_epu8.html">arch::x86_64::_mm512_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm512_aesdec_epi128.html">arch::x86_64::_mm512_aesdec_epi128</a></li><li><a href="arch/x86_64/fn._mm512_aesdeclast_epi128.html">arch::x86_64::_mm512_aesdeclast_epi128</a></li><li><a href="arch/x86_64/fn._mm512_aesenc_epi128.html">arch::x86_64::_mm512_aesenc_epi128</a></li><li><a href="arch/x86_64/fn._mm512_aesenclast_epi128.html">arch::x86_64::_mm512_aesenclast_epi128</a></li><li><a href="arch/x86_64/fn._mm512_alignr_epi32.html">arch::x86_64::_mm512_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm512_alignr_epi64.html">arch::x86_64::_mm512_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm512_alignr_epi8.html">arch::x86_64::_mm512_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm512_and_epi32.html">arch::x86_64::_mm512_and_epi32</a></li><li><a href="arch/x86_64/fn._mm512_and_epi64.html">arch::x86_64::_mm512_and_epi64</a></li><li><a href="arch/x86_64/fn._mm512_and_si512.html">arch::x86_64::_mm512_and_si512</a></li><li><a href="arch/x86_64/fn._mm512_andnot_epi32.html">arch::x86_64::_mm512_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm512_andnot_epi64.html">arch::x86_64::_mm512_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm512_andnot_si512.html">arch::x86_64::_mm512_andnot_si512</a></li><li><a href="arch/x86_64/fn._mm512_avg_epu16.html">arch::x86_64::_mm512_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm512_avg_epu8.html">arch::x86_64::_mm512_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm512_bitshuffle_epi64_mask.html">arch::x86_64::_mm512_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_broadcast_f32x4.html">arch::x86_64::_mm512_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_broadcast_f64x4.html">arch::x86_64::_mm512_broadcast_f64x4</a></li><li><a href="arch/x86_64/fn._mm512_broadcast_i32x4.html">arch::x86_64::_mm512_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_broadcast_i64x4.html">arch::x86_64::_mm512_broadcast_i64x4</a></li><li><a href="arch/x86_64/fn._mm512_broadcastb_epi8.html">arch::x86_64::_mm512_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm512_broadcastd_epi32.html">arch::x86_64::_mm512_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_broadcastmb_epi64.html">arch::x86_64::_mm512_broadcastmb_epi64</a></li><li><a href="arch/x86_64/fn._mm512_broadcastmw_epi32.html">arch::x86_64::_mm512_broadcastmw_epi32</a></li><li><a href="arch/x86_64/fn._mm512_broadcastq_epi64.html">arch::x86_64::_mm512_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm512_broadcastsd_pd.html">arch::x86_64::_mm512_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm512_broadcastss_ps.html">arch::x86_64::_mm512_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm512_broadcastw_epi16.html">arch::x86_64::_mm512_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm512_bslli_epi128.html">arch::x86_64::_mm512_bslli_epi128</a></li><li><a href="arch/x86_64/fn._mm512_bsrli_epi128.html">arch::x86_64::_mm512_bsrli_epi128</a></li><li><a href="arch/x86_64/fn._mm512_castpd128_pd512.html">arch::x86_64::_mm512_castpd128_pd512</a></li><li><a href="arch/x86_64/fn._mm512_castpd256_pd512.html">arch::x86_64::_mm512_castpd256_pd512</a></li><li><a href="arch/x86_64/fn._mm512_castpd512_pd128.html">arch::x86_64::_mm512_castpd512_pd128</a></li><li><a href="arch/x86_64/fn._mm512_castpd512_pd256.html">arch::x86_64::_mm512_castpd512_pd256</a></li><li><a href="arch/x86_64/fn._mm512_castpd_ps.html">arch::x86_64::_mm512_castpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_castpd_si512.html">arch::x86_64::_mm512_castpd_si512</a></li><li><a href="arch/x86_64/fn._mm512_castps128_ps512.html">arch::x86_64::_mm512_castps128_ps512</a></li><li><a href="arch/x86_64/fn._mm512_castps256_ps512.html">arch::x86_64::_mm512_castps256_ps512</a></li><li><a href="arch/x86_64/fn._mm512_castps512_ps128.html">arch::x86_64::_mm512_castps512_ps128</a></li><li><a href="arch/x86_64/fn._mm512_castps512_ps256.html">arch::x86_64::_mm512_castps512_ps256</a></li><li><a href="arch/x86_64/fn._mm512_castps_pd.html">arch::x86_64::_mm512_castps_pd</a></li><li><a href="arch/x86_64/fn._mm512_castps_si512.html">arch::x86_64::_mm512_castps_si512</a></li><li><a href="arch/x86_64/fn._mm512_castsi128_si512.html">arch::x86_64::_mm512_castsi128_si512</a></li><li><a href="arch/x86_64/fn._mm512_castsi256_si512.html">arch::x86_64::_mm512_castsi256_si512</a></li><li><a href="arch/x86_64/fn._mm512_castsi512_pd.html">arch::x86_64::_mm512_castsi512_pd</a></li><li><a href="arch/x86_64/fn._mm512_castsi512_ps.html">arch::x86_64::_mm512_castsi512_ps</a></li><li><a href="arch/x86_64/fn._mm512_castsi512_si128.html">arch::x86_64::_mm512_castsi512_si128</a></li><li><a href="arch/x86_64/fn._mm512_castsi512_si256.html">arch::x86_64::_mm512_castsi512_si256</a></li><li><a href="arch/x86_64/fn._mm512_clmulepi64_epi128.html">arch::x86_64::_mm512_clmulepi64_epi128</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epi16_mask.html">arch::x86_64::_mm512_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epi32_mask.html">arch::x86_64::_mm512_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epi64_mask.html">arch::x86_64::_mm512_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epi8_mask.html">arch::x86_64::_mm512_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epu16_mask.html">arch::x86_64::_mm512_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epu32_mask.html">arch::x86_64::_mm512_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epu64_mask.html">arch::x86_64::_mm512_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_epu8_mask.html">arch::x86_64::_mm512_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_pd_mask.html">arch::x86_64::_mm512_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_ps_mask.html">arch::x86_64::_mm512_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_round_pd_mask.html">arch::x86_64::_mm512_cmp_round_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmp_round_ps_mask.html">arch::x86_64::_mm512_cmp_round_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epi16_mask.html">arch::x86_64::_mm512_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epi32_mask.html">arch::x86_64::_mm512_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epi64_mask.html">arch::x86_64::_mm512_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epi8_mask.html">arch::x86_64::_mm512_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epu16_mask.html">arch::x86_64::_mm512_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epu32_mask.html">arch::x86_64::_mm512_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epu64_mask.html">arch::x86_64::_mm512_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_epu8_mask.html">arch::x86_64::_mm512_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_pd_mask.html">arch::x86_64::_mm512_cmpeq_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpeq_ps_mask.html">arch::x86_64::_mm512_cmpeq_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epi16_mask.html">arch::x86_64::_mm512_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epi32_mask.html">arch::x86_64::_mm512_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epi64_mask.html">arch::x86_64::_mm512_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epi8_mask.html">arch::x86_64::_mm512_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epu16_mask.html">arch::x86_64::_mm512_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epu32_mask.html">arch::x86_64::_mm512_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epu64_mask.html">arch::x86_64::_mm512_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpge_epu8_mask.html">arch::x86_64::_mm512_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epi16_mask.html">arch::x86_64::_mm512_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epi32_mask.html">arch::x86_64::_mm512_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epi64_mask.html">arch::x86_64::_mm512_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epi8_mask.html">arch::x86_64::_mm512_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epu16_mask.html">arch::x86_64::_mm512_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epu32_mask.html">arch::x86_64::_mm512_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epu64_mask.html">arch::x86_64::_mm512_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpgt_epu8_mask.html">arch::x86_64::_mm512_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epi16_mask.html">arch::x86_64::_mm512_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epi32_mask.html">arch::x86_64::_mm512_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epi64_mask.html">arch::x86_64::_mm512_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epi8_mask.html">arch::x86_64::_mm512_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epu16_mask.html">arch::x86_64::_mm512_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epu32_mask.html">arch::x86_64::_mm512_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epu64_mask.html">arch::x86_64::_mm512_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_epu8_mask.html">arch::x86_64::_mm512_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_pd_mask.html">arch::x86_64::_mm512_cmple_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmple_ps_mask.html">arch::x86_64::_mm512_cmple_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epi16_mask.html">arch::x86_64::_mm512_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epi32_mask.html">arch::x86_64::_mm512_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epi64_mask.html">arch::x86_64::_mm512_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epi8_mask.html">arch::x86_64::_mm512_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epu16_mask.html">arch::x86_64::_mm512_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epu32_mask.html">arch::x86_64::_mm512_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epu64_mask.html">arch::x86_64::_mm512_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_epu8_mask.html">arch::x86_64::_mm512_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_pd_mask.html">arch::x86_64::_mm512_cmplt_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmplt_ps_mask.html">arch::x86_64::_mm512_cmplt_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epi16_mask.html">arch::x86_64::_mm512_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epi32_mask.html">arch::x86_64::_mm512_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epi64_mask.html">arch::x86_64::_mm512_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epi8_mask.html">arch::x86_64::_mm512_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epu16_mask.html">arch::x86_64::_mm512_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epu32_mask.html">arch::x86_64::_mm512_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epu64_mask.html">arch::x86_64::_mm512_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_epu8_mask.html">arch::x86_64::_mm512_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_pd_mask.html">arch::x86_64::_mm512_cmpneq_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpneq_ps_mask.html">arch::x86_64::_mm512_cmpneq_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpnle_pd_mask.html">arch::x86_64::_mm512_cmpnle_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpnle_ps_mask.html">arch::x86_64::_mm512_cmpnle_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpnlt_pd_mask.html">arch::x86_64::_mm512_cmpnlt_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpnlt_ps_mask.html">arch::x86_64::_mm512_cmpnlt_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpord_pd_mask.html">arch::x86_64::_mm512_cmpord_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpord_ps_mask.html">arch::x86_64::_mm512_cmpord_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpunord_pd_mask.html">arch::x86_64::_mm512_cmpunord_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_cmpunord_ps_mask.html">arch::x86_64::_mm512_cmpunord_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_conflict_epi32.html">arch::x86_64::_mm512_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm512_conflict_epi64.html">arch::x86_64::_mm512_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundepi32_ps.html">arch::x86_64::_mm512_cvt_roundepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundepu32_ps.html">arch::x86_64::_mm512_cvt_roundepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundpd_epi32.html">arch::x86_64::_mm512_cvt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundpd_epu32.html">arch::x86_64::_mm512_cvt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundpd_ps.html">arch::x86_64::_mm512_cvt_roundpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundph_ps.html">arch::x86_64::_mm512_cvt_roundph_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundps_epi32.html">arch::x86_64::_mm512_cvt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundps_epu32.html">arch::x86_64::_mm512_cvt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundps_pd.html">arch::x86_64::_mm512_cvt_roundps_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvt_roundps_ph.html">arch::x86_64::_mm512_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi16_epi32.html">arch::x86_64::_mm512_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi16_epi64.html">arch::x86_64::_mm512_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi16_epi8.html">arch::x86_64::_mm512_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32_epi16.html">arch::x86_64::_mm512_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32_epi64.html">arch::x86_64::_mm512_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32_epi8.html">arch::x86_64::_mm512_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32_pd.html">arch::x86_64::_mm512_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32_ps.html">arch::x86_64::_mm512_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi32lo_pd.html">arch::x86_64::_mm512_cvtepi32lo_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi64_epi16.html">arch::x86_64::_mm512_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi64_epi32.html">arch::x86_64::_mm512_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi64_epi8.html">arch::x86_64::_mm512_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi8_epi16.html">arch::x86_64::_mm512_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi8_epi32.html">arch::x86_64::_mm512_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtepi8_epi64.html">arch::x86_64::_mm512_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu16_epi32.html">arch::x86_64::_mm512_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu16_epi64.html">arch::x86_64::_mm512_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu32_epi64.html">arch::x86_64::_mm512_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu32_pd.html">arch::x86_64::_mm512_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu32_ps.html">arch::x86_64::_mm512_cvtepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu32lo_pd.html">arch::x86_64::_mm512_cvtepu32lo_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu8_epi16.html">arch::x86_64::_mm512_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu8_epi32.html">arch::x86_64::_mm512_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtepu8_epi64.html">arch::x86_64::_mm512_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_cvtne2ps_pbh.html">arch::x86_64::_mm512_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_cvtneps_pbh.html">arch::x86_64::_mm512_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_cvtpd_epi32.html">arch::x86_64::_mm512_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtpd_epu32.html">arch::x86_64::_mm512_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvtpd_ps.html">arch::x86_64::_mm512_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvtpd_pslo.html">arch::x86_64::_mm512_cvtpd_pslo</a></li><li><a href="arch/x86_64/fn._mm512_cvtph_ps.html">arch::x86_64::_mm512_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm512_cvtps_epi32.html">arch::x86_64::_mm512_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtps_epu32.html">arch::x86_64::_mm512_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvtps_pd.html">arch::x86_64::_mm512_cvtps_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtps_ph.html">arch::x86_64::_mm512_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm512_cvtpslo_pd.html">arch::x86_64::_mm512_cvtpslo_pd</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi16_epi8.html">arch::x86_64::_mm512_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi32_epi16.html">arch::x86_64::_mm512_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi32_epi8.html">arch::x86_64::_mm512_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi64_epi16.html">arch::x86_64::_mm512_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi64_epi32.html">arch::x86_64::_mm512_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtsepi64_epi8.html">arch::x86_64::_mm512_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtsi512_si32.html">arch::x86_64::_mm512_cvtsi512_si32</a></li><li><a href="arch/x86_64/fn._mm512_cvtt_roundpd_epi32.html">arch::x86_64::_mm512_cvtt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtt_roundpd_epu32.html">arch::x86_64::_mm512_cvtt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvtt_roundps_epi32.html">arch::x86_64::_mm512_cvtt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtt_roundps_epu32.html">arch::x86_64::_mm512_cvtt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvttpd_epi32.html">arch::x86_64::_mm512_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvttpd_epu32.html">arch::x86_64::_mm512_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvttps_epi32.html">arch::x86_64::_mm512_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvttps_epu32.html">arch::x86_64::_mm512_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi16_epi8.html">arch::x86_64::_mm512_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi32_epi16.html">arch::x86_64::_mm512_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi32_epi8.html">arch::x86_64::_mm512_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi64_epi16.html">arch::x86_64::_mm512_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi64_epi32.html">arch::x86_64::_mm512_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_cvtusepi64_epi8.html">arch::x86_64::_mm512_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_dbsad_epu8.html">arch::x86_64::_mm512_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm512_div_pd.html">arch::x86_64::_mm512_div_pd</a></li><li><a href="arch/x86_64/fn._mm512_div_ps.html">arch::x86_64::_mm512_div_ps</a></li><li><a href="arch/x86_64/fn._mm512_div_round_pd.html">arch::x86_64::_mm512_div_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_div_round_ps.html">arch::x86_64::_mm512_div_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_dpbf16_ps.html">arch::x86_64::_mm512_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm512_dpbusd_epi32.html">arch::x86_64::_mm512_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_dpbusds_epi32.html">arch::x86_64::_mm512_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_dpwssd_epi32.html">arch::x86_64::_mm512_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_dpwssds_epi32.html">arch::x86_64::_mm512_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_extractf32x4_ps.html">arch::x86_64::_mm512_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm512_extractf64x4_pd.html">arch::x86_64::_mm512_extractf64x4_pd</a></li><li><a href="arch/x86_64/fn._mm512_extracti32x4_epi32.html">arch::x86_64::_mm512_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm512_extracti64x4_epi64.html">arch::x86_64::_mm512_extracti64x4_epi64</a></li><li><a href="arch/x86_64/fn._mm512_fixupimm_pd.html">arch::x86_64::_mm512_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm512_fixupimm_ps.html">arch::x86_64::_mm512_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm512_fixupimm_round_pd.html">arch::x86_64::_mm512_fixupimm_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fixupimm_round_ps.html">arch::x86_64::_mm512_fixupimm_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmadd_pd.html">arch::x86_64::_mm512_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmadd_ps.html">arch::x86_64::_mm512_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmadd_round_pd.html">arch::x86_64::_mm512_fmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmadd_round_ps.html">arch::x86_64::_mm512_fmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmaddsub_pd.html">arch::x86_64::_mm512_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmaddsub_ps.html">arch::x86_64::_mm512_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmaddsub_round_pd.html">arch::x86_64::_mm512_fmaddsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmaddsub_round_ps.html">arch::x86_64::_mm512_fmaddsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmsub_pd.html">arch::x86_64::_mm512_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmsub_ps.html">arch::x86_64::_mm512_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmsub_round_pd.html">arch::x86_64::_mm512_fmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmsub_round_ps.html">arch::x86_64::_mm512_fmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmsubadd_pd.html">arch::x86_64::_mm512_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmsubadd_ps.html">arch::x86_64::_mm512_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_fmsubadd_round_pd.html">arch::x86_64::_mm512_fmsubadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fmsubadd_round_ps.html">arch::x86_64::_mm512_fmsubadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fnmadd_pd.html">arch::x86_64::_mm512_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_fnmadd_ps.html">arch::x86_64::_mm512_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_fnmadd_round_pd.html">arch::x86_64::_mm512_fnmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fnmadd_round_ps.html">arch::x86_64::_mm512_fnmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_fnmsub_pd.html">arch::x86_64::_mm512_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_fnmsub_ps.html">arch::x86_64::_mm512_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_fnmsub_round_pd.html">arch::x86_64::_mm512_fnmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_fnmsub_round_ps.html">arch::x86_64::_mm512_fnmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_getexp_pd.html">arch::x86_64::_mm512_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm512_getexp_ps.html">arch::x86_64::_mm512_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm512_getexp_round_pd.html">arch::x86_64::_mm512_getexp_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_getexp_round_ps.html">arch::x86_64::_mm512_getexp_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_getmant_pd.html">arch::x86_64::_mm512_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm512_getmant_ps.html">arch::x86_64::_mm512_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm512_getmant_round_pd.html">arch::x86_64::_mm512_getmant_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_getmant_round_ps.html">arch::x86_64::_mm512_getmant_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm512_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm512_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_gf2p8mul_epi8.html">arch::x86_64::_mm512_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm512_i32gather_epi32.html">arch::x86_64::_mm512_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm512_i32gather_epi64.html">arch::x86_64::_mm512_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm512_i32gather_pd.html">arch::x86_64::_mm512_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm512_i32gather_ps.html">arch::x86_64::_mm512_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm512_i32scatter_epi32.html">arch::x86_64::_mm512_i32scatter_epi32</a></li><li><a href="arch/x86_64/fn._mm512_i32scatter_epi64.html">arch::x86_64::_mm512_i32scatter_epi64</a></li><li><a href="arch/x86_64/fn._mm512_i32scatter_pd.html">arch::x86_64::_mm512_i32scatter_pd</a></li><li><a href="arch/x86_64/fn._mm512_i32scatter_ps.html">arch::x86_64::_mm512_i32scatter_ps</a></li><li><a href="arch/x86_64/fn._mm512_i64gather_epi32.html">arch::x86_64::_mm512_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm512_i64gather_epi64.html">arch::x86_64::_mm512_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm512_i64gather_pd.html">arch::x86_64::_mm512_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm512_i64gather_ps.html">arch::x86_64::_mm512_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm512_i64scatter_epi32.html">arch::x86_64::_mm512_i64scatter_epi32</a></li><li><a href="arch/x86_64/fn._mm512_i64scatter_epi64.html">arch::x86_64::_mm512_i64scatter_epi64</a></li><li><a href="arch/x86_64/fn._mm512_i64scatter_pd.html">arch::x86_64::_mm512_i64scatter_pd</a></li><li><a href="arch/x86_64/fn._mm512_i64scatter_ps.html">arch::x86_64::_mm512_i64scatter_ps</a></li><li><a href="arch/x86_64/fn._mm512_insertf32x4.html">arch::x86_64::_mm512_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm512_insertf64x4.html">arch::x86_64::_mm512_insertf64x4</a></li><li><a href="arch/x86_64/fn._mm512_inserti32x4.html">arch::x86_64::_mm512_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm512_inserti64x4.html">arch::x86_64::_mm512_inserti64x4</a></li><li><a href="arch/x86_64/fn._mm512_int2mask.html">arch::x86_64::_mm512_int2mask</a></li><li><a href="arch/x86_64/fn._mm512_kand.html">arch::x86_64::_mm512_kand</a></li><li><a href="arch/x86_64/fn._mm512_kandn.html">arch::x86_64::_mm512_kandn</a></li><li><a href="arch/x86_64/fn._mm512_kmov.html">arch::x86_64::_mm512_kmov</a></li><li><a href="arch/x86_64/fn._mm512_knot.html">arch::x86_64::_mm512_knot</a></li><li><a href="arch/x86_64/fn._mm512_kor.html">arch::x86_64::_mm512_kor</a></li><li><a href="arch/x86_64/fn._mm512_kortestc.html">arch::x86_64::_mm512_kortestc</a></li><li><a href="arch/x86_64/fn._mm512_kunpackb.html">arch::x86_64::_mm512_kunpackb</a></li><li><a href="arch/x86_64/fn._mm512_kxnor.html">arch::x86_64::_mm512_kxnor</a></li><li><a href="arch/x86_64/fn._mm512_kxor.html">arch::x86_64::_mm512_kxor</a></li><li><a href="arch/x86_64/fn._mm512_load_epi32.html">arch::x86_64::_mm512_load_epi32</a></li><li><a href="arch/x86_64/fn._mm512_load_epi64.html">arch::x86_64::_mm512_load_epi64</a></li><li><a href="arch/x86_64/fn._mm512_load_pd.html">arch::x86_64::_mm512_load_pd</a></li><li><a href="arch/x86_64/fn._mm512_load_ps.html">arch::x86_64::_mm512_load_ps</a></li><li><a href="arch/x86_64/fn._mm512_load_si512.html">arch::x86_64::_mm512_load_si512</a></li><li><a href="arch/x86_64/fn._mm512_loadu_epi16.html">arch::x86_64::_mm512_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_loadu_epi32.html">arch::x86_64::_mm512_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_loadu_epi64.html">arch::x86_64::_mm512_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm512_loadu_epi8.html">arch::x86_64::_mm512_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_loadu_pd.html">arch::x86_64::_mm512_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm512_loadu_ps.html">arch::x86_64::_mm512_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm512_loadu_si512.html">arch::x86_64::_mm512_loadu_si512</a></li><li><a href="arch/x86_64/fn._mm512_lzcnt_epi32.html">arch::x86_64::_mm512_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_lzcnt_epi64.html">arch::x86_64::_mm512_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_madd52hi_epu64.html">arch::x86_64::_mm512_madd52hi_epu64</a></li><li><a href="arch/x86_64/fn._mm512_madd52lo_epu64.html">arch::x86_64::_mm512_madd52lo_epu64</a></li><li><a href="arch/x86_64/fn._mm512_madd_epi16.html">arch::x86_64::_mm512_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maddubs_epi16.html">arch::x86_64::_mm512_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_epi16.html">arch::x86_64::_mm512_mask2_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_epi32.html">arch::x86_64::_mm512_mask2_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_epi64.html">arch::x86_64::_mm512_mask2_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_epi8.html">arch::x86_64::_mm512_mask2_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_pd.html">arch::x86_64::_mm512_mask2_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask2_permutex2var_ps.html">arch::x86_64::_mm512_mask2_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask2int.html">arch::x86_64::_mm512_mask2int</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmadd_pd.html">arch::x86_64::_mm512_mask3_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmadd_ps.html">arch::x86_64::_mm512_mask3_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmadd_round_pd.html">arch::x86_64::_mm512_mask3_fmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmadd_round_ps.html">arch::x86_64::_mm512_mask3_fmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmaddsub_pd.html">arch::x86_64::_mm512_mask3_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmaddsub_ps.html">arch::x86_64::_mm512_mask3_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmaddsub_round_pd.html">arch::x86_64::_mm512_mask3_fmaddsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmaddsub_round_ps.html">arch::x86_64::_mm512_mask3_fmaddsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsub_pd.html">arch::x86_64::_mm512_mask3_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsub_ps.html">arch::x86_64::_mm512_mask3_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsub_round_pd.html">arch::x86_64::_mm512_mask3_fmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsub_round_ps.html">arch::x86_64::_mm512_mask3_fmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsubadd_pd.html">arch::x86_64::_mm512_mask3_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsubadd_ps.html">arch::x86_64::_mm512_mask3_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsubadd_round_pd.html">arch::x86_64::_mm512_mask3_fmsubadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fmsubadd_round_ps.html">arch::x86_64::_mm512_mask3_fmsubadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmadd_pd.html">arch::x86_64::_mm512_mask3_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmadd_ps.html">arch::x86_64::_mm512_mask3_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmadd_round_pd.html">arch::x86_64::_mm512_mask3_fnmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmadd_round_ps.html">arch::x86_64::_mm512_mask3_fnmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmsub_pd.html">arch::x86_64::_mm512_mask3_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmsub_ps.html">arch::x86_64::_mm512_mask3_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmsub_round_pd.html">arch::x86_64::_mm512_mask3_fnmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask3_fnmsub_round_ps.html">arch::x86_64::_mm512_mask3_fnmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_epi16.html">arch::x86_64::_mm512_mask_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_epi32.html">arch::x86_64::_mm512_mask_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_epi64.html">arch::x86_64::_mm512_mask_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_epi8.html">arch::x86_64::_mm512_mask_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_pd.html">arch::x86_64::_mm512_mask_abs_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_abs_ps.html">arch::x86_64::_mm512_mask_abs_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_epi16.html">arch::x86_64::_mm512_mask_add_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_epi32.html">arch::x86_64::_mm512_mask_add_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_epi64.html">arch::x86_64::_mm512_mask_add_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_epi8.html">arch::x86_64::_mm512_mask_add_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_pd.html">arch::x86_64::_mm512_mask_add_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_ps.html">arch::x86_64::_mm512_mask_add_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_round_pd.html">arch::x86_64::_mm512_mask_add_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_add_round_ps.html">arch::x86_64::_mm512_mask_add_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_adds_epi16.html">arch::x86_64::_mm512_mask_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_adds_epi8.html">arch::x86_64::_mm512_mask_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_adds_epu16.html">arch::x86_64::_mm512_mask_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_adds_epu8.html">arch::x86_64::_mm512_mask_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_alignr_epi32.html">arch::x86_64::_mm512_mask_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_alignr_epi64.html">arch::x86_64::_mm512_mask_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_alignr_epi8.html">arch::x86_64::_mm512_mask_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_and_epi32.html">arch::x86_64::_mm512_mask_and_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_and_epi64.html">arch::x86_64::_mm512_mask_and_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_andnot_epi32.html">arch::x86_64::_mm512_mask_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_andnot_epi64.html">arch::x86_64::_mm512_mask_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_avg_epu16.html">arch::x86_64::_mm512_mask_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_avg_epu8.html">arch::x86_64::_mm512_mask_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_bitshuffle_epi64_mask.html">arch::x86_64::_mm512_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_epi16.html">arch::x86_64::_mm512_mask_blend_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_epi32.html">arch::x86_64::_mm512_mask_blend_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_epi64.html">arch::x86_64::_mm512_mask_blend_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_epi8.html">arch::x86_64::_mm512_mask_blend_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_pd.html">arch::x86_64::_mm512_mask_blend_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_blend_ps.html">arch::x86_64::_mm512_mask_blend_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcast_f32x4.html">arch::x86_64::_mm512_mask_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcast_f64x4.html">arch::x86_64::_mm512_mask_broadcast_f64x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcast_i32x4.html">arch::x86_64::_mm512_mask_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcast_i64x4.html">arch::x86_64::_mm512_mask_broadcast_i64x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastb_epi8.html">arch::x86_64::_mm512_mask_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastd_epi32.html">arch::x86_64::_mm512_mask_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastq_epi64.html">arch::x86_64::_mm512_mask_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastsd_pd.html">arch::x86_64::_mm512_mask_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastss_ps.html">arch::x86_64::_mm512_mask_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_broadcastw_epi16.html">arch::x86_64::_mm512_mask_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epi16_mask.html">arch::x86_64::_mm512_mask_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epi32_mask.html">arch::x86_64::_mm512_mask_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epi64_mask.html">arch::x86_64::_mm512_mask_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epi8_mask.html">arch::x86_64::_mm512_mask_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epu16_mask.html">arch::x86_64::_mm512_mask_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epu32_mask.html">arch::x86_64::_mm512_mask_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epu64_mask.html">arch::x86_64::_mm512_mask_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_epu8_mask.html">arch::x86_64::_mm512_mask_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_pd_mask.html">arch::x86_64::_mm512_mask_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_ps_mask.html">arch::x86_64::_mm512_mask_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_round_pd_mask.html">arch::x86_64::_mm512_mask_cmp_round_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmp_round_ps_mask.html">arch::x86_64::_mm512_mask_cmp_round_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epi16_mask.html">arch::x86_64::_mm512_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epi32_mask.html">arch::x86_64::_mm512_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epi64_mask.html">arch::x86_64::_mm512_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epi8_mask.html">arch::x86_64::_mm512_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epu16_mask.html">arch::x86_64::_mm512_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epu32_mask.html">arch::x86_64::_mm512_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epu64_mask.html">arch::x86_64::_mm512_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_epu8_mask.html">arch::x86_64::_mm512_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_pd_mask.html">arch::x86_64::_mm512_mask_cmpeq_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpeq_ps_mask.html">arch::x86_64::_mm512_mask_cmpeq_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epi16_mask.html">arch::x86_64::_mm512_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epi32_mask.html">arch::x86_64::_mm512_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epi64_mask.html">arch::x86_64::_mm512_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epi8_mask.html">arch::x86_64::_mm512_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epu16_mask.html">arch::x86_64::_mm512_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epu32_mask.html">arch::x86_64::_mm512_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epu64_mask.html">arch::x86_64::_mm512_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpge_epu8_mask.html">arch::x86_64::_mm512_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epi16_mask.html">arch::x86_64::_mm512_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epi32_mask.html">arch::x86_64::_mm512_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epi64_mask.html">arch::x86_64::_mm512_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epi8_mask.html">arch::x86_64::_mm512_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epu16_mask.html">arch::x86_64::_mm512_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epu32_mask.html">arch::x86_64::_mm512_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epu64_mask.html">arch::x86_64::_mm512_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpgt_epu8_mask.html">arch::x86_64::_mm512_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epi16_mask.html">arch::x86_64::_mm512_mask_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epi32_mask.html">arch::x86_64::_mm512_mask_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epi64_mask.html">arch::x86_64::_mm512_mask_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epi8_mask.html">arch::x86_64::_mm512_mask_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epu16_mask.html">arch::x86_64::_mm512_mask_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epu32_mask.html">arch::x86_64::_mm512_mask_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epu64_mask.html">arch::x86_64::_mm512_mask_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_epu8_mask.html">arch::x86_64::_mm512_mask_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_pd_mask.html">arch::x86_64::_mm512_mask_cmple_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmple_ps_mask.html">arch::x86_64::_mm512_mask_cmple_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epi16_mask.html">arch::x86_64::_mm512_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epi32_mask.html">arch::x86_64::_mm512_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epi64_mask.html">arch::x86_64::_mm512_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epi8_mask.html">arch::x86_64::_mm512_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epu16_mask.html">arch::x86_64::_mm512_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epu32_mask.html">arch::x86_64::_mm512_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epu64_mask.html">arch::x86_64::_mm512_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_epu8_mask.html">arch::x86_64::_mm512_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_pd_mask.html">arch::x86_64::_mm512_mask_cmplt_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmplt_ps_mask.html">arch::x86_64::_mm512_mask_cmplt_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epi16_mask.html">arch::x86_64::_mm512_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epi32_mask.html">arch::x86_64::_mm512_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epi64_mask.html">arch::x86_64::_mm512_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epi8_mask.html">arch::x86_64::_mm512_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epu16_mask.html">arch::x86_64::_mm512_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epu32_mask.html">arch::x86_64::_mm512_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epu64_mask.html">arch::x86_64::_mm512_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_epu8_mask.html">arch::x86_64::_mm512_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_pd_mask.html">arch::x86_64::_mm512_mask_cmpneq_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpneq_ps_mask.html">arch::x86_64::_mm512_mask_cmpneq_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpnle_pd_mask.html">arch::x86_64::_mm512_mask_cmpnle_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpnle_ps_mask.html">arch::x86_64::_mm512_mask_cmpnle_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpnlt_pd_mask.html">arch::x86_64::_mm512_mask_cmpnlt_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpnlt_ps_mask.html">arch::x86_64::_mm512_mask_cmpnlt_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpord_pd_mask.html">arch::x86_64::_mm512_mask_cmpord_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpord_ps_mask.html">arch::x86_64::_mm512_mask_cmpord_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpunord_pd_mask.html">arch::x86_64::_mm512_mask_cmpunord_pd_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_cmpunord_ps_mask.html">arch::x86_64::_mm512_mask_cmpunord_ps_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_epi16.html">arch::x86_64::_mm512_mask_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_epi32.html">arch::x86_64::_mm512_mask_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_epi64.html">arch::x86_64::_mm512_mask_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_epi8.html">arch::x86_64::_mm512_mask_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_pd.html">arch::x86_64::_mm512_mask_compress_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_compress_ps.html">arch::x86_64::_mm512_mask_compress_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_conflict_epi32.html">arch::x86_64::_mm512_mask_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_conflict_epi64.html">arch::x86_64::_mm512_mask_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundepi32_ps.html">arch::x86_64::_mm512_mask_cvt_roundepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundepu32_ps.html">arch::x86_64::_mm512_mask_cvt_roundepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundpd_epi32.html">arch::x86_64::_mm512_mask_cvt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundpd_epu32.html">arch::x86_64::_mm512_mask_cvt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundpd_ps.html">arch::x86_64::_mm512_mask_cvt_roundpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundph_ps.html">arch::x86_64::_mm512_mask_cvt_roundph_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundps_epi32.html">arch::x86_64::_mm512_mask_cvt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundps_epu32.html">arch::x86_64::_mm512_mask_cvt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundps_pd.html">arch::x86_64::_mm512_mask_cvt_roundps_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvt_roundps_ph.html">arch::x86_64::_mm512_mask_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi16_epi32.html">arch::x86_64::_mm512_mask_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi16_epi64.html">arch::x86_64::_mm512_mask_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi16_epi8.html">arch::x86_64::_mm512_mask_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi16_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_epi16.html">arch::x86_64::_mm512_mask_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_epi64.html">arch::x86_64::_mm512_mask_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_epi8.html">arch::x86_64::_mm512_mask_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_pd.html">arch::x86_64::_mm512_mask_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_ps.html">arch::x86_64::_mm512_mask_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi32lo_pd.html">arch::x86_64::_mm512_mask_cvtepi32lo_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_epi16.html">arch::x86_64::_mm512_mask_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_epi32.html">arch::x86_64::_mm512_mask_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_epi8.html">arch::x86_64::_mm512_mask_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_storeu_epi32.html">arch::x86_64::_mm512_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi64_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi8_epi16.html">arch::x86_64::_mm512_mask_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi8_epi32.html">arch::x86_64::_mm512_mask_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepi8_epi64.html">arch::x86_64::_mm512_mask_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu16_epi32.html">arch::x86_64::_mm512_mask_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu16_epi64.html">arch::x86_64::_mm512_mask_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu32_epi64.html">arch::x86_64::_mm512_mask_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu32_pd.html">arch::x86_64::_mm512_mask_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu32_ps.html">arch::x86_64::_mm512_mask_cvtepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu32lo_pd.html">arch::x86_64::_mm512_mask_cvtepu32lo_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu8_epi16.html">arch::x86_64::_mm512_mask_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu8_epi32.html">arch::x86_64::_mm512_mask_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtepu8_epi64.html">arch::x86_64::_mm512_mask_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtne2ps_pbh.html">arch::x86_64::_mm512_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtneps_pbh.html">arch::x86_64::_mm512_mask_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtpd_epi32.html">arch::x86_64::_mm512_mask_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtpd_epu32.html">arch::x86_64::_mm512_mask_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtpd_ps.html">arch::x86_64::_mm512_mask_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtpd_pslo.html">arch::x86_64::_mm512_mask_cvtpd_pslo</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtph_ps.html">arch::x86_64::_mm512_mask_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtps_epi32.html">arch::x86_64::_mm512_mask_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtps_epu32.html">arch::x86_64::_mm512_mask_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtps_pd.html">arch::x86_64::_mm512_mask_cvtps_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtps_ph.html">arch::x86_64::_mm512_mask_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtpslo_pd.html">arch::x86_64::_mm512_mask_cvtpslo_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi16_epi8.html">arch::x86_64::_mm512_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi16_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi32_epi16.html">arch::x86_64::_mm512_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi32_epi8.html">arch::x86_64::_mm512_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi32_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi32_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_epi16.html">arch::x86_64::_mm512_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_epi32.html">arch::x86_64::_mm512_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_epi8.html">arch::x86_64::_mm512_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_storeu_epi32.html">arch::x86_64::_mm512_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtsepi64_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtt_roundpd_epi32.html">arch::x86_64::_mm512_mask_cvtt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtt_roundpd_epu32.html">arch::x86_64::_mm512_mask_cvtt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtt_roundps_epi32.html">arch::x86_64::_mm512_mask_cvtt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtt_roundps_epu32.html">arch::x86_64::_mm512_mask_cvtt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvttpd_epi32.html">arch::x86_64::_mm512_mask_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvttpd_epu32.html">arch::x86_64::_mm512_mask_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvttps_epi32.html">arch::x86_64::_mm512_mask_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvttps_epu32.html">arch::x86_64::_mm512_mask_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi16_epi8.html">arch::x86_64::_mm512_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi16_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi32_epi16.html">arch::x86_64::_mm512_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi32_epi8.html">arch::x86_64::_mm512_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi32_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi32_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_epi16.html">arch::x86_64::_mm512_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_epi32.html">arch::x86_64::_mm512_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_epi8.html">arch::x86_64::_mm512_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_storeu_epi16.html">arch::x86_64::_mm512_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_storeu_epi32.html">arch::x86_64::_mm512_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_cvtusepi64_storeu_epi8.html">arch::x86_64::_mm512_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_dbsad_epu8.html">arch::x86_64::_mm512_mask_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_div_pd.html">arch::x86_64::_mm512_mask_div_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_div_ps.html">arch::x86_64::_mm512_mask_div_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_div_round_pd.html">arch::x86_64::_mm512_mask_div_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_div_round_ps.html">arch::x86_64::_mm512_mask_div_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_dpbf16_ps.html">arch::x86_64::_mm512_mask_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_dpbusd_epi32.html">arch::x86_64::_mm512_mask_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_dpbusds_epi32.html">arch::x86_64::_mm512_mask_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_dpwssd_epi32.html">arch::x86_64::_mm512_mask_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_dpwssds_epi32.html">arch::x86_64::_mm512_mask_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_epi16.html">arch::x86_64::_mm512_mask_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_epi32.html">arch::x86_64::_mm512_mask_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_epi64.html">arch::x86_64::_mm512_mask_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_epi8.html">arch::x86_64::_mm512_mask_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_pd.html">arch::x86_64::_mm512_mask_expand_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_expand_ps.html">arch::x86_64::_mm512_mask_expand_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_extractf32x4_ps.html">arch::x86_64::_mm512_mask_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_extractf64x4_pd.html">arch::x86_64::_mm512_mask_extractf64x4_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_extracti32x4_epi32.html">arch::x86_64::_mm512_mask_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_extracti64x4_epi64.html">arch::x86_64::_mm512_mask_extracti64x4_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_fixupimm_pd.html">arch::x86_64::_mm512_mask_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fixupimm_ps.html">arch::x86_64::_mm512_mask_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fixupimm_round_pd.html">arch::x86_64::_mm512_mask_fixupimm_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fixupimm_round_ps.html">arch::x86_64::_mm512_mask_fixupimm_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmadd_pd.html">arch::x86_64::_mm512_mask_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmadd_ps.html">arch::x86_64::_mm512_mask_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmadd_round_pd.html">arch::x86_64::_mm512_mask_fmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmadd_round_ps.html">arch::x86_64::_mm512_mask_fmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmaddsub_pd.html">arch::x86_64::_mm512_mask_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmaddsub_ps.html">arch::x86_64::_mm512_mask_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmaddsub_round_pd.html">arch::x86_64::_mm512_mask_fmaddsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmaddsub_round_ps.html">arch::x86_64::_mm512_mask_fmaddsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsub_pd.html">arch::x86_64::_mm512_mask_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsub_ps.html">arch::x86_64::_mm512_mask_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsub_round_pd.html">arch::x86_64::_mm512_mask_fmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsub_round_ps.html">arch::x86_64::_mm512_mask_fmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsubadd_pd.html">arch::x86_64::_mm512_mask_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsubadd_ps.html">arch::x86_64::_mm512_mask_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsubadd_round_pd.html">arch::x86_64::_mm512_mask_fmsubadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fmsubadd_round_ps.html">arch::x86_64::_mm512_mask_fmsubadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmadd_pd.html">arch::x86_64::_mm512_mask_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmadd_ps.html">arch::x86_64::_mm512_mask_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmadd_round_pd.html">arch::x86_64::_mm512_mask_fnmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmadd_round_ps.html">arch::x86_64::_mm512_mask_fnmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmsub_pd.html">arch::x86_64::_mm512_mask_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmsub_ps.html">arch::x86_64::_mm512_mask_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmsub_round_pd.html">arch::x86_64::_mm512_mask_fnmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_fnmsub_round_ps.html">arch::x86_64::_mm512_mask_fnmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_getexp_pd.html">arch::x86_64::_mm512_mask_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_getexp_ps.html">arch::x86_64::_mm512_mask_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_getexp_round_pd.html">arch::x86_64::_mm512_mask_getexp_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_getexp_round_ps.html">arch::x86_64::_mm512_mask_getexp_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_getmant_pd.html">arch::x86_64::_mm512_mask_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_getmant_ps.html">arch::x86_64::_mm512_mask_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_getmant_round_pd.html">arch::x86_64::_mm512_mask_getmant_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_getmant_round_ps.html">arch::x86_64::_mm512_mask_getmant_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm512_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm512_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_gf2p8mul_epi8.html">arch::x86_64::_mm512_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32gather_epi32.html">arch::x86_64::_mm512_mask_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32gather_epi64.html">arch::x86_64::_mm512_mask_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32gather_pd.html">arch::x86_64::_mm512_mask_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32gather_ps.html">arch::x86_64::_mm512_mask_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32scatter_epi32.html">arch::x86_64::_mm512_mask_i32scatter_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32scatter_epi64.html">arch::x86_64::_mm512_mask_i32scatter_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32scatter_pd.html">arch::x86_64::_mm512_mask_i32scatter_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_i32scatter_ps.html">arch::x86_64::_mm512_mask_i32scatter_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64gather_epi32.html">arch::x86_64::_mm512_mask_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64gather_epi64.html">arch::x86_64::_mm512_mask_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64gather_pd.html">arch::x86_64::_mm512_mask_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64gather_ps.html">arch::x86_64::_mm512_mask_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64scatter_epi32.html">arch::x86_64::_mm512_mask_i64scatter_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64scatter_epi64.html">arch::x86_64::_mm512_mask_i64scatter_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64scatter_pd.html">arch::x86_64::_mm512_mask_i64scatter_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_i64scatter_ps.html">arch::x86_64::_mm512_mask_i64scatter_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_insertf32x4.html">arch::x86_64::_mm512_mask_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_insertf64x4.html">arch::x86_64::_mm512_mask_insertf64x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_inserti32x4.html">arch::x86_64::_mm512_mask_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_inserti64x4.html">arch::x86_64::_mm512_mask_inserti64x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_lzcnt_epi32.html">arch::x86_64::_mm512_mask_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_lzcnt_epi64.html">arch::x86_64::_mm512_mask_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_madd_epi16.html">arch::x86_64::_mm512_mask_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_maddubs_epi16.html">arch::x86_64::_mm512_mask_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epi16.html">arch::x86_64::_mm512_mask_max_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epi32.html">arch::x86_64::_mm512_mask_max_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epi64.html">arch::x86_64::_mm512_mask_max_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epi8.html">arch::x86_64::_mm512_mask_max_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epu16.html">arch::x86_64::_mm512_mask_max_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epu32.html">arch::x86_64::_mm512_mask_max_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epu64.html">arch::x86_64::_mm512_mask_max_epu64</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_epu8.html">arch::x86_64::_mm512_mask_max_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_pd.html">arch::x86_64::_mm512_mask_max_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_ps.html">arch::x86_64::_mm512_mask_max_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_round_pd.html">arch::x86_64::_mm512_mask_max_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_max_round_ps.html">arch::x86_64::_mm512_mask_max_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epi16.html">arch::x86_64::_mm512_mask_min_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epi32.html">arch::x86_64::_mm512_mask_min_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epi64.html">arch::x86_64::_mm512_mask_min_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epi8.html">arch::x86_64::_mm512_mask_min_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epu16.html">arch::x86_64::_mm512_mask_min_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epu32.html">arch::x86_64::_mm512_mask_min_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epu64.html">arch::x86_64::_mm512_mask_min_epu64</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_epu8.html">arch::x86_64::_mm512_mask_min_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_pd.html">arch::x86_64::_mm512_mask_min_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_ps.html">arch::x86_64::_mm512_mask_min_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_round_pd.html">arch::x86_64::_mm512_mask_min_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_min_round_ps.html">arch::x86_64::_mm512_mask_min_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_epi16.html">arch::x86_64::_mm512_mask_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_epi32.html">arch::x86_64::_mm512_mask_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_epi64.html">arch::x86_64::_mm512_mask_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_epi8.html">arch::x86_64::_mm512_mask_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_pd.html">arch::x86_64::_mm512_mask_mov_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_mov_ps.html">arch::x86_64::_mm512_mask_mov_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_movedup_pd.html">arch::x86_64::_mm512_mask_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_movehdup_ps.html">arch::x86_64::_mm512_mask_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_moveldup_ps.html">arch::x86_64::_mm512_mask_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_epi32.html">arch::x86_64::_mm512_mask_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_epu32.html">arch::x86_64::_mm512_mask_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_pd.html">arch::x86_64::_mm512_mask_mul_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_ps.html">arch::x86_64::_mm512_mask_mul_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_round_pd.html">arch::x86_64::_mm512_mask_mul_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_mul_round_ps.html">arch::x86_64::_mm512_mask_mul_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_mulhi_epi16.html">arch::x86_64::_mm512_mask_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_mulhi_epu16.html">arch::x86_64::_mm512_mask_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_mulhrs_epi16.html">arch::x86_64::_mm512_mask_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_mullo_epi16.html">arch::x86_64::_mm512_mask_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_mullo_epi32.html">arch::x86_64::_mm512_mask_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_mullox_epi64.html">arch::x86_64::_mm512_mask_mullox_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_multishift_epi64_epi8.html">arch::x86_64::_mm512_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_or_epi32.html">arch::x86_64::_mm512_mask_or_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_or_epi64.html">arch::x86_64::_mm512_mask_or_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_packs_epi16.html">arch::x86_64::_mm512_mask_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_packs_epi32.html">arch::x86_64::_mm512_mask_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_packus_epi16.html">arch::x86_64::_mm512_mask_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_packus_epi32.html">arch::x86_64::_mm512_mask_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_permute_pd.html">arch::x86_64::_mm512_mask_permute_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_permute_ps.html">arch::x86_64::_mm512_mask_permute_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutevar_epi32.html">arch::x86_64::_mm512_mask_permutevar_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutevar_pd.html">arch::x86_64::_mm512_mask_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutevar_ps.html">arch::x86_64::_mm512_mask_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_epi16.html">arch::x86_64::_mm512_mask_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_epi32.html">arch::x86_64::_mm512_mask_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_epi64.html">arch::x86_64::_mm512_mask_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_epi8.html">arch::x86_64::_mm512_mask_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_pd.html">arch::x86_64::_mm512_mask_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex2var_ps.html">arch::x86_64::_mm512_mask_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex_epi64.html">arch::x86_64::_mm512_mask_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutex_pd.html">arch::x86_64::_mm512_mask_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_epi16.html">arch::x86_64::_mm512_mask_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_epi32.html">arch::x86_64::_mm512_mask_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_epi64.html">arch::x86_64::_mm512_mask_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_epi8.html">arch::x86_64::_mm512_mask_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_pd.html">arch::x86_64::_mm512_mask_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_permutexvar_ps.html">arch::x86_64::_mm512_mask_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_popcnt_epi16.html">arch::x86_64::_mm512_mask_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_popcnt_epi32.html">arch::x86_64::_mm512_mask_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_popcnt_epi64.html">arch::x86_64::_mm512_mask_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_popcnt_epi8.html">arch::x86_64::_mm512_mask_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_rcp14_pd.html">arch::x86_64::_mm512_mask_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_rcp14_ps.html">arch::x86_64::_mm512_mask_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_add_epi32.html">arch::x86_64::_mm512_mask_reduce_add_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_add_epi64.html">arch::x86_64::_mm512_mask_reduce_add_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_add_pd.html">arch::x86_64::_mm512_mask_reduce_add_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_add_ps.html">arch::x86_64::_mm512_mask_reduce_add_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_and_epi32.html">arch::x86_64::_mm512_mask_reduce_and_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_and_epi64.html">arch::x86_64::_mm512_mask_reduce_and_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_epi32.html">arch::x86_64::_mm512_mask_reduce_max_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_epi64.html">arch::x86_64::_mm512_mask_reduce_max_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_epu32.html">arch::x86_64::_mm512_mask_reduce_max_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_epu64.html">arch::x86_64::_mm512_mask_reduce_max_epu64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_pd.html">arch::x86_64::_mm512_mask_reduce_max_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_max_ps.html">arch::x86_64::_mm512_mask_reduce_max_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_epi32.html">arch::x86_64::_mm512_mask_reduce_min_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_epi64.html">arch::x86_64::_mm512_mask_reduce_min_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_epu32.html">arch::x86_64::_mm512_mask_reduce_min_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_epu64.html">arch::x86_64::_mm512_mask_reduce_min_epu64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_pd.html">arch::x86_64::_mm512_mask_reduce_min_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_min_ps.html">arch::x86_64::_mm512_mask_reduce_min_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_mul_epi32.html">arch::x86_64::_mm512_mask_reduce_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_mul_epi64.html">arch::x86_64::_mm512_mask_reduce_mul_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_mul_pd.html">arch::x86_64::_mm512_mask_reduce_mul_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_mul_ps.html">arch::x86_64::_mm512_mask_reduce_mul_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_or_epi32.html">arch::x86_64::_mm512_mask_reduce_or_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_reduce_or_epi64.html">arch::x86_64::_mm512_mask_reduce_or_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_rol_epi32.html">arch::x86_64::_mm512_mask_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_rol_epi64.html">arch::x86_64::_mm512_mask_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_rolv_epi32.html">arch::x86_64::_mm512_mask_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_rolv_epi64.html">arch::x86_64::_mm512_mask_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_ror_epi32.html">arch::x86_64::_mm512_mask_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_ror_epi64.html">arch::x86_64::_mm512_mask_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_rorv_epi32.html">arch::x86_64::_mm512_mask_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_rorv_epi64.html">arch::x86_64::_mm512_mask_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_roundscale_pd.html">arch::x86_64::_mm512_mask_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_roundscale_ps.html">arch::x86_64::_mm512_mask_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_roundscale_round_pd.html">arch::x86_64::_mm512_mask_roundscale_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_roundscale_round_ps.html">arch::x86_64::_mm512_mask_roundscale_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_rsqrt14_pd.html">arch::x86_64::_mm512_mask_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_rsqrt14_ps.html">arch::x86_64::_mm512_mask_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_scalef_pd.html">arch::x86_64::_mm512_mask_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_scalef_ps.html">arch::x86_64::_mm512_mask_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_scalef_round_pd.html">arch::x86_64::_mm512_mask_scalef_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_scalef_round_ps.html">arch::x86_64::_mm512_mask_scalef_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_set1_epi16.html">arch::x86_64::_mm512_mask_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_set1_epi32.html">arch::x86_64::_mm512_mask_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_set1_epi64.html">arch::x86_64::_mm512_mask_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_set1_epi8.html">arch::x86_64::_mm512_mask_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldi_epi16.html">arch::x86_64::_mm512_mask_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldi_epi32.html">arch::x86_64::_mm512_mask_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldi_epi64.html">arch::x86_64::_mm512_mask_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldv_epi16.html">arch::x86_64::_mm512_mask_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldv_epi32.html">arch::x86_64::_mm512_mask_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_shldv_epi64.html">arch::x86_64::_mm512_mask_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdi_epi16.html">arch::x86_64::_mm512_mask_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdi_epi32.html">arch::x86_64::_mm512_mask_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdi_epi64.html">arch::x86_64::_mm512_mask_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdv_epi16.html">arch::x86_64::_mm512_mask_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdv_epi32.html">arch::x86_64::_mm512_mask_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_shrdv_epi64.html">arch::x86_64::_mm512_mask_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_epi32.html">arch::x86_64::_mm512_mask_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_epi8.html">arch::x86_64::_mm512_mask_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_f32x4.html">arch::x86_64::_mm512_mask_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_f64x2.html">arch::x86_64::_mm512_mask_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_i32x4.html">arch::x86_64::_mm512_mask_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_i64x2.html">arch::x86_64::_mm512_mask_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_pd.html">arch::x86_64::_mm512_mask_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_shuffle_ps.html">arch::x86_64::_mm512_mask_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_shufflehi_epi16.html">arch::x86_64::_mm512_mask_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_shufflelo_epi16.html">arch::x86_64::_mm512_mask_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_sll_epi16.html">arch::x86_64::_mm512_mask_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_sll_epi32.html">arch::x86_64::_mm512_mask_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_sll_epi64.html">arch::x86_64::_mm512_mask_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_slli_epi16.html">arch::x86_64::_mm512_mask_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_slli_epi32.html">arch::x86_64::_mm512_mask_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_slli_epi64.html">arch::x86_64::_mm512_mask_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_sllv_epi16.html">arch::x86_64::_mm512_mask_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_sllv_epi32.html">arch::x86_64::_mm512_mask_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_sllv_epi64.html">arch::x86_64::_mm512_mask_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_sqrt_pd.html">arch::x86_64::_mm512_mask_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_sqrt_ps.html">arch::x86_64::_mm512_mask_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_sqrt_round_pd.html">arch::x86_64::_mm512_mask_sqrt_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_sqrt_round_ps.html">arch::x86_64::_mm512_mask_sqrt_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_sra_epi16.html">arch::x86_64::_mm512_mask_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_sra_epi32.html">arch::x86_64::_mm512_mask_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_sra_epi64.html">arch::x86_64::_mm512_mask_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_srai_epi16.html">arch::x86_64::_mm512_mask_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_srai_epi32.html">arch::x86_64::_mm512_mask_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_srai_epi64.html">arch::x86_64::_mm512_mask_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_srav_epi16.html">arch::x86_64::_mm512_mask_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_srav_epi32.html">arch::x86_64::_mm512_mask_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_srav_epi64.html">arch::x86_64::_mm512_mask_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_srl_epi16.html">arch::x86_64::_mm512_mask_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_srl_epi32.html">arch::x86_64::_mm512_mask_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_srl_epi64.html">arch::x86_64::_mm512_mask_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_srli_epi16.html">arch::x86_64::_mm512_mask_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_srli_epi32.html">arch::x86_64::_mm512_mask_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_srli_epi64.html">arch::x86_64::_mm512_mask_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_srlv_epi16.html">arch::x86_64::_mm512_mask_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_srlv_epi32.html">arch::x86_64::_mm512_mask_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_srlv_epi64.html">arch::x86_64::_mm512_mask_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_epi16.html">arch::x86_64::_mm512_mask_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_epi32.html">arch::x86_64::_mm512_mask_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_epi64.html">arch::x86_64::_mm512_mask_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_epi8.html">arch::x86_64::_mm512_mask_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_pd.html">arch::x86_64::_mm512_mask_sub_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_ps.html">arch::x86_64::_mm512_mask_sub_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_round_pd.html">arch::x86_64::_mm512_mask_sub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_sub_round_ps.html">arch::x86_64::_mm512_mask_sub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_subs_epi16.html">arch::x86_64::_mm512_mask_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_subs_epi8.html">arch::x86_64::_mm512_mask_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_subs_epu16.html">arch::x86_64::_mm512_mask_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mask_subs_epu8.html">arch::x86_64::_mm512_mask_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm512_mask_ternarylogic_epi32.html">arch::x86_64::_mm512_mask_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_ternarylogic_epi64.html">arch::x86_64::_mm512_mask_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_test_epi16_mask.html">arch::x86_64::_mm512_mask_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_test_epi32_mask.html">arch::x86_64::_mm512_mask_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_test_epi64_mask.html">arch::x86_64::_mm512_mask_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_test_epi8_mask.html">arch::x86_64::_mm512_mask_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_testn_epi16_mask.html">arch::x86_64::_mm512_mask_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_testn_epi32_mask.html">arch::x86_64::_mm512_mask_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_testn_epi64_mask.html">arch::x86_64::_mm512_mask_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_testn_epi8_mask.html">arch::x86_64::_mm512_mask_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_epi16.html">arch::x86_64::_mm512_mask_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_epi32.html">arch::x86_64::_mm512_mask_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_epi64.html">arch::x86_64::_mm512_mask_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_epi8.html">arch::x86_64::_mm512_mask_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_pd.html">arch::x86_64::_mm512_mask_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpackhi_ps.html">arch::x86_64::_mm512_mask_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_epi16.html">arch::x86_64::_mm512_mask_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_epi32.html">arch::x86_64::_mm512_mask_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_epi64.html">arch::x86_64::_mm512_mask_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_epi8.html">arch::x86_64::_mm512_mask_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_pd.html">arch::x86_64::_mm512_mask_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm512_mask_unpacklo_ps.html">arch::x86_64::_mm512_mask_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm512_mask_xor_epi32.html">arch::x86_64::_mm512_mask_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mask_xor_epi64.html">arch::x86_64::_mm512_mask_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_abs_epi16.html">arch::x86_64::_mm512_maskz_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_abs_epi32.html">arch::x86_64::_mm512_maskz_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_abs_epi64.html">arch::x86_64::_mm512_maskz_abs_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_abs_epi8.html">arch::x86_64::_mm512_maskz_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_epi16.html">arch::x86_64::_mm512_maskz_add_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_epi32.html">arch::x86_64::_mm512_maskz_add_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_epi64.html">arch::x86_64::_mm512_maskz_add_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_epi8.html">arch::x86_64::_mm512_maskz_add_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_pd.html">arch::x86_64::_mm512_maskz_add_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_ps.html">arch::x86_64::_mm512_maskz_add_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_round_pd.html">arch::x86_64::_mm512_maskz_add_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_add_round_ps.html">arch::x86_64::_mm512_maskz_add_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_adds_epi16.html">arch::x86_64::_mm512_maskz_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_adds_epi8.html">arch::x86_64::_mm512_maskz_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_adds_epu16.html">arch::x86_64::_mm512_maskz_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_adds_epu8.html">arch::x86_64::_mm512_maskz_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_alignr_epi32.html">arch::x86_64::_mm512_maskz_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_alignr_epi64.html">arch::x86_64::_mm512_maskz_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_alignr_epi8.html">arch::x86_64::_mm512_maskz_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_and_epi32.html">arch::x86_64::_mm512_maskz_and_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_and_epi64.html">arch::x86_64::_mm512_maskz_and_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_andnot_epi32.html">arch::x86_64::_mm512_maskz_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_andnot_epi64.html">arch::x86_64::_mm512_maskz_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_avg_epu16.html">arch::x86_64::_mm512_maskz_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_avg_epu8.html">arch::x86_64::_mm512_maskz_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcast_f32x4.html">arch::x86_64::_mm512_maskz_broadcast_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcast_f64x4.html">arch::x86_64::_mm512_maskz_broadcast_f64x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcast_i32x4.html">arch::x86_64::_mm512_maskz_broadcast_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcast_i64x4.html">arch::x86_64::_mm512_maskz_broadcast_i64x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastb_epi8.html">arch::x86_64::_mm512_maskz_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastd_epi32.html">arch::x86_64::_mm512_maskz_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastq_epi64.html">arch::x86_64::_mm512_maskz_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastsd_pd.html">arch::x86_64::_mm512_maskz_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastss_ps.html">arch::x86_64::_mm512_maskz_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_broadcastw_epi16.html">arch::x86_64::_mm512_maskz_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_epi16.html">arch::x86_64::_mm512_maskz_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_epi32.html">arch::x86_64::_mm512_maskz_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_epi64.html">arch::x86_64::_mm512_maskz_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_epi8.html">arch::x86_64::_mm512_maskz_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_pd.html">arch::x86_64::_mm512_maskz_compress_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_compress_ps.html">arch::x86_64::_mm512_maskz_compress_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_conflict_epi32.html">arch::x86_64::_mm512_maskz_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_conflict_epi64.html">arch::x86_64::_mm512_maskz_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundepi32_ps.html">arch::x86_64::_mm512_maskz_cvt_roundepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundepu32_ps.html">arch::x86_64::_mm512_maskz_cvt_roundepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundpd_epi32.html">arch::x86_64::_mm512_maskz_cvt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundpd_epu32.html">arch::x86_64::_mm512_maskz_cvt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundpd_ps.html">arch::x86_64::_mm512_maskz_cvt_roundpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundph_ps.html">arch::x86_64::_mm512_maskz_cvt_roundph_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundps_epi32.html">arch::x86_64::_mm512_maskz_cvt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundps_epu32.html">arch::x86_64::_mm512_maskz_cvt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundps_pd.html">arch::x86_64::_mm512_maskz_cvt_roundps_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvt_roundps_ph.html">arch::x86_64::_mm512_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi16_epi32.html">arch::x86_64::_mm512_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi16_epi64.html">arch::x86_64::_mm512_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi16_epi8.html">arch::x86_64::_mm512_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi32_epi16.html">arch::x86_64::_mm512_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi32_epi64.html">arch::x86_64::_mm512_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi32_epi8.html">arch::x86_64::_mm512_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi32_pd.html">arch::x86_64::_mm512_maskz_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi32_ps.html">arch::x86_64::_mm512_maskz_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi64_epi16.html">arch::x86_64::_mm512_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi64_epi32.html">arch::x86_64::_mm512_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi64_epi8.html">arch::x86_64::_mm512_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi8_epi16.html">arch::x86_64::_mm512_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi8_epi32.html">arch::x86_64::_mm512_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepi8_epi64.html">arch::x86_64::_mm512_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu16_epi32.html">arch::x86_64::_mm512_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu16_epi64.html">arch::x86_64::_mm512_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu32_epi64.html">arch::x86_64::_mm512_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu32_pd.html">arch::x86_64::_mm512_maskz_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu32_ps.html">arch::x86_64::_mm512_maskz_cvtepu32_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu8_epi16.html">arch::x86_64::_mm512_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu8_epi32.html">arch::x86_64::_mm512_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtepu8_epi64.html">arch::x86_64::_mm512_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtne2ps_pbh.html">arch::x86_64::_mm512_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtneps_pbh.html">arch::x86_64::_mm512_maskz_cvtneps_pbh</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtpd_epi32.html">arch::x86_64::_mm512_maskz_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtpd_epu32.html">arch::x86_64::_mm512_maskz_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtpd_ps.html">arch::x86_64::_mm512_maskz_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtph_ps.html">arch::x86_64::_mm512_maskz_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtps_epi32.html">arch::x86_64::_mm512_maskz_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtps_epu32.html">arch::x86_64::_mm512_maskz_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtps_pd.html">arch::x86_64::_mm512_maskz_cvtps_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtps_ph.html">arch::x86_64::_mm512_maskz_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi16_epi8.html">arch::x86_64::_mm512_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi32_epi16.html">arch::x86_64::_mm512_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi32_epi8.html">arch::x86_64::_mm512_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi64_epi16.html">arch::x86_64::_mm512_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi64_epi32.html">arch::x86_64::_mm512_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtsepi64_epi8.html">arch::x86_64::_mm512_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtt_roundpd_epi32.html">arch::x86_64::_mm512_maskz_cvtt_roundpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtt_roundpd_epu32.html">arch::x86_64::_mm512_maskz_cvtt_roundpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtt_roundps_epi32.html">arch::x86_64::_mm512_maskz_cvtt_roundps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtt_roundps_epu32.html">arch::x86_64::_mm512_maskz_cvtt_roundps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvttpd_epi32.html">arch::x86_64::_mm512_maskz_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvttpd_epu32.html">arch::x86_64::_mm512_maskz_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvttps_epi32.html">arch::x86_64::_mm512_maskz_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvttps_epu32.html">arch::x86_64::_mm512_maskz_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi16_epi8.html">arch::x86_64::_mm512_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi32_epi16.html">arch::x86_64::_mm512_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi32_epi8.html">arch::x86_64::_mm512_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi64_epi16.html">arch::x86_64::_mm512_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi64_epi32.html">arch::x86_64::_mm512_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_cvtusepi64_epi8.html">arch::x86_64::_mm512_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dbsad_epu8.html">arch::x86_64::_mm512_maskz_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_div_pd.html">arch::x86_64::_mm512_maskz_div_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_div_ps.html">arch::x86_64::_mm512_maskz_div_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_div_round_pd.html">arch::x86_64::_mm512_maskz_div_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_div_round_ps.html">arch::x86_64::_mm512_maskz_div_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dpbf16_ps.html">arch::x86_64::_mm512_maskz_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dpbusd_epi32.html">arch::x86_64::_mm512_maskz_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dpbusds_epi32.html">arch::x86_64::_mm512_maskz_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dpwssd_epi32.html">arch::x86_64::_mm512_maskz_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_dpwssds_epi32.html">arch::x86_64::_mm512_maskz_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_epi16.html">arch::x86_64::_mm512_maskz_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_epi32.html">arch::x86_64::_mm512_maskz_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_epi64.html">arch::x86_64::_mm512_maskz_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_epi8.html">arch::x86_64::_mm512_maskz_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_pd.html">arch::x86_64::_mm512_maskz_expand_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_expand_ps.html">arch::x86_64::_mm512_maskz_expand_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_extractf32x4_ps.html">arch::x86_64::_mm512_maskz_extractf32x4_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_extractf64x4_pd.html">arch::x86_64::_mm512_maskz_extractf64x4_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_extracti32x4_epi32.html">arch::x86_64::_mm512_maskz_extracti32x4_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_extracti64x4_epi64.html">arch::x86_64::_mm512_maskz_extracti64x4_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fixupimm_pd.html">arch::x86_64::_mm512_maskz_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fixupimm_ps.html">arch::x86_64::_mm512_maskz_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fixupimm_round_pd.html">arch::x86_64::_mm512_maskz_fixupimm_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fixupimm_round_ps.html">arch::x86_64::_mm512_maskz_fixupimm_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmadd_pd.html">arch::x86_64::_mm512_maskz_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmadd_ps.html">arch::x86_64::_mm512_maskz_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmadd_round_pd.html">arch::x86_64::_mm512_maskz_fmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmadd_round_ps.html">arch::x86_64::_mm512_maskz_fmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmaddsub_pd.html">arch::x86_64::_mm512_maskz_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmaddsub_ps.html">arch::x86_64::_mm512_maskz_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmaddsub_round_pd.html">arch::x86_64::_mm512_maskz_fmaddsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmaddsub_round_ps.html">arch::x86_64::_mm512_maskz_fmaddsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsub_pd.html">arch::x86_64::_mm512_maskz_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsub_ps.html">arch::x86_64::_mm512_maskz_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsub_round_pd.html">arch::x86_64::_mm512_maskz_fmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsub_round_ps.html">arch::x86_64::_mm512_maskz_fmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsubadd_pd.html">arch::x86_64::_mm512_maskz_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsubadd_ps.html">arch::x86_64::_mm512_maskz_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsubadd_round_pd.html">arch::x86_64::_mm512_maskz_fmsubadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fmsubadd_round_ps.html">arch::x86_64::_mm512_maskz_fmsubadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmadd_pd.html">arch::x86_64::_mm512_maskz_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmadd_ps.html">arch::x86_64::_mm512_maskz_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmadd_round_pd.html">arch::x86_64::_mm512_maskz_fnmadd_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmadd_round_ps.html">arch::x86_64::_mm512_maskz_fnmadd_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmsub_pd.html">arch::x86_64::_mm512_maskz_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmsub_ps.html">arch::x86_64::_mm512_maskz_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmsub_round_pd.html">arch::x86_64::_mm512_maskz_fnmsub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_fnmsub_round_ps.html">arch::x86_64::_mm512_maskz_fnmsub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getexp_pd.html">arch::x86_64::_mm512_maskz_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getexp_ps.html">arch::x86_64::_mm512_maskz_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getexp_round_pd.html">arch::x86_64::_mm512_maskz_getexp_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getexp_round_ps.html">arch::x86_64::_mm512_maskz_getexp_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getmant_pd.html">arch::x86_64::_mm512_maskz_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getmant_ps.html">arch::x86_64::_mm512_maskz_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getmant_round_pd.html">arch::x86_64::_mm512_maskz_getmant_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_getmant_round_ps.html">arch::x86_64::_mm512_maskz_getmant_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm512_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm512_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_gf2p8mul_epi8.html">arch::x86_64::_mm512_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_insertf32x4.html">arch::x86_64::_mm512_maskz_insertf32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_insertf64x4.html">arch::x86_64::_mm512_maskz_insertf64x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_inserti32x4.html">arch::x86_64::_mm512_maskz_inserti32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_inserti64x4.html">arch::x86_64::_mm512_maskz_inserti64x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_lzcnt_epi32.html">arch::x86_64::_mm512_maskz_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_lzcnt_epi64.html">arch::x86_64::_mm512_maskz_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_madd_epi16.html">arch::x86_64::_mm512_maskz_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_maddubs_epi16.html">arch::x86_64::_mm512_maskz_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epi16.html">arch::x86_64::_mm512_maskz_max_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epi32.html">arch::x86_64::_mm512_maskz_max_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epi64.html">arch::x86_64::_mm512_maskz_max_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epi8.html">arch::x86_64::_mm512_maskz_max_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epu16.html">arch::x86_64::_mm512_maskz_max_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epu32.html">arch::x86_64::_mm512_maskz_max_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epu64.html">arch::x86_64::_mm512_maskz_max_epu64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_epu8.html">arch::x86_64::_mm512_maskz_max_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_pd.html">arch::x86_64::_mm512_maskz_max_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_ps.html">arch::x86_64::_mm512_maskz_max_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_round_pd.html">arch::x86_64::_mm512_maskz_max_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_max_round_ps.html">arch::x86_64::_mm512_maskz_max_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epi16.html">arch::x86_64::_mm512_maskz_min_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epi32.html">arch::x86_64::_mm512_maskz_min_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epi64.html">arch::x86_64::_mm512_maskz_min_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epi8.html">arch::x86_64::_mm512_maskz_min_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epu16.html">arch::x86_64::_mm512_maskz_min_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epu32.html">arch::x86_64::_mm512_maskz_min_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epu64.html">arch::x86_64::_mm512_maskz_min_epu64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_epu8.html">arch::x86_64::_mm512_maskz_min_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_pd.html">arch::x86_64::_mm512_maskz_min_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_ps.html">arch::x86_64::_mm512_maskz_min_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_round_pd.html">arch::x86_64::_mm512_maskz_min_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_min_round_ps.html">arch::x86_64::_mm512_maskz_min_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_epi16.html">arch::x86_64::_mm512_maskz_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_epi32.html">arch::x86_64::_mm512_maskz_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_epi64.html">arch::x86_64::_mm512_maskz_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_epi8.html">arch::x86_64::_mm512_maskz_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_pd.html">arch::x86_64::_mm512_maskz_mov_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mov_ps.html">arch::x86_64::_mm512_maskz_mov_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_movedup_pd.html">arch::x86_64::_mm512_maskz_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_movehdup_ps.html">arch::x86_64::_mm512_maskz_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_moveldup_ps.html">arch::x86_64::_mm512_maskz_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_epi32.html">arch::x86_64::_mm512_maskz_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_epu32.html">arch::x86_64::_mm512_maskz_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_pd.html">arch::x86_64::_mm512_maskz_mul_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_ps.html">arch::x86_64::_mm512_maskz_mul_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_round_pd.html">arch::x86_64::_mm512_maskz_mul_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mul_round_ps.html">arch::x86_64::_mm512_maskz_mul_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mulhi_epi16.html">arch::x86_64::_mm512_maskz_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mulhi_epu16.html">arch::x86_64::_mm512_maskz_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mulhrs_epi16.html">arch::x86_64::_mm512_maskz_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mullo_epi16.html">arch::x86_64::_mm512_maskz_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_mullo_epi32.html">arch::x86_64::_mm512_maskz_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_multishift_epi64_epi8.html">arch::x86_64::_mm512_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_or_epi32.html">arch::x86_64::_mm512_maskz_or_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_or_epi64.html">arch::x86_64::_mm512_maskz_or_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_packs_epi16.html">arch::x86_64::_mm512_maskz_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_packs_epi32.html">arch::x86_64::_mm512_maskz_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_packus_epi16.html">arch::x86_64::_mm512_maskz_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_packus_epi32.html">arch::x86_64::_mm512_maskz_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permute_pd.html">arch::x86_64::_mm512_maskz_permute_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permute_ps.html">arch::x86_64::_mm512_maskz_permute_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutevar_pd.html">arch::x86_64::_mm512_maskz_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutevar_ps.html">arch::x86_64::_mm512_maskz_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_epi16.html">arch::x86_64::_mm512_maskz_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_epi32.html">arch::x86_64::_mm512_maskz_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_epi64.html">arch::x86_64::_mm512_maskz_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_epi8.html">arch::x86_64::_mm512_maskz_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_pd.html">arch::x86_64::_mm512_maskz_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex2var_ps.html">arch::x86_64::_mm512_maskz_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex_epi64.html">arch::x86_64::_mm512_maskz_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutex_pd.html">arch::x86_64::_mm512_maskz_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_epi16.html">arch::x86_64::_mm512_maskz_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_epi32.html">arch::x86_64::_mm512_maskz_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_epi64.html">arch::x86_64::_mm512_maskz_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_epi8.html">arch::x86_64::_mm512_maskz_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_pd.html">arch::x86_64::_mm512_maskz_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_permutexvar_ps.html">arch::x86_64::_mm512_maskz_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_popcnt_epi16.html">arch::x86_64::_mm512_maskz_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_popcnt_epi32.html">arch::x86_64::_mm512_maskz_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_popcnt_epi64.html">arch::x86_64::_mm512_maskz_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_popcnt_epi8.html">arch::x86_64::_mm512_maskz_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rcp14_pd.html">arch::x86_64::_mm512_maskz_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rcp14_ps.html">arch::x86_64::_mm512_maskz_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rol_epi32.html">arch::x86_64::_mm512_maskz_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rol_epi64.html">arch::x86_64::_mm512_maskz_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rolv_epi32.html">arch::x86_64::_mm512_maskz_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rolv_epi64.html">arch::x86_64::_mm512_maskz_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_ror_epi32.html">arch::x86_64::_mm512_maskz_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_ror_epi64.html">arch::x86_64::_mm512_maskz_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rorv_epi32.html">arch::x86_64::_mm512_maskz_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rorv_epi64.html">arch::x86_64::_mm512_maskz_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_roundscale_pd.html">arch::x86_64::_mm512_maskz_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_roundscale_ps.html">arch::x86_64::_mm512_maskz_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_roundscale_round_pd.html">arch::x86_64::_mm512_maskz_roundscale_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_roundscale_round_ps.html">arch::x86_64::_mm512_maskz_roundscale_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rsqrt14_pd.html">arch::x86_64::_mm512_maskz_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_rsqrt14_ps.html">arch::x86_64::_mm512_maskz_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_scalef_pd.html">arch::x86_64::_mm512_maskz_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_scalef_ps.html">arch::x86_64::_mm512_maskz_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_scalef_round_pd.html">arch::x86_64::_mm512_maskz_scalef_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_scalef_round_ps.html">arch::x86_64::_mm512_maskz_scalef_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_set1_epi16.html">arch::x86_64::_mm512_maskz_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_set1_epi32.html">arch::x86_64::_mm512_maskz_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_set1_epi64.html">arch::x86_64::_mm512_maskz_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_set1_epi8.html">arch::x86_64::_mm512_maskz_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldi_epi16.html">arch::x86_64::_mm512_maskz_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldi_epi32.html">arch::x86_64::_mm512_maskz_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldi_epi64.html">arch::x86_64::_mm512_maskz_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldv_epi16.html">arch::x86_64::_mm512_maskz_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldv_epi32.html">arch::x86_64::_mm512_maskz_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shldv_epi64.html">arch::x86_64::_mm512_maskz_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdi_epi16.html">arch::x86_64::_mm512_maskz_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdi_epi32.html">arch::x86_64::_mm512_maskz_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdi_epi64.html">arch::x86_64::_mm512_maskz_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdv_epi16.html">arch::x86_64::_mm512_maskz_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdv_epi32.html">arch::x86_64::_mm512_maskz_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shrdv_epi64.html">arch::x86_64::_mm512_maskz_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_epi32.html">arch::x86_64::_mm512_maskz_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_epi8.html">arch::x86_64::_mm512_maskz_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_f32x4.html">arch::x86_64::_mm512_maskz_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_f64x2.html">arch::x86_64::_mm512_maskz_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_i32x4.html">arch::x86_64::_mm512_maskz_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_i64x2.html">arch::x86_64::_mm512_maskz_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_pd.html">arch::x86_64::_mm512_maskz_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shuffle_ps.html">arch::x86_64::_mm512_maskz_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shufflehi_epi16.html">arch::x86_64::_mm512_maskz_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_shufflelo_epi16.html">arch::x86_64::_mm512_maskz_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sll_epi16.html">arch::x86_64::_mm512_maskz_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sll_epi32.html">arch::x86_64::_mm512_maskz_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sll_epi64.html">arch::x86_64::_mm512_maskz_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_slli_epi16.html">arch::x86_64::_mm512_maskz_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_slli_epi32.html">arch::x86_64::_mm512_maskz_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_slli_epi64.html">arch::x86_64::_mm512_maskz_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sllv_epi16.html">arch::x86_64::_mm512_maskz_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sllv_epi32.html">arch::x86_64::_mm512_maskz_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sllv_epi64.html">arch::x86_64::_mm512_maskz_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sqrt_pd.html">arch::x86_64::_mm512_maskz_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sqrt_ps.html">arch::x86_64::_mm512_maskz_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sqrt_round_pd.html">arch::x86_64::_mm512_maskz_sqrt_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sqrt_round_ps.html">arch::x86_64::_mm512_maskz_sqrt_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sra_epi16.html">arch::x86_64::_mm512_maskz_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sra_epi32.html">arch::x86_64::_mm512_maskz_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sra_epi64.html">arch::x86_64::_mm512_maskz_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srai_epi16.html">arch::x86_64::_mm512_maskz_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srai_epi32.html">arch::x86_64::_mm512_maskz_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srai_epi64.html">arch::x86_64::_mm512_maskz_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srav_epi16.html">arch::x86_64::_mm512_maskz_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srav_epi32.html">arch::x86_64::_mm512_maskz_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srav_epi64.html">arch::x86_64::_mm512_maskz_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srl_epi16.html">arch::x86_64::_mm512_maskz_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srl_epi32.html">arch::x86_64::_mm512_maskz_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srl_epi64.html">arch::x86_64::_mm512_maskz_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srli_epi16.html">arch::x86_64::_mm512_maskz_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srli_epi32.html">arch::x86_64::_mm512_maskz_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srli_epi64.html">arch::x86_64::_mm512_maskz_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srlv_epi16.html">arch::x86_64::_mm512_maskz_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srlv_epi32.html">arch::x86_64::_mm512_maskz_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_srlv_epi64.html">arch::x86_64::_mm512_maskz_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_epi16.html">arch::x86_64::_mm512_maskz_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_epi32.html">arch::x86_64::_mm512_maskz_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_epi64.html">arch::x86_64::_mm512_maskz_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_epi8.html">arch::x86_64::_mm512_maskz_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_pd.html">arch::x86_64::_mm512_maskz_sub_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_ps.html">arch::x86_64::_mm512_maskz_sub_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_round_pd.html">arch::x86_64::_mm512_maskz_sub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_sub_round_ps.html">arch::x86_64::_mm512_maskz_sub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_subs_epi16.html">arch::x86_64::_mm512_maskz_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_subs_epi8.html">arch::x86_64::_mm512_maskz_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_subs_epu16.html">arch::x86_64::_mm512_maskz_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_subs_epu8.html">arch::x86_64::_mm512_maskz_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_ternarylogic_epi32.html">arch::x86_64::_mm512_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_ternarylogic_epi64.html">arch::x86_64::_mm512_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_epi16.html">arch::x86_64::_mm512_maskz_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_epi32.html">arch::x86_64::_mm512_maskz_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_epi64.html">arch::x86_64::_mm512_maskz_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_epi8.html">arch::x86_64::_mm512_maskz_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_pd.html">arch::x86_64::_mm512_maskz_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpackhi_ps.html">arch::x86_64::_mm512_maskz_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_epi16.html">arch::x86_64::_mm512_maskz_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_epi32.html">arch::x86_64::_mm512_maskz_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_epi64.html">arch::x86_64::_mm512_maskz_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_epi8.html">arch::x86_64::_mm512_maskz_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_pd.html">arch::x86_64::_mm512_maskz_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm512_maskz_unpacklo_ps.html">arch::x86_64::_mm512_maskz_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm512_maskz_xor_epi32.html">arch::x86_64::_mm512_maskz_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm512_maskz_xor_epi64.html">arch::x86_64::_mm512_maskz_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm512_max_epi16.html">arch::x86_64::_mm512_max_epi16</a></li><li><a href="arch/x86_64/fn._mm512_max_epi32.html">arch::x86_64::_mm512_max_epi32</a></li><li><a href="arch/x86_64/fn._mm512_max_epi64.html">arch::x86_64::_mm512_max_epi64</a></li><li><a href="arch/x86_64/fn._mm512_max_epi8.html">arch::x86_64::_mm512_max_epi8</a></li><li><a href="arch/x86_64/fn._mm512_max_epu16.html">arch::x86_64::_mm512_max_epu16</a></li><li><a href="arch/x86_64/fn._mm512_max_epu32.html">arch::x86_64::_mm512_max_epu32</a></li><li><a href="arch/x86_64/fn._mm512_max_epu64.html">arch::x86_64::_mm512_max_epu64</a></li><li><a href="arch/x86_64/fn._mm512_max_epu8.html">arch::x86_64::_mm512_max_epu8</a></li><li><a href="arch/x86_64/fn._mm512_max_pd.html">arch::x86_64::_mm512_max_pd</a></li><li><a href="arch/x86_64/fn._mm512_max_ps.html">arch::x86_64::_mm512_max_ps</a></li><li><a href="arch/x86_64/fn._mm512_max_round_pd.html">arch::x86_64::_mm512_max_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_max_round_ps.html">arch::x86_64::_mm512_max_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_min_epi16.html">arch::x86_64::_mm512_min_epi16</a></li><li><a href="arch/x86_64/fn._mm512_min_epi32.html">arch::x86_64::_mm512_min_epi32</a></li><li><a href="arch/x86_64/fn._mm512_min_epi64.html">arch::x86_64::_mm512_min_epi64</a></li><li><a href="arch/x86_64/fn._mm512_min_epi8.html">arch::x86_64::_mm512_min_epi8</a></li><li><a href="arch/x86_64/fn._mm512_min_epu16.html">arch::x86_64::_mm512_min_epu16</a></li><li><a href="arch/x86_64/fn._mm512_min_epu32.html">arch::x86_64::_mm512_min_epu32</a></li><li><a href="arch/x86_64/fn._mm512_min_epu64.html">arch::x86_64::_mm512_min_epu64</a></li><li><a href="arch/x86_64/fn._mm512_min_epu8.html">arch::x86_64::_mm512_min_epu8</a></li><li><a href="arch/x86_64/fn._mm512_min_pd.html">arch::x86_64::_mm512_min_pd</a></li><li><a href="arch/x86_64/fn._mm512_min_ps.html">arch::x86_64::_mm512_min_ps</a></li><li><a href="arch/x86_64/fn._mm512_min_round_pd.html">arch::x86_64::_mm512_min_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_min_round_ps.html">arch::x86_64::_mm512_min_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_movedup_pd.html">arch::x86_64::_mm512_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm512_movehdup_ps.html">arch::x86_64::_mm512_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm512_moveldup_ps.html">arch::x86_64::_mm512_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm512_movepi16_mask.html">arch::x86_64::_mm512_movepi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_movepi8_mask.html">arch::x86_64::_mm512_movepi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_movm_epi16.html">arch::x86_64::_mm512_movm_epi16</a></li><li><a href="arch/x86_64/fn._mm512_movm_epi8.html">arch::x86_64::_mm512_movm_epi8</a></li><li><a href="arch/x86_64/fn._mm512_mul_epi32.html">arch::x86_64::_mm512_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mul_epu32.html">arch::x86_64::_mm512_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm512_mul_pd.html">arch::x86_64::_mm512_mul_pd</a></li><li><a href="arch/x86_64/fn._mm512_mul_ps.html">arch::x86_64::_mm512_mul_ps</a></li><li><a href="arch/x86_64/fn._mm512_mul_round_pd.html">arch::x86_64::_mm512_mul_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_mul_round_ps.html">arch::x86_64::_mm512_mul_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_mulhi_epi16.html">arch::x86_64::_mm512_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mulhi_epu16.html">arch::x86_64::_mm512_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm512_mulhrs_epi16.html">arch::x86_64::_mm512_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mullo_epi16.html">arch::x86_64::_mm512_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_mullo_epi32.html">arch::x86_64::_mm512_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_mullox_epi64.html">arch::x86_64::_mm512_mullox_epi64</a></li><li><a href="arch/x86_64/fn._mm512_multishift_epi64_epi8.html">arch::x86_64::_mm512_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm512_or_epi32.html">arch::x86_64::_mm512_or_epi32</a></li><li><a href="arch/x86_64/fn._mm512_or_epi64.html">arch::x86_64::_mm512_or_epi64</a></li><li><a href="arch/x86_64/fn._mm512_or_si512.html">arch::x86_64::_mm512_or_si512</a></li><li><a href="arch/x86_64/fn._mm512_packs_epi16.html">arch::x86_64::_mm512_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_packs_epi32.html">arch::x86_64::_mm512_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm512_packus_epi16.html">arch::x86_64::_mm512_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm512_packus_epi32.html">arch::x86_64::_mm512_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm512_permute_pd.html">arch::x86_64::_mm512_permute_pd</a></li><li><a href="arch/x86_64/fn._mm512_permute_ps.html">arch::x86_64::_mm512_permute_ps</a></li><li><a href="arch/x86_64/fn._mm512_permutevar_epi32.html">arch::x86_64::_mm512_permutevar_epi32</a></li><li><a href="arch/x86_64/fn._mm512_permutevar_pd.html">arch::x86_64::_mm512_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm512_permutevar_ps.html">arch::x86_64::_mm512_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_epi16.html">arch::x86_64::_mm512_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_epi32.html">arch::x86_64::_mm512_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_epi64.html">arch::x86_64::_mm512_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_epi8.html">arch::x86_64::_mm512_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_pd.html">arch::x86_64::_mm512_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm512_permutex2var_ps.html">arch::x86_64::_mm512_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm512_permutex_epi64.html">arch::x86_64::_mm512_permutex_epi64</a></li><li><a href="arch/x86_64/fn._mm512_permutex_pd.html">arch::x86_64::_mm512_permutex_pd</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_epi16.html">arch::x86_64::_mm512_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_epi32.html">arch::x86_64::_mm512_permutexvar_epi32</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_epi64.html">arch::x86_64::_mm512_permutexvar_epi64</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_epi8.html">arch::x86_64::_mm512_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_pd.html">arch::x86_64::_mm512_permutexvar_pd</a></li><li><a href="arch/x86_64/fn._mm512_permutexvar_ps.html">arch::x86_64::_mm512_permutexvar_ps</a></li><li><a href="arch/x86_64/fn._mm512_popcnt_epi16.html">arch::x86_64::_mm512_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm512_popcnt_epi32.html">arch::x86_64::_mm512_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm512_popcnt_epi64.html">arch::x86_64::_mm512_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm512_popcnt_epi8.html">arch::x86_64::_mm512_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm512_rcp14_pd.html">arch::x86_64::_mm512_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm512_rcp14_ps.html">arch::x86_64::_mm512_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm512_reduce_add_epi32.html">arch::x86_64::_mm512_reduce_add_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_add_epi64.html">arch::x86_64::_mm512_reduce_add_epi64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_add_pd.html">arch::x86_64::_mm512_reduce_add_pd</a></li><li><a href="arch/x86_64/fn._mm512_reduce_add_ps.html">arch::x86_64::_mm512_reduce_add_ps</a></li><li><a href="arch/x86_64/fn._mm512_reduce_and_epi32.html">arch::x86_64::_mm512_reduce_and_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_and_epi64.html">arch::x86_64::_mm512_reduce_and_epi64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_epi32.html">arch::x86_64::_mm512_reduce_max_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_epi64.html">arch::x86_64::_mm512_reduce_max_epi64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_epu32.html">arch::x86_64::_mm512_reduce_max_epu32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_epu64.html">arch::x86_64::_mm512_reduce_max_epu64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_pd.html">arch::x86_64::_mm512_reduce_max_pd</a></li><li><a href="arch/x86_64/fn._mm512_reduce_max_ps.html">arch::x86_64::_mm512_reduce_max_ps</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_epi32.html">arch::x86_64::_mm512_reduce_min_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_epi64.html">arch::x86_64::_mm512_reduce_min_epi64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_epu32.html">arch::x86_64::_mm512_reduce_min_epu32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_epu64.html">arch::x86_64::_mm512_reduce_min_epu64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_pd.html">arch::x86_64::_mm512_reduce_min_pd</a></li><li><a href="arch/x86_64/fn._mm512_reduce_min_ps.html">arch::x86_64::_mm512_reduce_min_ps</a></li><li><a href="arch/x86_64/fn._mm512_reduce_mul_epi32.html">arch::x86_64::_mm512_reduce_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_mul_epi64.html">arch::x86_64::_mm512_reduce_mul_epi64</a></li><li><a href="arch/x86_64/fn._mm512_reduce_mul_pd.html">arch::x86_64::_mm512_reduce_mul_pd</a></li><li><a href="arch/x86_64/fn._mm512_reduce_mul_ps.html">arch::x86_64::_mm512_reduce_mul_ps</a></li><li><a href="arch/x86_64/fn._mm512_reduce_or_epi32.html">arch::x86_64::_mm512_reduce_or_epi32</a></li><li><a href="arch/x86_64/fn._mm512_reduce_or_epi64.html">arch::x86_64::_mm512_reduce_or_epi64</a></li><li><a href="arch/x86_64/fn._mm512_rol_epi32.html">arch::x86_64::_mm512_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm512_rol_epi64.html">arch::x86_64::_mm512_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm512_rolv_epi32.html">arch::x86_64::_mm512_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_rolv_epi64.html">arch::x86_64::_mm512_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_ror_epi32.html">arch::x86_64::_mm512_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm512_ror_epi64.html">arch::x86_64::_mm512_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm512_rorv_epi32.html">arch::x86_64::_mm512_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_rorv_epi64.html">arch::x86_64::_mm512_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_roundscale_pd.html">arch::x86_64::_mm512_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm512_roundscale_ps.html">arch::x86_64::_mm512_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm512_roundscale_round_pd.html">arch::x86_64::_mm512_roundscale_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_roundscale_round_ps.html">arch::x86_64::_mm512_roundscale_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_rsqrt14_pd.html">arch::x86_64::_mm512_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm512_rsqrt14_ps.html">arch::x86_64::_mm512_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm512_sad_epu8.html">arch::x86_64::_mm512_sad_epu8</a></li><li><a href="arch/x86_64/fn._mm512_scalef_pd.html">arch::x86_64::_mm512_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm512_scalef_ps.html">arch::x86_64::_mm512_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm512_scalef_round_pd.html">arch::x86_64::_mm512_scalef_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_scalef_round_ps.html">arch::x86_64::_mm512_scalef_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_set1_epi16.html">arch::x86_64::_mm512_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm512_set1_epi32.html">arch::x86_64::_mm512_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm512_set1_epi64.html">arch::x86_64::_mm512_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm512_set1_epi8.html">arch::x86_64::_mm512_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm512_set1_pd.html">arch::x86_64::_mm512_set1_pd</a></li><li><a href="arch/x86_64/fn._mm512_set1_ps.html">arch::x86_64::_mm512_set1_ps</a></li><li><a href="arch/x86_64/fn._mm512_set4_epi32.html">arch::x86_64::_mm512_set4_epi32</a></li><li><a href="arch/x86_64/fn._mm512_set4_epi64.html">arch::x86_64::_mm512_set4_epi64</a></li><li><a href="arch/x86_64/fn._mm512_set4_pd.html">arch::x86_64::_mm512_set4_pd</a></li><li><a href="arch/x86_64/fn._mm512_set4_ps.html">arch::x86_64::_mm512_set4_ps</a></li><li><a href="arch/x86_64/fn._mm512_set_epi16.html">arch::x86_64::_mm512_set_epi16</a></li><li><a href="arch/x86_64/fn._mm512_set_epi32.html">arch::x86_64::_mm512_set_epi32</a></li><li><a href="arch/x86_64/fn._mm512_set_epi64.html">arch::x86_64::_mm512_set_epi64</a></li><li><a href="arch/x86_64/fn._mm512_set_epi8.html">arch::x86_64::_mm512_set_epi8</a></li><li><a href="arch/x86_64/fn._mm512_set_pd.html">arch::x86_64::_mm512_set_pd</a></li><li><a href="arch/x86_64/fn._mm512_set_ps.html">arch::x86_64::_mm512_set_ps</a></li><li><a href="arch/x86_64/fn._mm512_setr4_epi32.html">arch::x86_64::_mm512_setr4_epi32</a></li><li><a href="arch/x86_64/fn._mm512_setr4_epi64.html">arch::x86_64::_mm512_setr4_epi64</a></li><li><a href="arch/x86_64/fn._mm512_setr4_pd.html">arch::x86_64::_mm512_setr4_pd</a></li><li><a href="arch/x86_64/fn._mm512_setr4_ps.html">arch::x86_64::_mm512_setr4_ps</a></li><li><a href="arch/x86_64/fn._mm512_setr_epi32.html">arch::x86_64::_mm512_setr_epi32</a></li><li><a href="arch/x86_64/fn._mm512_setr_epi64.html">arch::x86_64::_mm512_setr_epi64</a></li><li><a href="arch/x86_64/fn._mm512_setr_pd.html">arch::x86_64::_mm512_setr_pd</a></li><li><a href="arch/x86_64/fn._mm512_setr_ps.html">arch::x86_64::_mm512_setr_ps</a></li><li><a href="arch/x86_64/fn._mm512_setzero.html">arch::x86_64::_mm512_setzero</a></li><li><a href="arch/x86_64/fn._mm512_setzero_epi32.html">arch::x86_64::_mm512_setzero_epi32</a></li><li><a href="arch/x86_64/fn._mm512_setzero_pd.html">arch::x86_64::_mm512_setzero_pd</a></li><li><a href="arch/x86_64/fn._mm512_setzero_ps.html">arch::x86_64::_mm512_setzero_ps</a></li><li><a href="arch/x86_64/fn._mm512_setzero_si512.html">arch::x86_64::_mm512_setzero_si512</a></li><li><a href="arch/x86_64/fn._mm512_shldi_epi16.html">arch::x86_64::_mm512_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_shldi_epi32.html">arch::x86_64::_mm512_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_shldi_epi64.html">arch::x86_64::_mm512_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_shldv_epi16.html">arch::x86_64::_mm512_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_shldv_epi32.html">arch::x86_64::_mm512_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_shldv_epi64.html">arch::x86_64::_mm512_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_shrdi_epi16.html">arch::x86_64::_mm512_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_shrdi_epi32.html">arch::x86_64::_mm512_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_shrdi_epi64.html">arch::x86_64::_mm512_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_shrdv_epi16.html">arch::x86_64::_mm512_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_shrdv_epi32.html">arch::x86_64::_mm512_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_shrdv_epi64.html">arch::x86_64::_mm512_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_epi32.html">arch::x86_64::_mm512_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_epi8.html">arch::x86_64::_mm512_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_f32x4.html">arch::x86_64::_mm512_shuffle_f32x4</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_f64x2.html">arch::x86_64::_mm512_shuffle_f64x2</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_i32x4.html">arch::x86_64::_mm512_shuffle_i32x4</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_i64x2.html">arch::x86_64::_mm512_shuffle_i64x2</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_pd.html">arch::x86_64::_mm512_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm512_shuffle_ps.html">arch::x86_64::_mm512_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm512_shufflehi_epi16.html">arch::x86_64::_mm512_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_shufflelo_epi16.html">arch::x86_64::_mm512_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_sll_epi16.html">arch::x86_64::_mm512_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm512_sll_epi32.html">arch::x86_64::_mm512_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm512_sll_epi64.html">arch::x86_64::_mm512_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm512_slli_epi16.html">arch::x86_64::_mm512_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_slli_epi32.html">arch::x86_64::_mm512_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_slli_epi64.html">arch::x86_64::_mm512_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_sllv_epi16.html">arch::x86_64::_mm512_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_sllv_epi32.html">arch::x86_64::_mm512_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_sllv_epi64.html">arch::x86_64::_mm512_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_sqrt_pd.html">arch::x86_64::_mm512_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm512_sqrt_ps.html">arch::x86_64::_mm512_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm512_sqrt_round_pd.html">arch::x86_64::_mm512_sqrt_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_sqrt_round_ps.html">arch::x86_64::_mm512_sqrt_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_sra_epi16.html">arch::x86_64::_mm512_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm512_sra_epi32.html">arch::x86_64::_mm512_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm512_sra_epi64.html">arch::x86_64::_mm512_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm512_srai_epi16.html">arch::x86_64::_mm512_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm512_srai_epi32.html">arch::x86_64::_mm512_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm512_srai_epi64.html">arch::x86_64::_mm512_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm512_srav_epi16.html">arch::x86_64::_mm512_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm512_srav_epi32.html">arch::x86_64::_mm512_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm512_srav_epi64.html">arch::x86_64::_mm512_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm512_srl_epi16.html">arch::x86_64::_mm512_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm512_srl_epi32.html">arch::x86_64::_mm512_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm512_srl_epi64.html">arch::x86_64::_mm512_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm512_srli_epi16.html">arch::x86_64::_mm512_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm512_srli_epi32.html">arch::x86_64::_mm512_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm512_srli_epi64.html">arch::x86_64::_mm512_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm512_srlv_epi16.html">arch::x86_64::_mm512_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm512_srlv_epi32.html">arch::x86_64::_mm512_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm512_srlv_epi64.html">arch::x86_64::_mm512_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm512_store_epi32.html">arch::x86_64::_mm512_store_epi32</a></li><li><a href="arch/x86_64/fn._mm512_store_epi64.html">arch::x86_64::_mm512_store_epi64</a></li><li><a href="arch/x86_64/fn._mm512_store_pd.html">arch::x86_64::_mm512_store_pd</a></li><li><a href="arch/x86_64/fn._mm512_store_ps.html">arch::x86_64::_mm512_store_ps</a></li><li><a href="arch/x86_64/fn._mm512_store_si512.html">arch::x86_64::_mm512_store_si512</a></li><li><a href="arch/x86_64/fn._mm512_storeu_epi16.html">arch::x86_64::_mm512_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm512_storeu_epi32.html">arch::x86_64::_mm512_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm512_storeu_epi64.html">arch::x86_64::_mm512_storeu_epi64</a></li><li><a href="arch/x86_64/fn._mm512_storeu_epi8.html">arch::x86_64::_mm512_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm512_storeu_pd.html">arch::x86_64::_mm512_storeu_pd</a></li><li><a href="arch/x86_64/fn._mm512_storeu_ps.html">arch::x86_64::_mm512_storeu_ps</a></li><li><a href="arch/x86_64/fn._mm512_storeu_si512.html">arch::x86_64::_mm512_storeu_si512</a></li><li><a href="arch/x86_64/fn._mm512_stream_pd.html">arch::x86_64::_mm512_stream_pd</a></li><li><a href="arch/x86_64/fn._mm512_stream_ps.html">arch::x86_64::_mm512_stream_ps</a></li><li><a href="arch/x86_64/fn._mm512_stream_si512.html">arch::x86_64::_mm512_stream_si512</a></li><li><a href="arch/x86_64/fn._mm512_sub_epi16.html">arch::x86_64::_mm512_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm512_sub_epi32.html">arch::x86_64::_mm512_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm512_sub_epi64.html">arch::x86_64::_mm512_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm512_sub_epi8.html">arch::x86_64::_mm512_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm512_sub_pd.html">arch::x86_64::_mm512_sub_pd</a></li><li><a href="arch/x86_64/fn._mm512_sub_ps.html">arch::x86_64::_mm512_sub_ps</a></li><li><a href="arch/x86_64/fn._mm512_sub_round_pd.html">arch::x86_64::_mm512_sub_round_pd</a></li><li><a href="arch/x86_64/fn._mm512_sub_round_ps.html">arch::x86_64::_mm512_sub_round_ps</a></li><li><a href="arch/x86_64/fn._mm512_subs_epi16.html">arch::x86_64::_mm512_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm512_subs_epi8.html">arch::x86_64::_mm512_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm512_subs_epu16.html">arch::x86_64::_mm512_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm512_subs_epu8.html">arch::x86_64::_mm512_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm512_ternarylogic_epi32.html">arch::x86_64::_mm512_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm512_ternarylogic_epi64.html">arch::x86_64::_mm512_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm512_test_epi16_mask.html">arch::x86_64::_mm512_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_test_epi32_mask.html">arch::x86_64::_mm512_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_test_epi64_mask.html">arch::x86_64::_mm512_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_test_epi8_mask.html">arch::x86_64::_mm512_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_testn_epi16_mask.html">arch::x86_64::_mm512_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm512_testn_epi32_mask.html">arch::x86_64::_mm512_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm512_testn_epi64_mask.html">arch::x86_64::_mm512_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm512_testn_epi8_mask.html">arch::x86_64::_mm512_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm512_undefined.html">arch::x86_64::_mm512_undefined</a></li><li><a href="arch/x86_64/fn._mm512_undefined_epi32.html">arch::x86_64::_mm512_undefined_epi32</a></li><li><a href="arch/x86_64/fn._mm512_undefined_pd.html">arch::x86_64::_mm512_undefined_pd</a></li><li><a href="arch/x86_64/fn._mm512_undefined_ps.html">arch::x86_64::_mm512_undefined_ps</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_epi16.html">arch::x86_64::_mm512_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_epi32.html">arch::x86_64::_mm512_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_epi64.html">arch::x86_64::_mm512_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_epi8.html">arch::x86_64::_mm512_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_pd.html">arch::x86_64::_mm512_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm512_unpackhi_ps.html">arch::x86_64::_mm512_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_epi16.html">arch::x86_64::_mm512_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_epi32.html">arch::x86_64::_mm512_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_epi64.html">arch::x86_64::_mm512_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_epi8.html">arch::x86_64::_mm512_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_pd.html">arch::x86_64::_mm512_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm512_unpacklo_ps.html">arch::x86_64::_mm512_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm512_xor_epi32.html">arch::x86_64::_mm512_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm512_xor_epi64.html">arch::x86_64::_mm512_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm512_xor_si512.html">arch::x86_64::_mm512_xor_si512</a></li><li><a href="arch/x86_64/fn._mm512_zextpd128_pd512.html">arch::x86_64::_mm512_zextpd128_pd512</a></li><li><a href="arch/x86_64/fn._mm512_zextpd256_pd512.html">arch::x86_64::_mm512_zextpd256_pd512</a></li><li><a href="arch/x86_64/fn._mm512_zextps128_ps512.html">arch::x86_64::_mm512_zextps128_ps512</a></li><li><a href="arch/x86_64/fn._mm512_zextps256_ps512.html">arch::x86_64::_mm512_zextps256_ps512</a></li><li><a href="arch/x86_64/fn._mm512_zextsi128_si512.html">arch::x86_64::_mm512_zextsi128_si512</a></li><li><a href="arch/x86_64/fn._mm512_zextsi256_si512.html">arch::x86_64::_mm512_zextsi256_si512</a></li><li><a href="arch/x86_64/fn._mm_abs_epi16.html">arch::x86_64::_mm_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm_abs_epi32.html">arch::x86_64::_mm_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm_abs_epi8.html">arch::x86_64::_mm_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm_add_epi16.html">arch::x86_64::_mm_add_epi16</a></li><li><a href="arch/x86_64/fn._mm_add_epi32.html">arch::x86_64::_mm_add_epi32</a></li><li><a href="arch/x86_64/fn._mm_add_epi64.html">arch::x86_64::_mm_add_epi64</a></li><li><a href="arch/x86_64/fn._mm_add_epi8.html">arch::x86_64::_mm_add_epi8</a></li><li><a href="arch/x86_64/fn._mm_add_pd.html">arch::x86_64::_mm_add_pd</a></li><li><a href="arch/x86_64/fn._mm_add_ps.html">arch::x86_64::_mm_add_ps</a></li><li><a href="arch/x86_64/fn._mm_add_round_sd.html">arch::x86_64::_mm_add_round_sd</a></li><li><a href="arch/x86_64/fn._mm_add_round_ss.html">arch::x86_64::_mm_add_round_ss</a></li><li><a href="arch/x86_64/fn._mm_add_sd.html">arch::x86_64::_mm_add_sd</a></li><li><a href="arch/x86_64/fn._mm_add_ss.html">arch::x86_64::_mm_add_ss</a></li><li><a href="arch/x86_64/fn._mm_adds_epi16.html">arch::x86_64::_mm_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm_adds_epi8.html">arch::x86_64::_mm_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm_adds_epu16.html">arch::x86_64::_mm_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm_adds_epu8.html">arch::x86_64::_mm_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm_addsub_pd.html">arch::x86_64::_mm_addsub_pd</a></li><li><a href="arch/x86_64/fn._mm_addsub_ps.html">arch::x86_64::_mm_addsub_ps</a></li><li><a href="arch/x86_64/fn._mm_aesdec_si128.html">arch::x86_64::_mm_aesdec_si128</a></li><li><a href="arch/x86_64/fn._mm_aesdeclast_si128.html">arch::x86_64::_mm_aesdeclast_si128</a></li><li><a href="arch/x86_64/fn._mm_aesenc_si128.html">arch::x86_64::_mm_aesenc_si128</a></li><li><a href="arch/x86_64/fn._mm_aesenclast_si128.html">arch::x86_64::_mm_aesenclast_si128</a></li><li><a href="arch/x86_64/fn._mm_aesimc_si128.html">arch::x86_64::_mm_aesimc_si128</a></li><li><a href="arch/x86_64/fn._mm_aeskeygenassist_si128.html">arch::x86_64::_mm_aeskeygenassist_si128</a></li><li><a href="arch/x86_64/fn._mm_alignr_epi32.html">arch::x86_64::_mm_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm_alignr_epi64.html">arch::x86_64::_mm_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm_alignr_epi8.html">arch::x86_64::_mm_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm_and_pd.html">arch::x86_64::_mm_and_pd</a></li><li><a href="arch/x86_64/fn._mm_and_ps.html">arch::x86_64::_mm_and_ps</a></li><li><a href="arch/x86_64/fn._mm_and_si128.html">arch::x86_64::_mm_and_si128</a></li><li><a href="arch/x86_64/fn._mm_andnot_pd.html">arch::x86_64::_mm_andnot_pd</a></li><li><a href="arch/x86_64/fn._mm_andnot_ps.html">arch::x86_64::_mm_andnot_ps</a></li><li><a href="arch/x86_64/fn._mm_andnot_si128.html">arch::x86_64::_mm_andnot_si128</a></li><li><a href="arch/x86_64/fn._mm_avg_epu16.html">arch::x86_64::_mm_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm_avg_epu8.html">arch::x86_64::_mm_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm_bitshuffle_epi64_mask.html">arch::x86_64::_mm_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_blend_epi16.html">arch::x86_64::_mm_blend_epi16</a></li><li><a href="arch/x86_64/fn._mm_blend_epi32.html">arch::x86_64::_mm_blend_epi32</a></li><li><a href="arch/x86_64/fn._mm_blend_pd.html">arch::x86_64::_mm_blend_pd</a></li><li><a href="arch/x86_64/fn._mm_blend_ps.html">arch::x86_64::_mm_blend_ps</a></li><li><a href="arch/x86_64/fn._mm_blendv_epi8.html">arch::x86_64::_mm_blendv_epi8</a></li><li><a href="arch/x86_64/fn._mm_blendv_pd.html">arch::x86_64::_mm_blendv_pd</a></li><li><a href="arch/x86_64/fn._mm_blendv_ps.html">arch::x86_64::_mm_blendv_ps</a></li><li><a href="arch/x86_64/fn._mm_broadcast_ss.html">arch::x86_64::_mm_broadcast_ss</a></li><li><a href="arch/x86_64/fn._mm_broadcastb_epi8.html">arch::x86_64::_mm_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm_broadcastd_epi32.html">arch::x86_64::_mm_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm_broadcastmb_epi64.html">arch::x86_64::_mm_broadcastmb_epi64</a></li><li><a href="arch/x86_64/fn._mm_broadcastmw_epi32.html">arch::x86_64::_mm_broadcastmw_epi32</a></li><li><a href="arch/x86_64/fn._mm_broadcastq_epi64.html">arch::x86_64::_mm_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm_broadcastsd_pd.html">arch::x86_64::_mm_broadcastsd_pd</a></li><li><a href="arch/x86_64/fn._mm_broadcastss_ps.html">arch::x86_64::_mm_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm_broadcastw_epi16.html">arch::x86_64::_mm_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm_bslli_si128.html">arch::x86_64::_mm_bslli_si128</a></li><li><a href="arch/x86_64/fn._mm_bsrli_si128.html">arch::x86_64::_mm_bsrli_si128</a></li><li><a href="arch/x86_64/fn._mm_castpd_ps.html">arch::x86_64::_mm_castpd_ps</a></li><li><a href="arch/x86_64/fn._mm_castpd_si128.html">arch::x86_64::_mm_castpd_si128</a></li><li><a href="arch/x86_64/fn._mm_castps_pd.html">arch::x86_64::_mm_castps_pd</a></li><li><a href="arch/x86_64/fn._mm_castps_si128.html">arch::x86_64::_mm_castps_si128</a></li><li><a href="arch/x86_64/fn._mm_castsi128_pd.html">arch::x86_64::_mm_castsi128_pd</a></li><li><a href="arch/x86_64/fn._mm_castsi128_ps.html">arch::x86_64::_mm_castsi128_ps</a></li><li><a href="arch/x86_64/fn._mm_ceil_pd.html">arch::x86_64::_mm_ceil_pd</a></li><li><a href="arch/x86_64/fn._mm_ceil_ps.html">arch::x86_64::_mm_ceil_ps</a></li><li><a href="arch/x86_64/fn._mm_ceil_sd.html">arch::x86_64::_mm_ceil_sd</a></li><li><a href="arch/x86_64/fn._mm_ceil_ss.html">arch::x86_64::_mm_ceil_ss</a></li><li><a href="arch/x86_64/fn._mm_clflush.html">arch::x86_64::_mm_clflush</a></li><li><a href="arch/x86_64/fn._mm_clmulepi64_si128.html">arch::x86_64::_mm_clmulepi64_si128</a></li><li><a href="arch/x86_64/fn._mm_cmp_epi16_mask.html">arch::x86_64::_mm_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epi32_mask.html">arch::x86_64::_mm_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epi64_mask.html">arch::x86_64::_mm_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epi8_mask.html">arch::x86_64::_mm_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epu16_mask.html">arch::x86_64::_mm_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epu32_mask.html">arch::x86_64::_mm_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epu64_mask.html">arch::x86_64::_mm_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_epu8_mask.html">arch::x86_64::_mm_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_pd.html">arch::x86_64::_mm_cmp_pd</a></li><li><a href="arch/x86_64/fn._mm_cmp_pd_mask.html">arch::x86_64::_mm_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_ps.html">arch::x86_64::_mm_cmp_ps</a></li><li><a href="arch/x86_64/fn._mm_cmp_ps_mask.html">arch::x86_64::_mm_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_round_sd_mask.html">arch::x86_64::_mm_cmp_round_sd_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_round_ss_mask.html">arch::x86_64::_mm_cmp_round_ss_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_sd.html">arch::x86_64::_mm_cmp_sd</a></li><li><a href="arch/x86_64/fn._mm_cmp_sd_mask.html">arch::x86_64::_mm_cmp_sd_mask</a></li><li><a href="arch/x86_64/fn._mm_cmp_ss.html">arch::x86_64::_mm_cmp_ss</a></li><li><a href="arch/x86_64/fn._mm_cmp_ss_mask.html">arch::x86_64::_mm_cmp_ss_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi16.html">arch::x86_64::_mm_cmpeq_epi16</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi16_mask.html">arch::x86_64::_mm_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi32.html">arch::x86_64::_mm_cmpeq_epi32</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi32_mask.html">arch::x86_64::_mm_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi64.html">arch::x86_64::_mm_cmpeq_epi64</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi64_mask.html">arch::x86_64::_mm_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi8.html">arch::x86_64::_mm_cmpeq_epi8</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epi8_mask.html">arch::x86_64::_mm_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epu16_mask.html">arch::x86_64::_mm_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epu32_mask.html">arch::x86_64::_mm_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epu64_mask.html">arch::x86_64::_mm_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_epu8_mask.html">arch::x86_64::_mm_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_pd.html">arch::x86_64::_mm_cmpeq_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_ps.html">arch::x86_64::_mm_cmpeq_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_sd.html">arch::x86_64::_mm_cmpeq_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpeq_ss.html">arch::x86_64::_mm_cmpeq_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpestra.html">arch::x86_64::_mm_cmpestra</a></li><li><a href="arch/x86_64/fn._mm_cmpestrc.html">arch::x86_64::_mm_cmpestrc</a></li><li><a href="arch/x86_64/fn._mm_cmpestri.html">arch::x86_64::_mm_cmpestri</a></li><li><a href="arch/x86_64/fn._mm_cmpestrm.html">arch::x86_64::_mm_cmpestrm</a></li><li><a href="arch/x86_64/fn._mm_cmpestro.html">arch::x86_64::_mm_cmpestro</a></li><li><a href="arch/x86_64/fn._mm_cmpestrs.html">arch::x86_64::_mm_cmpestrs</a></li><li><a href="arch/x86_64/fn._mm_cmpestrz.html">arch::x86_64::_mm_cmpestrz</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epi16_mask.html">arch::x86_64::_mm_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epi32_mask.html">arch::x86_64::_mm_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epi64_mask.html">arch::x86_64::_mm_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epi8_mask.html">arch::x86_64::_mm_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epu16_mask.html">arch::x86_64::_mm_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epu32_mask.html">arch::x86_64::_mm_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epu64_mask.html">arch::x86_64::_mm_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_epu8_mask.html">arch::x86_64::_mm_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpge_pd.html">arch::x86_64::_mm_cmpge_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpge_ps.html">arch::x86_64::_mm_cmpge_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpge_sd.html">arch::x86_64::_mm_cmpge_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpge_ss.html">arch::x86_64::_mm_cmpge_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi16.html">arch::x86_64::_mm_cmpgt_epi16</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi16_mask.html">arch::x86_64::_mm_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi32.html">arch::x86_64::_mm_cmpgt_epi32</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi32_mask.html">arch::x86_64::_mm_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi64.html">arch::x86_64::_mm_cmpgt_epi64</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi64_mask.html">arch::x86_64::_mm_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi8.html">arch::x86_64::_mm_cmpgt_epi8</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epi8_mask.html">arch::x86_64::_mm_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epu16_mask.html">arch::x86_64::_mm_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epu32_mask.html">arch::x86_64::_mm_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epu64_mask.html">arch::x86_64::_mm_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_epu8_mask.html">arch::x86_64::_mm_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_pd.html">arch::x86_64::_mm_cmpgt_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_ps.html">arch::x86_64::_mm_cmpgt_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_sd.html">arch::x86_64::_mm_cmpgt_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpgt_ss.html">arch::x86_64::_mm_cmpgt_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpistra.html">arch::x86_64::_mm_cmpistra</a></li><li><a href="arch/x86_64/fn._mm_cmpistrc.html">arch::x86_64::_mm_cmpistrc</a></li><li><a href="arch/x86_64/fn._mm_cmpistri.html">arch::x86_64::_mm_cmpistri</a></li><li><a href="arch/x86_64/fn._mm_cmpistrm.html">arch::x86_64::_mm_cmpistrm</a></li><li><a href="arch/x86_64/fn._mm_cmpistro.html">arch::x86_64::_mm_cmpistro</a></li><li><a href="arch/x86_64/fn._mm_cmpistrs.html">arch::x86_64::_mm_cmpistrs</a></li><li><a href="arch/x86_64/fn._mm_cmpistrz.html">arch::x86_64::_mm_cmpistrz</a></li><li><a href="arch/x86_64/fn._mm_cmple_epi16_mask.html">arch::x86_64::_mm_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epi32_mask.html">arch::x86_64::_mm_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epi64_mask.html">arch::x86_64::_mm_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epi8_mask.html">arch::x86_64::_mm_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epu16_mask.html">arch::x86_64::_mm_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epu32_mask.html">arch::x86_64::_mm_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epu64_mask.html">arch::x86_64::_mm_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_epu8_mask.html">arch::x86_64::_mm_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmple_pd.html">arch::x86_64::_mm_cmple_pd</a></li><li><a href="arch/x86_64/fn._mm_cmple_ps.html">arch::x86_64::_mm_cmple_ps</a></li><li><a href="arch/x86_64/fn._mm_cmple_sd.html">arch::x86_64::_mm_cmple_sd</a></li><li><a href="arch/x86_64/fn._mm_cmple_ss.html">arch::x86_64::_mm_cmple_ss</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi16.html">arch::x86_64::_mm_cmplt_epi16</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi16_mask.html">arch::x86_64::_mm_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi32.html">arch::x86_64::_mm_cmplt_epi32</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi32_mask.html">arch::x86_64::_mm_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi64_mask.html">arch::x86_64::_mm_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi8.html">arch::x86_64::_mm_cmplt_epi8</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epi8_mask.html">arch::x86_64::_mm_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epu16_mask.html">arch::x86_64::_mm_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epu32_mask.html">arch::x86_64::_mm_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epu64_mask.html">arch::x86_64::_mm_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_epu8_mask.html">arch::x86_64::_mm_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmplt_pd.html">arch::x86_64::_mm_cmplt_pd</a></li><li><a href="arch/x86_64/fn._mm_cmplt_ps.html">arch::x86_64::_mm_cmplt_ps</a></li><li><a href="arch/x86_64/fn._mm_cmplt_sd.html">arch::x86_64::_mm_cmplt_sd</a></li><li><a href="arch/x86_64/fn._mm_cmplt_ss.html">arch::x86_64::_mm_cmplt_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epi16_mask.html">arch::x86_64::_mm_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epi32_mask.html">arch::x86_64::_mm_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epi64_mask.html">arch::x86_64::_mm_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epi8_mask.html">arch::x86_64::_mm_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epu16_mask.html">arch::x86_64::_mm_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epu32_mask.html">arch::x86_64::_mm_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epu64_mask.html">arch::x86_64::_mm_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_epu8_mask.html">arch::x86_64::_mm_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_pd.html">arch::x86_64::_mm_cmpneq_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_ps.html">arch::x86_64::_mm_cmpneq_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_sd.html">arch::x86_64::_mm_cmpneq_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpneq_ss.html">arch::x86_64::_mm_cmpneq_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpnge_pd.html">arch::x86_64::_mm_cmpnge_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpnge_ps.html">arch::x86_64::_mm_cmpnge_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpnge_sd.html">arch::x86_64::_mm_cmpnge_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpnge_ss.html">arch::x86_64::_mm_cmpnge_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpngt_pd.html">arch::x86_64::_mm_cmpngt_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpngt_ps.html">arch::x86_64::_mm_cmpngt_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpngt_sd.html">arch::x86_64::_mm_cmpngt_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpngt_ss.html">arch::x86_64::_mm_cmpngt_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpnle_pd.html">arch::x86_64::_mm_cmpnle_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpnle_ps.html">arch::x86_64::_mm_cmpnle_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpnle_sd.html">arch::x86_64::_mm_cmpnle_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpnle_ss.html">arch::x86_64::_mm_cmpnle_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpnlt_pd.html">arch::x86_64::_mm_cmpnlt_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpnlt_ps.html">arch::x86_64::_mm_cmpnlt_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpnlt_sd.html">arch::x86_64::_mm_cmpnlt_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpnlt_ss.html">arch::x86_64::_mm_cmpnlt_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpord_pd.html">arch::x86_64::_mm_cmpord_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpord_ps.html">arch::x86_64::_mm_cmpord_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpord_sd.html">arch::x86_64::_mm_cmpord_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpord_ss.html">arch::x86_64::_mm_cmpord_ss</a></li><li><a href="arch/x86_64/fn._mm_cmpunord_pd.html">arch::x86_64::_mm_cmpunord_pd</a></li><li><a href="arch/x86_64/fn._mm_cmpunord_ps.html">arch::x86_64::_mm_cmpunord_ps</a></li><li><a href="arch/x86_64/fn._mm_cmpunord_sd.html">arch::x86_64::_mm_cmpunord_sd</a></li><li><a href="arch/x86_64/fn._mm_cmpunord_ss.html">arch::x86_64::_mm_cmpunord_ss</a></li><li><a href="arch/x86_64/fn._mm_comi_round_sd.html">arch::x86_64::_mm_comi_round_sd</a></li><li><a href="arch/x86_64/fn._mm_comi_round_ss.html">arch::x86_64::_mm_comi_round_ss</a></li><li><a href="arch/x86_64/fn._mm_comieq_sd.html">arch::x86_64::_mm_comieq_sd</a></li><li><a href="arch/x86_64/fn._mm_comieq_ss.html">arch::x86_64::_mm_comieq_ss</a></li><li><a href="arch/x86_64/fn._mm_comige_sd.html">arch::x86_64::_mm_comige_sd</a></li><li><a href="arch/x86_64/fn._mm_comige_ss.html">arch::x86_64::_mm_comige_ss</a></li><li><a href="arch/x86_64/fn._mm_comigt_sd.html">arch::x86_64::_mm_comigt_sd</a></li><li><a href="arch/x86_64/fn._mm_comigt_ss.html">arch::x86_64::_mm_comigt_ss</a></li><li><a href="arch/x86_64/fn._mm_comile_sd.html">arch::x86_64::_mm_comile_sd</a></li><li><a href="arch/x86_64/fn._mm_comile_ss.html">arch::x86_64::_mm_comile_ss</a></li><li><a href="arch/x86_64/fn._mm_comilt_sd.html">arch::x86_64::_mm_comilt_sd</a></li><li><a href="arch/x86_64/fn._mm_comilt_ss.html">arch::x86_64::_mm_comilt_ss</a></li><li><a href="arch/x86_64/fn._mm_comineq_sd.html">arch::x86_64::_mm_comineq_sd</a></li><li><a href="arch/x86_64/fn._mm_comineq_ss.html">arch::x86_64::_mm_comineq_ss</a></li><li><a href="arch/x86_64/fn._mm_conflict_epi32.html">arch::x86_64::_mm_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm_conflict_epi64.html">arch::x86_64::_mm_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm_crc32_u16.html">arch::x86_64::_mm_crc32_u16</a></li><li><a href="arch/x86_64/fn._mm_crc32_u32.html">arch::x86_64::_mm_crc32_u32</a></li><li><a href="arch/x86_64/fn._mm_crc32_u64.html">arch::x86_64::_mm_crc32_u64</a></li><li><a href="arch/x86_64/fn._mm_crc32_u8.html">arch::x86_64::_mm_crc32_u8</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundi32_ss.html">arch::x86_64::_mm_cvt_roundi32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundi64_sd.html">arch::x86_64::_mm_cvt_roundi64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundi64_ss.html">arch::x86_64::_mm_cvt_roundi64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_i32.html">arch::x86_64::_mm_cvt_roundsd_i32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_i64.html">arch::x86_64::_mm_cvt_roundsd_i64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_si32.html">arch::x86_64::_mm_cvt_roundsd_si32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_si64.html">arch::x86_64::_mm_cvt_roundsd_si64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_ss.html">arch::x86_64::_mm_cvt_roundsd_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_u32.html">arch::x86_64::_mm_cvt_roundsd_u32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsd_u64.html">arch::x86_64::_mm_cvt_roundsd_u64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsi32_ss.html">arch::x86_64::_mm_cvt_roundsi32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsi64_sd.html">arch::x86_64::_mm_cvt_roundsi64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundsi64_ss.html">arch::x86_64::_mm_cvt_roundsi64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_i32.html">arch::x86_64::_mm_cvt_roundss_i32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_i64.html">arch::x86_64::_mm_cvt_roundss_i64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_sd.html">arch::x86_64::_mm_cvt_roundss_sd</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_si32.html">arch::x86_64::_mm_cvt_roundss_si32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_si64.html">arch::x86_64::_mm_cvt_roundss_si64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_u32.html">arch::x86_64::_mm_cvt_roundss_u32</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundss_u64.html">arch::x86_64::_mm_cvt_roundss_u64</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundu32_ss.html">arch::x86_64::_mm_cvt_roundu32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundu64_sd.html">arch::x86_64::_mm_cvt_roundu64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvt_roundu64_ss.html">arch::x86_64::_mm_cvt_roundu64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_si2ss.html">arch::x86_64::_mm_cvt_si2ss</a></li><li><a href="arch/x86_64/fn._mm_cvt_ss2si.html">arch::x86_64::_mm_cvt_ss2si</a></li><li><a href="arch/x86_64/fn._mm_cvtepi16_epi32.html">arch::x86_64::_mm_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtepi16_epi64.html">arch::x86_64::_mm_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvtepi16_epi8.html">arch::x86_64::_mm_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtepi32_epi16.html">arch::x86_64::_mm_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtepi32_epi64.html">arch::x86_64::_mm_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvtepi32_epi8.html">arch::x86_64::_mm_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtepi32_pd.html">arch::x86_64::_mm_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm_cvtepi32_ps.html">arch::x86_64::_mm_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm_cvtepi64_epi16.html">arch::x86_64::_mm_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtepi64_epi32.html">arch::x86_64::_mm_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtepi64_epi8.html">arch::x86_64::_mm_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtepi8_epi16.html">arch::x86_64::_mm_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtepi8_epi32.html">arch::x86_64::_mm_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtepi8_epi64.html">arch::x86_64::_mm_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvtepu16_epi32.html">arch::x86_64::_mm_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtepu16_epi64.html">arch::x86_64::_mm_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvtepu32_epi64.html">arch::x86_64::_mm_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvtepu32_pd.html">arch::x86_64::_mm_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm_cvtepu8_epi16.html">arch::x86_64::_mm_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtepu8_epi32.html">arch::x86_64::_mm_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtepu8_epi64.html">arch::x86_64::_mm_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm_cvti32_sd.html">arch::x86_64::_mm_cvti32_sd</a></li><li><a href="arch/x86_64/fn._mm_cvti32_ss.html">arch::x86_64::_mm_cvti32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvti64_sd.html">arch::x86_64::_mm_cvti64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvti64_ss.html">arch::x86_64::_mm_cvti64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtne2ps_pbh.html">arch::x86_64::_mm_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm_cvtpd_epi32.html">arch::x86_64::_mm_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtpd_epu32.html">arch::x86_64::_mm_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_cvtpd_ps.html">arch::x86_64::_mm_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm_cvtph_ps.html">arch::x86_64::_mm_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm_cvtps_epi32.html">arch::x86_64::_mm_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtps_epu32.html">arch::x86_64::_mm_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm_cvtps_pd.html">arch::x86_64::_mm_cvtps_pd</a></li><li><a href="arch/x86_64/fn._mm_cvtps_ph.html">arch::x86_64::_mm_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_f64.html">arch::x86_64::_mm_cvtsd_f64</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_i32.html">arch::x86_64::_mm_cvtsd_i32</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_i64.html">arch::x86_64::_mm_cvtsd_i64</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_si32.html">arch::x86_64::_mm_cvtsd_si32</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_si64.html">arch::x86_64::_mm_cvtsd_si64</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_si64x.html">arch::x86_64::_mm_cvtsd_si64x</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_ss.html">arch::x86_64::_mm_cvtsd_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_u32.html">arch::x86_64::_mm_cvtsd_u32</a></li><li><a href="arch/x86_64/fn._mm_cvtsd_u64.html">arch::x86_64::_mm_cvtsd_u64</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi16_epi8.html">arch::x86_64::_mm_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi32_epi16.html">arch::x86_64::_mm_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi32_epi8.html">arch::x86_64::_mm_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi64_epi16.html">arch::x86_64::_mm_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi64_epi32.html">arch::x86_64::_mm_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtsepi64_epi8.html">arch::x86_64::_mm_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtsi128_si32.html">arch::x86_64::_mm_cvtsi128_si32</a></li><li><a href="arch/x86_64/fn._mm_cvtsi128_si64.html">arch::x86_64::_mm_cvtsi128_si64</a></li><li><a href="arch/x86_64/fn._mm_cvtsi128_si64x.html">arch::x86_64::_mm_cvtsi128_si64x</a></li><li><a href="arch/x86_64/fn._mm_cvtsi32_sd.html">arch::x86_64::_mm_cvtsi32_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtsi32_si128.html">arch::x86_64::_mm_cvtsi32_si128</a></li><li><a href="arch/x86_64/fn._mm_cvtsi32_ss.html">arch::x86_64::_mm_cvtsi32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtsi64_sd.html">arch::x86_64::_mm_cvtsi64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtsi64_si128.html">arch::x86_64::_mm_cvtsi64_si128</a></li><li><a href="arch/x86_64/fn._mm_cvtsi64_ss.html">arch::x86_64::_mm_cvtsi64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtsi64x_sd.html">arch::x86_64::_mm_cvtsi64x_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtsi64x_si128.html">arch::x86_64::_mm_cvtsi64x_si128</a></li><li><a href="arch/x86_64/fn._mm_cvtss_f32.html">arch::x86_64::_mm_cvtss_f32</a></li><li><a href="arch/x86_64/fn._mm_cvtss_i32.html">arch::x86_64::_mm_cvtss_i32</a></li><li><a href="arch/x86_64/fn._mm_cvtss_i64.html">arch::x86_64::_mm_cvtss_i64</a></li><li><a href="arch/x86_64/fn._mm_cvtss_sd.html">arch::x86_64::_mm_cvtss_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtss_si32.html">arch::x86_64::_mm_cvtss_si32</a></li><li><a href="arch/x86_64/fn._mm_cvtss_si64.html">arch::x86_64::_mm_cvtss_si64</a></li><li><a href="arch/x86_64/fn._mm_cvtss_u32.html">arch::x86_64::_mm_cvtss_u32</a></li><li><a href="arch/x86_64/fn._mm_cvtss_u64.html">arch::x86_64::_mm_cvtss_u64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_i32.html">arch::x86_64::_mm_cvtt_roundsd_i32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_i64.html">arch::x86_64::_mm_cvtt_roundsd_i64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_si32.html">arch::x86_64::_mm_cvtt_roundsd_si32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_si64.html">arch::x86_64::_mm_cvtt_roundsd_si64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_u32.html">arch::x86_64::_mm_cvtt_roundsd_u32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundsd_u64.html">arch::x86_64::_mm_cvtt_roundsd_u64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_i32.html">arch::x86_64::_mm_cvtt_roundss_i32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_i64.html">arch::x86_64::_mm_cvtt_roundss_i64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_si32.html">arch::x86_64::_mm_cvtt_roundss_si32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_si64.html">arch::x86_64::_mm_cvtt_roundss_si64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_u32.html">arch::x86_64::_mm_cvtt_roundss_u32</a></li><li><a href="arch/x86_64/fn._mm_cvtt_roundss_u64.html">arch::x86_64::_mm_cvtt_roundss_u64</a></li><li><a href="arch/x86_64/fn._mm_cvtt_ss2si.html">arch::x86_64::_mm_cvtt_ss2si</a></li><li><a href="arch/x86_64/fn._mm_cvttpd_epi32.html">arch::x86_64::_mm_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvttpd_epu32.html">arch::x86_64::_mm_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_cvttps_epi32.html">arch::x86_64::_mm_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvttps_epu32.html">arch::x86_64::_mm_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_i32.html">arch::x86_64::_mm_cvttsd_i32</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_i64.html">arch::x86_64::_mm_cvttsd_i64</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_si32.html">arch::x86_64::_mm_cvttsd_si32</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_si64.html">arch::x86_64::_mm_cvttsd_si64</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_si64x.html">arch::x86_64::_mm_cvttsd_si64x</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_u32.html">arch::x86_64::_mm_cvttsd_u32</a></li><li><a href="arch/x86_64/fn._mm_cvttsd_u64.html">arch::x86_64::_mm_cvttsd_u64</a></li><li><a href="arch/x86_64/fn._mm_cvttss_i32.html">arch::x86_64::_mm_cvttss_i32</a></li><li><a href="arch/x86_64/fn._mm_cvttss_i64.html">arch::x86_64::_mm_cvttss_i64</a></li><li><a href="arch/x86_64/fn._mm_cvttss_si32.html">arch::x86_64::_mm_cvttss_si32</a></li><li><a href="arch/x86_64/fn._mm_cvttss_si64.html">arch::x86_64::_mm_cvttss_si64</a></li><li><a href="arch/x86_64/fn._mm_cvttss_u32.html">arch::x86_64::_mm_cvttss_u32</a></li><li><a href="arch/x86_64/fn._mm_cvttss_u64.html">arch::x86_64::_mm_cvttss_u64</a></li><li><a href="arch/x86_64/fn._mm_cvtu32_sd.html">arch::x86_64::_mm_cvtu32_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtu32_ss.html">arch::x86_64::_mm_cvtu32_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtu64_sd.html">arch::x86_64::_mm_cvtu64_sd</a></li><li><a href="arch/x86_64/fn._mm_cvtu64_ss.html">arch::x86_64::_mm_cvtu64_ss</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi16_epi8.html">arch::x86_64::_mm_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi32_epi16.html">arch::x86_64::_mm_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi32_epi8.html">arch::x86_64::_mm_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi64_epi16.html">arch::x86_64::_mm_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi64_epi32.html">arch::x86_64::_mm_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_cvtusepi64_epi8.html">arch::x86_64::_mm_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_dbsad_epu8.html">arch::x86_64::_mm_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm_div_pd.html">arch::x86_64::_mm_div_pd</a></li><li><a href="arch/x86_64/fn._mm_div_ps.html">arch::x86_64::_mm_div_ps</a></li><li><a href="arch/x86_64/fn._mm_div_round_sd.html">arch::x86_64::_mm_div_round_sd</a></li><li><a href="arch/x86_64/fn._mm_div_round_ss.html">arch::x86_64::_mm_div_round_ss</a></li><li><a href="arch/x86_64/fn._mm_div_sd.html">arch::x86_64::_mm_div_sd</a></li><li><a href="arch/x86_64/fn._mm_div_ss.html">arch::x86_64::_mm_div_ss</a></li><li><a href="arch/x86_64/fn._mm_dp_pd.html">arch::x86_64::_mm_dp_pd</a></li><li><a href="arch/x86_64/fn._mm_dp_ps.html">arch::x86_64::_mm_dp_ps</a></li><li><a href="arch/x86_64/fn._mm_dpbf16_ps.html">arch::x86_64::_mm_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm_dpbusd_epi32.html">arch::x86_64::_mm_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm_dpbusds_epi32.html">arch::x86_64::_mm_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm_dpwssd_epi32.html">arch::x86_64::_mm_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm_dpwssds_epi32.html">arch::x86_64::_mm_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm_extract_epi16.html">arch::x86_64::_mm_extract_epi16</a></li><li><a href="arch/x86_64/fn._mm_extract_epi32.html">arch::x86_64::_mm_extract_epi32</a></li><li><a href="arch/x86_64/fn._mm_extract_epi64.html">arch::x86_64::_mm_extract_epi64</a></li><li><a href="arch/x86_64/fn._mm_extract_epi8.html">arch::x86_64::_mm_extract_epi8</a></li><li><a href="arch/x86_64/fn._mm_extract_ps.html">arch::x86_64::_mm_extract_ps</a></li><li><a href="arch/x86_64/fn._mm_extract_si64.html">arch::x86_64::_mm_extract_si64</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_pd.html">arch::x86_64::_mm_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_ps.html">arch::x86_64::_mm_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_round_sd.html">arch::x86_64::_mm_fixupimm_round_sd</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_round_ss.html">arch::x86_64::_mm_fixupimm_round_ss</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_sd.html">arch::x86_64::_mm_fixupimm_sd</a></li><li><a href="arch/x86_64/fn._mm_fixupimm_ss.html">arch::x86_64::_mm_fixupimm_ss</a></li><li><a href="arch/x86_64/fn._mm_floor_pd.html">arch::x86_64::_mm_floor_pd</a></li><li><a href="arch/x86_64/fn._mm_floor_ps.html">arch::x86_64::_mm_floor_ps</a></li><li><a href="arch/x86_64/fn._mm_floor_sd.html">arch::x86_64::_mm_floor_sd</a></li><li><a href="arch/x86_64/fn._mm_floor_ss.html">arch::x86_64::_mm_floor_ss</a></li><li><a href="arch/x86_64/fn._mm_fmadd_pd.html">arch::x86_64::_mm_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_fmadd_ps.html">arch::x86_64::_mm_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_fmadd_round_sd.html">arch::x86_64::_mm_fmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_fmadd_round_ss.html">arch::x86_64::_mm_fmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_fmadd_sd.html">arch::x86_64::_mm_fmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_fmadd_ss.html">arch::x86_64::_mm_fmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_fmaddsub_pd.html">arch::x86_64::_mm_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm_fmaddsub_ps.html">arch::x86_64::_mm_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm_fmsub_pd.html">arch::x86_64::_mm_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_fmsub_ps.html">arch::x86_64::_mm_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_fmsub_round_sd.html">arch::x86_64::_mm_fmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_fmsub_round_ss.html">arch::x86_64::_mm_fmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_fmsub_sd.html">arch::x86_64::_mm_fmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_fmsub_ss.html">arch::x86_64::_mm_fmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_fmsubadd_pd.html">arch::x86_64::_mm_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm_fmsubadd_ps.html">arch::x86_64::_mm_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_pd.html">arch::x86_64::_mm_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_ps.html">arch::x86_64::_mm_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_round_sd.html">arch::x86_64::_mm_fnmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_round_ss.html">arch::x86_64::_mm_fnmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_sd.html">arch::x86_64::_mm_fnmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_fnmadd_ss.html">arch::x86_64::_mm_fnmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_pd.html">arch::x86_64::_mm_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_ps.html">arch::x86_64::_mm_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_round_sd.html">arch::x86_64::_mm_fnmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_round_ss.html">arch::x86_64::_mm_fnmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_sd.html">arch::x86_64::_mm_fnmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_fnmsub_ss.html">arch::x86_64::_mm_fnmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_getcsr.html">arch::x86_64::_mm_getcsr</a></li><li><a href="arch/x86_64/fn._mm_getexp_pd.html">arch::x86_64::_mm_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm_getexp_ps.html">arch::x86_64::_mm_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm_getexp_round_sd.html">arch::x86_64::_mm_getexp_round_sd</a></li><li><a href="arch/x86_64/fn._mm_getexp_round_ss.html">arch::x86_64::_mm_getexp_round_ss</a></li><li><a href="arch/x86_64/fn._mm_getexp_sd.html">arch::x86_64::_mm_getexp_sd</a></li><li><a href="arch/x86_64/fn._mm_getexp_ss.html">arch::x86_64::_mm_getexp_ss</a></li><li><a href="arch/x86_64/fn._mm_getmant_pd.html">arch::x86_64::_mm_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm_getmant_ps.html">arch::x86_64::_mm_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm_getmant_round_sd.html">arch::x86_64::_mm_getmant_round_sd</a></li><li><a href="arch/x86_64/fn._mm_getmant_round_ss.html">arch::x86_64::_mm_getmant_round_ss</a></li><li><a href="arch/x86_64/fn._mm_getmant_sd.html">arch::x86_64::_mm_getmant_sd</a></li><li><a href="arch/x86_64/fn._mm_getmant_ss.html">arch::x86_64::_mm_getmant_ss</a></li><li><a href="arch/x86_64/fn._mm_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_gf2p8mul_epi8.html">arch::x86_64::_mm_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm_hadd_epi16.html">arch::x86_64::_mm_hadd_epi16</a></li><li><a href="arch/x86_64/fn._mm_hadd_epi32.html">arch::x86_64::_mm_hadd_epi32</a></li><li><a href="arch/x86_64/fn._mm_hadd_pd.html">arch::x86_64::_mm_hadd_pd</a></li><li><a href="arch/x86_64/fn._mm_hadd_ps.html">arch::x86_64::_mm_hadd_ps</a></li><li><a href="arch/x86_64/fn._mm_hadds_epi16.html">arch::x86_64::_mm_hadds_epi16</a></li><li><a href="arch/x86_64/fn._mm_hsub_epi16.html">arch::x86_64::_mm_hsub_epi16</a></li><li><a href="arch/x86_64/fn._mm_hsub_epi32.html">arch::x86_64::_mm_hsub_epi32</a></li><li><a href="arch/x86_64/fn._mm_hsub_pd.html">arch::x86_64::_mm_hsub_pd</a></li><li><a href="arch/x86_64/fn._mm_hsub_ps.html">arch::x86_64::_mm_hsub_ps</a></li><li><a href="arch/x86_64/fn._mm_hsubs_epi16.html">arch::x86_64::_mm_hsubs_epi16</a></li><li><a href="arch/x86_64/fn._mm_i32gather_epi32.html">arch::x86_64::_mm_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm_i32gather_epi64.html">arch::x86_64::_mm_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm_i32gather_pd.html">arch::x86_64::_mm_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm_i32gather_ps.html">arch::x86_64::_mm_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm_i64gather_epi32.html">arch::x86_64::_mm_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm_i64gather_epi64.html">arch::x86_64::_mm_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm_i64gather_pd.html">arch::x86_64::_mm_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm_i64gather_ps.html">arch::x86_64::_mm_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm_insert_epi16.html">arch::x86_64::_mm_insert_epi16</a></li><li><a href="arch/x86_64/fn._mm_insert_epi32.html">arch::x86_64::_mm_insert_epi32</a></li><li><a href="arch/x86_64/fn._mm_insert_epi64.html">arch::x86_64::_mm_insert_epi64</a></li><li><a href="arch/x86_64/fn._mm_insert_epi8.html">arch::x86_64::_mm_insert_epi8</a></li><li><a href="arch/x86_64/fn._mm_insert_ps.html">arch::x86_64::_mm_insert_ps</a></li><li><a href="arch/x86_64/fn._mm_insert_si64.html">arch::x86_64::_mm_insert_si64</a></li><li><a href="arch/x86_64/fn._mm_lddqu_si128.html">arch::x86_64::_mm_lddqu_si128</a></li><li><a href="arch/x86_64/fn._mm_lfence.html">arch::x86_64::_mm_lfence</a></li><li><a href="arch/x86_64/fn._mm_load1_pd.html">arch::x86_64::_mm_load1_pd</a></li><li><a href="arch/x86_64/fn._mm_load1_ps.html">arch::x86_64::_mm_load1_ps</a></li><li><a href="arch/x86_64/fn._mm_load_epi32.html">arch::x86_64::_mm_load_epi32</a></li><li><a href="arch/x86_64/fn._mm_load_epi64.html">arch::x86_64::_mm_load_epi64</a></li><li><a href="arch/x86_64/fn._mm_load_pd.html">arch::x86_64::_mm_load_pd</a></li><li><a href="arch/x86_64/fn._mm_load_pd1.html">arch::x86_64::_mm_load_pd1</a></li><li><a href="arch/x86_64/fn._mm_load_ps.html">arch::x86_64::_mm_load_ps</a></li><li><a href="arch/x86_64/fn._mm_load_ps1.html">arch::x86_64::_mm_load_ps1</a></li><li><a href="arch/x86_64/fn._mm_load_sd.html">arch::x86_64::_mm_load_sd</a></li><li><a href="arch/x86_64/fn._mm_load_si128.html">arch::x86_64::_mm_load_si128</a></li><li><a href="arch/x86_64/fn._mm_load_ss.html">arch::x86_64::_mm_load_ss</a></li><li><a href="arch/x86_64/fn._mm_loaddup_pd.html">arch::x86_64::_mm_loaddup_pd</a></li><li><a href="arch/x86_64/fn._mm_loadh_pd.html">arch::x86_64::_mm_loadh_pd</a></li><li><a href="arch/x86_64/fn._mm_loadl_epi64.html">arch::x86_64::_mm_loadl_epi64</a></li><li><a href="arch/x86_64/fn._mm_loadl_pd.html">arch::x86_64::_mm_loadl_pd</a></li><li><a href="arch/x86_64/fn._mm_loadr_pd.html">arch::x86_64::_mm_loadr_pd</a></li><li><a href="arch/x86_64/fn._mm_loadr_ps.html">arch::x86_64::_mm_loadr_ps</a></li><li><a href="arch/x86_64/fn._mm_loadu_epi16.html">arch::x86_64::_mm_loadu_epi16</a></li><li><a href="arch/x86_64/fn._mm_loadu_epi32.html">arch::x86_64::_mm_loadu_epi32</a></li><li><a href="arch/x86_64/fn._mm_loadu_epi64.html">arch::x86_64::_mm_loadu_epi64</a></li><li><a href="arch/x86_64/fn._mm_loadu_epi8.html">arch::x86_64::_mm_loadu_epi8</a></li><li><a href="arch/x86_64/fn._mm_loadu_pd.html">arch::x86_64::_mm_loadu_pd</a></li><li><a href="arch/x86_64/fn._mm_loadu_ps.html">arch::x86_64::_mm_loadu_ps</a></li><li><a href="arch/x86_64/fn._mm_loadu_si128.html">arch::x86_64::_mm_loadu_si128</a></li><li><a href="arch/x86_64/fn._mm_loadu_si64.html">arch::x86_64::_mm_loadu_si64</a></li><li><a href="arch/x86_64/fn._mm_lzcnt_epi32.html">arch::x86_64::_mm_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_lzcnt_epi64.html">arch::x86_64::_mm_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_madd52hi_epu64.html">arch::x86_64::_mm_madd52hi_epu64</a></li><li><a href="arch/x86_64/fn._mm_madd52lo_epu64.html">arch::x86_64::_mm_madd52lo_epu64</a></li><li><a href="arch/x86_64/fn._mm_madd_epi16.html">arch::x86_64::_mm_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm_maddubs_epi16.html">arch::x86_64::_mm_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_epi16.html">arch::x86_64::_mm_mask2_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_epi32.html">arch::x86_64::_mm_mask2_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_epi64.html">arch::x86_64::_mm_mask2_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_epi8.html">arch::x86_64::_mm_mask2_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_pd.html">arch::x86_64::_mm_mask2_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm_mask2_permutex2var_ps.html">arch::x86_64::_mm_mask2_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_pd.html">arch::x86_64::_mm_mask3_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_ps.html">arch::x86_64::_mm_mask3_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_round_sd.html">arch::x86_64::_mm_mask3_fmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_round_ss.html">arch::x86_64::_mm_mask3_fmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_sd.html">arch::x86_64::_mm_mask3_fmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmadd_ss.html">arch::x86_64::_mm_mask3_fmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmaddsub_pd.html">arch::x86_64::_mm_mask3_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmaddsub_ps.html">arch::x86_64::_mm_mask3_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_pd.html">arch::x86_64::_mm_mask3_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_ps.html">arch::x86_64::_mm_mask3_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_round_sd.html">arch::x86_64::_mm_mask3_fmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_round_ss.html">arch::x86_64::_mm_mask3_fmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_sd.html">arch::x86_64::_mm_mask3_fmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsub_ss.html">arch::x86_64::_mm_mask3_fmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsubadd_pd.html">arch::x86_64::_mm_mask3_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fmsubadd_ps.html">arch::x86_64::_mm_mask3_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_pd.html">arch::x86_64::_mm_mask3_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_ps.html">arch::x86_64::_mm_mask3_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_round_sd.html">arch::x86_64::_mm_mask3_fnmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_round_ss.html">arch::x86_64::_mm_mask3_fnmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_sd.html">arch::x86_64::_mm_mask3_fnmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmadd_ss.html">arch::x86_64::_mm_mask3_fnmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_pd.html">arch::x86_64::_mm_mask3_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_ps.html">arch::x86_64::_mm_mask3_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_round_sd.html">arch::x86_64::_mm_mask3_fnmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_round_ss.html">arch::x86_64::_mm_mask3_fnmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_sd.html">arch::x86_64::_mm_mask3_fnmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_mask3_fnmsub_ss.html">arch::x86_64::_mm_mask3_fnmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_abs_epi16.html">arch::x86_64::_mm_mask_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_abs_epi32.html">arch::x86_64::_mm_mask_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_abs_epi8.html">arch::x86_64::_mm_mask_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_add_epi16.html">arch::x86_64::_mm_mask_add_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_add_epi32.html">arch::x86_64::_mm_mask_add_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_add_epi64.html">arch::x86_64::_mm_mask_add_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_add_epi8.html">arch::x86_64::_mm_mask_add_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_add_pd.html">arch::x86_64::_mm_mask_add_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_add_ps.html">arch::x86_64::_mm_mask_add_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_add_round_sd.html">arch::x86_64::_mm_mask_add_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_add_round_ss.html">arch::x86_64::_mm_mask_add_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_add_sd.html">arch::x86_64::_mm_mask_add_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_add_ss.html">arch::x86_64::_mm_mask_add_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_adds_epi16.html">arch::x86_64::_mm_mask_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_adds_epi8.html">arch::x86_64::_mm_mask_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_adds_epu16.html">arch::x86_64::_mm_mask_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_adds_epu8.html">arch::x86_64::_mm_mask_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_alignr_epi32.html">arch::x86_64::_mm_mask_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_alignr_epi64.html">arch::x86_64::_mm_mask_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_alignr_epi8.html">arch::x86_64::_mm_mask_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_and_epi32.html">arch::x86_64::_mm_mask_and_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_and_epi64.html">arch::x86_64::_mm_mask_and_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_andnot_epi32.html">arch::x86_64::_mm_mask_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_andnot_epi64.html">arch::x86_64::_mm_mask_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_avg_epu16.html">arch::x86_64::_mm_mask_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_avg_epu8.html">arch::x86_64::_mm_mask_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_bitshuffle_epi64_mask.html">arch::x86_64::_mm_mask_bitshuffle_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_epi16.html">arch::x86_64::_mm_mask_blend_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_epi32.html">arch::x86_64::_mm_mask_blend_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_epi64.html">arch::x86_64::_mm_mask_blend_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_epi8.html">arch::x86_64::_mm_mask_blend_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_pd.html">arch::x86_64::_mm_mask_blend_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_blend_ps.html">arch::x86_64::_mm_mask_blend_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_broadcastb_epi8.html">arch::x86_64::_mm_mask_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_broadcastd_epi32.html">arch::x86_64::_mm_mask_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_broadcastq_epi64.html">arch::x86_64::_mm_mask_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_broadcastss_ps.html">arch::x86_64::_mm_mask_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_broadcastw_epi16.html">arch::x86_64::_mm_mask_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epi16_mask.html">arch::x86_64::_mm_mask_cmp_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epi32_mask.html">arch::x86_64::_mm_mask_cmp_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epi64_mask.html">arch::x86_64::_mm_mask_cmp_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epi8_mask.html">arch::x86_64::_mm_mask_cmp_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epu16_mask.html">arch::x86_64::_mm_mask_cmp_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epu32_mask.html">arch::x86_64::_mm_mask_cmp_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epu64_mask.html">arch::x86_64::_mm_mask_cmp_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_epu8_mask.html">arch::x86_64::_mm_mask_cmp_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_pd_mask.html">arch::x86_64::_mm_mask_cmp_pd_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_ps_mask.html">arch::x86_64::_mm_mask_cmp_ps_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_round_sd_mask.html">arch::x86_64::_mm_mask_cmp_round_sd_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_round_ss_mask.html">arch::x86_64::_mm_mask_cmp_round_ss_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_sd_mask.html">arch::x86_64::_mm_mask_cmp_sd_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmp_ss_mask.html">arch::x86_64::_mm_mask_cmp_ss_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epi16_mask.html">arch::x86_64::_mm_mask_cmpeq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epi32_mask.html">arch::x86_64::_mm_mask_cmpeq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epi64_mask.html">arch::x86_64::_mm_mask_cmpeq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epi8_mask.html">arch::x86_64::_mm_mask_cmpeq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epu16_mask.html">arch::x86_64::_mm_mask_cmpeq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epu32_mask.html">arch::x86_64::_mm_mask_cmpeq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epu64_mask.html">arch::x86_64::_mm_mask_cmpeq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpeq_epu8_mask.html">arch::x86_64::_mm_mask_cmpeq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epi16_mask.html">arch::x86_64::_mm_mask_cmpge_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epi32_mask.html">arch::x86_64::_mm_mask_cmpge_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epi64_mask.html">arch::x86_64::_mm_mask_cmpge_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epi8_mask.html">arch::x86_64::_mm_mask_cmpge_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epu16_mask.html">arch::x86_64::_mm_mask_cmpge_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epu32_mask.html">arch::x86_64::_mm_mask_cmpge_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epu64_mask.html">arch::x86_64::_mm_mask_cmpge_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpge_epu8_mask.html">arch::x86_64::_mm_mask_cmpge_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epi16_mask.html">arch::x86_64::_mm_mask_cmpgt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epi32_mask.html">arch::x86_64::_mm_mask_cmpgt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epi64_mask.html">arch::x86_64::_mm_mask_cmpgt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epi8_mask.html">arch::x86_64::_mm_mask_cmpgt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epu16_mask.html">arch::x86_64::_mm_mask_cmpgt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epu32_mask.html">arch::x86_64::_mm_mask_cmpgt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epu64_mask.html">arch::x86_64::_mm_mask_cmpgt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpgt_epu8_mask.html">arch::x86_64::_mm_mask_cmpgt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epi16_mask.html">arch::x86_64::_mm_mask_cmple_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epi32_mask.html">arch::x86_64::_mm_mask_cmple_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epi64_mask.html">arch::x86_64::_mm_mask_cmple_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epi8_mask.html">arch::x86_64::_mm_mask_cmple_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epu16_mask.html">arch::x86_64::_mm_mask_cmple_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epu32_mask.html">arch::x86_64::_mm_mask_cmple_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epu64_mask.html">arch::x86_64::_mm_mask_cmple_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmple_epu8_mask.html">arch::x86_64::_mm_mask_cmple_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epi16_mask.html">arch::x86_64::_mm_mask_cmplt_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epi32_mask.html">arch::x86_64::_mm_mask_cmplt_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epi64_mask.html">arch::x86_64::_mm_mask_cmplt_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epi8_mask.html">arch::x86_64::_mm_mask_cmplt_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epu16_mask.html">arch::x86_64::_mm_mask_cmplt_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epu32_mask.html">arch::x86_64::_mm_mask_cmplt_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epu64_mask.html">arch::x86_64::_mm_mask_cmplt_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmplt_epu8_mask.html">arch::x86_64::_mm_mask_cmplt_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epi16_mask.html">arch::x86_64::_mm_mask_cmpneq_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epi32_mask.html">arch::x86_64::_mm_mask_cmpneq_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epi64_mask.html">arch::x86_64::_mm_mask_cmpneq_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epi8_mask.html">arch::x86_64::_mm_mask_cmpneq_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epu16_mask.html">arch::x86_64::_mm_mask_cmpneq_epu16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epu32_mask.html">arch::x86_64::_mm_mask_cmpneq_epu32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epu64_mask.html">arch::x86_64::_mm_mask_cmpneq_epu64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_cmpneq_epu8_mask.html">arch::x86_64::_mm_mask_cmpneq_epu8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_epi16.html">arch::x86_64::_mm_mask_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_epi32.html">arch::x86_64::_mm_mask_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_epi64.html">arch::x86_64::_mm_mask_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_epi8.html">arch::x86_64::_mm_mask_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_pd.html">arch::x86_64::_mm_mask_compress_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_compress_ps.html">arch::x86_64::_mm_mask_compress_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_conflict_epi32.html">arch::x86_64::_mm_mask_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_conflict_epi64.html">arch::x86_64::_mm_mask_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvt_roundps_ph.html">arch::x86_64::_mm_mask_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm_mask_cvt_roundsd_ss.html">arch::x86_64::_mm_mask_cvt_roundsd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_cvt_roundss_sd.html">arch::x86_64::_mm_mask_cvt_roundss_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi16_epi32.html">arch::x86_64::_mm_mask_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi16_epi64.html">arch::x86_64::_mm_mask_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi16_epi8.html">arch::x86_64::_mm_mask_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi16_storeu_epi8.html">arch::x86_64::_mm_mask_cvtepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_epi16.html">arch::x86_64::_mm_mask_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_epi64.html">arch::x86_64::_mm_mask_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_epi8.html">arch::x86_64::_mm_mask_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_pd.html">arch::x86_64::_mm_mask_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_ps.html">arch::x86_64::_mm_mask_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_storeu_epi16.html">arch::x86_64::_mm_mask_cvtepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi32_storeu_epi8.html">arch::x86_64::_mm_mask_cvtepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_epi16.html">arch::x86_64::_mm_mask_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_epi32.html">arch::x86_64::_mm_mask_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_epi8.html">arch::x86_64::_mm_mask_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_storeu_epi16.html">arch::x86_64::_mm_mask_cvtepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_storeu_epi32.html">arch::x86_64::_mm_mask_cvtepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi64_storeu_epi8.html">arch::x86_64::_mm_mask_cvtepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi8_epi16.html">arch::x86_64::_mm_mask_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi8_epi32.html">arch::x86_64::_mm_mask_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepi8_epi64.html">arch::x86_64::_mm_mask_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu16_epi32.html">arch::x86_64::_mm_mask_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu16_epi64.html">arch::x86_64::_mm_mask_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu32_epi64.html">arch::x86_64::_mm_mask_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu32_pd.html">arch::x86_64::_mm_mask_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu8_epi16.html">arch::x86_64::_mm_mask_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu8_epi32.html">arch::x86_64::_mm_mask_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtepu8_epi64.html">arch::x86_64::_mm_mask_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtne2ps_pbh.html">arch::x86_64::_mm_mask_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtpd_epi32.html">arch::x86_64::_mm_mask_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtpd_epu32.html">arch::x86_64::_mm_mask_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtpd_ps.html">arch::x86_64::_mm_mask_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtph_ps.html">arch::x86_64::_mm_mask_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtps_epi32.html">arch::x86_64::_mm_mask_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtps_epu32.html">arch::x86_64::_mm_mask_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtps_ph.html">arch::x86_64::_mm_mask_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsd_ss.html">arch::x86_64::_mm_mask_cvtsd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi16_epi8.html">arch::x86_64::_mm_mask_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi16_storeu_epi8.html">arch::x86_64::_mm_mask_cvtsepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi32_epi16.html">arch::x86_64::_mm_mask_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi32_epi8.html">arch::x86_64::_mm_mask_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi32_storeu_epi16.html">arch::x86_64::_mm_mask_cvtsepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi32_storeu_epi8.html">arch::x86_64::_mm_mask_cvtsepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_epi16.html">arch::x86_64::_mm_mask_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_epi32.html">arch::x86_64::_mm_mask_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_epi8.html">arch::x86_64::_mm_mask_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_storeu_epi16.html">arch::x86_64::_mm_mask_cvtsepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_storeu_epi32.html">arch::x86_64::_mm_mask_cvtsepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtsepi64_storeu_epi8.html">arch::x86_64::_mm_mask_cvtsepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtss_sd.html">arch::x86_64::_mm_mask_cvtss_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_cvttpd_epi32.html">arch::x86_64::_mm_mask_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvttpd_epu32.html">arch::x86_64::_mm_mask_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvttps_epi32.html">arch::x86_64::_mm_mask_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvttps_epu32.html">arch::x86_64::_mm_mask_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi16_epi8.html">arch::x86_64::_mm_mask_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi16_storeu_epi8.html">arch::x86_64::_mm_mask_cvtusepi16_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi32_epi16.html">arch::x86_64::_mm_mask_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi32_epi8.html">arch::x86_64::_mm_mask_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi32_storeu_epi16.html">arch::x86_64::_mm_mask_cvtusepi32_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi32_storeu_epi8.html">arch::x86_64::_mm_mask_cvtusepi32_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_epi16.html">arch::x86_64::_mm_mask_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_epi32.html">arch::x86_64::_mm_mask_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_epi8.html">arch::x86_64::_mm_mask_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_storeu_epi16.html">arch::x86_64::_mm_mask_cvtusepi64_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_storeu_epi32.html">arch::x86_64::_mm_mask_cvtusepi64_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_cvtusepi64_storeu_epi8.html">arch::x86_64::_mm_mask_cvtusepi64_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_dbsad_epu8.html">arch::x86_64::_mm_mask_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_div_pd.html">arch::x86_64::_mm_mask_div_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_div_ps.html">arch::x86_64::_mm_mask_div_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_div_round_sd.html">arch::x86_64::_mm_mask_div_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_div_round_ss.html">arch::x86_64::_mm_mask_div_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_div_sd.html">arch::x86_64::_mm_mask_div_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_div_ss.html">arch::x86_64::_mm_mask_div_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_dpbf16_ps.html">arch::x86_64::_mm_mask_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_dpbusd_epi32.html">arch::x86_64::_mm_mask_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_dpbusds_epi32.html">arch::x86_64::_mm_mask_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_dpwssd_epi32.html">arch::x86_64::_mm_mask_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_dpwssds_epi32.html">arch::x86_64::_mm_mask_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_epi16.html">arch::x86_64::_mm_mask_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_epi32.html">arch::x86_64::_mm_mask_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_epi64.html">arch::x86_64::_mm_mask_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_epi8.html">arch::x86_64::_mm_mask_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_pd.html">arch::x86_64::_mm_mask_expand_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_expand_ps.html">arch::x86_64::_mm_mask_expand_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_pd.html">arch::x86_64::_mm_mask_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_ps.html">arch::x86_64::_mm_mask_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_round_sd.html">arch::x86_64::_mm_mask_fixupimm_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_round_ss.html">arch::x86_64::_mm_mask_fixupimm_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_sd.html">arch::x86_64::_mm_mask_fixupimm_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fixupimm_ss.html">arch::x86_64::_mm_mask_fixupimm_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_pd.html">arch::x86_64::_mm_mask_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_ps.html">arch::x86_64::_mm_mask_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_round_sd.html">arch::x86_64::_mm_mask_fmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_round_ss.html">arch::x86_64::_mm_mask_fmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_sd.html">arch::x86_64::_mm_mask_fmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmadd_ss.html">arch::x86_64::_mm_mask_fmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fmaddsub_pd.html">arch::x86_64::_mm_mask_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmaddsub_ps.html">arch::x86_64::_mm_mask_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_pd.html">arch::x86_64::_mm_mask_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_ps.html">arch::x86_64::_mm_mask_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_round_sd.html">arch::x86_64::_mm_mask_fmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_round_ss.html">arch::x86_64::_mm_mask_fmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_sd.html">arch::x86_64::_mm_mask_fmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsub_ss.html">arch::x86_64::_mm_mask_fmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsubadd_pd.html">arch::x86_64::_mm_mask_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fmsubadd_ps.html">arch::x86_64::_mm_mask_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_pd.html">arch::x86_64::_mm_mask_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_ps.html">arch::x86_64::_mm_mask_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_round_sd.html">arch::x86_64::_mm_mask_fnmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_round_ss.html">arch::x86_64::_mm_mask_fnmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_sd.html">arch::x86_64::_mm_mask_fnmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmadd_ss.html">arch::x86_64::_mm_mask_fnmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_pd.html">arch::x86_64::_mm_mask_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_ps.html">arch::x86_64::_mm_mask_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_round_sd.html">arch::x86_64::_mm_mask_fnmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_round_ss.html">arch::x86_64::_mm_mask_fnmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_sd.html">arch::x86_64::_mm_mask_fnmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_fnmsub_ss.html">arch::x86_64::_mm_mask_fnmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_pd.html">arch::x86_64::_mm_mask_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_ps.html">arch::x86_64::_mm_mask_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_round_sd.html">arch::x86_64::_mm_mask_getexp_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_round_ss.html">arch::x86_64::_mm_mask_getexp_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_sd.html">arch::x86_64::_mm_mask_getexp_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_getexp_ss.html">arch::x86_64::_mm_mask_getexp_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_pd.html">arch::x86_64::_mm_mask_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_ps.html">arch::x86_64::_mm_mask_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_round_sd.html">arch::x86_64::_mm_mask_getmant_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_round_ss.html">arch::x86_64::_mm_mask_getmant_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_sd.html">arch::x86_64::_mm_mask_getmant_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_getmant_ss.html">arch::x86_64::_mm_mask_getmant_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm_mask_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm_mask_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_gf2p8mul_epi8.html">arch::x86_64::_mm_mask_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_i32gather_epi32.html">arch::x86_64::_mm_mask_i32gather_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_i32gather_epi64.html">arch::x86_64::_mm_mask_i32gather_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_i32gather_pd.html">arch::x86_64::_mm_mask_i32gather_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_i32gather_ps.html">arch::x86_64::_mm_mask_i32gather_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_i64gather_epi32.html">arch::x86_64::_mm_mask_i64gather_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_i64gather_epi64.html">arch::x86_64::_mm_mask_i64gather_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_i64gather_pd.html">arch::x86_64::_mm_mask_i64gather_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_i64gather_ps.html">arch::x86_64::_mm_mask_i64gather_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_lzcnt_epi32.html">arch::x86_64::_mm_mask_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_lzcnt_epi64.html">arch::x86_64::_mm_mask_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_madd_epi16.html">arch::x86_64::_mm_mask_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_maddubs_epi16.html">arch::x86_64::_mm_mask_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epi16.html">arch::x86_64::_mm_mask_max_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epi32.html">arch::x86_64::_mm_mask_max_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epi64.html">arch::x86_64::_mm_mask_max_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epi8.html">arch::x86_64::_mm_mask_max_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epu16.html">arch::x86_64::_mm_mask_max_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epu32.html">arch::x86_64::_mm_mask_max_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epu64.html">arch::x86_64::_mm_mask_max_epu64</a></li><li><a href="arch/x86_64/fn._mm_mask_max_epu8.html">arch::x86_64::_mm_mask_max_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_max_pd.html">arch::x86_64::_mm_mask_max_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_max_ps.html">arch::x86_64::_mm_mask_max_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_max_round_sd.html">arch::x86_64::_mm_mask_max_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_max_round_ss.html">arch::x86_64::_mm_mask_max_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_max_sd.html">arch::x86_64::_mm_mask_max_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_max_ss.html">arch::x86_64::_mm_mask_max_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epi16.html">arch::x86_64::_mm_mask_min_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epi32.html">arch::x86_64::_mm_mask_min_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epi8.html">arch::x86_64::_mm_mask_min_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epu16.html">arch::x86_64::_mm_mask_min_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epu32.html">arch::x86_64::_mm_mask_min_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epu64.html">arch::x86_64::_mm_mask_min_epu64</a></li><li><a href="arch/x86_64/fn._mm_mask_min_epu8.html">arch::x86_64::_mm_mask_min_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_min_pd.html">arch::x86_64::_mm_mask_min_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_min_ps.html">arch::x86_64::_mm_mask_min_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_min_round_sd.html">arch::x86_64::_mm_mask_min_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_min_round_ss.html">arch::x86_64::_mm_mask_min_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_min_sd.html">arch::x86_64::_mm_mask_min_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_min_ss.html">arch::x86_64::_mm_mask_min_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_epi16.html">arch::x86_64::_mm_mask_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_epi32.html">arch::x86_64::_mm_mask_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_epi64.html">arch::x86_64::_mm_mask_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_epi8.html">arch::x86_64::_mm_mask_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_pd.html">arch::x86_64::_mm_mask_mov_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_mov_ps.html">arch::x86_64::_mm_mask_mov_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_move_sd.html">arch::x86_64::_mm_mask_move_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_move_ss.html">arch::x86_64::_mm_mask_move_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_movedup_pd.html">arch::x86_64::_mm_mask_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_movehdup_ps.html">arch::x86_64::_mm_mask_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_moveldup_ps.html">arch::x86_64::_mm_mask_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_epi32.html">arch::x86_64::_mm_mask_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_epu32.html">arch::x86_64::_mm_mask_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_pd.html">arch::x86_64::_mm_mask_mul_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_ps.html">arch::x86_64::_mm_mask_mul_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_round_sd.html">arch::x86_64::_mm_mask_mul_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_round_ss.html">arch::x86_64::_mm_mask_mul_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_sd.html">arch::x86_64::_mm_mask_mul_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_mul_ss.html">arch::x86_64::_mm_mask_mul_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_mulhi_epi16.html">arch::x86_64::_mm_mask_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_mulhi_epu16.html">arch::x86_64::_mm_mask_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_mulhrs_epi16.html">arch::x86_64::_mm_mask_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_mullo_epi16.html">arch::x86_64::_mm_mask_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_mullo_epi32.html">arch::x86_64::_mm_mask_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_multishift_epi64_epi8.html">arch::x86_64::_mm_mask_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_or_epi32.html">arch::x86_64::_mm_mask_or_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_or_epi64.html">arch::x86_64::_mm_mask_or_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_packs_epi16.html">arch::x86_64::_mm_mask_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_packs_epi32.html">arch::x86_64::_mm_mask_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_packus_epi16.html">arch::x86_64::_mm_mask_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_packus_epi32.html">arch::x86_64::_mm_mask_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_permute_pd.html">arch::x86_64::_mm_mask_permute_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_permute_ps.html">arch::x86_64::_mm_mask_permute_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_permutevar_pd.html">arch::x86_64::_mm_mask_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_permutevar_ps.html">arch::x86_64::_mm_mask_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_epi16.html">arch::x86_64::_mm_mask_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_epi32.html">arch::x86_64::_mm_mask_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_epi64.html">arch::x86_64::_mm_mask_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_epi8.html">arch::x86_64::_mm_mask_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_pd.html">arch::x86_64::_mm_mask_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_permutex2var_ps.html">arch::x86_64::_mm_mask_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_permutexvar_epi16.html">arch::x86_64::_mm_mask_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_permutexvar_epi8.html">arch::x86_64::_mm_mask_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_popcnt_epi16.html">arch::x86_64::_mm_mask_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_popcnt_epi32.html">arch::x86_64::_mm_mask_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_popcnt_epi64.html">arch::x86_64::_mm_mask_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_popcnt_epi8.html">arch::x86_64::_mm_mask_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_rcp14_pd.html">arch::x86_64::_mm_mask_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_rcp14_ps.html">arch::x86_64::_mm_mask_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_rcp14_sd.html">arch::x86_64::_mm_mask_rcp14_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_rcp14_ss.html">arch::x86_64::_mm_mask_rcp14_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_rol_epi32.html">arch::x86_64::_mm_mask_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_rol_epi64.html">arch::x86_64::_mm_mask_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_rolv_epi32.html">arch::x86_64::_mm_mask_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_rolv_epi64.html">arch::x86_64::_mm_mask_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_ror_epi32.html">arch::x86_64::_mm_mask_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_ror_epi64.html">arch::x86_64::_mm_mask_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_rorv_epi32.html">arch::x86_64::_mm_mask_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_rorv_epi64.html">arch::x86_64::_mm_mask_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_pd.html">arch::x86_64::_mm_mask_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_ps.html">arch::x86_64::_mm_mask_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_round_sd.html">arch::x86_64::_mm_mask_roundscale_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_round_ss.html">arch::x86_64::_mm_mask_roundscale_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_sd.html">arch::x86_64::_mm_mask_roundscale_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_roundscale_ss.html">arch::x86_64::_mm_mask_roundscale_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_rsqrt14_pd.html">arch::x86_64::_mm_mask_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_rsqrt14_ps.html">arch::x86_64::_mm_mask_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_rsqrt14_sd.html">arch::x86_64::_mm_mask_rsqrt14_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_rsqrt14_ss.html">arch::x86_64::_mm_mask_rsqrt14_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_pd.html">arch::x86_64::_mm_mask_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_ps.html">arch::x86_64::_mm_mask_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_round_sd.html">arch::x86_64::_mm_mask_scalef_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_round_ss.html">arch::x86_64::_mm_mask_scalef_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_sd.html">arch::x86_64::_mm_mask_scalef_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_scalef_ss.html">arch::x86_64::_mm_mask_scalef_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_set1_epi16.html">arch::x86_64::_mm_mask_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_set1_epi32.html">arch::x86_64::_mm_mask_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_set1_epi64.html">arch::x86_64::_mm_mask_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_set1_epi8.html">arch::x86_64::_mm_mask_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_shldi_epi16.html">arch::x86_64::_mm_mask_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_shldi_epi32.html">arch::x86_64::_mm_mask_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_shldi_epi64.html">arch::x86_64::_mm_mask_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_shldv_epi16.html">arch::x86_64::_mm_mask_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_shldv_epi32.html">arch::x86_64::_mm_mask_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_shldv_epi64.html">arch::x86_64::_mm_mask_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdi_epi16.html">arch::x86_64::_mm_mask_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdi_epi32.html">arch::x86_64::_mm_mask_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdi_epi64.html">arch::x86_64::_mm_mask_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdv_epi16.html">arch::x86_64::_mm_mask_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdv_epi32.html">arch::x86_64::_mm_mask_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_shrdv_epi64.html">arch::x86_64::_mm_mask_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_shuffle_epi32.html">arch::x86_64::_mm_mask_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_shuffle_epi8.html">arch::x86_64::_mm_mask_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_shuffle_pd.html">arch::x86_64::_mm_mask_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_shuffle_ps.html">arch::x86_64::_mm_mask_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_shufflehi_epi16.html">arch::x86_64::_mm_mask_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_shufflelo_epi16.html">arch::x86_64::_mm_mask_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_sll_epi16.html">arch::x86_64::_mm_mask_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_sll_epi32.html">arch::x86_64::_mm_mask_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_sll_epi64.html">arch::x86_64::_mm_mask_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_slli_epi16.html">arch::x86_64::_mm_mask_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_slli_epi32.html">arch::x86_64::_mm_mask_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_slli_epi64.html">arch::x86_64::_mm_mask_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_sllv_epi16.html">arch::x86_64::_mm_mask_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_sllv_epi32.html">arch::x86_64::_mm_mask_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_sllv_epi64.html">arch::x86_64::_mm_mask_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_pd.html">arch::x86_64::_mm_mask_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_ps.html">arch::x86_64::_mm_mask_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_round_sd.html">arch::x86_64::_mm_mask_sqrt_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_round_ss.html">arch::x86_64::_mm_mask_sqrt_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_sd.html">arch::x86_64::_mm_mask_sqrt_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_sqrt_ss.html">arch::x86_64::_mm_mask_sqrt_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_sra_epi16.html">arch::x86_64::_mm_mask_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_sra_epi32.html">arch::x86_64::_mm_mask_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_sra_epi64.html">arch::x86_64::_mm_mask_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_srai_epi16.html">arch::x86_64::_mm_mask_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_srai_epi32.html">arch::x86_64::_mm_mask_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_srai_epi64.html">arch::x86_64::_mm_mask_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_srav_epi16.html">arch::x86_64::_mm_mask_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_srav_epi32.html">arch::x86_64::_mm_mask_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_srav_epi64.html">arch::x86_64::_mm_mask_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_srl_epi16.html">arch::x86_64::_mm_mask_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_srl_epi32.html">arch::x86_64::_mm_mask_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_srl_epi64.html">arch::x86_64::_mm_mask_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_srli_epi16.html">arch::x86_64::_mm_mask_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_srli_epi32.html">arch::x86_64::_mm_mask_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_srli_epi64.html">arch::x86_64::_mm_mask_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_srlv_epi16.html">arch::x86_64::_mm_mask_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_srlv_epi32.html">arch::x86_64::_mm_mask_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_srlv_epi64.html">arch::x86_64::_mm_mask_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_epi16.html">arch::x86_64::_mm_mask_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_epi32.html">arch::x86_64::_mm_mask_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_epi64.html">arch::x86_64::_mm_mask_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_epi8.html">arch::x86_64::_mm_mask_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_pd.html">arch::x86_64::_mm_mask_sub_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_ps.html">arch::x86_64::_mm_mask_sub_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_round_sd.html">arch::x86_64::_mm_mask_sub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_round_ss.html">arch::x86_64::_mm_mask_sub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_sd.html">arch::x86_64::_mm_mask_sub_sd</a></li><li><a href="arch/x86_64/fn._mm_mask_sub_ss.html">arch::x86_64::_mm_mask_sub_ss</a></li><li><a href="arch/x86_64/fn._mm_mask_subs_epi16.html">arch::x86_64::_mm_mask_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_subs_epi8.html">arch::x86_64::_mm_mask_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_subs_epu16.html">arch::x86_64::_mm_mask_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm_mask_subs_epu8.html">arch::x86_64::_mm_mask_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm_mask_ternarylogic_epi32.html">arch::x86_64::_mm_mask_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_ternarylogic_epi64.html">arch::x86_64::_mm_mask_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_test_epi16_mask.html">arch::x86_64::_mm_mask_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_test_epi32_mask.html">arch::x86_64::_mm_mask_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_test_epi64_mask.html">arch::x86_64::_mm_mask_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_test_epi8_mask.html">arch::x86_64::_mm_mask_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_testn_epi16_mask.html">arch::x86_64::_mm_mask_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_testn_epi32_mask.html">arch::x86_64::_mm_mask_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_testn_epi64_mask.html">arch::x86_64::_mm_mask_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_testn_epi8_mask.html">arch::x86_64::_mm_mask_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_epi16.html">arch::x86_64::_mm_mask_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_epi32.html">arch::x86_64::_mm_mask_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_epi64.html">arch::x86_64::_mm_mask_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_epi8.html">arch::x86_64::_mm_mask_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_pd.html">arch::x86_64::_mm_mask_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_unpackhi_ps.html">arch::x86_64::_mm_mask_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_epi16.html">arch::x86_64::_mm_mask_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_epi32.html">arch::x86_64::_mm_mask_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_epi64.html">arch::x86_64::_mm_mask_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_epi8.html">arch::x86_64::_mm_mask_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_pd.html">arch::x86_64::_mm_mask_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm_mask_unpacklo_ps.html">arch::x86_64::_mm_mask_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm_mask_xor_epi32.html">arch::x86_64::_mm_mask_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm_mask_xor_epi64.html">arch::x86_64::_mm_mask_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskload_epi32.html">arch::x86_64::_mm_maskload_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskload_epi64.html">arch::x86_64::_mm_maskload_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskload_pd.html">arch::x86_64::_mm_maskload_pd</a></li><li><a href="arch/x86_64/fn._mm_maskload_ps.html">arch::x86_64::_mm_maskload_ps</a></li><li><a href="arch/x86_64/fn._mm_maskmoveu_si128.html">arch::x86_64::_mm_maskmoveu_si128</a></li><li><a href="arch/x86_64/fn._mm_maskstore_epi32.html">arch::x86_64::_mm_maskstore_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskstore_epi64.html">arch::x86_64::_mm_maskstore_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskstore_pd.html">arch::x86_64::_mm_maskstore_pd</a></li><li><a href="arch/x86_64/fn._mm_maskstore_ps.html">arch::x86_64::_mm_maskstore_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_abs_epi16.html">arch::x86_64::_mm_maskz_abs_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_abs_epi32.html">arch::x86_64::_mm_maskz_abs_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_abs_epi8.html">arch::x86_64::_mm_maskz_abs_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_epi16.html">arch::x86_64::_mm_maskz_add_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_epi32.html">arch::x86_64::_mm_maskz_add_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_epi64.html">arch::x86_64::_mm_maskz_add_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_epi8.html">arch::x86_64::_mm_maskz_add_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_pd.html">arch::x86_64::_mm_maskz_add_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_ps.html">arch::x86_64::_mm_maskz_add_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_round_sd.html">arch::x86_64::_mm_maskz_add_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_round_ss.html">arch::x86_64::_mm_maskz_add_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_sd.html">arch::x86_64::_mm_maskz_add_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_add_ss.html">arch::x86_64::_mm_maskz_add_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_adds_epi16.html">arch::x86_64::_mm_maskz_adds_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_adds_epi8.html">arch::x86_64::_mm_maskz_adds_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_adds_epu16.html">arch::x86_64::_mm_maskz_adds_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_adds_epu8.html">arch::x86_64::_mm_maskz_adds_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_alignr_epi32.html">arch::x86_64::_mm_maskz_alignr_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_alignr_epi64.html">arch::x86_64::_mm_maskz_alignr_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_alignr_epi8.html">arch::x86_64::_mm_maskz_alignr_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_and_epi32.html">arch::x86_64::_mm_maskz_and_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_and_epi64.html">arch::x86_64::_mm_maskz_and_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_andnot_epi32.html">arch::x86_64::_mm_maskz_andnot_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_andnot_epi64.html">arch::x86_64::_mm_maskz_andnot_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_avg_epu16.html">arch::x86_64::_mm_maskz_avg_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_avg_epu8.html">arch::x86_64::_mm_maskz_avg_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_broadcastb_epi8.html">arch::x86_64::_mm_maskz_broadcastb_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_broadcastd_epi32.html">arch::x86_64::_mm_maskz_broadcastd_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_broadcastq_epi64.html">arch::x86_64::_mm_maskz_broadcastq_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_broadcastss_ps.html">arch::x86_64::_mm_maskz_broadcastss_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_broadcastw_epi16.html">arch::x86_64::_mm_maskz_broadcastw_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_epi16.html">arch::x86_64::_mm_maskz_compress_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_epi32.html">arch::x86_64::_mm_maskz_compress_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_epi64.html">arch::x86_64::_mm_maskz_compress_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_epi8.html">arch::x86_64::_mm_maskz_compress_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_pd.html">arch::x86_64::_mm_maskz_compress_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_compress_ps.html">arch::x86_64::_mm_maskz_compress_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_conflict_epi32.html">arch::x86_64::_mm_maskz_conflict_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_conflict_epi64.html">arch::x86_64::_mm_maskz_conflict_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvt_roundps_ph.html">arch::x86_64::_mm_maskz_cvt_roundps_ph</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvt_roundsd_ss.html">arch::x86_64::_mm_maskz_cvt_roundsd_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvt_roundss_sd.html">arch::x86_64::_mm_maskz_cvt_roundss_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi16_epi32.html">arch::x86_64::_mm_maskz_cvtepi16_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi16_epi64.html">arch::x86_64::_mm_maskz_cvtepi16_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi16_epi8.html">arch::x86_64::_mm_maskz_cvtepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi32_epi16.html">arch::x86_64::_mm_maskz_cvtepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi32_epi64.html">arch::x86_64::_mm_maskz_cvtepi32_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi32_epi8.html">arch::x86_64::_mm_maskz_cvtepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi32_pd.html">arch::x86_64::_mm_maskz_cvtepi32_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi32_ps.html">arch::x86_64::_mm_maskz_cvtepi32_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi64_epi16.html">arch::x86_64::_mm_maskz_cvtepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi64_epi32.html">arch::x86_64::_mm_maskz_cvtepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi64_epi8.html">arch::x86_64::_mm_maskz_cvtepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi8_epi16.html">arch::x86_64::_mm_maskz_cvtepi8_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi8_epi32.html">arch::x86_64::_mm_maskz_cvtepi8_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepi8_epi64.html">arch::x86_64::_mm_maskz_cvtepi8_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu16_epi32.html">arch::x86_64::_mm_maskz_cvtepu16_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu16_epi64.html">arch::x86_64::_mm_maskz_cvtepu16_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu32_epi64.html">arch::x86_64::_mm_maskz_cvtepu32_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu32_pd.html">arch::x86_64::_mm_maskz_cvtepu32_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu8_epi16.html">arch::x86_64::_mm_maskz_cvtepu8_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu8_epi32.html">arch::x86_64::_mm_maskz_cvtepu8_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtepu8_epi64.html">arch::x86_64::_mm_maskz_cvtepu8_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtne2ps_pbh.html">arch::x86_64::_mm_maskz_cvtne2ps_pbh</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtpd_epi32.html">arch::x86_64::_mm_maskz_cvtpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtpd_epu32.html">arch::x86_64::_mm_maskz_cvtpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtpd_ps.html">arch::x86_64::_mm_maskz_cvtpd_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtph_ps.html">arch::x86_64::_mm_maskz_cvtph_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtps_epi32.html">arch::x86_64::_mm_maskz_cvtps_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtps_epu32.html">arch::x86_64::_mm_maskz_cvtps_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtps_ph.html">arch::x86_64::_mm_maskz_cvtps_ph</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsd_ss.html">arch::x86_64::_mm_maskz_cvtsd_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi16_epi8.html">arch::x86_64::_mm_maskz_cvtsepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi32_epi16.html">arch::x86_64::_mm_maskz_cvtsepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi32_epi8.html">arch::x86_64::_mm_maskz_cvtsepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi64_epi16.html">arch::x86_64::_mm_maskz_cvtsepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi64_epi32.html">arch::x86_64::_mm_maskz_cvtsepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtsepi64_epi8.html">arch::x86_64::_mm_maskz_cvtsepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtss_sd.html">arch::x86_64::_mm_maskz_cvtss_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvttpd_epi32.html">arch::x86_64::_mm_maskz_cvttpd_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvttpd_epu32.html">arch::x86_64::_mm_maskz_cvttpd_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvttps_epi32.html">arch::x86_64::_mm_maskz_cvttps_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvttps_epu32.html">arch::x86_64::_mm_maskz_cvttps_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi16_epi8.html">arch::x86_64::_mm_maskz_cvtusepi16_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi32_epi16.html">arch::x86_64::_mm_maskz_cvtusepi32_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi32_epi8.html">arch::x86_64::_mm_maskz_cvtusepi32_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi64_epi16.html">arch::x86_64::_mm_maskz_cvtusepi64_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi64_epi32.html">arch::x86_64::_mm_maskz_cvtusepi64_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_cvtusepi64_epi8.html">arch::x86_64::_mm_maskz_cvtusepi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_dbsad_epu8.html">arch::x86_64::_mm_maskz_dbsad_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_pd.html">arch::x86_64::_mm_maskz_div_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_ps.html">arch::x86_64::_mm_maskz_div_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_round_sd.html">arch::x86_64::_mm_maskz_div_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_round_ss.html">arch::x86_64::_mm_maskz_div_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_sd.html">arch::x86_64::_mm_maskz_div_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_div_ss.html">arch::x86_64::_mm_maskz_div_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_dpbf16_ps.html">arch::x86_64::_mm_maskz_dpbf16_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_dpbusd_epi32.html">arch::x86_64::_mm_maskz_dpbusd_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_dpbusds_epi32.html">arch::x86_64::_mm_maskz_dpbusds_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_dpwssd_epi32.html">arch::x86_64::_mm_maskz_dpwssd_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_dpwssds_epi32.html">arch::x86_64::_mm_maskz_dpwssds_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_epi16.html">arch::x86_64::_mm_maskz_expand_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_epi32.html">arch::x86_64::_mm_maskz_expand_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_epi64.html">arch::x86_64::_mm_maskz_expand_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_epi8.html">arch::x86_64::_mm_maskz_expand_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_pd.html">arch::x86_64::_mm_maskz_expand_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_expand_ps.html">arch::x86_64::_mm_maskz_expand_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_pd.html">arch::x86_64::_mm_maskz_fixupimm_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_ps.html">arch::x86_64::_mm_maskz_fixupimm_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_round_sd.html">arch::x86_64::_mm_maskz_fixupimm_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_round_ss.html">arch::x86_64::_mm_maskz_fixupimm_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_sd.html">arch::x86_64::_mm_maskz_fixupimm_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fixupimm_ss.html">arch::x86_64::_mm_maskz_fixupimm_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_pd.html">arch::x86_64::_mm_maskz_fmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_ps.html">arch::x86_64::_mm_maskz_fmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_round_sd.html">arch::x86_64::_mm_maskz_fmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_round_ss.html">arch::x86_64::_mm_maskz_fmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_sd.html">arch::x86_64::_mm_maskz_fmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmadd_ss.html">arch::x86_64::_mm_maskz_fmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmaddsub_pd.html">arch::x86_64::_mm_maskz_fmaddsub_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmaddsub_ps.html">arch::x86_64::_mm_maskz_fmaddsub_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_pd.html">arch::x86_64::_mm_maskz_fmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_ps.html">arch::x86_64::_mm_maskz_fmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_round_sd.html">arch::x86_64::_mm_maskz_fmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_round_ss.html">arch::x86_64::_mm_maskz_fmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_sd.html">arch::x86_64::_mm_maskz_fmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsub_ss.html">arch::x86_64::_mm_maskz_fmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsubadd_pd.html">arch::x86_64::_mm_maskz_fmsubadd_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fmsubadd_ps.html">arch::x86_64::_mm_maskz_fmsubadd_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_pd.html">arch::x86_64::_mm_maskz_fnmadd_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_ps.html">arch::x86_64::_mm_maskz_fnmadd_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_round_sd.html">arch::x86_64::_mm_maskz_fnmadd_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_round_ss.html">arch::x86_64::_mm_maskz_fnmadd_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_sd.html">arch::x86_64::_mm_maskz_fnmadd_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmadd_ss.html">arch::x86_64::_mm_maskz_fnmadd_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_pd.html">arch::x86_64::_mm_maskz_fnmsub_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_ps.html">arch::x86_64::_mm_maskz_fnmsub_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_round_sd.html">arch::x86_64::_mm_maskz_fnmsub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_round_ss.html">arch::x86_64::_mm_maskz_fnmsub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_sd.html">arch::x86_64::_mm_maskz_fnmsub_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_fnmsub_ss.html">arch::x86_64::_mm_maskz_fnmsub_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_pd.html">arch::x86_64::_mm_maskz_getexp_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_ps.html">arch::x86_64::_mm_maskz_getexp_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_round_sd.html">arch::x86_64::_mm_maskz_getexp_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_round_ss.html">arch::x86_64::_mm_maskz_getexp_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_sd.html">arch::x86_64::_mm_maskz_getexp_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getexp_ss.html">arch::x86_64::_mm_maskz_getexp_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_pd.html">arch::x86_64::_mm_maskz_getmant_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_ps.html">arch::x86_64::_mm_maskz_getmant_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_round_sd.html">arch::x86_64::_mm_maskz_getmant_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_round_ss.html">arch::x86_64::_mm_maskz_getmant_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_sd.html">arch::x86_64::_mm_maskz_getmant_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_getmant_ss.html">arch::x86_64::_mm_maskz_getmant_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_gf2p8affine_epi64_epi8.html">arch::x86_64::_mm_maskz_gf2p8affine_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_gf2p8affineinv_epi64_epi8.html">arch::x86_64::_mm_maskz_gf2p8affineinv_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_gf2p8mul_epi8.html">arch::x86_64::_mm_maskz_gf2p8mul_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_lzcnt_epi32.html">arch::x86_64::_mm_maskz_lzcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_lzcnt_epi64.html">arch::x86_64::_mm_maskz_lzcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_madd_epi16.html">arch::x86_64::_mm_maskz_madd_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_maddubs_epi16.html">arch::x86_64::_mm_maskz_maddubs_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epi16.html">arch::x86_64::_mm_maskz_max_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epi32.html">arch::x86_64::_mm_maskz_max_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epi64.html">arch::x86_64::_mm_maskz_max_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epi8.html">arch::x86_64::_mm_maskz_max_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epu16.html">arch::x86_64::_mm_maskz_max_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epu32.html">arch::x86_64::_mm_maskz_max_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epu64.html">arch::x86_64::_mm_maskz_max_epu64</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_epu8.html">arch::x86_64::_mm_maskz_max_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_pd.html">arch::x86_64::_mm_maskz_max_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_ps.html">arch::x86_64::_mm_maskz_max_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_round_sd.html">arch::x86_64::_mm_maskz_max_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_round_ss.html">arch::x86_64::_mm_maskz_max_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_sd.html">arch::x86_64::_mm_maskz_max_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_max_ss.html">arch::x86_64::_mm_maskz_max_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epi16.html">arch::x86_64::_mm_maskz_min_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epi32.html">arch::x86_64::_mm_maskz_min_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epi8.html">arch::x86_64::_mm_maskz_min_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epu16.html">arch::x86_64::_mm_maskz_min_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epu32.html">arch::x86_64::_mm_maskz_min_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epu64.html">arch::x86_64::_mm_maskz_min_epu64</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_epu8.html">arch::x86_64::_mm_maskz_min_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_pd.html">arch::x86_64::_mm_maskz_min_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_ps.html">arch::x86_64::_mm_maskz_min_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_round_sd.html">arch::x86_64::_mm_maskz_min_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_round_ss.html">arch::x86_64::_mm_maskz_min_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_sd.html">arch::x86_64::_mm_maskz_min_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_min_ss.html">arch::x86_64::_mm_maskz_min_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_epi16.html">arch::x86_64::_mm_maskz_mov_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_epi32.html">arch::x86_64::_mm_maskz_mov_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_epi64.html">arch::x86_64::_mm_maskz_mov_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_epi8.html">arch::x86_64::_mm_maskz_mov_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_pd.html">arch::x86_64::_mm_maskz_mov_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_mov_ps.html">arch::x86_64::_mm_maskz_mov_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_move_sd.html">arch::x86_64::_mm_maskz_move_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_move_ss.html">arch::x86_64::_mm_maskz_move_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_movedup_pd.html">arch::x86_64::_mm_maskz_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_movehdup_ps.html">arch::x86_64::_mm_maskz_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_moveldup_ps.html">arch::x86_64::_mm_maskz_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_epi32.html">arch::x86_64::_mm_maskz_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_epu32.html">arch::x86_64::_mm_maskz_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_pd.html">arch::x86_64::_mm_maskz_mul_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_ps.html">arch::x86_64::_mm_maskz_mul_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_round_sd.html">arch::x86_64::_mm_maskz_mul_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_round_ss.html">arch::x86_64::_mm_maskz_mul_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_sd.html">arch::x86_64::_mm_maskz_mul_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_mul_ss.html">arch::x86_64::_mm_maskz_mul_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_mulhi_epi16.html">arch::x86_64::_mm_maskz_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_mulhi_epu16.html">arch::x86_64::_mm_maskz_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_mulhrs_epi16.html">arch::x86_64::_mm_maskz_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_mullo_epi16.html">arch::x86_64::_mm_maskz_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_mullo_epi32.html">arch::x86_64::_mm_maskz_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_multishift_epi64_epi8.html">arch::x86_64::_mm_maskz_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_or_epi32.html">arch::x86_64::_mm_maskz_or_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_or_epi64.html">arch::x86_64::_mm_maskz_or_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_packs_epi16.html">arch::x86_64::_mm_maskz_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_packs_epi32.html">arch::x86_64::_mm_maskz_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_packus_epi16.html">arch::x86_64::_mm_maskz_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_packus_epi32.html">arch::x86_64::_mm_maskz_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_permute_pd.html">arch::x86_64::_mm_maskz_permute_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_permute_ps.html">arch::x86_64::_mm_maskz_permute_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutevar_pd.html">arch::x86_64::_mm_maskz_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutevar_ps.html">arch::x86_64::_mm_maskz_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_epi16.html">arch::x86_64::_mm_maskz_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_epi32.html">arch::x86_64::_mm_maskz_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_epi64.html">arch::x86_64::_mm_maskz_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_epi8.html">arch::x86_64::_mm_maskz_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_pd.html">arch::x86_64::_mm_maskz_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutex2var_ps.html">arch::x86_64::_mm_maskz_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutexvar_epi16.html">arch::x86_64::_mm_maskz_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_permutexvar_epi8.html">arch::x86_64::_mm_maskz_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_popcnt_epi16.html">arch::x86_64::_mm_maskz_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_popcnt_epi32.html">arch::x86_64::_mm_maskz_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_popcnt_epi64.html">arch::x86_64::_mm_maskz_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_popcnt_epi8.html">arch::x86_64::_mm_maskz_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_rcp14_pd.html">arch::x86_64::_mm_maskz_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_rcp14_ps.html">arch::x86_64::_mm_maskz_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_rcp14_sd.html">arch::x86_64::_mm_maskz_rcp14_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_rcp14_ss.html">arch::x86_64::_mm_maskz_rcp14_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_rol_epi32.html">arch::x86_64::_mm_maskz_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_rol_epi64.html">arch::x86_64::_mm_maskz_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_rolv_epi32.html">arch::x86_64::_mm_maskz_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_rolv_epi64.html">arch::x86_64::_mm_maskz_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_ror_epi32.html">arch::x86_64::_mm_maskz_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_ror_epi64.html">arch::x86_64::_mm_maskz_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_rorv_epi32.html">arch::x86_64::_mm_maskz_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_rorv_epi64.html">arch::x86_64::_mm_maskz_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_pd.html">arch::x86_64::_mm_maskz_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_ps.html">arch::x86_64::_mm_maskz_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_round_sd.html">arch::x86_64::_mm_maskz_roundscale_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_round_ss.html">arch::x86_64::_mm_maskz_roundscale_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_sd.html">arch::x86_64::_mm_maskz_roundscale_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_roundscale_ss.html">arch::x86_64::_mm_maskz_roundscale_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_rsqrt14_pd.html">arch::x86_64::_mm_maskz_rsqrt14_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_rsqrt14_ps.html">arch::x86_64::_mm_maskz_rsqrt14_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_rsqrt14_sd.html">arch::x86_64::_mm_maskz_rsqrt14_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_rsqrt14_ss.html">arch::x86_64::_mm_maskz_rsqrt14_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_pd.html">arch::x86_64::_mm_maskz_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_ps.html">arch::x86_64::_mm_maskz_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_round_sd.html">arch::x86_64::_mm_maskz_scalef_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_round_ss.html">arch::x86_64::_mm_maskz_scalef_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_sd.html">arch::x86_64::_mm_maskz_scalef_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_scalef_ss.html">arch::x86_64::_mm_maskz_scalef_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_set1_epi16.html">arch::x86_64::_mm_maskz_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_set1_epi32.html">arch::x86_64::_mm_maskz_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_set1_epi64.html">arch::x86_64::_mm_maskz_set1_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_set1_epi8.html">arch::x86_64::_mm_maskz_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldi_epi16.html">arch::x86_64::_mm_maskz_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldi_epi32.html">arch::x86_64::_mm_maskz_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldi_epi64.html">arch::x86_64::_mm_maskz_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldv_epi16.html">arch::x86_64::_mm_maskz_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldv_epi32.html">arch::x86_64::_mm_maskz_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_shldv_epi64.html">arch::x86_64::_mm_maskz_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdi_epi16.html">arch::x86_64::_mm_maskz_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdi_epi32.html">arch::x86_64::_mm_maskz_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdi_epi64.html">arch::x86_64::_mm_maskz_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdv_epi16.html">arch::x86_64::_mm_maskz_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdv_epi32.html">arch::x86_64::_mm_maskz_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_shrdv_epi64.html">arch::x86_64::_mm_maskz_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_shuffle_epi32.html">arch::x86_64::_mm_maskz_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_shuffle_epi8.html">arch::x86_64::_mm_maskz_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_shuffle_pd.html">arch::x86_64::_mm_maskz_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_shuffle_ps.html">arch::x86_64::_mm_maskz_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_shufflehi_epi16.html">arch::x86_64::_mm_maskz_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_shufflelo_epi16.html">arch::x86_64::_mm_maskz_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_sll_epi16.html">arch::x86_64::_mm_maskz_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_sll_epi32.html">arch::x86_64::_mm_maskz_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_sll_epi64.html">arch::x86_64::_mm_maskz_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_slli_epi16.html">arch::x86_64::_mm_maskz_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_slli_epi32.html">arch::x86_64::_mm_maskz_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_slli_epi64.html">arch::x86_64::_mm_maskz_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_sllv_epi16.html">arch::x86_64::_mm_maskz_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_sllv_epi32.html">arch::x86_64::_mm_maskz_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_sllv_epi64.html">arch::x86_64::_mm_maskz_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_pd.html">arch::x86_64::_mm_maskz_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_ps.html">arch::x86_64::_mm_maskz_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_round_sd.html">arch::x86_64::_mm_maskz_sqrt_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_round_ss.html">arch::x86_64::_mm_maskz_sqrt_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_sd.html">arch::x86_64::_mm_maskz_sqrt_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sqrt_ss.html">arch::x86_64::_mm_maskz_sqrt_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_sra_epi16.html">arch::x86_64::_mm_maskz_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_sra_epi32.html">arch::x86_64::_mm_maskz_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_sra_epi64.html">arch::x86_64::_mm_maskz_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_srai_epi16.html">arch::x86_64::_mm_maskz_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_srai_epi32.html">arch::x86_64::_mm_maskz_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_srai_epi64.html">arch::x86_64::_mm_maskz_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_srav_epi16.html">arch::x86_64::_mm_maskz_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_srav_epi32.html">arch::x86_64::_mm_maskz_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_srav_epi64.html">arch::x86_64::_mm_maskz_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_srl_epi16.html">arch::x86_64::_mm_maskz_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_srl_epi32.html">arch::x86_64::_mm_maskz_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_srl_epi64.html">arch::x86_64::_mm_maskz_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_srli_epi16.html">arch::x86_64::_mm_maskz_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_srli_epi32.html">arch::x86_64::_mm_maskz_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_srli_epi64.html">arch::x86_64::_mm_maskz_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_srlv_epi16.html">arch::x86_64::_mm_maskz_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_srlv_epi32.html">arch::x86_64::_mm_maskz_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_srlv_epi64.html">arch::x86_64::_mm_maskz_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_epi16.html">arch::x86_64::_mm_maskz_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_epi32.html">arch::x86_64::_mm_maskz_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_epi64.html">arch::x86_64::_mm_maskz_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_epi8.html">arch::x86_64::_mm_maskz_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_pd.html">arch::x86_64::_mm_maskz_sub_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_ps.html">arch::x86_64::_mm_maskz_sub_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_round_sd.html">arch::x86_64::_mm_maskz_sub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_round_ss.html">arch::x86_64::_mm_maskz_sub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_sd.html">arch::x86_64::_mm_maskz_sub_sd</a></li><li><a href="arch/x86_64/fn._mm_maskz_sub_ss.html">arch::x86_64::_mm_maskz_sub_ss</a></li><li><a href="arch/x86_64/fn._mm_maskz_subs_epi16.html">arch::x86_64::_mm_maskz_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_subs_epi8.html">arch::x86_64::_mm_maskz_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_subs_epu16.html">arch::x86_64::_mm_maskz_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm_maskz_subs_epu8.html">arch::x86_64::_mm_maskz_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm_maskz_ternarylogic_epi32.html">arch::x86_64::_mm_maskz_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_ternarylogic_epi64.html">arch::x86_64::_mm_maskz_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_epi16.html">arch::x86_64::_mm_maskz_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_epi32.html">arch::x86_64::_mm_maskz_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_epi64.html">arch::x86_64::_mm_maskz_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_epi8.html">arch::x86_64::_mm_maskz_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_pd.html">arch::x86_64::_mm_maskz_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpackhi_ps.html">arch::x86_64::_mm_maskz_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_epi16.html">arch::x86_64::_mm_maskz_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_epi32.html">arch::x86_64::_mm_maskz_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_epi64.html">arch::x86_64::_mm_maskz_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_epi8.html">arch::x86_64::_mm_maskz_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_pd.html">arch::x86_64::_mm_maskz_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm_maskz_unpacklo_ps.html">arch::x86_64::_mm_maskz_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm_maskz_xor_epi32.html">arch::x86_64::_mm_maskz_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm_maskz_xor_epi64.html">arch::x86_64::_mm_maskz_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm_max_epi16.html">arch::x86_64::_mm_max_epi16</a></li><li><a href="arch/x86_64/fn._mm_max_epi32.html">arch::x86_64::_mm_max_epi32</a></li><li><a href="arch/x86_64/fn._mm_max_epi64.html">arch::x86_64::_mm_max_epi64</a></li><li><a href="arch/x86_64/fn._mm_max_epi8.html">arch::x86_64::_mm_max_epi8</a></li><li><a href="arch/x86_64/fn._mm_max_epu16.html">arch::x86_64::_mm_max_epu16</a></li><li><a href="arch/x86_64/fn._mm_max_epu32.html">arch::x86_64::_mm_max_epu32</a></li><li><a href="arch/x86_64/fn._mm_max_epu64.html">arch::x86_64::_mm_max_epu64</a></li><li><a href="arch/x86_64/fn._mm_max_epu8.html">arch::x86_64::_mm_max_epu8</a></li><li><a href="arch/x86_64/fn._mm_max_pd.html">arch::x86_64::_mm_max_pd</a></li><li><a href="arch/x86_64/fn._mm_max_ps.html">arch::x86_64::_mm_max_ps</a></li><li><a href="arch/x86_64/fn._mm_max_round_sd.html">arch::x86_64::_mm_max_round_sd</a></li><li><a href="arch/x86_64/fn._mm_max_round_ss.html">arch::x86_64::_mm_max_round_ss</a></li><li><a href="arch/x86_64/fn._mm_max_sd.html">arch::x86_64::_mm_max_sd</a></li><li><a href="arch/x86_64/fn._mm_max_ss.html">arch::x86_64::_mm_max_ss</a></li><li><a href="arch/x86_64/fn._mm_mfence.html">arch::x86_64::_mm_mfence</a></li><li><a href="arch/x86_64/fn._mm_min_epi16.html">arch::x86_64::_mm_min_epi16</a></li><li><a href="arch/x86_64/fn._mm_min_epi32.html">arch::x86_64::_mm_min_epi32</a></li><li><a href="arch/x86_64/fn._mm_min_epi8.html">arch::x86_64::_mm_min_epi8</a></li><li><a href="arch/x86_64/fn._mm_min_epu16.html">arch::x86_64::_mm_min_epu16</a></li><li><a href="arch/x86_64/fn._mm_min_epu32.html">arch::x86_64::_mm_min_epu32</a></li><li><a href="arch/x86_64/fn._mm_min_epu64.html">arch::x86_64::_mm_min_epu64</a></li><li><a href="arch/x86_64/fn._mm_min_epu8.html">arch::x86_64::_mm_min_epu8</a></li><li><a href="arch/x86_64/fn._mm_min_pd.html">arch::x86_64::_mm_min_pd</a></li><li><a href="arch/x86_64/fn._mm_min_ps.html">arch::x86_64::_mm_min_ps</a></li><li><a href="arch/x86_64/fn._mm_min_round_sd.html">arch::x86_64::_mm_min_round_sd</a></li><li><a href="arch/x86_64/fn._mm_min_round_ss.html">arch::x86_64::_mm_min_round_ss</a></li><li><a href="arch/x86_64/fn._mm_min_sd.html">arch::x86_64::_mm_min_sd</a></li><li><a href="arch/x86_64/fn._mm_min_ss.html">arch::x86_64::_mm_min_ss</a></li><li><a href="arch/x86_64/fn._mm_minpos_epu16.html">arch::x86_64::_mm_minpos_epu16</a></li><li><a href="arch/x86_64/fn._mm_move_epi64.html">arch::x86_64::_mm_move_epi64</a></li><li><a href="arch/x86_64/fn._mm_move_sd.html">arch::x86_64::_mm_move_sd</a></li><li><a href="arch/x86_64/fn._mm_move_ss.html">arch::x86_64::_mm_move_ss</a></li><li><a href="arch/x86_64/fn._mm_movedup_pd.html">arch::x86_64::_mm_movedup_pd</a></li><li><a href="arch/x86_64/fn._mm_movehdup_ps.html">arch::x86_64::_mm_movehdup_ps</a></li><li><a href="arch/x86_64/fn._mm_movehl_ps.html">arch::x86_64::_mm_movehl_ps</a></li><li><a href="arch/x86_64/fn._mm_moveldup_ps.html">arch::x86_64::_mm_moveldup_ps</a></li><li><a href="arch/x86_64/fn._mm_movelh_ps.html">arch::x86_64::_mm_movelh_ps</a></li><li><a href="arch/x86_64/fn._mm_movemask_epi8.html">arch::x86_64::_mm_movemask_epi8</a></li><li><a href="arch/x86_64/fn._mm_movemask_pd.html">arch::x86_64::_mm_movemask_pd</a></li><li><a href="arch/x86_64/fn._mm_movemask_ps.html">arch::x86_64::_mm_movemask_ps</a></li><li><a href="arch/x86_64/fn._mm_movepi16_mask.html">arch::x86_64::_mm_movepi16_mask</a></li><li><a href="arch/x86_64/fn._mm_movepi8_mask.html">arch::x86_64::_mm_movepi8_mask</a></li><li><a href="arch/x86_64/fn._mm_movm_epi16.html">arch::x86_64::_mm_movm_epi16</a></li><li><a href="arch/x86_64/fn._mm_movm_epi8.html">arch::x86_64::_mm_movm_epi8</a></li><li><a href="arch/x86_64/fn._mm_mpsadbw_epu8.html">arch::x86_64::_mm_mpsadbw_epu8</a></li><li><a href="arch/x86_64/fn._mm_mul_epi32.html">arch::x86_64::_mm_mul_epi32</a></li><li><a href="arch/x86_64/fn._mm_mul_epu32.html">arch::x86_64::_mm_mul_epu32</a></li><li><a href="arch/x86_64/fn._mm_mul_pd.html">arch::x86_64::_mm_mul_pd</a></li><li><a href="arch/x86_64/fn._mm_mul_ps.html">arch::x86_64::_mm_mul_ps</a></li><li><a href="arch/x86_64/fn._mm_mul_round_sd.html">arch::x86_64::_mm_mul_round_sd</a></li><li><a href="arch/x86_64/fn._mm_mul_round_ss.html">arch::x86_64::_mm_mul_round_ss</a></li><li><a href="arch/x86_64/fn._mm_mul_sd.html">arch::x86_64::_mm_mul_sd</a></li><li><a href="arch/x86_64/fn._mm_mul_ss.html">arch::x86_64::_mm_mul_ss</a></li><li><a href="arch/x86_64/fn._mm_mulhi_epi16.html">arch::x86_64::_mm_mulhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_mulhi_epu16.html">arch::x86_64::_mm_mulhi_epu16</a></li><li><a href="arch/x86_64/fn._mm_mulhrs_epi16.html">arch::x86_64::_mm_mulhrs_epi16</a></li><li><a href="arch/x86_64/fn._mm_mullo_epi16.html">arch::x86_64::_mm_mullo_epi16</a></li><li><a href="arch/x86_64/fn._mm_mullo_epi32.html">arch::x86_64::_mm_mullo_epi32</a></li><li><a href="arch/x86_64/fn._mm_multishift_epi64_epi8.html">arch::x86_64::_mm_multishift_epi64_epi8</a></li><li><a href="arch/x86_64/fn._mm_or_epi32.html">arch::x86_64::_mm_or_epi32</a></li><li><a href="arch/x86_64/fn._mm_or_epi64.html">arch::x86_64::_mm_or_epi64</a></li><li><a href="arch/x86_64/fn._mm_or_pd.html">arch::x86_64::_mm_or_pd</a></li><li><a href="arch/x86_64/fn._mm_or_ps.html">arch::x86_64::_mm_or_ps</a></li><li><a href="arch/x86_64/fn._mm_or_si128.html">arch::x86_64::_mm_or_si128</a></li><li><a href="arch/x86_64/fn._mm_packs_epi16.html">arch::x86_64::_mm_packs_epi16</a></li><li><a href="arch/x86_64/fn._mm_packs_epi32.html">arch::x86_64::_mm_packs_epi32</a></li><li><a href="arch/x86_64/fn._mm_packus_epi16.html">arch::x86_64::_mm_packus_epi16</a></li><li><a href="arch/x86_64/fn._mm_packus_epi32.html">arch::x86_64::_mm_packus_epi32</a></li><li><a href="arch/x86_64/fn._mm_pause.html">arch::x86_64::_mm_pause</a></li><li><a href="arch/x86_64/fn._mm_permute_pd.html">arch::x86_64::_mm_permute_pd</a></li><li><a href="arch/x86_64/fn._mm_permute_ps.html">arch::x86_64::_mm_permute_ps</a></li><li><a href="arch/x86_64/fn._mm_permutevar_pd.html">arch::x86_64::_mm_permutevar_pd</a></li><li><a href="arch/x86_64/fn._mm_permutevar_ps.html">arch::x86_64::_mm_permutevar_ps</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_epi16.html">arch::x86_64::_mm_permutex2var_epi16</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_epi32.html">arch::x86_64::_mm_permutex2var_epi32</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_epi64.html">arch::x86_64::_mm_permutex2var_epi64</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_epi8.html">arch::x86_64::_mm_permutex2var_epi8</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_pd.html">arch::x86_64::_mm_permutex2var_pd</a></li><li><a href="arch/x86_64/fn._mm_permutex2var_ps.html">arch::x86_64::_mm_permutex2var_ps</a></li><li><a href="arch/x86_64/fn._mm_permutexvar_epi16.html">arch::x86_64::_mm_permutexvar_epi16</a></li><li><a href="arch/x86_64/fn._mm_permutexvar_epi8.html">arch::x86_64::_mm_permutexvar_epi8</a></li><li><a href="arch/x86_64/fn._mm_popcnt_epi16.html">arch::x86_64::_mm_popcnt_epi16</a></li><li><a href="arch/x86_64/fn._mm_popcnt_epi32.html">arch::x86_64::_mm_popcnt_epi32</a></li><li><a href="arch/x86_64/fn._mm_popcnt_epi64.html">arch::x86_64::_mm_popcnt_epi64</a></li><li><a href="arch/x86_64/fn._mm_popcnt_epi8.html">arch::x86_64::_mm_popcnt_epi8</a></li><li><a href="arch/x86_64/fn._mm_prefetch.html">arch::x86_64::_mm_prefetch</a></li><li><a href="arch/x86_64/fn._mm_rcp14_pd.html">arch::x86_64::_mm_rcp14_pd</a></li><li><a href="arch/x86_64/fn._mm_rcp14_ps.html">arch::x86_64::_mm_rcp14_ps</a></li><li><a href="arch/x86_64/fn._mm_rcp14_sd.html">arch::x86_64::_mm_rcp14_sd</a></li><li><a href="arch/x86_64/fn._mm_rcp14_ss.html">arch::x86_64::_mm_rcp14_ss</a></li><li><a href="arch/x86_64/fn._mm_rcp_ps.html">arch::x86_64::_mm_rcp_ps</a></li><li><a href="arch/x86_64/fn._mm_rcp_ss.html">arch::x86_64::_mm_rcp_ss</a></li><li><a href="arch/x86_64/fn._mm_rol_epi32.html">arch::x86_64::_mm_rol_epi32</a></li><li><a href="arch/x86_64/fn._mm_rol_epi64.html">arch::x86_64::_mm_rol_epi64</a></li><li><a href="arch/x86_64/fn._mm_rolv_epi32.html">arch::x86_64::_mm_rolv_epi32</a></li><li><a href="arch/x86_64/fn._mm_rolv_epi64.html">arch::x86_64::_mm_rolv_epi64</a></li><li><a href="arch/x86_64/fn._mm_ror_epi32.html">arch::x86_64::_mm_ror_epi32</a></li><li><a href="arch/x86_64/fn._mm_ror_epi64.html">arch::x86_64::_mm_ror_epi64</a></li><li><a href="arch/x86_64/fn._mm_rorv_epi32.html">arch::x86_64::_mm_rorv_epi32</a></li><li><a href="arch/x86_64/fn._mm_rorv_epi64.html">arch::x86_64::_mm_rorv_epi64</a></li><li><a href="arch/x86_64/fn._mm_round_pd.html">arch::x86_64::_mm_round_pd</a></li><li><a href="arch/x86_64/fn._mm_round_ps.html">arch::x86_64::_mm_round_ps</a></li><li><a href="arch/x86_64/fn._mm_round_sd.html">arch::x86_64::_mm_round_sd</a></li><li><a href="arch/x86_64/fn._mm_round_ss.html">arch::x86_64::_mm_round_ss</a></li><li><a href="arch/x86_64/fn._mm_roundscale_pd.html">arch::x86_64::_mm_roundscale_pd</a></li><li><a href="arch/x86_64/fn._mm_roundscale_ps.html">arch::x86_64::_mm_roundscale_ps</a></li><li><a href="arch/x86_64/fn._mm_roundscale_round_sd.html">arch::x86_64::_mm_roundscale_round_sd</a></li><li><a href="arch/x86_64/fn._mm_roundscale_round_ss.html">arch::x86_64::_mm_roundscale_round_ss</a></li><li><a href="arch/x86_64/fn._mm_roundscale_sd.html">arch::x86_64::_mm_roundscale_sd</a></li><li><a href="arch/x86_64/fn._mm_roundscale_ss.html">arch::x86_64::_mm_roundscale_ss</a></li><li><a href="arch/x86_64/fn._mm_rsqrt14_sd.html">arch::x86_64::_mm_rsqrt14_sd</a></li><li><a href="arch/x86_64/fn._mm_rsqrt14_ss.html">arch::x86_64::_mm_rsqrt14_ss</a></li><li><a href="arch/x86_64/fn._mm_rsqrt_ps.html">arch::x86_64::_mm_rsqrt_ps</a></li><li><a href="arch/x86_64/fn._mm_rsqrt_ss.html">arch::x86_64::_mm_rsqrt_ss</a></li><li><a href="arch/x86_64/fn._mm_sad_epu8.html">arch::x86_64::_mm_sad_epu8</a></li><li><a href="arch/x86_64/fn._mm_scalef_pd.html">arch::x86_64::_mm_scalef_pd</a></li><li><a href="arch/x86_64/fn._mm_scalef_ps.html">arch::x86_64::_mm_scalef_ps</a></li><li><a href="arch/x86_64/fn._mm_scalef_round_sd.html">arch::x86_64::_mm_scalef_round_sd</a></li><li><a href="arch/x86_64/fn._mm_scalef_round_ss.html">arch::x86_64::_mm_scalef_round_ss</a></li><li><a href="arch/x86_64/fn._mm_scalef_sd.html">arch::x86_64::_mm_scalef_sd</a></li><li><a href="arch/x86_64/fn._mm_scalef_ss.html">arch::x86_64::_mm_scalef_ss</a></li><li><a href="arch/x86_64/fn._mm_set1_epi16.html">arch::x86_64::_mm_set1_epi16</a></li><li><a href="arch/x86_64/fn._mm_set1_epi32.html">arch::x86_64::_mm_set1_epi32</a></li><li><a href="arch/x86_64/fn._mm_set1_epi64x.html">arch::x86_64::_mm_set1_epi64x</a></li><li><a href="arch/x86_64/fn._mm_set1_epi8.html">arch::x86_64::_mm_set1_epi8</a></li><li><a href="arch/x86_64/fn._mm_set1_pd.html">arch::x86_64::_mm_set1_pd</a></li><li><a href="arch/x86_64/fn._mm_set1_ps.html">arch::x86_64::_mm_set1_ps</a></li><li><a href="arch/x86_64/fn._mm_set_epi16.html">arch::x86_64::_mm_set_epi16</a></li><li><a href="arch/x86_64/fn._mm_set_epi32.html">arch::x86_64::_mm_set_epi32</a></li><li><a href="arch/x86_64/fn._mm_set_epi64x.html">arch::x86_64::_mm_set_epi64x</a></li><li><a href="arch/x86_64/fn._mm_set_epi8.html">arch::x86_64::_mm_set_epi8</a></li><li><a href="arch/x86_64/fn._mm_set_pd.html">arch::x86_64::_mm_set_pd</a></li><li><a href="arch/x86_64/fn._mm_set_pd1.html">arch::x86_64::_mm_set_pd1</a></li><li><a href="arch/x86_64/fn._mm_set_ps.html">arch::x86_64::_mm_set_ps</a></li><li><a href="arch/x86_64/fn._mm_set_ps1.html">arch::x86_64::_mm_set_ps1</a></li><li><a href="arch/x86_64/fn._mm_set_sd.html">arch::x86_64::_mm_set_sd</a></li><li><a href="arch/x86_64/fn._mm_set_ss.html">arch::x86_64::_mm_set_ss</a></li><li><a href="arch/x86_64/fn._mm_setcsr.html">arch::x86_64::_mm_setcsr</a></li><li><a href="arch/x86_64/fn._mm_setr_epi16.html">arch::x86_64::_mm_setr_epi16</a></li><li><a href="arch/x86_64/fn._mm_setr_epi32.html">arch::x86_64::_mm_setr_epi32</a></li><li><a href="arch/x86_64/fn._mm_setr_epi8.html">arch::x86_64::_mm_setr_epi8</a></li><li><a href="arch/x86_64/fn._mm_setr_pd.html">arch::x86_64::_mm_setr_pd</a></li><li><a href="arch/x86_64/fn._mm_setr_ps.html">arch::x86_64::_mm_setr_ps</a></li><li><a href="arch/x86_64/fn._mm_setzero_pd.html">arch::x86_64::_mm_setzero_pd</a></li><li><a href="arch/x86_64/fn._mm_setzero_ps.html">arch::x86_64::_mm_setzero_ps</a></li><li><a href="arch/x86_64/fn._mm_setzero_si128.html">arch::x86_64::_mm_setzero_si128</a></li><li><a href="arch/x86_64/fn._mm_sfence.html">arch::x86_64::_mm_sfence</a></li><li><a href="arch/x86_64/fn._mm_sha1msg1_epu32.html">arch::x86_64::_mm_sha1msg1_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha1msg2_epu32.html">arch::x86_64::_mm_sha1msg2_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha1nexte_epu32.html">arch::x86_64::_mm_sha1nexte_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha1rnds4_epu32.html">arch::x86_64::_mm_sha1rnds4_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha256msg1_epu32.html">arch::x86_64::_mm_sha256msg1_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha256msg2_epu32.html">arch::x86_64::_mm_sha256msg2_epu32</a></li><li><a href="arch/x86_64/fn._mm_sha256rnds2_epu32.html">arch::x86_64::_mm_sha256rnds2_epu32</a></li><li><a href="arch/x86_64/fn._mm_shldi_epi16.html">arch::x86_64::_mm_shldi_epi16</a></li><li><a href="arch/x86_64/fn._mm_shldi_epi32.html">arch::x86_64::_mm_shldi_epi32</a></li><li><a href="arch/x86_64/fn._mm_shldi_epi64.html">arch::x86_64::_mm_shldi_epi64</a></li><li><a href="arch/x86_64/fn._mm_shldv_epi16.html">arch::x86_64::_mm_shldv_epi16</a></li><li><a href="arch/x86_64/fn._mm_shldv_epi32.html">arch::x86_64::_mm_shldv_epi32</a></li><li><a href="arch/x86_64/fn._mm_shldv_epi64.html">arch::x86_64::_mm_shldv_epi64</a></li><li><a href="arch/x86_64/fn._mm_shrdi_epi16.html">arch::x86_64::_mm_shrdi_epi16</a></li><li><a href="arch/x86_64/fn._mm_shrdi_epi32.html">arch::x86_64::_mm_shrdi_epi32</a></li><li><a href="arch/x86_64/fn._mm_shrdi_epi64.html">arch::x86_64::_mm_shrdi_epi64</a></li><li><a href="arch/x86_64/fn._mm_shrdv_epi16.html">arch::x86_64::_mm_shrdv_epi16</a></li><li><a href="arch/x86_64/fn._mm_shrdv_epi32.html">arch::x86_64::_mm_shrdv_epi32</a></li><li><a href="arch/x86_64/fn._mm_shrdv_epi64.html">arch::x86_64::_mm_shrdv_epi64</a></li><li><a href="arch/x86_64/fn._mm_shuffle_epi32.html">arch::x86_64::_mm_shuffle_epi32</a></li><li><a href="arch/x86_64/fn._mm_shuffle_epi8.html">arch::x86_64::_mm_shuffle_epi8</a></li><li><a href="arch/x86_64/fn._mm_shuffle_pd.html">arch::x86_64::_mm_shuffle_pd</a></li><li><a href="arch/x86_64/fn._mm_shuffle_ps.html">arch::x86_64::_mm_shuffle_ps</a></li><li><a href="arch/x86_64/fn._mm_shufflehi_epi16.html">arch::x86_64::_mm_shufflehi_epi16</a></li><li><a href="arch/x86_64/fn._mm_shufflelo_epi16.html">arch::x86_64::_mm_shufflelo_epi16</a></li><li><a href="arch/x86_64/fn._mm_sign_epi16.html">arch::x86_64::_mm_sign_epi16</a></li><li><a href="arch/x86_64/fn._mm_sign_epi32.html">arch::x86_64::_mm_sign_epi32</a></li><li><a href="arch/x86_64/fn._mm_sign_epi8.html">arch::x86_64::_mm_sign_epi8</a></li><li><a href="arch/x86_64/fn._mm_sll_epi16.html">arch::x86_64::_mm_sll_epi16</a></li><li><a href="arch/x86_64/fn._mm_sll_epi32.html">arch::x86_64::_mm_sll_epi32</a></li><li><a href="arch/x86_64/fn._mm_sll_epi64.html">arch::x86_64::_mm_sll_epi64</a></li><li><a href="arch/x86_64/fn._mm_slli_epi16.html">arch::x86_64::_mm_slli_epi16</a></li><li><a href="arch/x86_64/fn._mm_slli_epi32.html">arch::x86_64::_mm_slli_epi32</a></li><li><a href="arch/x86_64/fn._mm_slli_epi64.html">arch::x86_64::_mm_slli_epi64</a></li><li><a href="arch/x86_64/fn._mm_slli_si128.html">arch::x86_64::_mm_slli_si128</a></li><li><a href="arch/x86_64/fn._mm_sllv_epi16.html">arch::x86_64::_mm_sllv_epi16</a></li><li><a href="arch/x86_64/fn._mm_sllv_epi32.html">arch::x86_64::_mm_sllv_epi32</a></li><li><a href="arch/x86_64/fn._mm_sllv_epi64.html">arch::x86_64::_mm_sllv_epi64</a></li><li><a href="arch/x86_64/fn._mm_sqrt_pd.html">arch::x86_64::_mm_sqrt_pd</a></li><li><a href="arch/x86_64/fn._mm_sqrt_ps.html">arch::x86_64::_mm_sqrt_ps</a></li><li><a href="arch/x86_64/fn._mm_sqrt_round_sd.html">arch::x86_64::_mm_sqrt_round_sd</a></li><li><a href="arch/x86_64/fn._mm_sqrt_round_ss.html">arch::x86_64::_mm_sqrt_round_ss</a></li><li><a href="arch/x86_64/fn._mm_sqrt_sd.html">arch::x86_64::_mm_sqrt_sd</a></li><li><a href="arch/x86_64/fn._mm_sqrt_ss.html">arch::x86_64::_mm_sqrt_ss</a></li><li><a href="arch/x86_64/fn._mm_sra_epi16.html">arch::x86_64::_mm_sra_epi16</a></li><li><a href="arch/x86_64/fn._mm_sra_epi32.html">arch::x86_64::_mm_sra_epi32</a></li><li><a href="arch/x86_64/fn._mm_sra_epi64.html">arch::x86_64::_mm_sra_epi64</a></li><li><a href="arch/x86_64/fn._mm_srai_epi16.html">arch::x86_64::_mm_srai_epi16</a></li><li><a href="arch/x86_64/fn._mm_srai_epi32.html">arch::x86_64::_mm_srai_epi32</a></li><li><a href="arch/x86_64/fn._mm_srai_epi64.html">arch::x86_64::_mm_srai_epi64</a></li><li><a href="arch/x86_64/fn._mm_srav_epi16.html">arch::x86_64::_mm_srav_epi16</a></li><li><a href="arch/x86_64/fn._mm_srav_epi32.html">arch::x86_64::_mm_srav_epi32</a></li><li><a href="arch/x86_64/fn._mm_srav_epi64.html">arch::x86_64::_mm_srav_epi64</a></li><li><a href="arch/x86_64/fn._mm_srl_epi16.html">arch::x86_64::_mm_srl_epi16</a></li><li><a href="arch/x86_64/fn._mm_srl_epi32.html">arch::x86_64::_mm_srl_epi32</a></li><li><a href="arch/x86_64/fn._mm_srl_epi64.html">arch::x86_64::_mm_srl_epi64</a></li><li><a href="arch/x86_64/fn._mm_srli_epi16.html">arch::x86_64::_mm_srli_epi16</a></li><li><a href="arch/x86_64/fn._mm_srli_epi32.html">arch::x86_64::_mm_srli_epi32</a></li><li><a href="arch/x86_64/fn._mm_srli_epi64.html">arch::x86_64::_mm_srli_epi64</a></li><li><a href="arch/x86_64/fn._mm_srli_si128.html">arch::x86_64::_mm_srli_si128</a></li><li><a href="arch/x86_64/fn._mm_srlv_epi16.html">arch::x86_64::_mm_srlv_epi16</a></li><li><a href="arch/x86_64/fn._mm_srlv_epi32.html">arch::x86_64::_mm_srlv_epi32</a></li><li><a href="arch/x86_64/fn._mm_srlv_epi64.html">arch::x86_64::_mm_srlv_epi64</a></li><li><a href="arch/x86_64/fn._mm_store1_pd.html">arch::x86_64::_mm_store1_pd</a></li><li><a href="arch/x86_64/fn._mm_store1_ps.html">arch::x86_64::_mm_store1_ps</a></li><li><a href="arch/x86_64/fn._mm_store_epi32.html">arch::x86_64::_mm_store_epi32</a></li><li><a href="arch/x86_64/fn._mm_store_epi64.html">arch::x86_64::_mm_store_epi64</a></li><li><a href="arch/x86_64/fn._mm_store_pd.html">arch::x86_64::_mm_store_pd</a></li><li><a href="arch/x86_64/fn._mm_store_pd1.html">arch::x86_64::_mm_store_pd1</a></li><li><a href="arch/x86_64/fn._mm_store_ps.html">arch::x86_64::_mm_store_ps</a></li><li><a href="arch/x86_64/fn._mm_store_ps1.html">arch::x86_64::_mm_store_ps1</a></li><li><a href="arch/x86_64/fn._mm_store_sd.html">arch::x86_64::_mm_store_sd</a></li><li><a href="arch/x86_64/fn._mm_store_si128.html">arch::x86_64::_mm_store_si128</a></li><li><a href="arch/x86_64/fn._mm_store_ss.html">arch::x86_64::_mm_store_ss</a></li><li><a href="arch/x86_64/fn._mm_storeh_pd.html">arch::x86_64::_mm_storeh_pd</a></li><li><a href="arch/x86_64/fn._mm_storel_epi64.html">arch::x86_64::_mm_storel_epi64</a></li><li><a href="arch/x86_64/fn._mm_storel_pd.html">arch::x86_64::_mm_storel_pd</a></li><li><a href="arch/x86_64/fn._mm_storer_pd.html">arch::x86_64::_mm_storer_pd</a></li><li><a href="arch/x86_64/fn._mm_storer_ps.html">arch::x86_64::_mm_storer_ps</a></li><li><a href="arch/x86_64/fn._mm_storeu_epi16.html">arch::x86_64::_mm_storeu_epi16</a></li><li><a href="arch/x86_64/fn._mm_storeu_epi32.html">arch::x86_64::_mm_storeu_epi32</a></li><li><a href="arch/x86_64/fn._mm_storeu_epi64.html">arch::x86_64::_mm_storeu_epi64</a></li><li><a href="arch/x86_64/fn._mm_storeu_epi8.html">arch::x86_64::_mm_storeu_epi8</a></li><li><a href="arch/x86_64/fn._mm_storeu_pd.html">arch::x86_64::_mm_storeu_pd</a></li><li><a href="arch/x86_64/fn._mm_storeu_ps.html">arch::x86_64::_mm_storeu_ps</a></li><li><a href="arch/x86_64/fn._mm_storeu_si128.html">arch::x86_64::_mm_storeu_si128</a></li><li><a href="arch/x86_64/fn._mm_stream_pd.html">arch::x86_64::_mm_stream_pd</a></li><li><a href="arch/x86_64/fn._mm_stream_ps.html">arch::x86_64::_mm_stream_ps</a></li><li><a href="arch/x86_64/fn._mm_stream_sd.html">arch::x86_64::_mm_stream_sd</a></li><li><a href="arch/x86_64/fn._mm_stream_si128.html">arch::x86_64::_mm_stream_si128</a></li><li><a href="arch/x86_64/fn._mm_stream_si32.html">arch::x86_64::_mm_stream_si32</a></li><li><a href="arch/x86_64/fn._mm_stream_si64.html">arch::x86_64::_mm_stream_si64</a></li><li><a href="arch/x86_64/fn._mm_stream_ss.html">arch::x86_64::_mm_stream_ss</a></li><li><a href="arch/x86_64/fn._mm_sub_epi16.html">arch::x86_64::_mm_sub_epi16</a></li><li><a href="arch/x86_64/fn._mm_sub_epi32.html">arch::x86_64::_mm_sub_epi32</a></li><li><a href="arch/x86_64/fn._mm_sub_epi64.html">arch::x86_64::_mm_sub_epi64</a></li><li><a href="arch/x86_64/fn._mm_sub_epi8.html">arch::x86_64::_mm_sub_epi8</a></li><li><a href="arch/x86_64/fn._mm_sub_pd.html">arch::x86_64::_mm_sub_pd</a></li><li><a href="arch/x86_64/fn._mm_sub_ps.html">arch::x86_64::_mm_sub_ps</a></li><li><a href="arch/x86_64/fn._mm_sub_round_sd.html">arch::x86_64::_mm_sub_round_sd</a></li><li><a href="arch/x86_64/fn._mm_sub_round_ss.html">arch::x86_64::_mm_sub_round_ss</a></li><li><a href="arch/x86_64/fn._mm_sub_sd.html">arch::x86_64::_mm_sub_sd</a></li><li><a href="arch/x86_64/fn._mm_sub_ss.html">arch::x86_64::_mm_sub_ss</a></li><li><a href="arch/x86_64/fn._mm_subs_epi16.html">arch::x86_64::_mm_subs_epi16</a></li><li><a href="arch/x86_64/fn._mm_subs_epi8.html">arch::x86_64::_mm_subs_epi8</a></li><li><a href="arch/x86_64/fn._mm_subs_epu16.html">arch::x86_64::_mm_subs_epu16</a></li><li><a href="arch/x86_64/fn._mm_subs_epu8.html">arch::x86_64::_mm_subs_epu8</a></li><li><a href="arch/x86_64/fn._mm_ternarylogic_epi32.html">arch::x86_64::_mm_ternarylogic_epi32</a></li><li><a href="arch/x86_64/fn._mm_ternarylogic_epi64.html">arch::x86_64::_mm_ternarylogic_epi64</a></li><li><a href="arch/x86_64/fn._mm_test_all_ones.html">arch::x86_64::_mm_test_all_ones</a></li><li><a href="arch/x86_64/fn._mm_test_all_zeros.html">arch::x86_64::_mm_test_all_zeros</a></li><li><a href="arch/x86_64/fn._mm_test_epi16_mask.html">arch::x86_64::_mm_test_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_test_epi32_mask.html">arch::x86_64::_mm_test_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_test_epi64_mask.html">arch::x86_64::_mm_test_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_test_epi8_mask.html">arch::x86_64::_mm_test_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_test_mix_ones_zeros.html">arch::x86_64::_mm_test_mix_ones_zeros</a></li><li><a href="arch/x86_64/fn._mm_testc_pd.html">arch::x86_64::_mm_testc_pd</a></li><li><a href="arch/x86_64/fn._mm_testc_ps.html">arch::x86_64::_mm_testc_ps</a></li><li><a href="arch/x86_64/fn._mm_testc_si128.html">arch::x86_64::_mm_testc_si128</a></li><li><a href="arch/x86_64/fn._mm_testn_epi16_mask.html">arch::x86_64::_mm_testn_epi16_mask</a></li><li><a href="arch/x86_64/fn._mm_testn_epi32_mask.html">arch::x86_64::_mm_testn_epi32_mask</a></li><li><a href="arch/x86_64/fn._mm_testn_epi64_mask.html">arch::x86_64::_mm_testn_epi64_mask</a></li><li><a href="arch/x86_64/fn._mm_testn_epi8_mask.html">arch::x86_64::_mm_testn_epi8_mask</a></li><li><a href="arch/x86_64/fn._mm_testnzc_pd.html">arch::x86_64::_mm_testnzc_pd</a></li><li><a href="arch/x86_64/fn._mm_testnzc_ps.html">arch::x86_64::_mm_testnzc_ps</a></li><li><a href="arch/x86_64/fn._mm_testnzc_si128.html">arch::x86_64::_mm_testnzc_si128</a></li><li><a href="arch/x86_64/fn._mm_testz_pd.html">arch::x86_64::_mm_testz_pd</a></li><li><a href="arch/x86_64/fn._mm_testz_ps.html">arch::x86_64::_mm_testz_ps</a></li><li><a href="arch/x86_64/fn._mm_testz_si128.html">arch::x86_64::_mm_testz_si128</a></li><li><a href="arch/x86_64/fn._mm_tzcnt_32.html">arch::x86_64::_mm_tzcnt_32</a></li><li><a href="arch/x86_64/fn._mm_tzcnt_64.html">arch::x86_64::_mm_tzcnt_64</a></li><li><a href="arch/x86_64/fn._mm_ucomieq_sd.html">arch::x86_64::_mm_ucomieq_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomieq_ss.html">arch::x86_64::_mm_ucomieq_ss</a></li><li><a href="arch/x86_64/fn._mm_ucomige_sd.html">arch::x86_64::_mm_ucomige_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomige_ss.html">arch::x86_64::_mm_ucomige_ss</a></li><li><a href="arch/x86_64/fn._mm_ucomigt_sd.html">arch::x86_64::_mm_ucomigt_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomigt_ss.html">arch::x86_64::_mm_ucomigt_ss</a></li><li><a href="arch/x86_64/fn._mm_ucomile_sd.html">arch::x86_64::_mm_ucomile_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomile_ss.html">arch::x86_64::_mm_ucomile_ss</a></li><li><a href="arch/x86_64/fn._mm_ucomilt_sd.html">arch::x86_64::_mm_ucomilt_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomilt_ss.html">arch::x86_64::_mm_ucomilt_ss</a></li><li><a href="arch/x86_64/fn._mm_ucomineq_sd.html">arch::x86_64::_mm_ucomineq_sd</a></li><li><a href="arch/x86_64/fn._mm_ucomineq_ss.html">arch::x86_64::_mm_ucomineq_ss</a></li><li><a href="arch/x86_64/fn._mm_undefined_pd.html">arch::x86_64::_mm_undefined_pd</a></li><li><a href="arch/x86_64/fn._mm_undefined_ps.html">arch::x86_64::_mm_undefined_ps</a></li><li><a href="arch/x86_64/fn._mm_undefined_si128.html">arch::x86_64::_mm_undefined_si128</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_epi16.html">arch::x86_64::_mm_unpackhi_epi16</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_epi32.html">arch::x86_64::_mm_unpackhi_epi32</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_epi64.html">arch::x86_64::_mm_unpackhi_epi64</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_epi8.html">arch::x86_64::_mm_unpackhi_epi8</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_pd.html">arch::x86_64::_mm_unpackhi_pd</a></li><li><a href="arch/x86_64/fn._mm_unpackhi_ps.html">arch::x86_64::_mm_unpackhi_ps</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_epi16.html">arch::x86_64::_mm_unpacklo_epi16</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_epi32.html">arch::x86_64::_mm_unpacklo_epi32</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_epi64.html">arch::x86_64::_mm_unpacklo_epi64</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_epi8.html">arch::x86_64::_mm_unpacklo_epi8</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_pd.html">arch::x86_64::_mm_unpacklo_pd</a></li><li><a href="arch/x86_64/fn._mm_unpacklo_ps.html">arch::x86_64::_mm_unpacklo_ps</a></li><li><a href="arch/x86_64/fn._mm_xor_epi32.html">arch::x86_64::_mm_xor_epi32</a></li><li><a href="arch/x86_64/fn._mm_xor_epi64.html">arch::x86_64::_mm_xor_epi64</a></li><li><a href="arch/x86_64/fn._mm_xor_pd.html">arch::x86_64::_mm_xor_pd</a></li><li><a href="arch/x86_64/fn._mm_xor_ps.html">arch::x86_64::_mm_xor_ps</a></li><li><a href="arch/x86_64/fn._mm_xor_si128.html">arch::x86_64::_mm_xor_si128</a></li><li><a href="arch/x86_64/fn._mulx_u32.html">arch::x86_64::_mulx_u32</a></li><li><a href="arch/x86_64/fn._mulx_u64.html">arch::x86_64::_mulx_u64</a></li><li><a href="arch/x86_64/fn._pdep_u32.html">arch::x86_64::_pdep_u32</a></li><li><a href="arch/x86_64/fn._pdep_u64.html">arch::x86_64::_pdep_u64</a></li><li><a href="arch/x86_64/fn._pext_u32.html">arch::x86_64::_pext_u32</a></li><li><a href="arch/x86_64/fn._pext_u64.html">arch::x86_64::_pext_u64</a></li><li><a href="arch/x86_64/fn._popcnt32.html">arch::x86_64::_popcnt32</a></li><li><a href="arch/x86_64/fn._popcnt64.html">arch::x86_64::_popcnt64</a></li><li><a href="arch/x86_64/fn._rdrand16_step.html">arch::x86_64::_rdrand16_step</a></li><li><a href="arch/x86_64/fn._rdrand32_step.html">arch::x86_64::_rdrand32_step</a></li><li><a href="arch/x86_64/fn._rdrand64_step.html">arch::x86_64::_rdrand64_step</a></li><li><a href="arch/x86_64/fn._rdseed16_step.html">arch::x86_64::_rdseed16_step</a></li><li><a href="arch/x86_64/fn._rdseed32_step.html">arch::x86_64::_rdseed32_step</a></li><li><a href="arch/x86_64/fn._rdseed64_step.html">arch::x86_64::_rdseed64_step</a></li><li><a href="arch/x86_64/fn._rdtsc.html">arch::x86_64::_rdtsc</a></li><li><a href="arch/x86_64/fn._store_mask32.html">arch::x86_64::_store_mask32</a></li><li><a href="arch/x86_64/fn._store_mask64.html">arch::x86_64::_store_mask64</a></li><li><a href="arch/x86_64/fn._subborrow_u32.html">arch::x86_64::_subborrow_u32</a></li><li><a href="arch/x86_64/fn._subborrow_u64.html">arch::x86_64::_subborrow_u64</a></li><li><a href="arch/x86_64/fn._t1mskc_u32.html">arch::x86_64::_t1mskc_u32</a></li><li><a href="arch/x86_64/fn._t1mskc_u64.html">arch::x86_64::_t1mskc_u64</a></li><li><a href="arch/x86_64/fn._tzcnt_u32.html">arch::x86_64::_tzcnt_u32</a></li><li><a href="arch/x86_64/fn._tzcnt_u64.html">arch::x86_64::_tzcnt_u64</a></li><li><a href="arch/x86_64/fn._tzmsk_u32.html">arch::x86_64::_tzmsk_u32</a></li><li><a href="arch/x86_64/fn._tzmsk_u64.html">arch::x86_64::_tzmsk_u64</a></li><li><a href="arch/x86_64/fn._xabort.html">arch::x86_64::_xabort</a></li><li><a href="arch/x86_64/fn._xabort_code.html">arch::x86_64::_xabort_code</a></li><li><a href="arch/x86_64/fn._xbegin.html">arch::x86_64::_xbegin</a></li><li><a href="arch/x86_64/fn._xend.html">arch::x86_64::_xend</a></li><li><a href="arch/x86_64/fn._xgetbv.html">arch::x86_64::_xgetbv</a></li><li><a href="arch/x86_64/fn._xrstor.html">arch::x86_64::_xrstor</a></li><li><a href="arch/x86_64/fn._xrstor64.html">arch::x86_64::_xrstor64</a></li><li><a href="arch/x86_64/fn._xrstors.html">arch::x86_64::_xrstors</a></li><li><a href="arch/x86_64/fn._xrstors64.html">arch::x86_64::_xrstors64</a></li><li><a href="arch/x86_64/fn._xsave.html">arch::x86_64::_xsave</a></li><li><a href="arch/x86_64/fn._xsave64.html">arch::x86_64::_xsave64</a></li><li><a href="arch/x86_64/fn._xsavec.html">arch::x86_64::_xsavec</a></li><li><a href="arch/x86_64/fn._xsavec64.html">arch::x86_64::_xsavec64</a></li><li><a href="arch/x86_64/fn._xsaveopt.html">arch::x86_64::_xsaveopt</a></li><li><a href="arch/x86_64/fn._xsaveopt64.html">arch::x86_64::_xsaveopt64</a></li><li><a href="arch/x86_64/fn._xsaves.html">arch::x86_64::_xsaves</a></li><li><a href="arch/x86_64/fn._xsaves64.html">arch::x86_64::_xsaves64</a></li><li><a href="arch/x86_64/fn._xsetbv.html">arch::x86_64::_xsetbv</a></li><li><a href="arch/x86_64/fn._xtest.html">arch::x86_64::_xtest</a></li><li><a href="arch/x86_64/fn.cmpxchg16b.html">arch::x86_64::cmpxchg16b</a></li><li><a href="arch/x86_64/fn.has_cpuid.html">arch::x86_64::has_cpuid</a></li><li><a href="arch/x86_64/fn.ud2.html">arch::x86_64::ud2</a></li><li><a href="array/fn.from_mut.html">array::from_mut</a></li><li><a href="array/fn.from_ref.html">array::from_ref</a></li><li><a href="ascii/fn.escape_default.html">ascii::escape_default</a></li><li><a href="char/fn.decode_utf16.html">char::decode_utf16</a></li><li><a href="char/fn.from_digit.html">char::from_digit</a></li><li><a href="char/fn.from_u32.html">char::from_u32</a></li><li><a href="char/fn.from_u32_unchecked.html">char::from_u32_unchecked</a></li><li><a href="cmp/fn.max.html">cmp::max</a></li><li><a href="cmp/fn.max_by.html">cmp::max_by</a></li><li><a href="cmp/fn.max_by_key.html">cmp::max_by_key</a></li><li><a href="cmp/fn.min.html">cmp::min</a></li><li><a href="cmp/fn.min_by.html">cmp::min_by</a></li><li><a href="cmp/fn.min_by_key.html">cmp::min_by_key</a></li><li><a href="convert/fn.identity.html">convert::identity</a></li><li><a href="default/fn.default.html">default::default</a></li><li><a href="fmt/fn.write.html">fmt::write</a></li><li><a href="future/fn.pending.html">future::pending</a></li><li><a href="future/fn.poll_fn.html">future::poll_fn</a></li><li><a href="future/fn.ready.html">future::ready</a></li><li><a href="hint/fn.black_box.html">hint::black_box</a></li><li><a href="hint/fn.spin_loop.html">hint::spin_loop</a></li><li><a href="hint/fn.unreachable_unchecked.html">hint::unreachable_unchecked</a></li><li><a href="intrinsics/fn.abort.html">intrinsics::abort</a></li><li><a href="intrinsics/fn.add_with_overflow.html">intrinsics::add_with_overflow</a></li><li><a href="intrinsics/fn.arith_offset.html">intrinsics::arith_offset</a></li><li><a href="intrinsics/fn.assert_inhabited.html">intrinsics::assert_inhabited</a></li><li><a href="intrinsics/fn.assert_uninit_valid.html">intrinsics::assert_uninit_valid</a></li><li><a href="intrinsics/fn.assert_zero_valid.html">intrinsics::assert_zero_valid</a></li><li><a href="intrinsics/fn.assume.html">intrinsics::assume</a></li><li><a href="intrinsics/fn.atomic_and.html">intrinsics::atomic_and</a></li><li><a href="intrinsics/fn.atomic_and_acq.html">intrinsics::atomic_and_acq</a></li><li><a href="intrinsics/fn.atomic_and_acqrel.html">intrinsics::atomic_and_acqrel</a></li><li><a href="intrinsics/fn.atomic_and_rel.html">intrinsics::atomic_and_rel</a></li><li><a href="intrinsics/fn.atomic_and_relaxed.html">intrinsics::atomic_and_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchg.html">intrinsics::atomic_cxchg</a></li><li><a href="intrinsics/fn.atomic_cxchg_acq.html">intrinsics::atomic_cxchg_acq</a></li><li><a href="intrinsics/fn.atomic_cxchg_acq_failrelaxed.html">intrinsics::atomic_cxchg_acq_failrelaxed</a></li><li><a href="intrinsics/fn.atomic_cxchg_acqrel.html">intrinsics::atomic_cxchg_acqrel</a></li><li><a href="intrinsics/fn.atomic_cxchg_acqrel_failrelaxed.html">intrinsics::atomic_cxchg_acqrel_failrelaxed</a></li><li><a href="intrinsics/fn.atomic_cxchg_failacq.html">intrinsics::atomic_cxchg_failacq</a></li><li><a href="intrinsics/fn.atomic_cxchg_failrelaxed.html">intrinsics::atomic_cxchg_failrelaxed</a></li><li><a href="intrinsics/fn.atomic_cxchg_rel.html">intrinsics::atomic_cxchg_rel</a></li><li><a href="intrinsics/fn.atomic_cxchg_relaxed.html">intrinsics::atomic_cxchg_relaxed</a></li><li><a href="intrinsics/fn.atomic_cxchgweak.html">intrinsics::atomic_cxchgweak</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_acq.html">intrinsics::atomic_cxchgweak_acq</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_acq_failrelaxed.html">intrinsics::atomic_cxchgweak_acq_failrelaxed</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_acqrel.html">intrinsics::atomic_cxchgweak_acqrel</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_acqrel_failrelaxed.html">intrinsics::atomic_cxchgweak_acqrel_failrelaxed</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_failacq.html">intrinsics::atomic_cxchgweak_failacq</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_failrelaxed.html">intrinsics::atomic_cxchgweak_failrelaxed</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_rel.html">intrinsics::atomic_cxchgweak_rel</a></li><li><a href="intrinsics/fn.atomic_cxchgweak_relaxed.html">intrinsics::atomic_cxchgweak_relaxed</a></li><li><a href="intrinsics/fn.atomic_fence.html">intrinsics::atomic_fence</a></li><li><a href="intrinsics/fn.atomic_fence_acq.html">intrinsics::atomic_fence_acq</a></li><li><a href="intrinsics/fn.atomic_fence_acqrel.html">intrinsics::atomic_fence_acqrel</a></li><li><a href="intrinsics/fn.atomic_fence_rel.html">intrinsics::atomic_fence_rel</a></li><li><a href="intrinsics/fn.atomic_load.html">intrinsics::atomic_load</a></li><li><a href="intrinsics/fn.atomic_load_acq.html">intrinsics::atomic_load_acq</a></li><li><a href="intrinsics/fn.atomic_load_relaxed.html">intrinsics::atomic_load_relaxed</a></li><li><a href="intrinsics/fn.atomic_load_unordered.html">intrinsics::atomic_load_unordered</a></li><li><a href="intrinsics/fn.atomic_max.html">intrinsics::atomic_max</a></li><li><a href="intrinsics/fn.atomic_max_acq.html">intrinsics::atomic_max_acq</a></li><li><a href="intrinsics/fn.atomic_max_acqrel.html">intrinsics::atomic_max_acqrel</a></li><li><a href="intrinsics/fn.atomic_max_rel.html">intrinsics::atomic_max_rel</a></li><li><a href="intrinsics/fn.atomic_max_relaxed.html">intrinsics::atomic_max_relaxed</a></li><li><a href="intrinsics/fn.atomic_min.html">intrinsics::atomic_min</a></li><li><a href="intrinsics/fn.atomic_min_acq.html">intrinsics::atomic_min_acq</a></li><li><a href="intrinsics/fn.atomic_min_acqrel.html">intrinsics::atomic_min_acqrel</a></li><li><a href="intrinsics/fn.atomic_min_rel.html">intrinsics::atomic_min_rel</a></li><li><a href="intrinsics/fn.atomic_min_relaxed.html">intrinsics::atomic_min_relaxed</a></li><li><a href="intrinsics/fn.atomic_nand.html">intrinsics::atomic_nand</a></li><li><a href="intrinsics/fn.atomic_nand_acq.html">intrinsics::atomic_nand_acq</a></li><li><a href="intrinsics/fn.atomic_nand_acqrel.html">intrinsics::atomic_nand_acqrel</a></li><li><a href="intrinsics/fn.atomic_nand_rel.html">intrinsics::atomic_nand_rel</a></li><li><a href="intrinsics/fn.atomic_nand_relaxed.html">intrinsics::atomic_nand_relaxed</a></li><li><a href="intrinsics/fn.atomic_or.html">intrinsics::atomic_or</a></li><li><a href="intrinsics/fn.atomic_or_acq.html">intrinsics::atomic_or_acq</a></li><li><a href="intrinsics/fn.atomic_or_acqrel.html">intrinsics::atomic_or_acqrel</a></li><li><a href="intrinsics/fn.atomic_or_rel.html">intrinsics::atomic_or_rel</a></li><li><a href="intrinsics/fn.atomic_or_relaxed.html">intrinsics::atomic_or_relaxed</a></li><li><a href="intrinsics/fn.atomic_singlethreadfence.html">intrinsics::atomic_singlethreadfence</a></li><li><a href="intrinsics/fn.atomic_singlethreadfence_acq.html">intrinsics::atomic_singlethreadfence_acq</a></li><li><a href="intrinsics/fn.atomic_singlethreadfence_acqrel.html">intrinsics::atomic_singlethreadfence_acqrel</a></li><li><a href="intrinsics/fn.atomic_singlethreadfence_rel.html">intrinsics::atomic_singlethreadfence_rel</a></li><li><a href="intrinsics/fn.atomic_store.html">intrinsics::atomic_store</a></li><li><a href="intrinsics/fn.atomic_store_rel.html">intrinsics::atomic_store_rel</a></li><li><a href="intrinsics/fn.atomic_store_relaxed.html">intrinsics::atomic_store_relaxed</a></li><li><a href="intrinsics/fn.atomic_store_unordered.html">intrinsics::atomic_store_unordered</a></li><li><a href="intrinsics/fn.atomic_umax.html">intrinsics::atomic_umax</a></li><li><a href="intrinsics/fn.atomic_umax_acq.html">intrinsics::atomic_umax_acq</a></li><li><a href="intrinsics/fn.atomic_umax_acqrel.html">intrinsics::atomic_umax_acqrel</a></li><li><a href="intrinsics/fn.atomic_umax_rel.html">intrinsics::atomic_umax_rel</a></li><li><a href="intrinsics/fn.atomic_umax_relaxed.html">intrinsics::atomic_umax_relaxed</a></li><li><a href="intrinsics/fn.atomic_umin.html">intrinsics::atomic_umin</a></li><li><a href="intrinsics/fn.atomic_umin_acq.html">intrinsics::atomic_umin_acq</a></li><li><a href="intrinsics/fn.atomic_umin_acqrel.html">intrinsics::atomic_umin_acqrel</a></li><li><a href="intrinsics/fn.atomic_umin_rel.html">intrinsics::atomic_umin_rel</a></li><li><a href="intrinsics/fn.atomic_umin_relaxed.html">intrinsics::atomic_umin_relaxed</a></li><li><a href="intrinsics/fn.atomic_xadd.html">intrinsics::atomic_xadd</a></li><li><a href="intrinsics/fn.atomic_xadd_acq.html">intrinsics::atomic_xadd_acq</a></li><li><a href="intrinsics/fn.atomic_xadd_acqrel.html">intrinsics::atomic_xadd_acqrel</a></li><li><a href="intrinsics/fn.atomic_xadd_rel.html">intrinsics::atomic_xadd_rel</a></li><li><a href="intrinsics/fn.atomic_xadd_relaxed.html">intrinsics::atomic_xadd_relaxed</a></li><li><a href="intrinsics/fn.atomic_xchg.html">intrinsics::atomic_xchg</a></li><li><a href="intrinsics/fn.atomic_xchg_acq.html">intrinsics::atomic_xchg_acq</a></li><li><a href="intrinsics/fn.atomic_xchg_acqrel.html">intrinsics::atomic_xchg_acqrel</a></li><li><a href="intrinsics/fn.atomic_xchg_rel.html">intrinsics::atomic_xchg_rel</a></li><li><a href="intrinsics/fn.atomic_xchg_relaxed.html">intrinsics::atomic_xchg_relaxed</a></li><li><a href="intrinsics/fn.atomic_xor.html">intrinsics::atomic_xor</a></li><li><a href="intrinsics/fn.atomic_xor_acq.html">intrinsics::atomic_xor_acq</a></li><li><a href="intrinsics/fn.atomic_xor_acqrel.html">intrinsics::atomic_xor_acqrel</a></li><li><a href="intrinsics/fn.atomic_xor_rel.html">intrinsics::atomic_xor_rel</a></li><li><a href="intrinsics/fn.atomic_xor_relaxed.html">intrinsics::atomic_xor_relaxed</a></li><li><a href="intrinsics/fn.atomic_xsub.html">intrinsics::atomic_xsub</a></li><li><a href="intrinsics/fn.atomic_xsub_acq.html">intrinsics::atomic_xsub_acq</a></li><li><a href="intrinsics/fn.atomic_xsub_acqrel.html">intrinsics::atomic_xsub_acqrel</a></li><li><a href="intrinsics/fn.atomic_xsub_rel.html">intrinsics::atomic_xsub_rel</a></li><li><a href="intrinsics/fn.atomic_xsub_relaxed.html">intrinsics::atomic_xsub_relaxed</a></li><li><a href="intrinsics/fn.bitreverse.html">intrinsics::bitreverse</a></li><li><a href="intrinsics/fn.breakpoint.html">intrinsics::breakpoint</a></li><li><a href="intrinsics/fn.bswap.html">intrinsics::bswap</a></li><li><a href="intrinsics/fn.caller_location.html">intrinsics::caller_location</a></li><li><a href="intrinsics/fn.ceilf32.html">intrinsics::ceilf32</a></li><li><a href="intrinsics/fn.ceilf64.html">intrinsics::ceilf64</a></li><li><a href="intrinsics/fn.const_allocate.html">intrinsics::const_allocate</a></li><li><a href="intrinsics/fn.copy.html">intrinsics::copy</a></li><li><a href="intrinsics/fn.copy_nonoverlapping.html">intrinsics::copy_nonoverlapping</a></li><li><a href="intrinsics/fn.copysignf32.html">intrinsics::copysignf32</a></li><li><a href="intrinsics/fn.copysignf64.html">intrinsics::copysignf64</a></li><li><a href="intrinsics/fn.cosf32.html">intrinsics::cosf32</a></li><li><a href="intrinsics/fn.cosf64.html">intrinsics::cosf64</a></li><li><a href="intrinsics/fn.ctlz.html">intrinsics::ctlz</a></li><li><a href="intrinsics/fn.ctlz_nonzero.html">intrinsics::ctlz_nonzero</a></li><li><a href="intrinsics/fn.ctpop.html">intrinsics::ctpop</a></li><li><a href="intrinsics/fn.cttz.html">intrinsics::cttz</a></li><li><a href="intrinsics/fn.cttz_nonzero.html">intrinsics::cttz_nonzero</a></li><li><a href="intrinsics/fn.discriminant_value.html">intrinsics::discriminant_value</a></li><li><a href="intrinsics/fn.drop_in_place.html">intrinsics::drop_in_place</a></li><li><a href="intrinsics/fn.exact_div.html">intrinsics::exact_div</a></li><li><a href="intrinsics/fn.exp2f32.html">intrinsics::exp2f32</a></li><li><a href="intrinsics/fn.exp2f64.html">intrinsics::exp2f64</a></li><li><a href="intrinsics/fn.expf32.html">intrinsics::expf32</a></li><li><a href="intrinsics/fn.expf64.html">intrinsics::expf64</a></li><li><a href="intrinsics/fn.fabsf32.html">intrinsics::fabsf32</a></li><li><a href="intrinsics/fn.fabsf64.html">intrinsics::fabsf64</a></li><li><a href="intrinsics/fn.fadd_fast.html">intrinsics::fadd_fast</a></li><li><a href="intrinsics/fn.fdiv_fast.html">intrinsics::fdiv_fast</a></li><li><a href="intrinsics/fn.float_to_int_unchecked.html">intrinsics::float_to_int_unchecked</a></li><li><a href="intrinsics/fn.floorf32.html">intrinsics::floorf32</a></li><li><a href="intrinsics/fn.floorf64.html">intrinsics::floorf64</a></li><li><a href="intrinsics/fn.fmaf32.html">intrinsics::fmaf32</a></li><li><a href="intrinsics/fn.fmaf64.html">intrinsics::fmaf64</a></li><li><a href="intrinsics/fn.fmul_fast.html">intrinsics::fmul_fast</a></li><li><a href="intrinsics/fn.forget.html">intrinsics::forget</a></li><li><a href="intrinsics/fn.frem_fast.html">intrinsics::frem_fast</a></li><li><a href="intrinsics/fn.fsub_fast.html">intrinsics::fsub_fast</a></li><li><a href="intrinsics/fn.likely.html">intrinsics::likely</a></li><li><a href="intrinsics/fn.log10f32.html">intrinsics::log10f32</a></li><li><a href="intrinsics/fn.log10f64.html">intrinsics::log10f64</a></li><li><a href="intrinsics/fn.log2f32.html">intrinsics::log2f32</a></li><li><a href="intrinsics/fn.log2f64.html">intrinsics::log2f64</a></li><li><a href="intrinsics/fn.logf32.html">intrinsics::logf32</a></li><li><a href="intrinsics/fn.logf64.html">intrinsics::logf64</a></li><li><a href="intrinsics/fn.maxnumf32.html">intrinsics::maxnumf32</a></li><li><a href="intrinsics/fn.maxnumf64.html">intrinsics::maxnumf64</a></li><li><a href="intrinsics/fn.min_align_of.html">intrinsics::min_align_of</a></li><li><a href="intrinsics/fn.min_align_of_val.html">intrinsics::min_align_of_val</a></li><li><a href="intrinsics/fn.minnumf32.html">intrinsics::minnumf32</a></li><li><a href="intrinsics/fn.minnumf64.html">intrinsics::minnumf64</a></li><li><a href="intrinsics/fn.mul_with_overflow.html">intrinsics::mul_with_overflow</a></li><li><a href="intrinsics/fn.nearbyintf32.html">intrinsics::nearbyintf32</a></li><li><a href="intrinsics/fn.nearbyintf64.html">intrinsics::nearbyintf64</a></li><li><a href="intrinsics/fn.needs_drop.html">intrinsics::needs_drop</a></li><li><a href="intrinsics/fn.nontemporal_store.html">intrinsics::nontemporal_store</a></li><li><a href="intrinsics/fn.offset.html">intrinsics::offset</a></li><li><a href="intrinsics/fn.powf32.html">intrinsics::powf32</a></li><li><a href="intrinsics/fn.powf64.html">intrinsics::powf64</a></li><li><a href="intrinsics/fn.powif32.html">intrinsics::powif32</a></li><li><a href="intrinsics/fn.powif64.html">intrinsics::powif64</a></li><li><a href="intrinsics/fn.pref_align_of.html">intrinsics::pref_align_of</a></li><li><a href="intrinsics/fn.prefetch_read_data.html">intrinsics::prefetch_read_data</a></li><li><a href="intrinsics/fn.prefetch_read_instruction.html">intrinsics::prefetch_read_instruction</a></li><li><a href="intrinsics/fn.prefetch_write_data.html">intrinsics::prefetch_write_data</a></li><li><a href="intrinsics/fn.prefetch_write_instruction.html">intrinsics::prefetch_write_instruction</a></li><li><a href="intrinsics/fn.ptr_guaranteed_eq.html">intrinsics::ptr_guaranteed_eq</a></li><li><a href="intrinsics/fn.ptr_guaranteed_ne.html">intrinsics::ptr_guaranteed_ne</a></li><li><a href="intrinsics/fn.ptr_offset_from.html">intrinsics::ptr_offset_from</a></li><li><a href="intrinsics/fn.rintf32.html">intrinsics::rintf32</a></li><li><a href="intrinsics/fn.rintf64.html">intrinsics::rintf64</a></li><li><a href="intrinsics/fn.rotate_left.html">intrinsics::rotate_left</a></li><li><a href="intrinsics/fn.rotate_right.html">intrinsics::rotate_right</a></li><li><a href="intrinsics/fn.roundf32.html">intrinsics::roundf32</a></li><li><a href="intrinsics/fn.roundf64.html">intrinsics::roundf64</a></li><li><a href="intrinsics/fn.rustc_peek.html">intrinsics::rustc_peek</a></li><li><a href="intrinsics/fn.saturating_add.html">intrinsics::saturating_add</a></li><li><a href="intrinsics/fn.saturating_sub.html">intrinsics::saturating_sub</a></li><li><a href="intrinsics/fn.sinf32.html">intrinsics::sinf32</a></li><li><a href="intrinsics/fn.sinf64.html">intrinsics::sinf64</a></li><li><a href="intrinsics/fn.size_of.html">intrinsics::size_of</a></li><li><a href="intrinsics/fn.size_of_val.html">intrinsics::size_of_val</a></li><li><a href="intrinsics/fn.sqrtf32.html">intrinsics::sqrtf32</a></li><li><a href="intrinsics/fn.sqrtf64.html">intrinsics::sqrtf64</a></li><li><a href="intrinsics/fn.sub_with_overflow.html">intrinsics::sub_with_overflow</a></li><li><a href="intrinsics/fn.transmute.html">intrinsics::transmute</a></li><li><a href="intrinsics/fn.truncf32.html">intrinsics::truncf32</a></li><li><a href="intrinsics/fn.truncf64.html">intrinsics::truncf64</a></li><li><a href="intrinsics/fn.try.html">intrinsics::try</a></li><li><a href="intrinsics/fn.type_id.html">intrinsics::type_id</a></li><li><a href="intrinsics/fn.type_name.html">intrinsics::type_name</a></li><li><a href="intrinsics/fn.unaligned_volatile_load.html">intrinsics::unaligned_volatile_load</a></li><li><a href="intrinsics/fn.unaligned_volatile_store.html">intrinsics::unaligned_volatile_store</a></li><li><a href="intrinsics/fn.unchecked_add.html">intrinsics::unchecked_add</a></li><li><a href="intrinsics/fn.unchecked_div.html">intrinsics::unchecked_div</a></li><li><a href="intrinsics/fn.unchecked_mul.html">intrinsics::unchecked_mul</a></li><li><a href="intrinsics/fn.unchecked_rem.html">intrinsics::unchecked_rem</a></li><li><a href="intrinsics/fn.unchecked_shl.html">intrinsics::unchecked_shl</a></li><li><a href="intrinsics/fn.unchecked_shr.html">intrinsics::unchecked_shr</a></li><li><a href="intrinsics/fn.unchecked_sub.html">intrinsics::unchecked_sub</a></li><li><a href="intrinsics/fn.unlikely.html">intrinsics::unlikely</a></li><li><a href="intrinsics/fn.unreachable.html">intrinsics::unreachable</a></li><li><a href="intrinsics/fn.variant_count.html">intrinsics::variant_count</a></li><li><a href="intrinsics/fn.volatile_copy_memory.html">intrinsics::volatile_copy_memory</a></li><li><a href="intrinsics/fn.volatile_copy_nonoverlapping_memory.html">intrinsics::volatile_copy_nonoverlapping_memory</a></li><li><a href="intrinsics/fn.volatile_load.html">intrinsics::volatile_load</a></li><li><a href="intrinsics/fn.volatile_set_memory.html">intrinsics::volatile_set_memory</a></li><li><a href="intrinsics/fn.volatile_store.html">intrinsics::volatile_store</a></li><li><a href="intrinsics/fn.wrapping_add.html">intrinsics::wrapping_add</a></li><li><a href="intrinsics/fn.wrapping_mul.html">intrinsics::wrapping_mul</a></li><li><a href="intrinsics/fn.wrapping_sub.html">intrinsics::wrapping_sub</a></li><li><a href="intrinsics/fn.write_bytes.html">intrinsics::write_bytes</a></li><li><a href="iter/fn.empty.html">iter::empty</a></li><li><a href="iter/fn.from_fn.html">iter::from_fn</a></li><li><a href="iter/fn.once.html">iter::once</a></li><li><a href="iter/fn.once_with.html">iter::once_with</a></li><li><a href="iter/fn.repeat.html">iter::repeat</a></li><li><a href="iter/fn.repeat_with.html">iter::repeat_with</a></li><li><a href="iter/fn.successors.html">iter::successors</a></li><li><a href="iter/fn.zip.html">iter::zip</a></li><li><a href="mem/fn.align_of.html">mem::align_of</a></li><li><a href="mem/fn.align_of_val.html">mem::align_of_val</a></li><li><a href="mem/fn.align_of_val_raw.html">mem::align_of_val_raw</a></li><li><a href="mem/fn.discriminant.html">mem::discriminant</a></li><li><a href="mem/fn.drop.html">mem::drop</a></li><li><a href="mem/fn.forget.html">mem::forget</a></li><li><a href="mem/fn.forget_unsized.html">mem::forget_unsized</a></li><li><a href="mem/fn.min_align_of.html">mem::min_align_of</a></li><li><a href="mem/fn.min_align_of_val.html">mem::min_align_of_val</a></li><li><a href="mem/fn.needs_drop.html">mem::needs_drop</a></li><li><a href="mem/fn.replace.html">mem::replace</a></li><li><a href="mem/fn.size_of.html">mem::size_of</a></li><li><a href="mem/fn.size_of_val.html">mem::size_of_val</a></li><li><a href="mem/fn.size_of_val_raw.html">mem::size_of_val_raw</a></li><li><a href="mem/fn.swap.html">mem::swap</a></li><li><a href="mem/fn.take.html">mem::take</a></li><li><a href="mem/fn.transmute.html">mem::transmute</a></li><li><a href="mem/fn.transmute_copy.html">mem::transmute_copy</a></li><li><a href="mem/fn.uninitialized.html">mem::uninitialized</a></li><li><a href="mem/fn.variant_count.html">mem::variant_count</a></li><li><a href="mem/fn.zeroed.html">mem::zeroed</a></li><li><a href="panicking/fn.panic.html">panicking::panic</a></li><li><a href="panicking/fn.panic_fmt.html">panicking::panic_fmt</a></li><li><a href="panicking/fn.panic_str.html">panicking::panic_str</a></li><li><a href="ptr/fn.copy.html">ptr::copy</a></li><li><a href="ptr/fn.copy_nonoverlapping.html">ptr::copy_nonoverlapping</a></li><li><a href="ptr/fn.drop_in_place.html">ptr::drop_in_place</a></li><li><a href="ptr/fn.eq.html">ptr::eq</a></li><li><a href="ptr/fn.from_raw_parts.html">ptr::from_raw_parts</a></li><li><a href="ptr/fn.from_raw_parts_mut.html">ptr::from_raw_parts_mut</a></li><li><a href="ptr/fn.hash.html">ptr::hash</a></li><li><a href="ptr/fn.metadata.html">ptr::metadata</a></li><li><a href="ptr/fn.null.html">ptr::null</a></li><li><a href="ptr/fn.null_mut.html">ptr::null_mut</a></li><li><a href="ptr/fn.read.html">ptr::read</a></li><li><a href="ptr/fn.read_unaligned.html">ptr::read_unaligned</a></li><li><a href="ptr/fn.read_volatile.html">ptr::read_volatile</a></li><li><a href="ptr/fn.replace.html">ptr::replace</a></li><li><a href="ptr/fn.slice_from_raw_parts.html">ptr::slice_from_raw_parts</a></li><li><a href="ptr/fn.slice_from_raw_parts_mut.html">ptr::slice_from_raw_parts_mut</a></li><li><a href="ptr/fn.swap.html">ptr::swap</a></li><li><a href="ptr/fn.swap_nonoverlapping.html">ptr::swap_nonoverlapping</a></li><li><a href="ptr/fn.write.html">ptr::write</a></li><li><a href="ptr/fn.write_bytes.html">ptr::write_bytes</a></li><li><a href="ptr/fn.write_unaligned.html">ptr::write_unaligned</a></li><li><a href="ptr/fn.write_volatile.html">ptr::write_volatile</a></li><li><a href="slice/fn.from_mut.html">slice::from_mut</a></li><li><a href="slice/fn.from_raw_parts.html">slice::from_raw_parts</a></li><li><a href="slice/fn.from_raw_parts_mut.html">slice::from_raw_parts_mut</a></li><li><a href="slice/fn.from_ref.html">slice::from_ref</a></li><li><a href="slice/fn.heapsort.html">slice::heapsort</a></li><li><a href="slice/memchr/fn.memchr.html">slice::memchr::memchr</a></li><li><a href="slice/memchr/fn.memrchr.html">slice::memchr::memrchr</a></li><li><a href="slice/fn.range.html">slice::range</a></li><li><a href="str/fn.from_utf8.html">str::from_utf8</a></li><li><a href="str/fn.from_utf8_mut.html">str::from_utf8_mut</a></li><li><a href="str/fn.from_utf8_unchecked.html">str::from_utf8_unchecked</a></li><li><a href="str/fn.from_utf8_unchecked_mut.html">str::from_utf8_unchecked_mut</a></li><li><a href="str/fn.next_code_point.html">str::next_code_point</a></li><li><a href="sync/atomic/fn.compiler_fence.html">sync::atomic::compiler_fence</a></li><li><a href="sync/atomic/fn.fence.html">sync::atomic::fence</a></li><li><a href="sync/atomic/fn.spin_loop_hint.html">sync::atomic::spin_loop_hint</a></li><li><a href="unicode/fn.Case_Ignorable.html">unicode::Case_Ignorable</a></li><li><a href="unicode/fn.Cased.html">unicode::Cased</a></li><li><a href="unicode/conversions/fn.to_lower.html">unicode::conversions::to_lower</a></li><li><a href="unicode/conversions/fn.to_upper.html">unicode::conversions::to_upper</a></li></ul><h3 id="Typedefs">Typedefs</h3><ul class="typedefs docblock"><li><a href="alloc/type.LayoutErr.html">alloc::LayoutErr</a></li><li><a href="arch/x86/type._MM_CMPINT_ENUM.html">arch::x86::_MM_CMPINT_ENUM</a></li><li><a href="arch/x86/type._MM_MANTISSA_NORM_ENUM.html">arch::x86::_MM_MANTISSA_NORM_ENUM</a></li><li><a href="arch/x86/type._MM_MANTISSA_SIGN_ENUM.html">arch::x86::_MM_MANTISSA_SIGN_ENUM</a></li><li><a href="arch/x86/type._MM_PERM_ENUM.html">arch::x86::_MM_PERM_ENUM</a></li><li><a href="arch/x86/type.__mmask16.html">arch::x86::__mmask16</a></li><li><a href="arch/x86/type.__mmask32.html">arch::x86::__mmask32</a></li><li><a href="arch/x86/type.__mmask64.html">arch::x86::__mmask64</a></li><li><a href="arch/x86/type.__mmask8.html">arch::x86::__mmask8</a></li><li><a href="arch/x86_64/type._MM_CMPINT_ENUM.html">arch::x86_64::_MM_CMPINT_ENUM</a></li><li><a href="arch/x86_64/type._MM_MANTISSA_NORM_ENUM.html">arch::x86_64::_MM_MANTISSA_NORM_ENUM</a></li><li><a href="arch/x86_64/type._MM_MANTISSA_SIGN_ENUM.html">arch::x86_64::_MM_MANTISSA_SIGN_ENUM</a></li><li><a href="arch/x86_64/type._MM_PERM_ENUM.html">arch::x86_64::_MM_PERM_ENUM</a></li><li><a href="arch/x86_64/type.__mmask16.html">arch::x86_64::__mmask16</a></li><li><a href="arch/x86_64/type.__mmask32.html">arch::x86_64::__mmask32</a></li><li><a href="arch/x86_64/type.__mmask64.html">arch::x86_64::__mmask64</a></li><li><a href="arch/x86_64/type.__mmask8.html">arch::x86_64::__mmask8</a></li><li><a href="fmt/type.Result.html">fmt::Result</a></li></ul><h3 id="Trait-Aliases">Trait Aliases</h3><ul class="trait-aliases docblock"><li><a href="ptr/traitalias.Thin.html">ptr::Thin</a></li></ul><h3 id="Constants">Constants</h3><ul class="constants docblock"><li><a href="arch/aarch64/constant._PREFETCH_LOCALITY0.html">arch::aarch64::_PREFETCH_LOCALITY0</a></li><li><a href="arch/aarch64/constant._PREFETCH_LOCALITY1.html">arch::aarch64::_PREFETCH_LOCALITY1</a></li><li><a href="arch/aarch64/constant._PREFETCH_LOCALITY2.html">arch::aarch64::_PREFETCH_LOCALITY2</a></li><li><a href="arch/aarch64/constant._PREFETCH_LOCALITY3.html">arch::aarch64::_PREFETCH_LOCALITY3</a></li><li><a href="arch/aarch64/constant._PREFETCH_READ.html">arch::aarch64::_PREFETCH_READ</a></li><li><a href="arch/aarch64/constant._PREFETCH_WRITE.html">arch::aarch64::_PREFETCH_WRITE</a></li><li><a href="arch/aarch64/constant._TMFAILURE_CNCL.html">arch::aarch64::_TMFAILURE_CNCL</a></li><li><a href="arch/aarch64/constant._TMFAILURE_DBG.html">arch::aarch64::_TMFAILURE_DBG</a></li><li><a href="arch/aarch64/constant._TMFAILURE_ERR.html">arch::aarch64::_TMFAILURE_ERR</a></li><li><a href="arch/aarch64/constant._TMFAILURE_IMP.html">arch::aarch64::_TMFAILURE_IMP</a></li><li><a href="arch/aarch64/constant._TMFAILURE_INT.html">arch::aarch64::_TMFAILURE_INT</a></li><li><a href="arch/aarch64/constant._TMFAILURE_MEM.html">arch::aarch64::_TMFAILURE_MEM</a></li><li><a href="arch/aarch64/constant._TMFAILURE_NEST.html">arch::aarch64::_TMFAILURE_NEST</a></li><li><a href="arch/aarch64/constant._TMFAILURE_REASON.html">arch::aarch64::_TMFAILURE_REASON</a></li><li><a href="arch/aarch64/constant._TMFAILURE_RTRY.html">arch::aarch64::_TMFAILURE_RTRY</a></li><li><a href="arch/aarch64/constant._TMFAILURE_SIZE.html">arch::aarch64::_TMFAILURE_SIZE</a></li><li><a href="arch/aarch64/constant._TMFAILURE_TRIVIAL.html">arch::aarch64::_TMFAILURE_TRIVIAL</a></li><li><a href="arch/aarch64/constant._TMSTART_SUCCESS.html">arch::aarch64::_TMSTART_SUCCESS</a></li><li><a href="arch/x86/constant._CMP_EQ_OQ.html">arch::x86::_CMP_EQ_OQ</a></li><li><a href="arch/x86/constant._CMP_EQ_OS.html">arch::x86::_CMP_EQ_OS</a></li><li><a href="arch/x86/constant._CMP_EQ_UQ.html">arch::x86::_CMP_EQ_UQ</a></li><li><a href="arch/x86/constant._CMP_EQ_US.html">arch::x86::_CMP_EQ_US</a></li><li><a href="arch/x86/constant._CMP_FALSE_OQ.html">arch::x86::_CMP_FALSE_OQ</a></li><li><a href="arch/x86/constant._CMP_FALSE_OS.html">arch::x86::_CMP_FALSE_OS</a></li><li><a href="arch/x86/constant._CMP_GE_OQ.html">arch::x86::_CMP_GE_OQ</a></li><li><a href="arch/x86/constant._CMP_GE_OS.html">arch::x86::_CMP_GE_OS</a></li><li><a href="arch/x86/constant._CMP_GT_OQ.html">arch::x86::_CMP_GT_OQ</a></li><li><a href="arch/x86/constant._CMP_GT_OS.html">arch::x86::_CMP_GT_OS</a></li><li><a href="arch/x86/constant._CMP_LE_OQ.html">arch::x86::_CMP_LE_OQ</a></li><li><a href="arch/x86/constant._CMP_LE_OS.html">arch::x86::_CMP_LE_OS</a></li><li><a href="arch/x86/constant._CMP_LT_OQ.html">arch::x86::_CMP_LT_OQ</a></li><li><a href="arch/x86/constant._CMP_LT_OS.html">arch::x86::_CMP_LT_OS</a></li><li><a href="arch/x86/constant._CMP_NEQ_OQ.html">arch::x86::_CMP_NEQ_OQ</a></li><li><a href="arch/x86/constant._CMP_NEQ_OS.html">arch::x86::_CMP_NEQ_OS</a></li><li><a href="arch/x86/constant._CMP_NEQ_UQ.html">arch::x86::_CMP_NEQ_UQ</a></li><li><a href="arch/x86/constant._CMP_NEQ_US.html">arch::x86::_CMP_NEQ_US</a></li><li><a href="arch/x86/constant._CMP_NGE_UQ.html">arch::x86::_CMP_NGE_UQ</a></li><li><a href="arch/x86/constant._CMP_NGE_US.html">arch::x86::_CMP_NGE_US</a></li><li><a href="arch/x86/constant._CMP_NGT_UQ.html">arch::x86::_CMP_NGT_UQ</a></li><li><a href="arch/x86/constant._CMP_NGT_US.html">arch::x86::_CMP_NGT_US</a></li><li><a href="arch/x86/constant._CMP_NLE_UQ.html">arch::x86::_CMP_NLE_UQ</a></li><li><a href="arch/x86/constant._CMP_NLE_US.html">arch::x86::_CMP_NLE_US</a></li><li><a href="arch/x86/constant._CMP_NLT_UQ.html">arch::x86::_CMP_NLT_UQ</a></li><li><a href="arch/x86/constant._CMP_NLT_US.html">arch::x86::_CMP_NLT_US</a></li><li><a href="arch/x86/constant._CMP_ORD_Q.html">arch::x86::_CMP_ORD_Q</a></li><li><a href="arch/x86/constant._CMP_ORD_S.html">arch::x86::_CMP_ORD_S</a></li><li><a href="arch/x86/constant._CMP_TRUE_UQ.html">arch::x86::_CMP_TRUE_UQ</a></li><li><a href="arch/x86/constant._CMP_TRUE_US.html">arch::x86::_CMP_TRUE_US</a></li><li><a href="arch/x86/constant._CMP_UNORD_Q.html">arch::x86::_CMP_UNORD_Q</a></li><li><a href="arch/x86/constant._CMP_UNORD_S.html">arch::x86::_CMP_UNORD_S</a></li><li><a href="arch/x86/constant._MM_CMPINT_EQ.html">arch::x86::_MM_CMPINT_EQ</a></li><li><a href="arch/x86/constant._MM_CMPINT_FALSE.html">arch::x86::_MM_CMPINT_FALSE</a></li><li><a href="arch/x86/constant._MM_CMPINT_LE.html">arch::x86::_MM_CMPINT_LE</a></li><li><a href="arch/x86/constant._MM_CMPINT_LT.html">arch::x86::_MM_CMPINT_LT</a></li><li><a href="arch/x86/constant._MM_CMPINT_NE.html">arch::x86::_MM_CMPINT_NE</a></li><li><a href="arch/x86/constant._MM_CMPINT_NLE.html">arch::x86::_MM_CMPINT_NLE</a></li><li><a href="arch/x86/constant._MM_CMPINT_NLT.html">arch::x86::_MM_CMPINT_NLT</a></li><li><a href="arch/x86/constant._MM_CMPINT_TRUE.html">arch::x86::_MM_CMPINT_TRUE</a></li><li><a href="arch/x86/constant._MM_EXCEPT_DENORM.html">arch::x86::_MM_EXCEPT_DENORM</a></li><li><a href="arch/x86/constant._MM_EXCEPT_DIV_ZERO.html">arch::x86::_MM_EXCEPT_DIV_ZERO</a></li><li><a href="arch/x86/constant._MM_EXCEPT_INEXACT.html">arch::x86::_MM_EXCEPT_INEXACT</a></li><li><a href="arch/x86/constant._MM_EXCEPT_INVALID.html">arch::x86::_MM_EXCEPT_INVALID</a></li><li><a href="arch/x86/constant._MM_EXCEPT_MASK.html">arch::x86::_MM_EXCEPT_MASK</a></li><li><a href="arch/x86/constant._MM_EXCEPT_OVERFLOW.html">arch::x86::_MM_EXCEPT_OVERFLOW</a></li><li><a href="arch/x86/constant._MM_EXCEPT_UNDERFLOW.html">arch::x86::_MM_EXCEPT_UNDERFLOW</a></li><li><a href="arch/x86/constant._MM_FLUSH_ZERO_MASK.html">arch::x86::_MM_FLUSH_ZERO_MASK</a></li><li><a href="arch/x86/constant._MM_FLUSH_ZERO_OFF.html">arch::x86::_MM_FLUSH_ZERO_OFF</a></li><li><a href="arch/x86/constant._MM_FLUSH_ZERO_ON.html">arch::x86::_MM_FLUSH_ZERO_ON</a></li><li><a href="arch/x86/constant._MM_FROUND_CEIL.html">arch::x86::_MM_FROUND_CEIL</a></li><li><a href="arch/x86/constant._MM_FROUND_CUR_DIRECTION.html">arch::x86::_MM_FROUND_CUR_DIRECTION</a></li><li><a href="arch/x86/constant._MM_FROUND_FLOOR.html">arch::x86::_MM_FROUND_FLOOR</a></li><li><a href="arch/x86/constant._MM_FROUND_NEARBYINT.html">arch::x86::_MM_FROUND_NEARBYINT</a></li><li><a href="arch/x86/constant._MM_FROUND_NINT.html">arch::x86::_MM_FROUND_NINT</a></li><li><a href="arch/x86/constant._MM_FROUND_NO_EXC.html">arch::x86::_MM_FROUND_NO_EXC</a></li><li><a href="arch/x86/constant._MM_FROUND_RAISE_EXC.html">arch::x86::_MM_FROUND_RAISE_EXC</a></li><li><a href="arch/x86/constant._MM_FROUND_RINT.html">arch::x86::_MM_FROUND_RINT</a></li><li><a href="arch/x86/constant._MM_FROUND_TO_NEAREST_INT.html">arch::x86::_MM_FROUND_TO_NEAREST_INT</a></li><li><a href="arch/x86/constant._MM_FROUND_TO_NEG_INF.html">arch::x86::_MM_FROUND_TO_NEG_INF</a></li><li><a href="arch/x86/constant._MM_FROUND_TO_POS_INF.html">arch::x86::_MM_FROUND_TO_POS_INF</a></li><li><a href="arch/x86/constant._MM_FROUND_TO_ZERO.html">arch::x86::_MM_FROUND_TO_ZERO</a></li><li><a href="arch/x86/constant._MM_FROUND_TRUNC.html">arch::x86::_MM_FROUND_TRUNC</a></li><li><a href="arch/x86/constant._MM_HINT_ET0.html">arch::x86::_MM_HINT_ET0</a></li><li><a href="arch/x86/constant._MM_HINT_ET1.html">arch::x86::_MM_HINT_ET1</a></li><li><a href="arch/x86/constant._MM_HINT_NTA.html">arch::x86::_MM_HINT_NTA</a></li><li><a href="arch/x86/constant._MM_HINT_T0.html">arch::x86::_MM_HINT_T0</a></li><li><a href="arch/x86/constant._MM_HINT_T1.html">arch::x86::_MM_HINT_T1</a></li><li><a href="arch/x86/constant._MM_HINT_T2.html">arch::x86::_MM_HINT_T2</a></li><li><a href="arch/x86/constant._MM_MANT_NORM_1_2.html">arch::x86::_MM_MANT_NORM_1_2</a></li><li><a href="arch/x86/constant._MM_MANT_NORM_P5_1.html">arch::x86::_MM_MANT_NORM_P5_1</a></li><li><a href="arch/x86/constant._MM_MANT_NORM_P5_2.html">arch::x86::_MM_MANT_NORM_P5_2</a></li><li><a href="arch/x86/constant._MM_MANT_NORM_P75_1P5.html">arch::x86::_MM_MANT_NORM_P75_1P5</a></li><li><a href="arch/x86/constant._MM_MANT_SIGN_NAN.html">arch::x86::_MM_MANT_SIGN_NAN</a></li><li><a href="arch/x86/constant._MM_MANT_SIGN_SRC.html">arch::x86::_MM_MANT_SIGN_SRC</a></li><li><a href="arch/x86/constant._MM_MANT_SIGN_ZERO.html">arch::x86::_MM_MANT_SIGN_ZERO</a></li><li><a href="arch/x86/constant._MM_MASK_DENORM.html">arch::x86::_MM_MASK_DENORM</a></li><li><a href="arch/x86/constant._MM_MASK_DIV_ZERO.html">arch::x86::_MM_MASK_DIV_ZERO</a></li><li><a href="arch/x86/constant._MM_MASK_INEXACT.html">arch::x86::_MM_MASK_INEXACT</a></li><li><a href="arch/x86/constant._MM_MASK_INVALID.html">arch::x86::_MM_MASK_INVALID</a></li><li><a href="arch/x86/constant._MM_MASK_MASK.html">arch::x86::_MM_MASK_MASK</a></li><li><a href="arch/x86/constant._MM_MASK_OVERFLOW.html">arch::x86::_MM_MASK_OVERFLOW</a></li><li><a href="arch/x86/constant._MM_MASK_UNDERFLOW.html">arch::x86::_MM_MASK_UNDERFLOW</a></li><li><a href="arch/x86/constant._MM_PERM_AAAA.html">arch::x86::_MM_PERM_AAAA</a></li><li><a href="arch/x86/constant._MM_PERM_AAAB.html">arch::x86::_MM_PERM_AAAB</a></li><li><a href="arch/x86/constant._MM_PERM_AAAC.html">arch::x86::_MM_PERM_AAAC</a></li><li><a href="arch/x86/constant._MM_PERM_AAAD.html">arch::x86::_MM_PERM_AAAD</a></li><li><a href="arch/x86/constant._MM_PERM_AABA.html">arch::x86::_MM_PERM_AABA</a></li><li><a href="arch/x86/constant._MM_PERM_AABB.html">arch::x86::_MM_PERM_AABB</a></li><li><a href="arch/x86/constant._MM_PERM_AABC.html">arch::x86::_MM_PERM_AABC</a></li><li><a href="arch/x86/constant._MM_PERM_AABD.html">arch::x86::_MM_PERM_AABD</a></li><li><a href="arch/x86/constant._MM_PERM_AACA.html">arch::x86::_MM_PERM_AACA</a></li><li><a href="arch/x86/constant._MM_PERM_AACB.html">arch::x86::_MM_PERM_AACB</a></li><li><a href="arch/x86/constant._MM_PERM_AACC.html">arch::x86::_MM_PERM_AACC</a></li><li><a href="arch/x86/constant._MM_PERM_AACD.html">arch::x86::_MM_PERM_AACD</a></li><li><a href="arch/x86/constant._MM_PERM_AADA.html">arch::x86::_MM_PERM_AADA</a></li><li><a href="arch/x86/constant._MM_PERM_AADB.html">arch::x86::_MM_PERM_AADB</a></li><li><a href="arch/x86/constant._MM_PERM_AADC.html">arch::x86::_MM_PERM_AADC</a></li><li><a href="arch/x86/constant._MM_PERM_AADD.html">arch::x86::_MM_PERM_AADD</a></li><li><a href="arch/x86/constant._MM_PERM_ABAA.html">arch::x86::_MM_PERM_ABAA</a></li><li><a href="arch/x86/constant._MM_PERM_ABAB.html">arch::x86::_MM_PERM_ABAB</a></li><li><a href="arch/x86/constant._MM_PERM_ABAC.html">arch::x86::_MM_PERM_ABAC</a></li><li><a href="arch/x86/constant._MM_PERM_ABAD.html">arch::x86::_MM_PERM_ABAD</a></li><li><a href="arch/x86/constant._MM_PERM_ABBA.html">arch::x86::_MM_PERM_ABBA</a></li><li><a href="arch/x86/constant._MM_PERM_ABBB.html">arch::x86::_MM_PERM_ABBB</a></li><li><a href="arch/x86/constant._MM_PERM_ABBC.html">arch::x86::_MM_PERM_ABBC</a></li><li><a href="arch/x86/constant._MM_PERM_ABBD.html">arch::x86::_MM_PERM_ABBD</a></li><li><a href="arch/x86/constant._MM_PERM_ABCA.html">arch::x86::_MM_PERM_ABCA</a></li><li><a href="arch/x86/constant._MM_PERM_ABCB.html">arch::x86::_MM_PERM_ABCB</a></li><li><a href="arch/x86/constant._MM_PERM_ABCC.html">arch::x86::_MM_PERM_ABCC</a></li><li><a href="arch/x86/constant._MM_PERM_ABCD.html">arch::x86::_MM_PERM_ABCD</a></li><li><a href="arch/x86/constant._MM_PERM_ABDA.html">arch::x86::_MM_PERM_ABDA</a></li><li><a href="arch/x86/constant._MM_PERM_ABDB.html">arch::x86::_MM_PERM_ABDB</a></li><li><a href="arch/x86/constant._MM_PERM_ABDC.html">arch::x86::_MM_PERM_ABDC</a></li><li><a href="arch/x86/constant._MM_PERM_ABDD.html">arch::x86::_MM_PERM_ABDD</a></li><li><a href="arch/x86/constant._MM_PERM_ACAA.html">arch::x86::_MM_PERM_ACAA</a></li><li><a href="arch/x86/constant._MM_PERM_ACAB.html">arch::x86::_MM_PERM_ACAB</a></li><li><a href="arch/x86/constant._MM_PERM_ACAC.html">arch::x86::_MM_PERM_ACAC</a></li><li><a href="arch/x86/constant._MM_PERM_ACAD.html">arch::x86::_MM_PERM_ACAD</a></li><li><a href="arch/x86/constant._MM_PERM_ACBA.html">arch::x86::_MM_PERM_ACBA</a></li><li><a href="arch/x86/constant._MM_PERM_ACBB.html">arch::x86::_MM_PERM_ACBB</a></li><li><a href="arch/x86/constant._MM_PERM_ACBC.html">arch::x86::_MM_PERM_ACBC</a></li><li><a href="arch/x86/constant._MM_PERM_ACBD.html">arch::x86::_MM_PERM_ACBD</a></li><li><a href="arch/x86/constant._MM_PERM_ACCA.html">arch::x86::_MM_PERM_ACCA</a></li><li><a href="arch/x86/constant._MM_PERM_ACCB.html">arch::x86::_MM_PERM_ACCB</a></li><li><a href="arch/x86/constant._MM_PERM_ACCC.html">arch::x86::_MM_PERM_ACCC</a></li><li><a href="arch/x86/constant._MM_PERM_ACCD.html">arch::x86::_MM_PERM_ACCD</a></li><li><a href="arch/x86/constant._MM_PERM_ACDA.html">arch::x86::_MM_PERM_ACDA</a></li><li><a href="arch/x86/constant._MM_PERM_ACDB.html">arch::x86::_MM_PERM_ACDB</a></li><li><a href="arch/x86/constant._MM_PERM_ACDC.html">arch::x86::_MM_PERM_ACDC</a></li><li><a href="arch/x86/constant._MM_PERM_ACDD.html">arch::x86::_MM_PERM_ACDD</a></li><li><a href="arch/x86/constant._MM_PERM_ADAA.html">arch::x86::_MM_PERM_ADAA</a></li><li><a href="arch/x86/constant._MM_PERM_ADAB.html">arch::x86::_MM_PERM_ADAB</a></li><li><a href="arch/x86/constant._MM_PERM_ADAC.html">arch::x86::_MM_PERM_ADAC</a></li><li><a href="arch/x86/constant._MM_PERM_ADAD.html">arch::x86::_MM_PERM_ADAD</a></li><li><a href="arch/x86/constant._MM_PERM_ADBA.html">arch::x86::_MM_PERM_ADBA</a></li><li><a href="arch/x86/constant._MM_PERM_ADBB.html">arch::x86::_MM_PERM_ADBB</a></li><li><a href="arch/x86/constant._MM_PERM_ADBC.html">arch::x86::_MM_PERM_ADBC</a></li><li><a href="arch/x86/constant._MM_PERM_ADBD.html">arch::x86::_MM_PERM_ADBD</a></li><li><a href="arch/x86/constant._MM_PERM_ADCA.html">arch::x86::_MM_PERM_ADCA</a></li><li><a href="arch/x86/constant._MM_PERM_ADCB.html">arch::x86::_MM_PERM_ADCB</a></li><li><a href="arch/x86/constant._MM_PERM_ADCC.html">arch::x86::_MM_PERM_ADCC</a></li><li><a href="arch/x86/constant._MM_PERM_ADCD.html">arch::x86::_MM_PERM_ADCD</a></li><li><a href="arch/x86/constant._MM_PERM_ADDA.html">arch::x86::_MM_PERM_ADDA</a></li><li><a href="arch/x86/constant._MM_PERM_ADDB.html">arch::x86::_MM_PERM_ADDB</a></li><li><a href="arch/x86/constant._MM_PERM_ADDC.html">arch::x86::_MM_PERM_ADDC</a></li><li><a href="arch/x86/constant._MM_PERM_ADDD.html">arch::x86::_MM_PERM_ADDD</a></li><li><a href="arch/x86/constant._MM_PERM_BAAA.html">arch::x86::_MM_PERM_BAAA</a></li><li><a href="arch/x86/constant._MM_PERM_BAAB.html">arch::x86::_MM_PERM_BAAB</a></li><li><a href="arch/x86/constant._MM_PERM_BAAC.html">arch::x86::_MM_PERM_BAAC</a></li><li><a href="arch/x86/constant._MM_PERM_BAAD.html">arch::x86::_MM_PERM_BAAD</a></li><li><a href="arch/x86/constant._MM_PERM_BABA.html">arch::x86::_MM_PERM_BABA</a></li><li><a href="arch/x86/constant._MM_PERM_BABB.html">arch::x86::_MM_PERM_BABB</a></li><li><a href="arch/x86/constant._MM_PERM_BABC.html">arch::x86::_MM_PERM_BABC</a></li><li><a href="arch/x86/constant._MM_PERM_BABD.html">arch::x86::_MM_PERM_BABD</a></li><li><a href="arch/x86/constant._MM_PERM_BACA.html">arch::x86::_MM_PERM_BACA</a></li><li><a href="arch/x86/constant._MM_PERM_BACB.html">arch::x86::_MM_PERM_BACB</a></li><li><a href="arch/x86/constant._MM_PERM_BACC.html">arch::x86::_MM_PERM_BACC</a></li><li><a href="arch/x86/constant._MM_PERM_BACD.html">arch::x86::_MM_PERM_BACD</a></li><li><a href="arch/x86/constant._MM_PERM_BADA.html">arch::x86::_MM_PERM_BADA</a></li><li><a href="arch/x86/constant._MM_PERM_BADB.html">arch::x86::_MM_PERM_BADB</a></li><li><a href="arch/x86/constant._MM_PERM_BADC.html">arch::x86::_MM_PERM_BADC</a></li><li><a href="arch/x86/constant._MM_PERM_BADD.html">arch::x86::_MM_PERM_BADD</a></li><li><a href="arch/x86/constant._MM_PERM_BBAA.html">arch::x86::_MM_PERM_BBAA</a></li><li><a href="arch/x86/constant._MM_PERM_BBAB.html">arch::x86::_MM_PERM_BBAB</a></li><li><a href="arch/x86/constant._MM_PERM_BBAC.html">arch::x86::_MM_PERM_BBAC</a></li><li><a href="arch/x86/constant._MM_PERM_BBAD.html">arch::x86::_MM_PERM_BBAD</a></li><li><a href="arch/x86/constant._MM_PERM_BBBA.html">arch::x86::_MM_PERM_BBBA</a></li><li><a href="arch/x86/constant._MM_PERM_BBBB.html">arch::x86::_MM_PERM_BBBB</a></li><li><a href="arch/x86/constant._MM_PERM_BBBC.html">arch::x86::_MM_PERM_BBBC</a></li><li><a href="arch/x86/constant._MM_PERM_BBBD.html">arch::x86::_MM_PERM_BBBD</a></li><li><a href="arch/x86/constant._MM_PERM_BBCA.html">arch::x86::_MM_PERM_BBCA</a></li><li><a href="arch/x86/constant._MM_PERM_BBCB.html">arch::x86::_MM_PERM_BBCB</a></li><li><a href="arch/x86/constant._MM_PERM_BBCC.html">arch::x86::_MM_PERM_BBCC</a></li><li><a href="arch/x86/constant._MM_PERM_BBCD.html">arch::x86::_MM_PERM_BBCD</a></li><li><a href="arch/x86/constant._MM_PERM_BBDA.html">arch::x86::_MM_PERM_BBDA</a></li><li><a href="arch/x86/constant._MM_PERM_BBDB.html">arch::x86::_MM_PERM_BBDB</a></li><li><a href="arch/x86/constant._MM_PERM_BBDC.html">arch::x86::_MM_PERM_BBDC</a></li><li><a href="arch/x86/constant._MM_PERM_BBDD.html">arch::x86::_MM_PERM_BBDD</a></li><li><a href="arch/x86/constant._MM_PERM_BCAA.html">arch::x86::_MM_PERM_BCAA</a></li><li><a href="arch/x86/constant._MM_PERM_BCAB.html">arch::x86::_MM_PERM_BCAB</a></li><li><a href="arch/x86/constant._MM_PERM_BCAC.html">arch::x86::_MM_PERM_BCAC</a></li><li><a href="arch/x86/constant._MM_PERM_BCAD.html">arch::x86::_MM_PERM_BCAD</a></li><li><a href="arch/x86/constant._MM_PERM_BCBA.html">arch::x86::_MM_PERM_BCBA</a></li><li><a href="arch/x86/constant._MM_PERM_BCBB.html">arch::x86::_MM_PERM_BCBB</a></li><li><a href="arch/x86/constant._MM_PERM_BCBC.html">arch::x86::_MM_PERM_BCBC</a></li><li><a href="arch/x86/constant._MM_PERM_BCBD.html">arch::x86::_MM_PERM_BCBD</a></li><li><a href="arch/x86/constant._MM_PERM_BCCA.html">arch::x86::_MM_PERM_BCCA</a></li><li><a href="arch/x86/constant._MM_PERM_BCCB.html">arch::x86::_MM_PERM_BCCB</a></li><li><a href="arch/x86/constant._MM_PERM_BCCC.html">arch::x86::_MM_PERM_BCCC</a></li><li><a href="arch/x86/constant._MM_PERM_BCCD.html">arch::x86::_MM_PERM_BCCD</a></li><li><a href="arch/x86/constant._MM_PERM_BCDA.html">arch::x86::_MM_PERM_BCDA</a></li><li><a href="arch/x86/constant._MM_PERM_BCDB.html">arch::x86::_MM_PERM_BCDB</a></li><li><a href="arch/x86/constant._MM_PERM_BCDC.html">arch::x86::_MM_PERM_BCDC</a></li><li><a href="arch/x86/constant._MM_PERM_BCDD.html">arch::x86::_MM_PERM_BCDD</a></li><li><a href="arch/x86/constant._MM_PERM_BDAA.html">arch::x86::_MM_PERM_BDAA</a></li><li><a href="arch/x86/constant._MM_PERM_BDAB.html">arch::x86::_MM_PERM_BDAB</a></li><li><a href="arch/x86/constant._MM_PERM_BDAC.html">arch::x86::_MM_PERM_BDAC</a></li><li><a href="arch/x86/constant._MM_PERM_BDAD.html">arch::x86::_MM_PERM_BDAD</a></li><li><a href="arch/x86/constant._MM_PERM_BDBA.html">arch::x86::_MM_PERM_BDBA</a></li><li><a href="arch/x86/constant._MM_PERM_BDBB.html">arch::x86::_MM_PERM_BDBB</a></li><li><a href="arch/x86/constant._MM_PERM_BDBC.html">arch::x86::_MM_PERM_BDBC</a></li><li><a href="arch/x86/constant._MM_PERM_BDBD.html">arch::x86::_MM_PERM_BDBD</a></li><li><a href="arch/x86/constant._MM_PERM_BDCA.html">arch::x86::_MM_PERM_BDCA</a></li><li><a href="arch/x86/constant._MM_PERM_BDCB.html">arch::x86::_MM_PERM_BDCB</a></li><li><a href="arch/x86/constant._MM_PERM_BDCC.html">arch::x86::_MM_PERM_BDCC</a></li><li><a href="arch/x86/constant._MM_PERM_BDCD.html">arch::x86::_MM_PERM_BDCD</a></li><li><a href="arch/x86/constant._MM_PERM_BDDA.html">arch::x86::_MM_PERM_BDDA</a></li><li><a href="arch/x86/constant._MM_PERM_BDDB.html">arch::x86::_MM_PERM_BDDB</a></li><li><a href="arch/x86/constant._MM_PERM_BDDC.html">arch::x86::_MM_PERM_BDDC</a></li><li><a href="arch/x86/constant._MM_PERM_BDDD.html">arch::x86::_MM_PERM_BDDD</a></li><li><a href="arch/x86/constant._MM_PERM_CAAA.html">arch::x86::_MM_PERM_CAAA</a></li><li><a href="arch/x86/constant._MM_PERM_CAAB.html">arch::x86::_MM_PERM_CAAB</a></li><li><a href="arch/x86/constant._MM_PERM_CAAC.html">arch::x86::_MM_PERM_CAAC</a></li><li><a href="arch/x86/constant._MM_PERM_CAAD.html">arch::x86::_MM_PERM_CAAD</a></li><li><a href="arch/x86/constant._MM_PERM_CABA.html">arch::x86::_MM_PERM_CABA</a></li><li><a href="arch/x86/constant._MM_PERM_CABB.html">arch::x86::_MM_PERM_CABB</a></li><li><a href="arch/x86/constant._MM_PERM_CABC.html">arch::x86::_MM_PERM_CABC</a></li><li><a href="arch/x86/constant._MM_PERM_CABD.html">arch::x86::_MM_PERM_CABD</a></li><li><a href="arch/x86/constant._MM_PERM_CACA.html">arch::x86::_MM_PERM_CACA</a></li><li><a href="arch/x86/constant._MM_PERM_CACB.html">arch::x86::_MM_PERM_CACB</a></li><li><a href="arch/x86/constant._MM_PERM_CACC.html">arch::x86::_MM_PERM_CACC</a></li><li><a href="arch/x86/constant._MM_PERM_CACD.html">arch::x86::_MM_PERM_CACD</a></li><li><a href="arch/x86/constant._MM_PERM_CADA.html">arch::x86::_MM_PERM_CADA</a></li><li><a href="arch/x86/constant._MM_PERM_CADB.html">arch::x86::_MM_PERM_CADB</a></li><li><a href="arch/x86/constant._MM_PERM_CADC.html">arch::x86::_MM_PERM_CADC</a></li><li><a href="arch/x86/constant._MM_PERM_CADD.html">arch::x86::_MM_PERM_CADD</a></li><li><a href="arch/x86/constant._MM_PERM_CBAA.html">arch::x86::_MM_PERM_CBAA</a></li><li><a href="arch/x86/constant._MM_PERM_CBAB.html">arch::x86::_MM_PERM_CBAB</a></li><li><a href="arch/x86/constant._MM_PERM_CBAC.html">arch::x86::_MM_PERM_CBAC</a></li><li><a href="arch/x86/constant._MM_PERM_CBAD.html">arch::x86::_MM_PERM_CBAD</a></li><li><a href="arch/x86/constant._MM_PERM_CBBA.html">arch::x86::_MM_PERM_CBBA</a></li><li><a href="arch/x86/constant._MM_PERM_CBBB.html">arch::x86::_MM_PERM_CBBB</a></li><li><a href="arch/x86/constant._MM_PERM_CBBC.html">arch::x86::_MM_PERM_CBBC</a></li><li><a href="arch/x86/constant._MM_PERM_CBBD.html">arch::x86::_MM_PERM_CBBD</a></li><li><a href="arch/x86/constant._MM_PERM_CBCA.html">arch::x86::_MM_PERM_CBCA</a></li><li><a href="arch/x86/constant._MM_PERM_CBCB.html">arch::x86::_MM_PERM_CBCB</a></li><li><a href="arch/x86/constant._MM_PERM_CBCC.html">arch::x86::_MM_PERM_CBCC</a></li><li><a href="arch/x86/constant._MM_PERM_CBCD.html">arch::x86::_MM_PERM_CBCD</a></li><li><a href="arch/x86/constant._MM_PERM_CBDA.html">arch::x86::_MM_PERM_CBDA</a></li><li><a href="arch/x86/constant._MM_PERM_CBDB.html">arch::x86::_MM_PERM_CBDB</a></li><li><a href="arch/x86/constant._MM_PERM_CBDC.html">arch::x86::_MM_PERM_CBDC</a></li><li><a href="arch/x86/constant._MM_PERM_CBDD.html">arch::x86::_MM_PERM_CBDD</a></li><li><a href="arch/x86/constant._MM_PERM_CCAA.html">arch::x86::_MM_PERM_CCAA</a></li><li><a href="arch/x86/constant._MM_PERM_CCAB.html">arch::x86::_MM_PERM_CCAB</a></li><li><a href="arch/x86/constant._MM_PERM_CCAC.html">arch::x86::_MM_PERM_CCAC</a></li><li><a href="arch/x86/constant._MM_PERM_CCAD.html">arch::x86::_MM_PERM_CCAD</a></li><li><a href="arch/x86/constant._MM_PERM_CCBA.html">arch::x86::_MM_PERM_CCBA</a></li><li><a href="arch/x86/constant._MM_PERM_CCBB.html">arch::x86::_MM_PERM_CCBB</a></li><li><a href="arch/x86/constant._MM_PERM_CCBC.html">arch::x86::_MM_PERM_CCBC</a></li><li><a href="arch/x86/constant._MM_PERM_CCBD.html">arch::x86::_MM_PERM_CCBD</a></li><li><a href="arch/x86/constant._MM_PERM_CCCA.html">arch::x86::_MM_PERM_CCCA</a></li><li><a href="arch/x86/constant._MM_PERM_CCCB.html">arch::x86::_MM_PERM_CCCB</a></li><li><a href="arch/x86/constant._MM_PERM_CCCC.html">arch::x86::_MM_PERM_CCCC</a></li><li><a href="arch/x86/constant._MM_PERM_CCCD.html">arch::x86::_MM_PERM_CCCD</a></li><li><a href="arch/x86/constant._MM_PERM_CCDA.html">arch::x86::_MM_PERM_CCDA</a></li><li><a href="arch/x86/constant._MM_PERM_CCDB.html">arch::x86::_MM_PERM_CCDB</a></li><li><a href="arch/x86/constant._MM_PERM_CCDC.html">arch::x86::_MM_PERM_CCDC</a></li><li><a href="arch/x86/constant._MM_PERM_CCDD.html">arch::x86::_MM_PERM_CCDD</a></li><li><a href="arch/x86/constant._MM_PERM_CDAA.html">arch::x86::_MM_PERM_CDAA</a></li><li><a href="arch/x86/constant._MM_PERM_CDAB.html">arch::x86::_MM_PERM_CDAB</a></li><li><a href="arch/x86/constant._MM_PERM_CDAC.html">arch::x86::_MM_PERM_CDAC</a></li><li><a href="arch/x86/constant._MM_PERM_CDAD.html">arch::x86::_MM_PERM_CDAD</a></li><li><a href="arch/x86/constant._MM_PERM_CDBA.html">arch::x86::_MM_PERM_CDBA</a></li><li><a href="arch/x86/constant._MM_PERM_CDBB.html">arch::x86::_MM_PERM_CDBB</a></li><li><a href="arch/x86/constant._MM_PERM_CDBC.html">arch::x86::_MM_PERM_CDBC</a></li><li><a href="arch/x86/constant._MM_PERM_CDBD.html">arch::x86::_MM_PERM_CDBD</a></li><li><a href="arch/x86/constant._MM_PERM_CDCA.html">arch::x86::_MM_PERM_CDCA</a></li><li><a href="arch/x86/constant._MM_PERM_CDCB.html">arch::x86::_MM_PERM_CDCB</a></li><li><a href="arch/x86/constant._MM_PERM_CDCC.html">arch::x86::_MM_PERM_CDCC</a></li><li><a href="arch/x86/constant._MM_PERM_CDCD.html">arch::x86::_MM_PERM_CDCD</a></li><li><a href="arch/x86/constant._MM_PERM_CDDA.html">arch::x86::_MM_PERM_CDDA</a></li><li><a href="arch/x86/constant._MM_PERM_CDDB.html">arch::x86::_MM_PERM_CDDB</a></li><li><a href="arch/x86/constant._MM_PERM_CDDC.html">arch::x86::_MM_PERM_CDDC</a></li><li><a href="arch/x86/constant._MM_PERM_CDDD.html">arch::x86::_MM_PERM_CDDD</a></li><li><a href="arch/x86/constant._MM_PERM_DAAA.html">arch::x86::_MM_PERM_DAAA</a></li><li><a href="arch/x86/constant._MM_PERM_DAAB.html">arch::x86::_MM_PERM_DAAB</a></li><li><a href="arch/x86/constant._MM_PERM_DAAC.html">arch::x86::_MM_PERM_DAAC</a></li><li><a href="arch/x86/constant._MM_PERM_DAAD.html">arch::x86::_MM_PERM_DAAD</a></li><li><a href="arch/x86/constant._MM_PERM_DABA.html">arch::x86::_MM_PERM_DABA</a></li><li><a href="arch/x86/constant._MM_PERM_DABB.html">arch::x86::_MM_PERM_DABB</a></li><li><a href="arch/x86/constant._MM_PERM_DABC.html">arch::x86::_MM_PERM_DABC</a></li><li><a href="arch/x86/constant._MM_PERM_DABD.html">arch::x86::_MM_PERM_DABD</a></li><li><a href="arch/x86/constant._MM_PERM_DACA.html">arch::x86::_MM_PERM_DACA</a></li><li><a href="arch/x86/constant._MM_PERM_DACB.html">arch::x86::_MM_PERM_DACB</a></li><li><a href="arch/x86/constant._MM_PERM_DACC.html">arch::x86::_MM_PERM_DACC</a></li><li><a href="arch/x86/constant._MM_PERM_DACD.html">arch::x86::_MM_PERM_DACD</a></li><li><a href="arch/x86/constant._MM_PERM_DADA.html">arch::x86::_MM_PERM_DADA</a></li><li><a href="arch/x86/constant._MM_PERM_DADB.html">arch::x86::_MM_PERM_DADB</a></li><li><a href="arch/x86/constant._MM_PERM_DADC.html">arch::x86::_MM_PERM_DADC</a></li><li><a href="arch/x86/constant._MM_PERM_DADD.html">arch::x86::_MM_PERM_DADD</a></li><li><a href="arch/x86/constant._MM_PERM_DBAA.html">arch::x86::_MM_PERM_DBAA</a></li><li><a href="arch/x86/constant._MM_PERM_DBAB.html">arch::x86::_MM_PERM_DBAB</a></li><li><a href="arch/x86/constant._MM_PERM_DBAC.html">arch::x86::_MM_PERM_DBAC</a></li><li><a href="arch/x86/constant._MM_PERM_DBAD.html">arch::x86::_MM_PERM_DBAD</a></li><li><a href="arch/x86/constant._MM_PERM_DBBA.html">arch::x86::_MM_PERM_DBBA</a></li><li><a href="arch/x86/constant._MM_PERM_DBBB.html">arch::x86::_MM_PERM_DBBB</a></li><li><a href="arch/x86/constant._MM_PERM_DBBC.html">arch::x86::_MM_PERM_DBBC</a></li><li><a href="arch/x86/constant._MM_PERM_DBBD.html">arch::x86::_MM_PERM_DBBD</a></li><li><a href="arch/x86/constant._MM_PERM_DBCA.html">arch::x86::_MM_PERM_DBCA</a></li><li><a href="arch/x86/constant._MM_PERM_DBCB.html">arch::x86::_MM_PERM_DBCB</a></li><li><a href="arch/x86/constant._MM_PERM_DBCC.html">arch::x86::_MM_PERM_DBCC</a></li><li><a href="arch/x86/constant._MM_PERM_DBCD.html">arch::x86::_MM_PERM_DBCD</a></li><li><a href="arch/x86/constant._MM_PERM_DBDA.html">arch::x86::_MM_PERM_DBDA</a></li><li><a href="arch/x86/constant._MM_PERM_DBDB.html">arch::x86::_MM_PERM_DBDB</a></li><li><a href="arch/x86/constant._MM_PERM_DBDC.html">arch::x86::_MM_PERM_DBDC</a></li><li><a href="arch/x86/constant._MM_PERM_DBDD.html">arch::x86::_MM_PERM_DBDD</a></li><li><a href="arch/x86/constant._MM_PERM_DCAA.html">arch::x86::_MM_PERM_DCAA</a></li><li><a href="arch/x86/constant._MM_PERM_DCAB.html">arch::x86::_MM_PERM_DCAB</a></li><li><a href="arch/x86/constant._MM_PERM_DCAC.html">arch::x86::_MM_PERM_DCAC</a></li><li><a href="arch/x86/constant._MM_PERM_DCAD.html">arch::x86::_MM_PERM_DCAD</a></li><li><a href="arch/x86/constant._MM_PERM_DCBA.html">arch::x86::_MM_PERM_DCBA</a></li><li><a href="arch/x86/constant._MM_PERM_DCBB.html">arch::x86::_MM_PERM_DCBB</a></li><li><a href="arch/x86/constant._MM_PERM_DCBC.html">arch::x86::_MM_PERM_DCBC</a></li><li><a href="arch/x86/constant._MM_PERM_DCBD.html">arch::x86::_MM_PERM_DCBD</a></li><li><a href="arch/x86/constant._MM_PERM_DCCA.html">arch::x86::_MM_PERM_DCCA</a></li><li><a href="arch/x86/constant._MM_PERM_DCCB.html">arch::x86::_MM_PERM_DCCB</a></li><li><a href="arch/x86/constant._MM_PERM_DCCC.html">arch::x86::_MM_PERM_DCCC</a></li><li><a href="arch/x86/constant._MM_PERM_DCCD.html">arch::x86::_MM_PERM_DCCD</a></li><li><a href="arch/x86/constant._MM_PERM_DCDA.html">arch::x86::_MM_PERM_DCDA</a></li><li><a href="arch/x86/constant._MM_PERM_DCDB.html">arch::x86::_MM_PERM_DCDB</a></li><li><a href="arch/x86/constant._MM_PERM_DCDC.html">arch::x86::_MM_PERM_DCDC</a></li><li><a href="arch/x86/constant._MM_PERM_DCDD.html">arch::x86::_MM_PERM_DCDD</a></li><li><a href="arch/x86/constant._MM_PERM_DDAA.html">arch::x86::_MM_PERM_DDAA</a></li><li><a href="arch/x86/constant._MM_PERM_DDAB.html">arch::x86::_MM_PERM_DDAB</a></li><li><a href="arch/x86/constant._MM_PERM_DDAC.html">arch::x86::_MM_PERM_DDAC</a></li><li><a href="arch/x86/constant._MM_PERM_DDAD.html">arch::x86::_MM_PERM_DDAD</a></li><li><a href="arch/x86/constant._MM_PERM_DDBA.html">arch::x86::_MM_PERM_DDBA</a></li><li><a href="arch/x86/constant._MM_PERM_DDBB.html">arch::x86::_MM_PERM_DDBB</a></li><li><a href="arch/x86/constant._MM_PERM_DDBC.html">arch::x86::_MM_PERM_DDBC</a></li><li><a href="arch/x86/constant._MM_PERM_DDBD.html">arch::x86::_MM_PERM_DDBD</a></li><li><a href="arch/x86/constant._MM_PERM_DDCA.html">arch::x86::_MM_PERM_DDCA</a></li><li><a href="arch/x86/constant._MM_PERM_DDCB.html">arch::x86::_MM_PERM_DDCB</a></li><li><a href="arch/x86/constant._MM_PERM_DDCC.html">arch::x86::_MM_PERM_DDCC</a></li><li><a href="arch/x86/constant._MM_PERM_DDCD.html">arch::x86::_MM_PERM_DDCD</a></li><li><a href="arch/x86/constant._MM_PERM_DDDA.html">arch::x86::_MM_PERM_DDDA</a></li><li><a href="arch/x86/constant._MM_PERM_DDDB.html">arch::x86::_MM_PERM_DDDB</a></li><li><a href="arch/x86/constant._MM_PERM_DDDC.html">arch::x86::_MM_PERM_DDDC</a></li><li><a href="arch/x86/constant._MM_PERM_DDDD.html">arch::x86::_MM_PERM_DDDD</a></li><li><a href="arch/x86/constant._MM_ROUND_DOWN.html">arch::x86::_MM_ROUND_DOWN</a></li><li><a href="arch/x86/constant._MM_ROUND_MASK.html">arch::x86::_MM_ROUND_MASK</a></li><li><a href="arch/x86/constant._MM_ROUND_NEAREST.html">arch::x86::_MM_ROUND_NEAREST</a></li><li><a href="arch/x86/constant._MM_ROUND_TOWARD_ZERO.html">arch::x86::_MM_ROUND_TOWARD_ZERO</a></li><li><a href="arch/x86/constant._MM_ROUND_UP.html">arch::x86::_MM_ROUND_UP</a></li><li><a href="arch/x86/constant._SIDD_BIT_MASK.html">arch::x86::_SIDD_BIT_MASK</a></li><li><a href="arch/x86/constant._SIDD_CMP_EQUAL_ANY.html">arch::x86::_SIDD_CMP_EQUAL_ANY</a></li><li><a href="arch/x86/constant._SIDD_CMP_EQUAL_EACH.html">arch::x86::_SIDD_CMP_EQUAL_EACH</a></li><li><a href="arch/x86/constant._SIDD_CMP_EQUAL_ORDERED.html">arch::x86::_SIDD_CMP_EQUAL_ORDERED</a></li><li><a href="arch/x86/constant._SIDD_CMP_RANGES.html">arch::x86::_SIDD_CMP_RANGES</a></li><li><a href="arch/x86/constant._SIDD_LEAST_SIGNIFICANT.html">arch::x86::_SIDD_LEAST_SIGNIFICANT</a></li><li><a href="arch/x86/constant._SIDD_MASKED_NEGATIVE_POLARITY.html">arch::x86::_SIDD_MASKED_NEGATIVE_POLARITY</a></li><li><a href="arch/x86/constant._SIDD_MASKED_POSITIVE_POLARITY.html">arch::x86::_SIDD_MASKED_POSITIVE_POLARITY</a></li><li><a href="arch/x86/constant._SIDD_MOST_SIGNIFICANT.html">arch::x86::_SIDD_MOST_SIGNIFICANT</a></li><li><a href="arch/x86/constant._SIDD_NEGATIVE_POLARITY.html">arch::x86::_SIDD_NEGATIVE_POLARITY</a></li><li><a href="arch/x86/constant._SIDD_POSITIVE_POLARITY.html">arch::x86::_SIDD_POSITIVE_POLARITY</a></li><li><a href="arch/x86/constant._SIDD_SBYTE_OPS.html">arch::x86::_SIDD_SBYTE_OPS</a></li><li><a href="arch/x86/constant._SIDD_SWORD_OPS.html">arch::x86::_SIDD_SWORD_OPS</a></li><li><a href="arch/x86/constant._SIDD_UBYTE_OPS.html">arch::x86::_SIDD_UBYTE_OPS</a></li><li><a href="arch/x86/constant._SIDD_UNIT_MASK.html">arch::x86::_SIDD_UNIT_MASK</a></li><li><a href="arch/x86/constant._SIDD_UWORD_OPS.html">arch::x86::_SIDD_UWORD_OPS</a></li><li><a href="arch/x86/constant._XABORT_CAPACITY.html">arch::x86::_XABORT_CAPACITY</a></li><li><a href="arch/x86/constant._XABORT_CONFLICT.html">arch::x86::_XABORT_CONFLICT</a></li><li><a href="arch/x86/constant._XABORT_DEBUG.html">arch::x86::_XABORT_DEBUG</a></li><li><a href="arch/x86/constant._XABORT_EXPLICIT.html">arch::x86::_XABORT_EXPLICIT</a></li><li><a href="arch/x86/constant._XABORT_NESTED.html">arch::x86::_XABORT_NESTED</a></li><li><a href="arch/x86/constant._XABORT_RETRY.html">arch::x86::_XABORT_RETRY</a></li><li><a href="arch/x86/constant._XBEGIN_STARTED.html">arch::x86::_XBEGIN_STARTED</a></li><li><a href="arch/x86/constant._XCR_XFEATURE_ENABLED_MASK.html">arch::x86::_XCR_XFEATURE_ENABLED_MASK</a></li><li><a href="arch/x86_64/constant._CMP_EQ_OQ.html">arch::x86_64::_CMP_EQ_OQ</a></li><li><a href="arch/x86_64/constant._CMP_EQ_OS.html">arch::x86_64::_CMP_EQ_OS</a></li><li><a href="arch/x86_64/constant._CMP_EQ_UQ.html">arch::x86_64::_CMP_EQ_UQ</a></li><li><a href="arch/x86_64/constant._CMP_EQ_US.html">arch::x86_64::_CMP_EQ_US</a></li><li><a href="arch/x86_64/constant._CMP_FALSE_OQ.html">arch::x86_64::_CMP_FALSE_OQ</a></li><li><a href="arch/x86_64/constant._CMP_FALSE_OS.html">arch::x86_64::_CMP_FALSE_OS</a></li><li><a href="arch/x86_64/constant._CMP_GE_OQ.html">arch::x86_64::_CMP_GE_OQ</a></li><li><a href="arch/x86_64/constant._CMP_GE_OS.html">arch::x86_64::_CMP_GE_OS</a></li><li><a href="arch/x86_64/constant._CMP_GT_OQ.html">arch::x86_64::_CMP_GT_OQ</a></li><li><a href="arch/x86_64/constant._CMP_GT_OS.html">arch::x86_64::_CMP_GT_OS</a></li><li><a href="arch/x86_64/constant._CMP_LE_OQ.html">arch::x86_64::_CMP_LE_OQ</a></li><li><a href="arch/x86_64/constant._CMP_LE_OS.html">arch::x86_64::_CMP_LE_OS</a></li><li><a href="arch/x86_64/constant._CMP_LT_OQ.html">arch::x86_64::_CMP_LT_OQ</a></li><li><a href="arch/x86_64/constant._CMP_LT_OS.html">arch::x86_64::_CMP_LT_OS</a></li><li><a href="arch/x86_64/constant._CMP_NEQ_OQ.html">arch::x86_64::_CMP_NEQ_OQ</a></li><li><a href="arch/x86_64/constant._CMP_NEQ_OS.html">arch::x86_64::_CMP_NEQ_OS</a></li><li><a href="arch/x86_64/constant._CMP_NEQ_UQ.html">arch::x86_64::_CMP_NEQ_UQ</a></li><li><a href="arch/x86_64/constant._CMP_NEQ_US.html">arch::x86_64::_CMP_NEQ_US</a></li><li><a href="arch/x86_64/constant._CMP_NGE_UQ.html">arch::x86_64::_CMP_NGE_UQ</a></li><li><a href="arch/x86_64/constant._CMP_NGE_US.html">arch::x86_64::_CMP_NGE_US</a></li><li><a href="arch/x86_64/constant._CMP_NGT_UQ.html">arch::x86_64::_CMP_NGT_UQ</a></li><li><a href="arch/x86_64/constant._CMP_NGT_US.html">arch::x86_64::_CMP_NGT_US</a></li><li><a href="arch/x86_64/constant._CMP_NLE_UQ.html">arch::x86_64::_CMP_NLE_UQ</a></li><li><a href="arch/x86_64/constant._CMP_NLE_US.html">arch::x86_64::_CMP_NLE_US</a></li><li><a href="arch/x86_64/constant._CMP_NLT_UQ.html">arch::x86_64::_CMP_NLT_UQ</a></li><li><a href="arch/x86_64/constant._CMP_NLT_US.html">arch::x86_64::_CMP_NLT_US</a></li><li><a href="arch/x86_64/constant._CMP_ORD_Q.html">arch::x86_64::_CMP_ORD_Q</a></li><li><a href="arch/x86_64/constant._CMP_ORD_S.html">arch::x86_64::_CMP_ORD_S</a></li><li><a href="arch/x86_64/constant._CMP_TRUE_UQ.html">arch::x86_64::_CMP_TRUE_UQ</a></li><li><a href="arch/x86_64/constant._CMP_TRUE_US.html">arch::x86_64::_CMP_TRUE_US</a></li><li><a href="arch/x86_64/constant._CMP_UNORD_Q.html">arch::x86_64::_CMP_UNORD_Q</a></li><li><a href="arch/x86_64/constant._CMP_UNORD_S.html">arch::x86_64::_CMP_UNORD_S</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_EQ.html">arch::x86_64::_MM_CMPINT_EQ</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_FALSE.html">arch::x86_64::_MM_CMPINT_FALSE</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_LE.html">arch::x86_64::_MM_CMPINT_LE</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_LT.html">arch::x86_64::_MM_CMPINT_LT</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_NE.html">arch::x86_64::_MM_CMPINT_NE</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_NLE.html">arch::x86_64::_MM_CMPINT_NLE</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_NLT.html">arch::x86_64::_MM_CMPINT_NLT</a></li><li><a href="arch/x86_64/constant._MM_CMPINT_TRUE.html">arch::x86_64::_MM_CMPINT_TRUE</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_DENORM.html">arch::x86_64::_MM_EXCEPT_DENORM</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_DIV_ZERO.html">arch::x86_64::_MM_EXCEPT_DIV_ZERO</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_INEXACT.html">arch::x86_64::_MM_EXCEPT_INEXACT</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_INVALID.html">arch::x86_64::_MM_EXCEPT_INVALID</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_MASK.html">arch::x86_64::_MM_EXCEPT_MASK</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_OVERFLOW.html">arch::x86_64::_MM_EXCEPT_OVERFLOW</a></li><li><a href="arch/x86_64/constant._MM_EXCEPT_UNDERFLOW.html">arch::x86_64::_MM_EXCEPT_UNDERFLOW</a></li><li><a href="arch/x86_64/constant._MM_FLUSH_ZERO_MASK.html">arch::x86_64::_MM_FLUSH_ZERO_MASK</a></li><li><a href="arch/x86_64/constant._MM_FLUSH_ZERO_OFF.html">arch::x86_64::_MM_FLUSH_ZERO_OFF</a></li><li><a href="arch/x86_64/constant._MM_FLUSH_ZERO_ON.html">arch::x86_64::_MM_FLUSH_ZERO_ON</a></li><li><a href="arch/x86_64/constant._MM_FROUND_CEIL.html">arch::x86_64::_MM_FROUND_CEIL</a></li><li><a href="arch/x86_64/constant._MM_FROUND_CUR_DIRECTION.html">arch::x86_64::_MM_FROUND_CUR_DIRECTION</a></li><li><a href="arch/x86_64/constant._MM_FROUND_FLOOR.html">arch::x86_64::_MM_FROUND_FLOOR</a></li><li><a href="arch/x86_64/constant._MM_FROUND_NEARBYINT.html">arch::x86_64::_MM_FROUND_NEARBYINT</a></li><li><a href="arch/x86_64/constant._MM_FROUND_NINT.html">arch::x86_64::_MM_FROUND_NINT</a></li><li><a href="arch/x86_64/constant._MM_FROUND_NO_EXC.html">arch::x86_64::_MM_FROUND_NO_EXC</a></li><li><a href="arch/x86_64/constant._MM_FROUND_RAISE_EXC.html">arch::x86_64::_MM_FROUND_RAISE_EXC</a></li><li><a href="arch/x86_64/constant._MM_FROUND_RINT.html">arch::x86_64::_MM_FROUND_RINT</a></li><li><a href="arch/x86_64/constant._MM_FROUND_TO_NEAREST_INT.html">arch::x86_64::_MM_FROUND_TO_NEAREST_INT</a></li><li><a href="arch/x86_64/constant._MM_FROUND_TO_NEG_INF.html">arch::x86_64::_MM_FROUND_TO_NEG_INF</a></li><li><a href="arch/x86_64/constant._MM_FROUND_TO_POS_INF.html">arch::x86_64::_MM_FROUND_TO_POS_INF</a></li><li><a href="arch/x86_64/constant._MM_FROUND_TO_ZERO.html">arch::x86_64::_MM_FROUND_TO_ZERO</a></li><li><a href="arch/x86_64/constant._MM_FROUND_TRUNC.html">arch::x86_64::_MM_FROUND_TRUNC</a></li><li><a href="arch/x86_64/constant._MM_HINT_ET0.html">arch::x86_64::_MM_HINT_ET0</a></li><li><a href="arch/x86_64/constant._MM_HINT_ET1.html">arch::x86_64::_MM_HINT_ET1</a></li><li><a href="arch/x86_64/constant._MM_HINT_NTA.html">arch::x86_64::_MM_HINT_NTA</a></li><li><a href="arch/x86_64/constant._MM_HINT_T0.html">arch::x86_64::_MM_HINT_T0</a></li><li><a href="arch/x86_64/constant._MM_HINT_T1.html">arch::x86_64::_MM_HINT_T1</a></li><li><a href="arch/x86_64/constant._MM_HINT_T2.html">arch::x86_64::_MM_HINT_T2</a></li><li><a href="arch/x86_64/constant._MM_MANT_NORM_1_2.html">arch::x86_64::_MM_MANT_NORM_1_2</a></li><li><a href="arch/x86_64/constant._MM_MANT_NORM_P5_1.html">arch::x86_64::_MM_MANT_NORM_P5_1</a></li><li><a href="arch/x86_64/constant._MM_MANT_NORM_P5_2.html">arch::x86_64::_MM_MANT_NORM_P5_2</a></li><li><a href="arch/x86_64/constant._MM_MANT_NORM_P75_1P5.html">arch::x86_64::_MM_MANT_NORM_P75_1P5</a></li><li><a href="arch/x86_64/constant._MM_MANT_SIGN_NAN.html">arch::x86_64::_MM_MANT_SIGN_NAN</a></li><li><a href="arch/x86_64/constant._MM_MANT_SIGN_SRC.html">arch::x86_64::_MM_MANT_SIGN_SRC</a></li><li><a href="arch/x86_64/constant._MM_MANT_SIGN_ZERO.html">arch::x86_64::_MM_MANT_SIGN_ZERO</a></li><li><a href="arch/x86_64/constant._MM_MASK_DENORM.html">arch::x86_64::_MM_MASK_DENORM</a></li><li><a href="arch/x86_64/constant._MM_MASK_DIV_ZERO.html">arch::x86_64::_MM_MASK_DIV_ZERO</a></li><li><a href="arch/x86_64/constant._MM_MASK_INEXACT.html">arch::x86_64::_MM_MASK_INEXACT</a></li><li><a href="arch/x86_64/constant._MM_MASK_INVALID.html">arch::x86_64::_MM_MASK_INVALID</a></li><li><a href="arch/x86_64/constant._MM_MASK_MASK.html">arch::x86_64::_MM_MASK_MASK</a></li><li><a href="arch/x86_64/constant._MM_MASK_OVERFLOW.html">arch::x86_64::_MM_MASK_OVERFLOW</a></li><li><a href="arch/x86_64/constant._MM_MASK_UNDERFLOW.html">arch::x86_64::_MM_MASK_UNDERFLOW</a></li><li><a href="arch/x86_64/constant._MM_PERM_AAAA.html">arch::x86_64::_MM_PERM_AAAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_AAAB.html">arch::x86_64::_MM_PERM_AAAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_AAAC.html">arch::x86_64::_MM_PERM_AAAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_AAAD.html">arch::x86_64::_MM_PERM_AAAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_AABA.html">arch::x86_64::_MM_PERM_AABA</a></li><li><a href="arch/x86_64/constant._MM_PERM_AABB.html">arch::x86_64::_MM_PERM_AABB</a></li><li><a href="arch/x86_64/constant._MM_PERM_AABC.html">arch::x86_64::_MM_PERM_AABC</a></li><li><a href="arch/x86_64/constant._MM_PERM_AABD.html">arch::x86_64::_MM_PERM_AABD</a></li><li><a href="arch/x86_64/constant._MM_PERM_AACA.html">arch::x86_64::_MM_PERM_AACA</a></li><li><a href="arch/x86_64/constant._MM_PERM_AACB.html">arch::x86_64::_MM_PERM_AACB</a></li><li><a href="arch/x86_64/constant._MM_PERM_AACC.html">arch::x86_64::_MM_PERM_AACC</a></li><li><a href="arch/x86_64/constant._MM_PERM_AACD.html">arch::x86_64::_MM_PERM_AACD</a></li><li><a href="arch/x86_64/constant._MM_PERM_AADA.html">arch::x86_64::_MM_PERM_AADA</a></li><li><a href="arch/x86_64/constant._MM_PERM_AADB.html">arch::x86_64::_MM_PERM_AADB</a></li><li><a href="arch/x86_64/constant._MM_PERM_AADC.html">arch::x86_64::_MM_PERM_AADC</a></li><li><a href="arch/x86_64/constant._MM_PERM_AADD.html">arch::x86_64::_MM_PERM_AADD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABAA.html">arch::x86_64::_MM_PERM_ABAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABAB.html">arch::x86_64::_MM_PERM_ABAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABAC.html">arch::x86_64::_MM_PERM_ABAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABAD.html">arch::x86_64::_MM_PERM_ABAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABBA.html">arch::x86_64::_MM_PERM_ABBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABBB.html">arch::x86_64::_MM_PERM_ABBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABBC.html">arch::x86_64::_MM_PERM_ABBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABBD.html">arch::x86_64::_MM_PERM_ABBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABCA.html">arch::x86_64::_MM_PERM_ABCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABCB.html">arch::x86_64::_MM_PERM_ABCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABCC.html">arch::x86_64::_MM_PERM_ABCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABCD.html">arch::x86_64::_MM_PERM_ABCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABDA.html">arch::x86_64::_MM_PERM_ABDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABDB.html">arch::x86_64::_MM_PERM_ABDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABDC.html">arch::x86_64::_MM_PERM_ABDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ABDD.html">arch::x86_64::_MM_PERM_ABDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACAA.html">arch::x86_64::_MM_PERM_ACAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACAB.html">arch::x86_64::_MM_PERM_ACAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACAC.html">arch::x86_64::_MM_PERM_ACAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACAD.html">arch::x86_64::_MM_PERM_ACAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACBA.html">arch::x86_64::_MM_PERM_ACBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACBB.html">arch::x86_64::_MM_PERM_ACBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACBC.html">arch::x86_64::_MM_PERM_ACBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACBD.html">arch::x86_64::_MM_PERM_ACBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACCA.html">arch::x86_64::_MM_PERM_ACCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACCB.html">arch::x86_64::_MM_PERM_ACCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACCC.html">arch::x86_64::_MM_PERM_ACCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACCD.html">arch::x86_64::_MM_PERM_ACCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACDA.html">arch::x86_64::_MM_PERM_ACDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACDB.html">arch::x86_64::_MM_PERM_ACDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACDC.html">arch::x86_64::_MM_PERM_ACDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ACDD.html">arch::x86_64::_MM_PERM_ACDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADAA.html">arch::x86_64::_MM_PERM_ADAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADAB.html">arch::x86_64::_MM_PERM_ADAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADAC.html">arch::x86_64::_MM_PERM_ADAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADAD.html">arch::x86_64::_MM_PERM_ADAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADBA.html">arch::x86_64::_MM_PERM_ADBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADBB.html">arch::x86_64::_MM_PERM_ADBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADBC.html">arch::x86_64::_MM_PERM_ADBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADBD.html">arch::x86_64::_MM_PERM_ADBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADCA.html">arch::x86_64::_MM_PERM_ADCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADCB.html">arch::x86_64::_MM_PERM_ADCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADCC.html">arch::x86_64::_MM_PERM_ADCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADCD.html">arch::x86_64::_MM_PERM_ADCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADDA.html">arch::x86_64::_MM_PERM_ADDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADDB.html">arch::x86_64::_MM_PERM_ADDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADDC.html">arch::x86_64::_MM_PERM_ADDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_ADDD.html">arch::x86_64::_MM_PERM_ADDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BAAA.html">arch::x86_64::_MM_PERM_BAAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BAAB.html">arch::x86_64::_MM_PERM_BAAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BAAC.html">arch::x86_64::_MM_PERM_BAAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BAAD.html">arch::x86_64::_MM_PERM_BAAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BABA.html">arch::x86_64::_MM_PERM_BABA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BABB.html">arch::x86_64::_MM_PERM_BABB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BABC.html">arch::x86_64::_MM_PERM_BABC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BABD.html">arch::x86_64::_MM_PERM_BABD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BACA.html">arch::x86_64::_MM_PERM_BACA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BACB.html">arch::x86_64::_MM_PERM_BACB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BACC.html">arch::x86_64::_MM_PERM_BACC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BACD.html">arch::x86_64::_MM_PERM_BACD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BADA.html">arch::x86_64::_MM_PERM_BADA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BADB.html">arch::x86_64::_MM_PERM_BADB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BADC.html">arch::x86_64::_MM_PERM_BADC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BADD.html">arch::x86_64::_MM_PERM_BADD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBAA.html">arch::x86_64::_MM_PERM_BBAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBAB.html">arch::x86_64::_MM_PERM_BBAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBAC.html">arch::x86_64::_MM_PERM_BBAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBAD.html">arch::x86_64::_MM_PERM_BBAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBBA.html">arch::x86_64::_MM_PERM_BBBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBBB.html">arch::x86_64::_MM_PERM_BBBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBBC.html">arch::x86_64::_MM_PERM_BBBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBBD.html">arch::x86_64::_MM_PERM_BBBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBCA.html">arch::x86_64::_MM_PERM_BBCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBCB.html">arch::x86_64::_MM_PERM_BBCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBCC.html">arch::x86_64::_MM_PERM_BBCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBCD.html">arch::x86_64::_MM_PERM_BBCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBDA.html">arch::x86_64::_MM_PERM_BBDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBDB.html">arch::x86_64::_MM_PERM_BBDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBDC.html">arch::x86_64::_MM_PERM_BBDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BBDD.html">arch::x86_64::_MM_PERM_BBDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCAA.html">arch::x86_64::_MM_PERM_BCAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCAB.html">arch::x86_64::_MM_PERM_BCAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCAC.html">arch::x86_64::_MM_PERM_BCAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCAD.html">arch::x86_64::_MM_PERM_BCAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCBA.html">arch::x86_64::_MM_PERM_BCBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCBB.html">arch::x86_64::_MM_PERM_BCBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCBC.html">arch::x86_64::_MM_PERM_BCBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCBD.html">arch::x86_64::_MM_PERM_BCBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCCA.html">arch::x86_64::_MM_PERM_BCCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCCB.html">arch::x86_64::_MM_PERM_BCCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCCC.html">arch::x86_64::_MM_PERM_BCCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCCD.html">arch::x86_64::_MM_PERM_BCCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCDA.html">arch::x86_64::_MM_PERM_BCDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCDB.html">arch::x86_64::_MM_PERM_BCDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCDC.html">arch::x86_64::_MM_PERM_BCDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BCDD.html">arch::x86_64::_MM_PERM_BCDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDAA.html">arch::x86_64::_MM_PERM_BDAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDAB.html">arch::x86_64::_MM_PERM_BDAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDAC.html">arch::x86_64::_MM_PERM_BDAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDAD.html">arch::x86_64::_MM_PERM_BDAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDBA.html">arch::x86_64::_MM_PERM_BDBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDBB.html">arch::x86_64::_MM_PERM_BDBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDBC.html">arch::x86_64::_MM_PERM_BDBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDBD.html">arch::x86_64::_MM_PERM_BDBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDCA.html">arch::x86_64::_MM_PERM_BDCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDCB.html">arch::x86_64::_MM_PERM_BDCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDCC.html">arch::x86_64::_MM_PERM_BDCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDCD.html">arch::x86_64::_MM_PERM_BDCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDDA.html">arch::x86_64::_MM_PERM_BDDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDDB.html">arch::x86_64::_MM_PERM_BDDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDDC.html">arch::x86_64::_MM_PERM_BDDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_BDDD.html">arch::x86_64::_MM_PERM_BDDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CAAA.html">arch::x86_64::_MM_PERM_CAAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CAAB.html">arch::x86_64::_MM_PERM_CAAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CAAC.html">arch::x86_64::_MM_PERM_CAAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CAAD.html">arch::x86_64::_MM_PERM_CAAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CABA.html">arch::x86_64::_MM_PERM_CABA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CABB.html">arch::x86_64::_MM_PERM_CABB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CABC.html">arch::x86_64::_MM_PERM_CABC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CABD.html">arch::x86_64::_MM_PERM_CABD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CACA.html">arch::x86_64::_MM_PERM_CACA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CACB.html">arch::x86_64::_MM_PERM_CACB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CACC.html">arch::x86_64::_MM_PERM_CACC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CACD.html">arch::x86_64::_MM_PERM_CACD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CADA.html">arch::x86_64::_MM_PERM_CADA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CADB.html">arch::x86_64::_MM_PERM_CADB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CADC.html">arch::x86_64::_MM_PERM_CADC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CADD.html">arch::x86_64::_MM_PERM_CADD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBAA.html">arch::x86_64::_MM_PERM_CBAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBAB.html">arch::x86_64::_MM_PERM_CBAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBAC.html">arch::x86_64::_MM_PERM_CBAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBAD.html">arch::x86_64::_MM_PERM_CBAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBBA.html">arch::x86_64::_MM_PERM_CBBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBBB.html">arch::x86_64::_MM_PERM_CBBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBBC.html">arch::x86_64::_MM_PERM_CBBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBBD.html">arch::x86_64::_MM_PERM_CBBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBCA.html">arch::x86_64::_MM_PERM_CBCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBCB.html">arch::x86_64::_MM_PERM_CBCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBCC.html">arch::x86_64::_MM_PERM_CBCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBCD.html">arch::x86_64::_MM_PERM_CBCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBDA.html">arch::x86_64::_MM_PERM_CBDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBDB.html">arch::x86_64::_MM_PERM_CBDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBDC.html">arch::x86_64::_MM_PERM_CBDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CBDD.html">arch::x86_64::_MM_PERM_CBDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCAA.html">arch::x86_64::_MM_PERM_CCAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCAB.html">arch::x86_64::_MM_PERM_CCAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCAC.html">arch::x86_64::_MM_PERM_CCAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCAD.html">arch::x86_64::_MM_PERM_CCAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCBA.html">arch::x86_64::_MM_PERM_CCBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCBB.html">arch::x86_64::_MM_PERM_CCBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCBC.html">arch::x86_64::_MM_PERM_CCBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCBD.html">arch::x86_64::_MM_PERM_CCBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCCA.html">arch::x86_64::_MM_PERM_CCCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCCB.html">arch::x86_64::_MM_PERM_CCCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCCC.html">arch::x86_64::_MM_PERM_CCCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCCD.html">arch::x86_64::_MM_PERM_CCCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCDA.html">arch::x86_64::_MM_PERM_CCDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCDB.html">arch::x86_64::_MM_PERM_CCDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCDC.html">arch::x86_64::_MM_PERM_CCDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CCDD.html">arch::x86_64::_MM_PERM_CCDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDAA.html">arch::x86_64::_MM_PERM_CDAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDAB.html">arch::x86_64::_MM_PERM_CDAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDAC.html">arch::x86_64::_MM_PERM_CDAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDAD.html">arch::x86_64::_MM_PERM_CDAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDBA.html">arch::x86_64::_MM_PERM_CDBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDBB.html">arch::x86_64::_MM_PERM_CDBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDBC.html">arch::x86_64::_MM_PERM_CDBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDBD.html">arch::x86_64::_MM_PERM_CDBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDCA.html">arch::x86_64::_MM_PERM_CDCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDCB.html">arch::x86_64::_MM_PERM_CDCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDCC.html">arch::x86_64::_MM_PERM_CDCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDCD.html">arch::x86_64::_MM_PERM_CDCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDDA.html">arch::x86_64::_MM_PERM_CDDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDDB.html">arch::x86_64::_MM_PERM_CDDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDDC.html">arch::x86_64::_MM_PERM_CDDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_CDDD.html">arch::x86_64::_MM_PERM_CDDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DAAA.html">arch::x86_64::_MM_PERM_DAAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DAAB.html">arch::x86_64::_MM_PERM_DAAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DAAC.html">arch::x86_64::_MM_PERM_DAAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DAAD.html">arch::x86_64::_MM_PERM_DAAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DABA.html">arch::x86_64::_MM_PERM_DABA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DABB.html">arch::x86_64::_MM_PERM_DABB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DABC.html">arch::x86_64::_MM_PERM_DABC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DABD.html">arch::x86_64::_MM_PERM_DABD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DACA.html">arch::x86_64::_MM_PERM_DACA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DACB.html">arch::x86_64::_MM_PERM_DACB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DACC.html">arch::x86_64::_MM_PERM_DACC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DACD.html">arch::x86_64::_MM_PERM_DACD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DADA.html">arch::x86_64::_MM_PERM_DADA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DADB.html">arch::x86_64::_MM_PERM_DADB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DADC.html">arch::x86_64::_MM_PERM_DADC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DADD.html">arch::x86_64::_MM_PERM_DADD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBAA.html">arch::x86_64::_MM_PERM_DBAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBAB.html">arch::x86_64::_MM_PERM_DBAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBAC.html">arch::x86_64::_MM_PERM_DBAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBAD.html">arch::x86_64::_MM_PERM_DBAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBBA.html">arch::x86_64::_MM_PERM_DBBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBBB.html">arch::x86_64::_MM_PERM_DBBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBBC.html">arch::x86_64::_MM_PERM_DBBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBBD.html">arch::x86_64::_MM_PERM_DBBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBCA.html">arch::x86_64::_MM_PERM_DBCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBCB.html">arch::x86_64::_MM_PERM_DBCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBCC.html">arch::x86_64::_MM_PERM_DBCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBCD.html">arch::x86_64::_MM_PERM_DBCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBDA.html">arch::x86_64::_MM_PERM_DBDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBDB.html">arch::x86_64::_MM_PERM_DBDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBDC.html">arch::x86_64::_MM_PERM_DBDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DBDD.html">arch::x86_64::_MM_PERM_DBDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCAA.html">arch::x86_64::_MM_PERM_DCAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCAB.html">arch::x86_64::_MM_PERM_DCAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCAC.html">arch::x86_64::_MM_PERM_DCAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCAD.html">arch::x86_64::_MM_PERM_DCAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCBA.html">arch::x86_64::_MM_PERM_DCBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCBB.html">arch::x86_64::_MM_PERM_DCBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCBC.html">arch::x86_64::_MM_PERM_DCBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCBD.html">arch::x86_64::_MM_PERM_DCBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCCA.html">arch::x86_64::_MM_PERM_DCCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCCB.html">arch::x86_64::_MM_PERM_DCCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCCC.html">arch::x86_64::_MM_PERM_DCCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCCD.html">arch::x86_64::_MM_PERM_DCCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCDA.html">arch::x86_64::_MM_PERM_DCDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCDB.html">arch::x86_64::_MM_PERM_DCDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCDC.html">arch::x86_64::_MM_PERM_DCDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DCDD.html">arch::x86_64::_MM_PERM_DCDD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDAA.html">arch::x86_64::_MM_PERM_DDAA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDAB.html">arch::x86_64::_MM_PERM_DDAB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDAC.html">arch::x86_64::_MM_PERM_DDAC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDAD.html">arch::x86_64::_MM_PERM_DDAD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDBA.html">arch::x86_64::_MM_PERM_DDBA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDBB.html">arch::x86_64::_MM_PERM_DDBB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDBC.html">arch::x86_64::_MM_PERM_DDBC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDBD.html">arch::x86_64::_MM_PERM_DDBD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDCA.html">arch::x86_64::_MM_PERM_DDCA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDCB.html">arch::x86_64::_MM_PERM_DDCB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDCC.html">arch::x86_64::_MM_PERM_DDCC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDCD.html">arch::x86_64::_MM_PERM_DDCD</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDDA.html">arch::x86_64::_MM_PERM_DDDA</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDDB.html">arch::x86_64::_MM_PERM_DDDB</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDDC.html">arch::x86_64::_MM_PERM_DDDC</a></li><li><a href="arch/x86_64/constant._MM_PERM_DDDD.html">arch::x86_64::_MM_PERM_DDDD</a></li><li><a href="arch/x86_64/constant._MM_ROUND_DOWN.html">arch::x86_64::_MM_ROUND_DOWN</a></li><li><a href="arch/x86_64/constant._MM_ROUND_MASK.html">arch::x86_64::_MM_ROUND_MASK</a></li><li><a href="arch/x86_64/constant._MM_ROUND_NEAREST.html">arch::x86_64::_MM_ROUND_NEAREST</a></li><li><a href="arch/x86_64/constant._MM_ROUND_TOWARD_ZERO.html">arch::x86_64::_MM_ROUND_TOWARD_ZERO</a></li><li><a href="arch/x86_64/constant._MM_ROUND_UP.html">arch::x86_64::_MM_ROUND_UP</a></li><li><a href="arch/x86_64/constant._SIDD_BIT_MASK.html">arch::x86_64::_SIDD_BIT_MASK</a></li><li><a href="arch/x86_64/constant._SIDD_CMP_EQUAL_ANY.html">arch::x86_64::_SIDD_CMP_EQUAL_ANY</a></li><li><a href="arch/x86_64/constant._SIDD_CMP_EQUAL_EACH.html">arch::x86_64::_SIDD_CMP_EQUAL_EACH</a></li><li><a href="arch/x86_64/constant._SIDD_CMP_EQUAL_ORDERED.html">arch::x86_64::_SIDD_CMP_EQUAL_ORDERED</a></li><li><a href="arch/x86_64/constant._SIDD_CMP_RANGES.html">arch::x86_64::_SIDD_CMP_RANGES</a></li><li><a href="arch/x86_64/constant._SIDD_LEAST_SIGNIFICANT.html">arch::x86_64::_SIDD_LEAST_SIGNIFICANT</a></li><li><a href="arch/x86_64/constant._SIDD_MASKED_NEGATIVE_POLARITY.html">arch::x86_64::_SIDD_MASKED_NEGATIVE_POLARITY</a></li><li><a href="arch/x86_64/constant._SIDD_MASKED_POSITIVE_POLARITY.html">arch::x86_64::_SIDD_MASKED_POSITIVE_POLARITY</a></li><li><a href="arch/x86_64/constant._SIDD_MOST_SIGNIFICANT.html">arch::x86_64::_SIDD_MOST_SIGNIFICANT</a></li><li><a href="arch/x86_64/constant._SIDD_NEGATIVE_POLARITY.html">arch::x86_64::_SIDD_NEGATIVE_POLARITY</a></li><li><a href="arch/x86_64/constant._SIDD_POSITIVE_POLARITY.html">arch::x86_64::_SIDD_POSITIVE_POLARITY</a></li><li><a href="arch/x86_64/constant._SIDD_SBYTE_OPS.html">arch::x86_64::_SIDD_SBYTE_OPS</a></li><li><a href="arch/x86_64/constant._SIDD_SWORD_OPS.html">arch::x86_64::_SIDD_SWORD_OPS</a></li><li><a href="arch/x86_64/constant._SIDD_UBYTE_OPS.html">arch::x86_64::_SIDD_UBYTE_OPS</a></li><li><a href="arch/x86_64/constant._SIDD_UNIT_MASK.html">arch::x86_64::_SIDD_UNIT_MASK</a></li><li><a href="arch/x86_64/constant._SIDD_UWORD_OPS.html">arch::x86_64::_SIDD_UWORD_OPS</a></li><li><a href="arch/x86_64/constant._XABORT_CAPACITY.html">arch::x86_64::_XABORT_CAPACITY</a></li><li><a href="arch/x86_64/constant._XABORT_CONFLICT.html">arch::x86_64::_XABORT_CONFLICT</a></li><li><a href="arch/x86_64/constant._XABORT_DEBUG.html">arch::x86_64::_XABORT_DEBUG</a></li><li><a href="arch/x86_64/constant._XABORT_EXPLICIT.html">arch::x86_64::_XABORT_EXPLICIT</a></li><li><a href="arch/x86_64/constant._XABORT_NESTED.html">arch::x86_64::_XABORT_NESTED</a></li><li><a href="arch/x86_64/constant._XABORT_RETRY.html">arch::x86_64::_XABORT_RETRY</a></li><li><a href="arch/x86_64/constant._XBEGIN_STARTED.html">arch::x86_64::_XBEGIN_STARTED</a></li><li><a href="arch/x86_64/constant._XCR_XFEATURE_ENABLED_MASK.html">arch::x86_64::_XCR_XFEATURE_ENABLED_MASK</a></li><li><a href="char/constant.MAX.html">char::MAX</a></li><li><a href="char/constant.REPLACEMENT_CHARACTER.html">char::REPLACEMENT_CHARACTER</a></li><li><a href="f32/constant.DIGITS.html">f32::DIGITS</a></li><li><a href="f32/constant.EPSILON.html">f32::EPSILON</a></li><li><a href="f32/constant.INFINITY.html">f32::INFINITY</a></li><li><a href="f32/constant.MANTISSA_DIGITS.html">f32::MANTISSA_DIGITS</a></li><li><a href="f32/constant.MAX.html">f32::MAX</a></li><li><a href="f32/constant.MAX_10_EXP.html">f32::MAX_10_EXP</a></li><li><a href="f32/constant.MAX_EXP.html">f32::MAX_EXP</a></li><li><a href="f32/constant.MIN.html">f32::MIN</a></li><li><a href="f32/constant.MIN_10_EXP.html">f32::MIN_10_EXP</a></li><li><a href="f32/constant.MIN_EXP.html">f32::MIN_EXP</a></li><li><a href="f32/constant.MIN_POSITIVE.html">f32::MIN_POSITIVE</a></li><li><a href="f32/constant.NAN.html">f32::NAN</a></li><li><a href="f32/constant.NEG_INFINITY.html">f32::NEG_INFINITY</a></li><li><a href="f32/constant.RADIX.html">f32::RADIX</a></li><li><a href="f32/consts/constant.E.html">f32::consts::E</a></li><li><a href="f32/consts/constant.FRAC_1_PI.html">f32::consts::FRAC_1_PI</a></li><li><a href="f32/consts/constant.FRAC_1_SQRT_2.html">f32::consts::FRAC_1_SQRT_2</a></li><li><a href="f32/consts/constant.FRAC_2_PI.html">f32::consts::FRAC_2_PI</a></li><li><a href="f32/consts/constant.FRAC_2_SQRT_PI.html">f32::consts::FRAC_2_SQRT_PI</a></li><li><a href="f32/consts/constant.FRAC_PI_2.html">f32::consts::FRAC_PI_2</a></li><li><a href="f32/consts/constant.FRAC_PI_3.html">f32::consts::FRAC_PI_3</a></li><li><a href="f32/consts/constant.FRAC_PI_4.html">f32::consts::FRAC_PI_4</a></li><li><a href="f32/consts/constant.FRAC_PI_6.html">f32::consts::FRAC_PI_6</a></li><li><a href="f32/consts/constant.FRAC_PI_8.html">f32::consts::FRAC_PI_8</a></li><li><a href="f32/consts/constant.LN_10.html">f32::consts::LN_10</a></li><li><a href="f32/consts/constant.LN_2.html">f32::consts::LN_2</a></li><li><a href="f32/consts/constant.LOG10_2.html">f32::consts::LOG10_2</a></li><li><a href="f32/consts/constant.LOG10_E.html">f32::consts::LOG10_E</a></li><li><a href="f32/consts/constant.LOG2_10.html">f32::consts::LOG2_10</a></li><li><a href="f32/consts/constant.LOG2_E.html">f32::consts::LOG2_E</a></li><li><a href="f32/consts/constant.PI.html">f32::consts::PI</a></li><li><a href="f32/consts/constant.SQRT_2.html">f32::consts::SQRT_2</a></li><li><a href="f32/consts/constant.TAU.html">f32::consts::TAU</a></li><li><a href="f64/constant.DIGITS.html">f64::DIGITS</a></li><li><a href="f64/constant.EPSILON.html">f64::EPSILON</a></li><li><a href="f64/constant.INFINITY.html">f64::INFINITY</a></li><li><a href="f64/constant.MANTISSA_DIGITS.html">f64::MANTISSA_DIGITS</a></li><li><a href="f64/constant.MAX.html">f64::MAX</a></li><li><a href="f64/constant.MAX_10_EXP.html">f64::MAX_10_EXP</a></li><li><a href="f64/constant.MAX_EXP.html">f64::MAX_EXP</a></li><li><a href="f64/constant.MIN.html">f64::MIN</a></li><li><a href="f64/constant.MIN_10_EXP.html">f64::MIN_10_EXP</a></li><li><a href="f64/constant.MIN_EXP.html">f64::MIN_EXP</a></li><li><a href="f64/constant.MIN_POSITIVE.html">f64::MIN_POSITIVE</a></li><li><a href="f64/constant.NAN.html">f64::NAN</a></li><li><a href="f64/constant.NEG_INFINITY.html">f64::NEG_INFINITY</a></li><li><a href="f64/constant.RADIX.html">f64::RADIX</a></li><li><a href="f64/consts/constant.E.html">f64::consts::E</a></li><li><a href="f64/consts/constant.FRAC_1_PI.html">f64::consts::FRAC_1_PI</a></li><li><a href="f64/consts/constant.FRAC_1_SQRT_2.html">f64::consts::FRAC_1_SQRT_2</a></li><li><a href="f64/consts/constant.FRAC_2_PI.html">f64::consts::FRAC_2_PI</a></li><li><a href="f64/consts/constant.FRAC_2_SQRT_PI.html">f64::consts::FRAC_2_SQRT_PI</a></li><li><a href="f64/consts/constant.FRAC_PI_2.html">f64::consts::FRAC_PI_2</a></li><li><a href="f64/consts/constant.FRAC_PI_3.html">f64::consts::FRAC_PI_3</a></li><li><a href="f64/consts/constant.FRAC_PI_4.html">f64::consts::FRAC_PI_4</a></li><li><a href="f64/consts/constant.FRAC_PI_6.html">f64::consts::FRAC_PI_6</a></li><li><a href="f64/consts/constant.FRAC_PI_8.html">f64::consts::FRAC_PI_8</a></li><li><a href="f64/consts/constant.LN_10.html">f64::consts::LN_10</a></li><li><a href="f64/consts/constant.LN_2.html">f64::consts::LN_2</a></li><li><a href="f64/consts/constant.LOG10_2.html">f64::consts::LOG10_2</a></li><li><a href="f64/consts/constant.LOG10_E.html">f64::consts::LOG10_E</a></li><li><a href="f64/consts/constant.LOG2_10.html">f64::consts::LOG2_10</a></li><li><a href="f64/consts/constant.LOG2_E.html">f64::consts::LOG2_E</a></li><li><a href="f64/consts/constant.PI.html">f64::consts::PI</a></li><li><a href="f64/consts/constant.SQRT_2.html">f64::consts::SQRT_2</a></li><li><a href="f64/consts/constant.TAU.html">f64::consts::TAU</a></li><li><a href="i128/constant.MAX.html">i128::MAX</a></li><li><a href="i128/constant.MIN.html">i128::MIN</a></li><li><a href="i16/constant.MAX.html">i16::MAX</a></li><li><a href="i16/constant.MIN.html">i16::MIN</a></li><li><a href="i32/constant.MAX.html">i32::MAX</a></li><li><a href="i32/constant.MIN.html">i32::MIN</a></li><li><a href="i64/constant.MAX.html">i64::MAX</a></li><li><a href="i64/constant.MIN.html">i64::MIN</a></li><li><a href="i8/constant.MAX.html">i8::MAX</a></li><li><a href="i8/constant.MIN.html">i8::MIN</a></li><li><a href="isize/constant.MAX.html">isize::MAX</a></li><li><a href="isize/constant.MIN.html">isize::MIN</a></li><li><a href="sync/atomic/constant.ATOMIC_BOOL_INIT.html">sync::atomic::ATOMIC_BOOL_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_I16_INIT.html">sync::atomic::ATOMIC_I16_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_I32_INIT.html">sync::atomic::ATOMIC_I32_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_I64_INIT.html">sync::atomic::ATOMIC_I64_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_I8_INIT.html">sync::atomic::ATOMIC_I8_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_ISIZE_INIT.html">sync::atomic::ATOMIC_ISIZE_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_U16_INIT.html">sync::atomic::ATOMIC_U16_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_U32_INIT.html">sync::atomic::ATOMIC_U32_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_U64_INIT.html">sync::atomic::ATOMIC_U64_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_U8_INIT.html">sync::atomic::ATOMIC_U8_INIT</a></li><li><a href="sync/atomic/constant.ATOMIC_USIZE_INIT.html">sync::atomic::ATOMIC_USIZE_INIT</a></li><li><a href="u128/constant.MAX.html">u128::MAX</a></li><li><a href="u128/constant.MIN.html">u128::MIN</a></li><li><a href="u16/constant.MAX.html">u16::MAX</a></li><li><a href="u16/constant.MIN.html">u16::MIN</a></li><li><a href="u32/constant.MAX.html">u32::MAX</a></li><li><a href="u32/constant.MIN.html">u32::MIN</a></li><li><a href="u64/constant.MAX.html">u64::MAX</a></li><li><a href="u64/constant.MIN.html">u64::MIN</a></li><li><a href="u8/constant.MAX.html">u8::MAX</a></li><li><a href="u8/constant.MIN.html">u8::MIN</a></li><li><a href="unicode/constant.UNICODE_VERSION.html">unicode::UNICODE_VERSION</a></li><li><a href="usize/constant.MAX.html">usize::MAX</a></li><li><a href="usize/constant.MIN.html">usize::MIN</a></li></ul></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../" data-current-crate="core" data-search-index-js="../search-index1.55.0.js" data-search-js="../search1.55.0.js"></div><script src="../main1.55.0.js"></script></body></html>