// Seed: 2836987606
module module_0 #(
    parameter id_4 = 32'd76
) (
    input uwire id_0
);
  wire id_2;
  ;
  wire [1 : -1] id_3;
  wire _id_4;
  wire [id_4 : 1] id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
endmodule
module module_1 #(
    parameter id_25 = 32'd85
) (
    output uwire id_0,
    input wor id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri id_4,
    input wor id_5,
    input supply0 id_6,
    output wor id_7,
    output supply1 id_8,
    output tri1 id_9,
    output wire id_10,
    input wor id_11,
    output wire id_12,
    input uwire id_13,
    output tri id_14,
    input tri id_15,
    input supply0 id_16,
    input supply0 id_17,
    input tri0 id_18,
    output tri0 id_19,
    input uwire id_20,
    input wire id_21
);
  logic id_23, id_24;
  parameter id_25 = 1;
  assign id_3 = id_5;
  module_0 modCall_1 (id_20);
  wire id_26;
  ;
  logic id_27;
  ;
  parameter id_28 = -1 - 1;
  defparam id_25.id_25 = 1;
endmodule
