
@Article{electronics11192990,
AUTHOR = {Coluccio, Andrea and Ieva, Antonia and Riente, Fabrizio and Roch, Massimo Ruo and Ottavi, Marco and Vacca, Marco},
TITLE = {RISC-Vlim, a RISC-V Framework for Logic-in-Memory Architectures},
JOURNAL = {Electronics},
VOLUME = {11},
YEAR = {2022},
NUMBER = {19},
ARTICLE-NUMBER = {2990},
URL = {https://www.mdpi.com/2079-9292/11/19/2990},
}

article{10.1145/3296957.3173177,
author = {Boroumand, Amirali and Ghose, Saugata and Kim, Youngsok and Ausavarungnirun, Rachata and Shiu, Eric and Thakur, Rahul and Kim, Daehyun and Kuusela, Aki and Knies, Allan and Ranganathan, Parthasarathy and Mutlu, Onur},
title = {Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks},
year = {2018},
issue_date = {February 2018},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {53},
number = {2},
journal = {SIGPLAN Not.},
month = {mar},
pages = {316–331},
numpages = {16},
keywords = {memory systems, data movement, processing-in-memory, energy efficiency, consumer workloads}
}

@inproceedings{10.1145/3458744.3473351,
author = {Lin, Che-Chia and Lee, Chao-Lin and Lee, Jenq-Kuen and Wang, Howard and Hung, Ming-Yu},
title = {Accelerate Binarized Neural Networks with Processing-in-Memory Enabled by RISC-V Custom Instructions},
year = {2021},
isbn = {9781450384414},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3458744.3473351},
booktitle = {50th International Conference on Parallel Processing Workshop},
articleno = {15},
numpages = {8},
keywords = {customized instructions, binarized neural network, processing-in-memory, neural networks},
location = {Lemont, IL, USA},
series = {ICPP Workshops '21}
}
@INPROCEEDINGS{9712536,
  author={Tsou, Yen-Ting and Chen, Kuan-Hsun and Yang, Chia-Lin and Cheng, Hsiang-Yun and Chen, Jian-Jia and Tsai, Der-Yu},
  booktitle={2022 27th Asia and South Pacific Design Automation Conference}, 
  title={This is SPATEM! A Spatial-Temporal Optimization Framework for Efficient Inference on ReRAM-based CNN Accelerator}, 
  year={2022},
  volume={},
  number={},
  pages={702-707},
  doi={10.1109/ASP-DAC52403.2022.9712536}}
@INPROCEEDINGS{9218590,
  author={Zheng, Qilin and Wang, Zongwei and Feng, Zishun and Yan, Bonan and Cai, Yimao and Huang, Ru and Chen, Yiran and Yang, Chia-Lin and Li, Hai Helen},
  booktitle={57th ACM/IEEE Design Automation Conference}, 
  title={Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks}, 
  year={2020},
  volume={},
  number={},
  pages={1-6},
  doi={10.1109/DAC18072.2020.9218590}}
@INPROCEEDINGS{8980300,
  author={Yang, Tzu-Hsien and Cheng, Hsiang-Yun and Yang, Chia-Lin and Tseng, I-Ching and Hu, Han-Wen and Chang, Hung-Sheng and Li, Hsiang-Pang},
  booktitle={2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)}, 
  title={Sparse ReRAM Engine: Joint Exploration of Activation and Weight Sparsity in Compressed Neural Networks}, 
  year={2019},
  volume={},
  number={},
  pages={236-249},
  doi={}}
@Article{jlpea10010007,
AUTHOR = {Coluccio, Andrea and Vacca, Marco and Turvani, Giovanna},
TITLE = {Logic-in-Memory Computation: Is It Worth It? A Binary Neural Network Case Study},
JOURNAL = {Journal of Low Power Electronics and Applications},
VOLUME = {10},
YEAR = {2020},
NUMBER = {1},
ARTICLE-NUMBER = {7},
}
@misc{ri5cy,
author = {Traber, Andreas and Gautschi, Michael and Schiavone, Pasquale Davide},
title = {RI5CY User Manual},
note={Micrel Lab and Multitherman Lab
University of Bologna, Italy
Integrated Systems Lab
ETH Zürich, Switzerland},
year = {2019}
}


@article{DBLP:journals/corr/abs-1802-04799,
  author    = {Tianqi Chen and
               Thierry Moreau and
               Ziheng Jiang and
               Haichen Shen and
               Eddie Q. Yan and
               Leyuan Wang and
               Yuwei Hu and
               Luis Ceze and
               Carlos Guestrin and
               Arvind Krishnamurthy},
  title     = {{TVM:} End-to-End Optimization Stack for Deep Learning},
  journal   = {CoRR},
  volume    = {abs/1802.04799},
  year      = {2018},
  url       = {http://arxiv.org/abs/1802.04799},
  eprinttype = {arXiv},
  eprint    = {1802.04799},
  timestamp = {Mon, 13 Aug 2018 16:47:02 +0200},
  biburl    = {https://dblp.org/rec/journals/corr/abs-1802-04799.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{10.1145/2024716.2024718,
author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and Wood, David A.},
title = {The Gem5 Simulator},
year = {2011},
issue_date = {May 2011},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {39},
number = {2},
issn = {0163-5964},
url = {https://doi.org/10.1145/2024716.2024718},
doi = {10.1145/2024716.2024718},
journal = {SIGARCH Comput. Archit. News},
month = {aug},
pages = {1–7},
numpages = {7}
}

@inproceedings{10.1109/ISCA52012.2021.00013,
author = {Lee, Sukhan and Kang, Shin-haeng and Lee, Jaehoon and Kim, Hyeonsu and Lee, Eojin and Seo, Seungwoo and Yoon, Hosang and Lee, Seungwon and Lim, Kyounghwan and Shin, Hyunsung and Kim, Jinhyun and O, Seongil and Iyer, Anand and Wang, David and Sohn, Kyomin and Kim, Nam Sung},
title = {Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology},
year = {2021},
isbn = {9781450390866},
booktitle = {Proceedings of the 48th Annual International Symposium on Computer Architecture},
pages = {43–56},
numpages = {14},
keywords = {accelerator, neural network, DRAM, processing in memory},
location = {Virtual Event, Spain},
series = {ISCA '21}
}

@INPROCEEDINGS {9651614,
author = {J. Gomez-Luna and I. El Hajj and I. Fernandez and C. Giannoula and G. F. Oliveira and O. Mutlu},
booktitle = {2021 12th International Green and Sustainable Computing Conference (IGSC)},
title = {Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-In-Memory Hardware},
year = {2021},
volume = {},
issn = {},
pages = {1-7},
}


@INPROCEEDINGS{9731711,
  author={Lee, Seongju and Kim, Kyuyoung and Oh, Sanghoon and Park, Joonhong and Hong, Gimoon and Ka, Dongyoon and Hwang, Kyudong and Park, Jeongje and Kang, Kyeongpil and Kim, Jungyeon and Jeon, Junyeol and Kim, Nahsung and Kwon, Yongkee and Vladimir, Kornijcuk and Shin, Woojae and Won, Jongsoon and Lee, Minkyu and Joo, Hyunha and Choi, Haerang and Lee, Jaewook and Ko, Donguc and Jun, Younggun and Cho, Keewon and Kim, Ilwoong and Song, Choungki and Jeong, Chunseok and Kwon, Daehan and Jang, Jieun and Park, Il and Chun, Junhyun and Cho, Joohwan},
  booktitle={2022 IEEE International Solid- State Circuits Conference (ISSCC)}, 
  title={A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications}, 
  year={2022},
  volume={65},
  number={},
  pages={1-3},
  }

@ARTICLE{7038174,
  author={Poremba, Matthew and Zhang, Tao and Xie, Yuan},
  journal={IEEE Computer Architecture Letters}, 
  title={NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-)Volatile Memory Systems}, 
  year={2015},
  volume={14},
  number={2},
  pages={140-143},
  doi={10.1109/LCA.2015.2402435}}

@article{10.1145/3483839,
author = {Hakert, Christian and Chen, Kuan-Hsun and Schirmeier, Horst and Bauer, Lars and Genssler, Paul R. and von der Br\"{u}ggen, Georg and Amrouch, Hussam and Henkel, J\"{o}rg and Chen, Jian-Jia},
title = {Software-Managed Read and Write Wear-Leveling for Non-Volatile Main Memory},
year = {2022},
issue_date = {January 2022},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {21},
number = {1},
issn = {1539-9087},
url = {https://doi.org/10.1145/3483839},
doi = {10.1145/3483839},
journal = {ACM Trans. Embed. Comput. Syst.},
month = {feb},
articleno = {5},
numpages = {24},
keywords = {wear-leveling, Non-volatile memory, read-destructive, age approximation}
}

@INPROCEEDINGS{8344612,
  author={Menard, Christian and Castrillon, Jeronimo and Jung, Matthias and Wehn, Norbert},
  booktitle={2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)}, 
  title={System simulation with gem5 and SystemC: The keystone for full interoperability}, 
  year={2017},
  volume={},
  number={},
  pages={62-69},
  doi={10.1109/SAMOS.2017.8344612}}

@ARTICLE{8642352,
  author={Khan, Asif Ali and Hameed, Fazal and Bläsing, Robin and Parkin, Stuart and Castrillon, Jeronimo},
  journal={IEEE Computer Architecture Letters}, 
  title={RTSim: A Cycle-Accurate Simulator for Racetrack Memories}, 
  year={2019},
  volume={18},
  number={1},
  pages={43-46},
  doi={10.1109/LCA.2019.2899306}}

@INPROCEEDINGS{9473976,
  author={Rai, Shubham and Liu, Mengyun and Gebregiorgis, Anteneh and Bhattacharjee, Debjyoti and Chakrabarty, Krishnendu and Hamdioui, Said and Chattopadhyay, Anupam and Trommer, Jens and Kumar, Akash},
  booktitle={2021 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)}, 
  title={Perspectives on Emerging Computation-in-Memory Paradigms}, 
  year={2021},
  volume={},
  number={},
  pages={1925-1934},
  doi={10.23919/DATE51398.2021.9473976}}


@Article{mi10060368,
AUTHOR = {Santoro, Giulia and Turvani, Giovanna and Graziano, Mariagrazia},
TITLE = {New Logic-In-Memory Paradigms: An Architectural and Technological Perspective},
JOURNAL = {Micromachines},
VOLUME = {10},
YEAR = {2019},
NUMBER = {6},
ARTICLE-NUMBER = {368},
ISSN = {2072-666X},
DOI = {10.3390/mi10060368}
}
@ARTICLE{9984978,
  author={Hölscher, Nils and Hakert, Christian and Nassar, Hassan and Chen, Kuan-Hsun and Bauer, Lars and Chen, Jian-Jia and Henkel, Jörg},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
  title={Memory Carousel: LLVM-Based Bitwise Wear-Leveling for Non-Volatile Main Memory}, 
  year={2022},
  volume={},
  number={},
  doi={10.1109/TCAD.2022.3228897}}
@INPROCEEDINGS{9045418,
  author={Hakert, Christian and Chen, Kuan-Hsun and Yayla, Mikail and Brüggen, Georg von der and Blömeke, Sebastian and Chen, Jian-Jia},
  booktitle={2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
  title={Software-Based Memory Analysis Environments for In-Memory Wear-Leveling}, 
  year={2020},
  volume={},
  number={},
  pages={651-658},
  doi={10.1109/ASP-DAC47756.2020.9045418}}
@INPROCEEDINGS{9643588,
  author={Zhang, Shuhang and Li, Hai and Schlichtmann, Ulf},
  booktitle={2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)}, 
  title={Peripheral Circuitry Assisted Mapping Framework for Resistive Logic-In-Memory Computing}, 
  year={2021},
  volume={},
  number={},
  pages={1-9},
  doi={10.1109/ICCAD51958.2021.9643588}}
@INPROCEEDINGS{8617879,
  author={Vacca, Marco and Tavva, Yaswanth and Chattopadhyay, Anupam and Calimera, Andrea},
  booktitle={2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS)}, 
  title={Logic-In-Memory Architecture For Min/Max Search}, 
  year={2018},
  volume={},
  number={},
  pages={853-856},
  doi={10.1109/ICECS.2018.8617879}}
  @ARTICLE{7864441,  author={Gautschi, Michael and Schiavone, Pasquale Davide and Traber, Andreas and Loi, Igor and Pullini, Antonio and Rossi, Davide and Flamand, Eric and Gürkaynak, Frank K. and Benini, Luca},  journal={IEEE Transactions on Very Large Scale Integration  Systems},   title={Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices},   year={2017},  volume={25},  number={10},  pages={2700-2713},  doi={10.1109/TVLSI.2017.2654506}}

  @INPROCEEDINGS{8714897,  author={Tagliavini, Giuseppe and Mach, Stefan and Rossi, Davide and Marongiu, Andrea and Benini, Luca},  booktitle={2019 Design, Automation \& Test in Europe Conference \& Exhibition (DATE)},   title={Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA},   year={2019},  volume={},  number={},  pages={654-657},  doi={10.23919/DATE.2019.8714897}}

  @ARTICLE{9068465,  author={Schuiki, Fabian and Zaruba, Florian and Hoefler, Torsten and Benini, Luca},  journal={IEEE Transactions on Computers},   title={Stream Semantic Registers: A Lightweight RISC-V ISA Extension Achieving Full Compute Utilization in Single-Issue Cores},   year={2021},  volume={70},  number={2},  pages={212-227},  doi={10.1109/TC.2020.2987314}}

@inproceedings{10.1145/3173162.3173177,
author = {Boroumand, Amirali and Ghose, Saugata and Kim, Youngsok and Ausavarungnirun, Rachata and Shiu, Eric and Thakur, Rahul and Kim, Daehyun and Kuusela, Aki and Knies, Allan and Ranganathan, Parthasarathy and Mutlu, Onur},
title = {Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks},
year = {2018},
isbn = {9781450349116},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3173162.3173177},
doi = {10.1145/3173162.3173177},
booktitle = {Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems},
pages = {316–331},
numpages = {16},
keywords = {energy efficiency, memory systems, consumer workloads, data movement, processing-in-memory},
location = {Williamsburg, VA, USA},
series = {ASPLOS '18}
}

@ARTICLE{RacetrackLogic,

  author={Riente, Fabrizio and Turvani, Giovanna and Vacca, Marco and Graziano, Mariagrazia},

  journal={IEEE Transactions on Emerging Topics in Computing}, 

  title={Parallel Computation in the Racetrack Memory}, 

  year={2022},

  volume={10},

  number={2},

  pages={1216-1221},

  doi={10.1109/TETC.2021.3078061}}

@online{isaParser,
  title = {gem5: ISA Parser},
  year = 2022,
  note = {\url{https://www.gem5.org/documentation/general_docs/architecture_support/isa_parser/},
  urldate = {2022-12-21}}
}

@article{HERDT2020101756,
title = {RISC-V based virtual prototype: An extensible and configurable platform for the system-level},
journal = {Journal of Systems Architecture},
volume = {109},
pages = {101756},
year = {2020},
issn = {1383-7621},
doi = {https://doi.org/10.1016/j.sysarc.2020.101756},
author = {Vladimir Herdt and Daniel Große and Pascal Pieper and Rolf Drechsler},
}

@INPROCEEDINGS{2013ESASP.720E,
       author = {{Fossati}, Luca and {Schuster}, Thomas and {Meyer}, Rolf and {Berekovic}, Mladen},
        title = "{SoCRocket: A Virtual Platform for SoC Design}",
    booktitle = {DASIA 2013 - DAta Systems In Aerospace},
         year = 2013,
       editor = {{Ouwehand}, L.},
       series = {ESA Special Publication},
       volume = {720},
        month = aug,
          eid = {16},
        pages = {16},       
}
@inproceedings{10.1145/977091.977115,
author = {McKee, Sally A.},
title = {Reflections on the Memory Wall},
year = {2004},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
abstract = {This paper looks at the evolution of the "Memory Wall" problem over the past decade. It begins by reviewing the short Computer Architecture News note that coined the phrase, including the motivation behind the note, the context in which it was written, and the controversy it sparked. What has changed over the years? Are we hitting the Memory Wall? And if so, for what types of applications?},
booktitle = {Proceedings of the 1st Conference on Computing Frontiers},
pages = {162},
keywords = {memory performance, system balance},
location = {Ischia, Italy},
series = {CF '04}
}