/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.12
Build    : 0.9.9
Hash     : f0b240f
Date     : Dec 12 2023
Type     : Engineering
Log Time   : Tue Dec 12 10:03:55 2023 GMT

[ 15:03:56 ] Analysis has started
[ 15:03:56 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/analysis/design1_5_5_top_analyzer.cmd
[ 15:03:56 ] Duration: 139 ms. Max utilization: 44 MB
[ 15:03:56 ] Synthesize has started
[ 15:03:56 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/yosys -s design1_5_5_top.ys -l design1_5_5_top_synth.log
[ 15:04:24 ] Duration: 28113 ms. Max utilization: 99 MB
[ 15:04:24 ] Packing has started
[ 15:04:24 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/synthesis/design1_5_5_top_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/packing/design1_5_5_top_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report design1_5_5_top_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top design1_5_5_top --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/packing/design1_5_5_top_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/placement/design1_5_5_top_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/routing/design1_5_5_top_post_synth.route --pack
[ 15:05:03 ] Duration: 39014 ms. Max utilization: 1802 MB
[ 15:05:03 ] Placement has started
[ 15:05:03 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/synthesis/design1_5_5_top_post_synth.blif --output design1_5_5_top_pin_loc.place --assign_unconstrained_pins in_define_order
[ 15:05:03 ] Duration: 349 ms. Max utilization: 87 MB
[ 15:05:03 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/synthesis/design1_5_5_top_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/packing/design1_5_5_top_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report design1_5_5_top_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top design1_5_5_top --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/packing/design1_5_5_top_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/placement/design1_5_5_top_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/routing/design1_5_5_top_post_synth.route --place
[ 15:10:15 ] Duration: 312002 ms. Max utilization: 1800 MB
[ 15:10:15 ] Route has started
[ 15:10:15 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/synthesis/design1_5_5_top_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/packing/design1_5_5_top_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report design1_5_5_top_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top design1_5_5_top --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/packing/design1_5_5_top_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/placement/design1_5_5_top_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/routing/design1_5_5_top_post_synth.route --route
[ 15:12:30 ] Duration: 134389 ms. Max utilization: 1734 MB
[ 15:12:30 ] TimingAnalysis has started
[ 15:12:30 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/synthesis/design1_5_5_top_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/packing/design1_5_5_top_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report design1_5_5_top_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top design1_5_5_top --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/packing/design1_5_5_top_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/placement/design1_5_5_top_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/impl_1_1_1/routing/design1_5_5_top_post_synth.route --analysis
[ 15:13:07 ] Duration: 37472 ms. Max utilization: 1652 MB
[ 15:13:08 ] PowerAnalysis has started
[ 15:13:08 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/raptor.exe --cmd "set netlist_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2348/design1_5_5_top/results_dir/design1_5_5_top/run_1/synth_1_1/synthesis/design1_5_5_top_post_synth.v;" --batch --script /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/get_power_data.tcl 
[ 15:13:08 ] Duration: 290 ms. Max utilization: 236 MB
[ 15:13:08 ] GenerateBitstream has started
[ 15:13:08 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/12_12_2023_09_15_02/bin/openfpga -batch -f design1_5_5_top.openfpga
[ 15:22:03 ] Duration: 535193 ms. Max utilization: 4304 MB
