{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 1180 -defaultsOSRD
preplace port btns_5bits -pg 1 -y 860 -defaultsOSRD
preplace port BCLK -pg 1 -y 360 -defaultsOSRD
preplace port led0 -pg 1 -y 360 -defaultsOSRD
preplace port FCLK_CLK2_0 -pg 1 -y 1340 -defaultsOSRD
preplace port ADC_SDATA -pg 1 -y 380 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1200 -defaultsOSRD
preplace port LRCLK -pg 1 -y 340 -defaultsOSRD
preplace port spi_rtl -pg 1 -y 1020 -defaultsOSRD
preplace inst rstAxi -pg 1 -lvl 2 -y 740 -defaultsOSRD
preplace inst blkMemGenLeft -pg 1 -lvl 5 -y 220 -defaultsOSRD
preplace inst i2sDataInRight -pg 1 -lvl 2 -y 380 -defaultsOSRD
preplace inst i2sDataInLeft -pg 1 -lvl 2 -y 160 -defaultsOSRD
preplace inst Freq2BRAMLeft -pg 1 -lvl 4 -y 120 -defaultsOSRD
preplace inst DFTStageWrapperLeft -pg 1 -lvl 3 -y 120 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 860 -defaultsOSRD
preplace inst axiSmc -pg 1 -lvl 3 -y 820 -defaultsOSRD
preplace inst axiBramCtrlRight -pg 1 -lvl 4 -y 720 -defaultsOSRD
preplace inst DFTStageWrapperRight -pg 1 -lvl 3 -y 380 -defaultsOSRD
preplace inst axiBramCtrlLeft -pg 1 -lvl 4 -y 580 -defaultsOSRD
preplace inst rstRTL -pg 1 -lvl 2 -y 560 -defaultsOSRD
preplace inst Freq2BRAMRight -pg 1 -lvl 4 -y 380 -defaultsOSRD
preplace inst I2S_receiver_1 -pg 1 -lvl 1 -y 350 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 4 -y 1030 -defaultsOSRD
preplace inst blkMemGenRight -pg 1 -lvl 5 -y 720 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -y 1270 -defaultsOSRD
preplace netloc axi_quad_spi_0_SPI_0 1 4 2 NJ 1020 NJ
preplace netloc axiSmc_M02_AXI 1 3 1 1120
preplace netloc axiSmc_M00_AXI 1 3 1 1110
preplace netloc processing_system7_0_DDR 1 4 2 NJ 1180 NJ
preplace netloc DFTStageWrapper_1_o_freqDataImag 1 3 1 N
preplace netloc axi_smc_M01_AXI 1 3 1 1120
preplace netloc Freq2BRAMLeft_o_bramEn 1 4 1 1660
preplace netloc DFTStageWrapperLeft_o_freqDataImag 1 3 1 N
preplace netloc I2S_receiver_1_WR_EN_LEFT 1 1 1 320
preplace netloc DFTStageWrapperRight_o_ready 1 1 3 330 280 NJ 280 1090
preplace netloc Freq2BRAM_1_o_bramEn 1 4 1 1580
preplace netloc Freq2BRAMLeft_o_bramByteWe 1 4 1 1650
preplace netloc Freq2BRAMLeft_o_bramDin 1 4 1 1670
preplace netloc Freq2BRAM_1_o_bramDin 1 4 1 1590
preplace netloc blk_mem_gen_1_doutb 1 3 2 1130 500 1560
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 730 1120 NJ 1120 1560
preplace netloc DFTStageWrapperLeft_o_freqDataReal 1 3 1 N
preplace netloc DFTStageWrapperLeft_o_freqDataEn 1 3 1 N
preplace netloc I2S_receiver_0_WR_EN_RIGHT 1 1 1 320
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 2 700 920 1130
preplace netloc axi_bram_ctrl_0_BRAM_PORTA1 1 4 1 1570
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 330 1420 NJ 1420 NJ 1420 1560
preplace netloc BCLK_1 1 0 1 NJ
preplace netloc DFTStageWrapper_1_o_freqDataIndex 1 3 1 N
preplace netloc axiBramCtrlLeft_BRAM_PORTA 1 4 1 1610
preplace netloc LRCLK_1 1 0 1 NJ
preplace netloc DFTStageWrapper_1_o_freqDataReal 1 3 1 N
preplace netloc processing_system7_0_FIXED_IO 1 4 2 NJ 1200 NJ
preplace netloc i2sDataInLeft_o_dftDataValid 1 2 1 710
preplace netloc fifoDataInRight_o_dftData 1 2 1 690
preplace netloc ADC_SDATA_1 1 0 6 20 260 NJ 260 NJ 260 NJ 260 1630J 360 NJ
preplace netloc axi_gpio_0_GPIO 1 4 2 NJ 860 NJ
preplace netloc Freq2BRAMLeft_o_bramAddr 1 4 1 1680
preplace netloc proc_sys_reset_0_peripheral_reset 1 2 3 700 220 1120 250 1600
preplace netloc axiSmc_M03_AXI 1 3 1 N
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 30 440 310 460 720 480 1100 940 1640
preplace netloc DFTStageWrapperLeft_o_ready 1 1 3 330 20 NJ 20 1090
preplace netloc i2sDataInLeft_o_dftData 1 2 1 N
preplace netloc fifoDataInRight_o_dftDataValid 1 2 1 N
preplace netloc Freq2BRAM_1_o_bramByteWe 1 4 1 1550
preplace netloc DFTStageWrapper_1_o_freqDataEn 1 3 1 N
preplace netloc blkMemGenLeft_doutb 1 3 2 1130 240 NJ
preplace netloc DFTStageWrapperLeft_o_freqDataIndex 1 3 1 N
preplace netloc processing_system7_0_FCLK_CLK2 1 4 2 NJ 1340 NJ
preplace netloc I2S_receiver_0_SDATA_REC 1 1 1 310
preplace netloc Freq2BRAM_1_o_bramAddr 1 4 1 1620
levelinfo -pg 1 0 170 510 910 1340 1790 1920 -top 0 -bot 1430
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"3",
   "da_bram_cntlr_cnt":"5",
   "da_clkrst_cnt":"4",
   "da_ps7_cnt":"1"
}
