{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453774034822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453774034822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:07:14 2016 " "Processing started: Mon Jan 25 18:07:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453774034822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453774034822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interlockSystem -c interlockSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off interlockSystem -c interlockSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453774034822 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1453774035302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputhandler.v 1 1 " "Found 1 design units, including 1 entities, in source file inputhandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputHandler " "Found entity 1: inputHandler" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453774044022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453774044022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "limit_pressure.v 1 1 " "Found 1 design units, including 1 entities, in source file limit_pressure.v" { { "Info" "ISGN_ENTITY_NAME" "1 limit_pressure " "Found entity 1: limit_pressure" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453774044022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453774044022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interlock.v 3 3 " "Found 3 design units, including 3 entities, in source file interlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 interlock " "Found entity 1: interlock" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453774044022 ""} { "Info" "ISGN_ENTITY_NAME" "2 interlock_testBench " "Found entity 2: interlock_testBench" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453774044022 ""} { "Info" "ISGN_ENTITY_NAME" "3 interlock_tester " "Found entity 3: interlock_tester" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453774044022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453774044022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff_pressure.v 1 1 " "Found 1 design units, including 1 entities, in source file diff_pressure.v" { { "Info" "ISGN_ENTITY_NAME" "1 diff_pressure " "Found entity 1: diff_pressure" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453774044032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453774044032 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DFlipFlop.v(23) " "Verilog HDL information at DFlipFlop.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1453774044032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453774044032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453774044032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1453774044032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1453774044032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1453774044052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFlipFlop DFlipFlop:time_flip " "Elaborating entity \"DFlipFlop\" for hierarchy \"DFlipFlop:time_flip\"" {  } { { "DE1_SoC.v" "time_flip" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453774044072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interlock interlock:i_lock " "Elaborating entity \"interlock\" for hierarchy \"interlock:i_lock\"" {  } { { "DE1_SoC.v" "i_lock" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453774044072 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "drain interlock.v(110) " "Verilog HDL Always Construct warning at interlock.v(110): variable \"drain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453774044072 "|DE1_SoC|interlock:i_lock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED interlock.v(309) " "Verilog HDL Always Construct warning at interlock.v(309): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453774044072 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] interlock.v(309) " "Inferred latch for \"LED\[0\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453774044072 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] interlock.v(309) " "Inferred latch for \"LED\[1\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453774044072 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] interlock.v(309) " "Inferred latch for \"LED\[2\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453774044072 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] interlock.v(309) " "Inferred latch for \"LED\[3\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453774044072 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[4\] interlock.v(309) " "Inferred latch for \"LED\[4\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453774044072 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[5\] interlock.v(309) " "Inferred latch for \"LED\[5\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453774044072 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[6\] interlock.v(309) " "Inferred latch for \"LED\[6\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453774044072 "|DE1_SoC|interlock:i_lock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[7\] interlock.v(309) " "Inferred latch for \"LED\[7\]\" at interlock.v(309)" {  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453774044072 "|DE1_SoC|interlock:i_lock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff_pressure interlock:i_lock\|diff_pressure:diff0 " "Elaborating entity \"diff_pressure\" for hierarchy \"interlock:i_lock\|diff_pressure:diff0\"" {  } { { "interlock.v" "diff0" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453774044092 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(13) " "Verilog HDL Always Construct warning at diff_pressure.v(13): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW diff_pressure.v(17) " "Verilog HDL Always Construct warning at diff_pressure.v(17): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(18) " "Verilog HDL Always Construct warning at diff_pressure.v(18): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW diff_pressure.v(23) " "Verilog HDL Always Construct warning at diff_pressure.v(23): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS diff_pressure.v(24) " "Verilog HDL Always Construct warning at diff_pressure.v(24): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "diff_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputHandler interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH " "Elaborating entity \"inputHandler\" for hierarchy \"interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\"" {  } { { "diff_pressure.v" "inputH" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/diff_pressure.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453774044092 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "inputHandler.v(23) " "Verilog HDL Case Statement warning at inputHandler.v(23): incomplete case statement has no default case item" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS inputHandler.v(22) " "Verilog HDL Always Construct warning at inputHandler.v(22): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "inputHandler.v(35) " "Verilog HDL Case Statement warning at inputHandler.v(35): incomplete case statement has no default case item" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out inputHandler.v(34) " "Verilog HDL Always Construct warning at inputHandler.v(34): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out inputHandler.v(34) " "Inferred latch for \"out\" at inputHandler.v(34)" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] inputHandler.v(22) " "Inferred latch for \"NS\[0\]\" at inputHandler.v(22)" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] inputHandler.v(22) " "Inferred latch for \"NS\[1\]\" at inputHandler.v(22)" {  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|diff_pressure:diff0|inputHandler:inputH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "limit_pressure interlock:i_lock\|limit_pressure:limit0 " "Elaborating entity \"limit_pressure\" for hierarchy \"interlock:i_lock\|limit_pressure:limit0\"" {  } { { "interlock.v" "limit0" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1453774044092 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS limit_pressure.v(13) " "Verilog HDL Always Construct warning at limit_pressure.v(13): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW limit_pressure.v(17) " "Verilog HDL Always Construct warning at limit_pressure.v(17): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS limit_pressure.v(18) " "Verilog HDL Always Construct warning at limit_pressure.v(18): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW limit_pressure.v(23) " "Verilog HDL Always Construct warning at limit_pressure.v(23): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PS limit_pressure.v(24) " "Verilog HDL Always Construct warning at limit_pressure.v(24): variable \"PS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "limit_pressure.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/limit_pressure.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1453774044092 "|DE1_SoC|interlock:i_lock|limit_pressure:limit0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[0\] " "Latch interlock:i_lock\|LED\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453774044652 ""}  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453774044652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[1\] " "Latch interlock:i_lock\|LED\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453774044652 ""}  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453774044652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[2\] " "Latch interlock:i_lock\|LED\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453774044652 ""}  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453774044652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[3\] " "Latch interlock:i_lock\|LED\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453774044652 ""}  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453774044652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|LED\[4\] " "Latch interlock:i_lock\|LED\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|DFlipFlop:flip0\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|DFlipFlop:flip0\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453774044652 ""}  } { { "interlock.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/interlock.v" 309 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453774044652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|out " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453774044652 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453774044652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|out " "Latch interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453774044652 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453774044652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[0\] " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453774044652 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453774044652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[1\] " "Latch interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453774044652 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453774044652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[0\] " "Latch interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453774044652 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453774044652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[1\] " "Latch interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|NS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q " "Ports D and ENA on the latch are fed by the same signal interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:msb\|q" {  } { { "DFlipFlop.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DFlipFlop.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1453774044652 ""}  } { { "inputHandler.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/inputHandler.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1453774044652 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453774044682 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453774044682 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453774044682 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453774044682 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1453774044682 "|DE1_SoC|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1453774044682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1453774044772 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1453774045072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/output_files/interlockSystem.map.smsg " "Generated suppressed messages file C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/output_files/interlockSystem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1453774045112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1453774045232 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453774045232 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453774045282 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453774045282 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453774045282 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453774045282 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/DE1_SoC.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1453774045282 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1453774045282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1453774045282 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1453774045282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1453774045282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1453774045282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453774045312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:07:25 2016 " "Processing ended: Mon Jan 25 18:07:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453774045312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453774045312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453774045312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453774045312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453774047594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453774047594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:07:27 2016 " "Processing started: Mon Jan 25 18:07:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453774047594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1453774047594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off interlockSystem -c interlockSystem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off interlockSystem -c interlockSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1453774047594 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1453774047704 ""}
{ "Info" "0" "" "Project  = interlockSystem" {  } {  } 0 0 "Project  = interlockSystem" 0 0 "Fitter" 0 0 1453774047704 ""}
{ "Info" "0" "" "Revision = interlockSystem" {  } {  } 0 0 "Revision = interlockSystem" 0 0 "Fitter" 0 0 1453774047704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1453774047844 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "interlockSystem 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"interlockSystem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1453774047964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1453774048024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1453774048024 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1453774048504 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1453774048694 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1453774059232 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 10 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 10 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1453774059652 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1453774059652 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453774060062 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1453774060062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1453774060062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1453774060062 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1453774060062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1453774060062 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1453774060062 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1453774060822 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "interlockSystem.sdc " "Synopsys Design Constraints File file not found: 'interlockSystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1453774060822 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1453774060822 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux2~0  from: dataa  to: combout " "Cell: i_lock\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774060822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux36~0  from: dataa  to: combout " "Cell: i_lock\|Mux36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774060822 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux9~0  from: dataa  to: combout " "Cell: i_lock\|Mux9~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774060822 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1453774060822 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1453774060832 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1453774060832 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1453774060832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1453774060832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1453774060832 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1453774060832 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453774061252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1453774066652 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1453774067342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453774068082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1453774069012 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1453774070182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453774070182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1453774071872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1453774076825 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1453774076825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453774079135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1453774079135 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1453774079135 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.71 " "Total time spent on timing analysis during the Fitter is 0.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1453774080473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1453774080633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1453774081153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1453774081283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1453774081803 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1453774086692 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/output_files/interlockSystem.fit.smsg " "Generated suppressed messages file C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/output_files/interlockSystem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1453774087102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2663 " "Peak virtual memory: 2663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453774087692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:08:07 2016 " "Processing ended: Mon Jan 25 18:08:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453774087692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453774087692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453774087692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1453774087692 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1453774089812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453774089812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:08:09 2016 " "Processing started: Mon Jan 25 18:08:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453774089812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1453774089812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off interlockSystem -c interlockSystem " "Command: quartus_asm --read_settings_files=off --write_settings_files=off interlockSystem -c interlockSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1453774089812 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1453774096002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "716 " "Peak virtual memory: 716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453774099302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:08:19 2016 " "Processing ended: Mon Jan 25 18:08:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453774099302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453774099302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453774099302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1453774099302 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1453774099932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1453774101562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453774101572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:08:21 2016 " "Processing started: Mon Jan 25 18:08:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453774101572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453774101572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta interlockSystem -c interlockSystem " "Command: quartus_sta interlockSystem -c interlockSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453774101572 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1453774101682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1453774102372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1453774102432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1453774102432 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1453774103452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "interlockSystem.sdc " "Synopsys Design Constraints File file not found: 'interlockSystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1453774103602 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1453774103602 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DFlipFlop:time_flip\|q DFlipFlop:time_flip\|q " "create_clock -period 1.000 -name DFlipFlop:time_flip\|q DFlipFlop:time_flip\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103602 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tBase\[10\] tBase\[10\] " "create_clock -period 1.000 -name tBase\[10\] tBase\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103602 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103602 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " "create_clock -period 1.000 -name interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103602 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " "create_clock -period 1.000 -name interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103602 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103602 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name interlock:i_lock\|DFlipFlop:flip0\|q interlock:i_lock\|DFlipFlop:flip0\|q " "create_clock -period 1.000 -name interlock:i_lock\|DFlipFlop:flip0\|q interlock:i_lock\|DFlipFlop:flip0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103602 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103602 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux2~0  from: datac  to: combout " "Cell: i_lock\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux36~0  from: datab  to: combout " "Cell: i_lock\|Mux36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux9~0  from: datac  to: combout " "Cell: i_lock\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103612 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1453774103612 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1453774103612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103612 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1453774103612 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1453774103652 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1453774103682 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1453774103682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.352 " "Worst-case setup slack is -5.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.352             -16.973 interlock:i_lock\|DFlipFlop:flip0\|q  " "   -5.352             -16.973 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.388              -6.620 SW\[0\]  " "   -3.388              -6.620 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.264             -12.694 CLOCK_50  " "   -3.264             -12.694 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.065             -48.587 DFlipFlop:time_flip\|q  " "   -3.065             -48.587 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.958              -5.580 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "   -1.958              -5.580 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.418              -3.879 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "   -1.418              -3.879 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.041              -1.041 tBase\[10\]  " "   -1.041              -1.041 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774103682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.483 " "Worst-case hold slack is -0.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483              -0.988 DFlipFlop:time_flip\|q  " "   -0.483              -0.988 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.018 interlock:i_lock\|DFlipFlop:flip0\|q  " "   -0.018              -0.018 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 tBase\[10\]  " "    0.021               0.000 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "    0.073               0.000 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 CLOCK_50  " "    0.203               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "    0.597               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 SW\[0\]  " "    0.750               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774103692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453774103702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453774103702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.178 DFlipFlop:time_flip\|q  " "   -0.394             -14.178 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.892 CLOCK_50  " "   -0.394              -5.892 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.620 tBase\[10\]  " "   -0.394              -0.620 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 interlock:i_lock\|DFlipFlop:flip0\|q  " "    0.264               0.000 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 SW\[0\]  " "    0.327               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "    0.364               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "    0.391               0.000 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774103712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774103712 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1453774103742 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1453774103792 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1453774104831 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux2~0  from: datac  to: combout " "Cell: i_lock\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux36~0  from: datab  to: combout " "Cell: i_lock\|Mux36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104901 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux9~0  from: datac  to: combout " "Cell: i_lock\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104901 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1453774104901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1453774104921 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1453774104921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.089 " "Worst-case setup slack is -5.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.089             -16.207 interlock:i_lock\|DFlipFlop:flip0\|q  " "   -5.089             -16.207 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.425             -13.440 CLOCK_50  " "   -3.425             -13.440 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.269              -6.301 SW\[0\]  " "   -3.269              -6.301 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.015             -47.320 DFlipFlop:time_flip\|q  " "   -3.015             -47.320 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.012              -5.618 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "   -2.012              -5.618 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.404              -3.910 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "   -1.404              -3.910 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058              -1.058 tBase\[10\]  " "   -1.058              -1.058 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774104921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.455 " "Worst-case hold slack is -0.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455              -0.925 DFlipFlop:time_flip\|q  " "   -0.455              -0.925 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.038 interlock:i_lock\|DFlipFlop:flip0\|q  " "   -0.038              -0.038 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "   -0.007              -0.007 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 CLOCK_50  " "    0.029               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 tBase\[10\]  " "    0.087               0.000 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "    0.498               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 SW\[0\]  " "    0.638               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774104931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453774104941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453774104941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.196 DFlipFlop:time_flip\|q  " "   -0.394             -14.196 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.341 CLOCK_50  " "   -0.394              -6.341 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.625 tBase\[10\]  " "   -0.394              -0.625 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 interlock:i_lock\|DFlipFlop:flip0\|q  " "    0.290               0.000 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 SW\[0\]  " "    0.325               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "    0.400               0.000 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "    0.402               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774104951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774104951 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1453774104981 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1453774105171 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1453774106074 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux2~0  from: datac  to: combout " "Cell: i_lock\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106134 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux36~0  from: datab  to: combout " "Cell: i_lock\|Mux36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106134 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux9~0  from: datac  to: combout " "Cell: i_lock\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106134 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1453774106134 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1453774106144 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1453774106144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.216 " "Worst-case setup slack is -3.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.216              -9.922 interlock:i_lock\|DFlipFlop:flip0\|q  " "   -3.216              -9.922 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.497              -4.226 SW\[0\]  " "   -2.497              -4.226 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.990             -23.912 DFlipFlop:time_flip\|q  " "   -1.990             -23.912 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.852              -3.563 CLOCK_50  " "   -1.852              -3.563 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.951              -2.608 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "   -0.951              -2.608 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -0.622 tBase\[10\]  " "   -0.622              -0.622 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559              -1.516 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "   -0.559              -1.516 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774106164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.415 " "Worst-case hold slack is -0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.415              -1.511 DFlipFlop:time_flip\|q  " "   -0.415              -1.511 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.302 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "   -0.105              -0.302 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.072 tBase\[10\]  " "   -0.072              -0.072 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 interlock:i_lock\|DFlipFlop:flip0\|q  " "    0.021               0.000 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 CLOCK_50  " "    0.158               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "    0.165               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 SW\[0\]  " "    0.505               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774106174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453774106184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453774106184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.305 " "Worst-case minimum pulse width slack is -0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305              -1.161 CLOCK_50  " "   -0.305              -1.161 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025              -0.025 tBase\[10\]  " "   -0.025              -0.025 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 SW\[0\]  " "    0.019               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 DFlipFlop:time_flip\|q  " "    0.095               0.000 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 interlock:i_lock\|DFlipFlop:flip0\|q  " "    0.334               0.000 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "    0.446               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "    0.449               0.000 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774106194 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1453774106244 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux2~0  from: datac  to: combout " "Cell: i_lock\|Mux2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux36~0  from: datab  to: combout " "Cell: i_lock\|Mux36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106816 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_lock\|Mux9~0  from: datac  to: combout " "Cell: i_lock\|Mux9~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106816 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1453774106816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1453774106816 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1453774106816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.819 " "Worst-case setup slack is -2.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.819              -8.707 interlock:i_lock\|DFlipFlop:flip0\|q  " "   -2.819              -8.707 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071              -3.410 SW\[0\]  " "   -2.071              -3.410 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.939             -21.096 DFlipFlop:time_flip\|q  " "   -1.939             -21.096 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621              -3.056 CLOCK_50  " "   -1.621              -3.056 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872              -2.319 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "   -0.872              -2.319 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572              -0.572 tBase\[10\]  " "   -0.572              -0.572 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.516              -1.330 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "   -0.516              -1.330 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774106826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.400 " "Worst-case hold slack is -0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -1.446 DFlipFlop:time_flip\|q  " "   -0.400              -1.446 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.404 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "   -0.150              -0.404 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.086 tBase\[10\]  " "   -0.086              -0.086 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -0.076 CLOCK_50  " "   -0.076              -0.076 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.040 interlock:i_lock\|DFlipFlop:flip0\|q  " "   -0.040              -0.040 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "    0.105               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 SW\[0\]  " "    0.253               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774106836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453774106856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1453774106876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.313 " "Worst-case minimum pulse width slack is -0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313              -1.189 CLOCK_50  " "   -0.313              -1.189 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 tBase\[10\]  " "    0.010               0.000 tBase\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 SW\[0\]  " "    0.019               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 DFlipFlop:time_flip\|q  " "    0.109               0.000 DFlipFlop:time_flip\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 interlock:i_lock\|DFlipFlop:flip0\|q  " "    0.362               0.000 interlock:i_lock\|DFlipFlop:flip0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q  " "    0.454               0.000 interlock:i_lock\|diff_pressure:diff0\|inputHandler:inputH\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q  " "    0.458               0.000 interlock:i_lock\|limit_pressure:limit0\|inputHandler:inputL\|DFlipFlop:lsb\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453774106876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453774106876 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1453774108746 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1453774108746 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1023 " "Peak virtual memory: 1023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453774108856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:08:28 2016 " "Processing ended: Mon Jan 25 18:08:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453774108856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453774108856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453774108856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453774108856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453774111076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453774111086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 18:08:30 2016 " "Processing started: Mon Jan 25 18:08:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453774111086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453774111086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off interlockSystem -c interlockSystem " "Command: quartus_eda --read_settings_files=off --write_settings_files=off interlockSystem -c interlockSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453774111086 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1453774112102 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "interlockSystem.vo C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/simulation/modelsim/ simulation " "Generated file interlockSystem.vo in folder \"C:/Users/dennyly/Documents/GitHub/EE_371/Project_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1453774112272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453774112342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 18:08:32 2016 " "Processing ended: Mon Jan 25 18:08:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453774112342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453774112342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453774112342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453774112342 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus II Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453774112962 ""}
