<!Doctype html>
<html>
<title>Computer Architecture</title>
<h1 align="center">Computer Architecture</h1>
<style>
  .a{
    float:left;

  }
  .b{
    float:right;
    padding: 10fr;
    }
    div{
        padding: 70px;
    }
    
</style>
<div>
    <p class="a"><strong>Course Title:Computer Architecture</strong><br>
    <strong>Full Marks: 60+ 20+20</strong><br>
    <strong>Nature of the Course: Theory + Lab</strong></p>
    <p class="b"><strong>Full Marks: 60+ 20+20<br>
    Pass Marks: 24+8+8<br>
     Credit Hrs: 3</strong></p><br><br><br><br><br><br>

<strong>Course Description: </strong> course includes concepts of instruction set architecture,
organization or micro-architecture, and system architecture. The instruction set architecture
includes programmer’s abstraction of computer. The micro-architecture consist internal
representation of computers at register and functional unit level. The system architecture
includes organization of computers at the cache and bus level.<br><br>

<strong>Course Objectives</strong>
<ul>
<li>representation of data and algorithms used to perform operations on data</li>
<li>Demonstrate different operations in terms of Micro-operations</li>
<li>Explain architecture of basic computer and micro-programmed control unit</li>
<li>Understand and memory and I/O organization of a typical computer system</li>
<li>Demonstrate benefits of pipelined systems</li> </ul>
<strong>Course Contents</strong><br><br>
<dt><strong>Unit 1:Data Representation</strong></dt>
<dd>1.1 Data Representation:Binary Representation, BCD,
Alphanumeric Representation, Complements ((r-1)’s
Complement and r’s complement), Fixed Point representation,
Representing Negative Numbers, Floating Point Representation,
Arithmetic with Complements (Subtraction of Unsigned
Numbers, Addition and Subtraction of Signed Numbers)
Overflow, Detecting Overflow</dd>
      <dd> 1.2 Other Binary Codes: Code, self Complementing Code,
Weighted Code (2421 and 8421 codes), Excess-3 Code,
EBCDIC</dd>
    <dd>1.3 Error Detection Codes: Parity Bit, Odd Parity, Even parity,
Parity Generator & Checker</dd><br><br>
<dt><strong>Unit 2: Register Transfer and Microoperations (5 Hrs.)</strong></dt>
 <dd>2.1. Microoperation, Register Transfer Language, Register Transfer, Control Function</dd>
  <dd>2.2. Arithmetic Microoperations: Binary Adder, Binary Adder-subtractor, Binary
Incrementer, Arithmetic Circuit</dd>
  <dd>2.3. Logic Microoperations, Hardware Implementation, Applications of Logic
Microoperations.</dd>
  <dd>2.4. Shift Microoperations: Logical Shift, Circular shift, Arithmetic Shift, Hardware
Implementation of Shifter.</dd><br><br>
<dt><strong>Unit 3: Basic Computer Organization and Design (8 Hrs.)</strong></dt>
<dd>3.1. Instruction Code, Operation Code, Stored Program Concept</dd>
<dd>3.2. Registers and memory of Basic Computer, Common Bus System for Basic
Computer.</dd>
<dd>3.3. Instruction Format, Instruction Set Completeness, Control Unit of Basic Computer,
Control Timing Signals</dd>
<dd>3.4. Instruction Cycle of Basic computer, Determining Type of Instruction, Memory
Reference Instructions, Input-Output Instructions, Program Interrupt & Interrupt
Cycle.</dd>
<dd>3.5. Description and Flowchart of Basic Computer</dd><br><br>
<dt><strong>Unit 4: Microprogrammed Control (4 Hrs.)</strong></dt>
<dd>4.1. Control Word, Microprogram, Control Memory, Control Address Register,
Sequencer</dd>
<dd>4.2. Address Sequencing, Conditional Branch, Mapping of Instructions, Subroutines,
Microinstruction Format, Symbolic Microinstructions</dd>
<dd>4.3. Design of Control Unit</dd><br><br>
<dt><strong>Unit 5: Central Processing Unit (4 Hrs.)</strong></dt>
<dd>5.1. Major Components of CPU, CPU Organization</dd>
<dd>5.2. Instruction Formats, Addressing Modes, Data Transfer and manipulation, Program
Control, Subroutine Call and Return, Types of Interrupt</dd>
<dd>5.3. RISC vs CISC, Pros and Cons of RISC and CISC, Overlapped Register Windows</dd><br><br>
<dt><strong>Unit 6: Pipelining (6 Hrs.)</strong></dt>
<dd>6.1. Parallel Processing, Multiple Functional Units, Flynn’s Classification</dd>
<dd>6.2. Pipelining: Concept and Demonstration with Example, Speedup Equation, Floating
Point addition and Subtraction with Pipelining</dd>
<dd>6.3. Instruction Level Pipelining: Instruction Cycle, Three & Four-Segment Instruction
Pipeline, Pipeline Conflicts and Solutions</dd>
<dd>6.4. Vector Processing, Applications, Vector Operations, Matrix Multiplication</dd><br><br>
<dt><strong>Unit 7: Computer Arithmetic (6 Hrs.)</strong></dt>
<dd>7.1. Addition and Subtraction with Signed Magnitude Data, Addition and Subtraction with
Signed 2’s Complement Data</dd>
<dd>7.2. Multiplication of Signed Magnitude Data, Booth Multiplication, Division of Signed
magnitude Data, Divide Overflow</dd><br><br>
<dt><strong>Unit 8: Input Output Organization (4 Hrs.)</strong></dt>
<dd>8.1. Input-Output Interface: I/O Bus and Interface Modules, I/O vs. Memory Bus, Isolated
vs. Memory-Mapped I/O</dd>
<dd>8.2. Asynchronous Data Transfer: Strobe, Handshaking<dd>
<dd>8.3. Modes of Transfer: Programmed I/O, Interrupt-Initiated I/O, Direct memory Access</dd>
<dd>8.4. Priority Interrupt: Polling, Daisy-Chaining, Parallel Priority Interrupt</dd>
<dd>8.5. Direct Memory Access, Input-Output Processor, DMA vs. IOP</dd><br><br>
<dt><strong>Unit 9: Memory Organization (4 Hrs.)</strong></dt>
<dd>9.1 Memory Hierarchy, Main Memory, RAM and ROM Chips, Memory address Map,
Memory Connection to CPU, Auxiliary Memory (magnetic Disk, Magnetic Tape)</dd>
<dd>9.1 Associative Memory: Hardware Organization, Match Logic, Read Operation, Write
Operation</dd>
<dd>9.1 Cache Memory: Locality of Reference, Hit & Miss Ratio, Mapping, Write Policies</dd><br><br>
<dt><strong>Text Books:</strong></dt>
<dd>1. M. Morris Mano, “Computer System Architecture”, Prentice-Hall of India, Pvt. Ltd.,
Third edition, 2007</dd><br><br>
<dt><strong>References Books:</strong></dt>
<dd>1. William Stallings, “Computer Organization and Architecture”, Prentice-Hall of India,
Pvt. Ltd., Seventh edition, 2005.</dd>
<dd>2. Vincent P. Heuring and Harry F. Jordan, “Computer System Design and Architecture”,
Prentice-Hall of India, Pvt. Ltd., Second edition, 2003.</dd></div>