// Seed: 1779063906
module module_0 (
    input  tri0  id_0,
    output wire  id_1,
    output wor   id_2,
    output wand  id_3,
    output wand  id_4,
    output tri   id_5,
    input  wand  id_6,
    input  wand  id_7,
    output wand  id_8,
    input  tri   id_9,
    id_20,
    output uwire id_10,
    input  wor   id_11,
    output wand  id_12,
    output uwire id_13,
    input  wire  id_14,
    input  uwire id_15,
    output tri1  id_16,
    id_21,
    input  wire  id_17,
    output wor   id_18
);
  assign id_2 = id_7;
  assign module_1.type_17 = 0;
  assign id_16 = -1;
  wire id_22, id_23, id_24, id_25, id_26, id_27;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output uwire id_2,
    output wor id_3,
    output tri1 id_4,
    input wand id_5,
    output uwire id_6,
    output tri1 id_7,
    output wor id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wor id_11,
    input wor id_12,
    output supply1 id_13,
    input wire id_14,
    input tri1 id_15,
    output uwire id_16,
    output supply1 id_17,
    output supply1 id_18,
    input wand id_19,
    input wor id_20,
    input supply0 id_21,
    input wand id_22,
    input wor id_23,
    input tri id_24,
    input uwire id_25,
    output supply0 id_26,
    output supply0 id_27,
    input supply1 id_28,
    output supply0 id_29,
    inout tri1 id_30
);
  wire id_32;
  assign id_18 = -1;
  module_0 modCall_1 (
      id_22,
      id_4,
      id_27,
      id_6,
      id_29,
      id_3,
      id_20,
      id_19,
      id_7,
      id_12,
      id_10,
      id_25,
      id_0,
      id_7,
      id_24,
      id_20,
      id_4,
      id_12,
      id_18
  );
  wire id_33;
  supply1 id_34 = 1;
endmodule
