#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f915700a460 .scope module, "top" "top" 2 2;
 .timescale 0 0;
v0x7f915701bf30_0 .var "clk", 0 0;
v0x7f915701c010_0 .var "data", 15 0;
v0x7f915701c0a0_0 .net "done", 0 0, v0x7f915701b610_0;  1 drivers
v0x7f915701c130_0 .var "input_adr1", 4 0;
v0x7f915701c200_0 .var "input_adr2", 4 0;
v0x7f915701c310_0 .net "read1", 15 0, L_0x7f915701c5f0;  1 drivers
v0x7f915701c3a0_0 .net "read2", 15 0, L_0x7f915701c6e0;  1 drivers
v0x7f915701c430_0 .var "valid", 2 0;
v0x7f915701c4e0_0 .var "write_adr", 4 0;
E_0x7f9157006970 .event posedge, v0x7f915701b610_0;
S_0x7f915700a5d0 .scope module, "P" "process" 2 17, 3 1 0, S_0x7f915700a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "valid";
    .port_info 2 /INPUT 5 "read_adr1";
    .port_info 3 /INPUT 5 "read_adr2";
    .port_info 4 /INPUT 5 "write_adr";
    .port_info 5 /INPUT 16 "data";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 16 "read1";
    .port_info 8 /OUTPUT 16 "read2";
L_0x7f915701c5f0 .functor BUFZ 16, v0x7f915701ace0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f915701c6e0 .functor BUFZ 16, v0x7f915701ae70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f915701b460_0 .net "clk", 0 0, v0x7f915701bf30_0;  1 drivers
v0x7f915701b4f0_0 .var "counter", 5 0;
v0x7f915701b580_0 .net "data", 15 0, v0x7f915701c010_0;  1 drivers
v0x7f915701b610_0 .var "done", 0 0;
v0x7f915701b6a0_0 .net "read1", 15 0, L_0x7f915701c5f0;  alias, 1 drivers
v0x7f915701b780_0 .net "read1_from_reg", 15 0, v0x7f915701ace0_0;  1 drivers
v0x7f915701b820_0 .var "read1_valid", 0 0;
v0x7f915701b8d0_0 .net "read2", 15 0, L_0x7f915701c6e0;  alias, 1 drivers
v0x7f915701b960_0 .net "read2_from_reg", 15 0, v0x7f915701ae70_0;  1 drivers
v0x7f915701baa0_0 .var "read2_valid", 0 0;
v0x7f915701bb30_0 .net "read_adr1", 4 0, v0x7f915701c130_0;  1 drivers
v0x7f915701bbc0_0 .net "read_adr2", 4 0, v0x7f915701c200_0;  1 drivers
v0x7f915701bc70_0 .net "valid", 2 0, v0x7f915701c430_0;  1 drivers
v0x7f915701bd00_0 .net "write_adr", 4 0, v0x7f915701c4e0_0;  1 drivers
v0x7f915701bdc0_0 .var "write_valid", 0 0;
E_0x7f915700a160 .event edge, v0x7f915701bc70_0, v0x7f915701b4f0_0;
S_0x7f915700a820 .scope module, "M" "registerfile" 3 30, 4 2 0, S_0x7f915700a5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_adr1";
    .port_info 2 /INPUT 5 "read_adr2";
    .port_info 3 /INPUT 5 "write_adr";
    .port_info 4 /INPUT 16 "data";
    .port_info 5 /INPUT 1 "read1_valid";
    .port_info 6 /INPUT 1 "read2_valid";
    .port_info 7 /INPUT 1 "write_valid";
    .port_info 8 /OUTPUT 16 "read1";
    .port_info 9 /OUTPUT 16 "read2";
v0x7f915700ab20_0 .net "clk", 0 0, v0x7f915701bf30_0;  alias, 1 drivers
v0x7f915701ab90_0 .net "data", 15 0, v0x7f915701c010_0;  alias, 1 drivers
v0x7f915701ac30_0 .var "i", 5 0;
v0x7f915701ace0_0 .var "read1", 15 0;
v0x7f915701ad90_0 .net "read1_valid", 0 0, v0x7f915701b820_0;  1 drivers
v0x7f915701ae70_0 .var "read2", 15 0;
v0x7f915701af20_0 .net "read2_valid", 0 0, v0x7f915701baa0_0;  1 drivers
v0x7f915701afc0_0 .net "read_adr1", 4 0, v0x7f915701c130_0;  alias, 1 drivers
v0x7f915701b070_0 .net "read_adr2", 4 0, v0x7f915701c200_0;  alias, 1 drivers
v0x7f915701b180 .array "regfile", 0 31, 15 0;
v0x7f915701b220_0 .net "write_adr", 4 0, v0x7f915701c4e0_0;  alias, 1 drivers
v0x7f915701b2d0_0 .net "write_valid", 0 0, v0x7f915701bdc0_0;  1 drivers
E_0x7f9157007cd0 .event posedge, v0x7f915700ab20_0;
    .scope S_0x7f915700a820;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7f915701ac30_0, 0, 6;
T_0.0 ;
    %load/vec4 v0x7f915701ac30_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f915701ac30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f915701b180, 4, 0;
    %load/vec4 v0x7f915701ac30_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7f915701ac30_0, 0, 6;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7f915700a820;
T_1 ;
    %wait E_0x7f9157007cd0;
    %load/vec4 v0x7f915701ad90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7f915701afc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f915701b180, 4;
    %assign/vec4 v0x7f915701ace0_0, 2;
T_1.0 ;
    %load/vec4 v0x7f915701af20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7f915701b070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f915701b180, 4;
    %assign/vec4 v0x7f915701ae70_0, 2;
T_1.2 ;
    %load/vec4 v0x7f915701b2d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7f915701ab90_0;
    %load/vec4 v0x7f915701b220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 2, 0; Constant delay
    %assign/vec4/a/d v0x7f915701b180, 0, 4;
T_1.4 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f915700a5d0;
T_2 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7f915701b4f0_0, 0, 6;
    %end;
    .thread T_2;
    .scope S_0x7f915700a5d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f915701b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f915701baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f915701bdc0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7f915700a5d0;
T_4 ;
    %wait E_0x7f915700a160;
    %vpi_call 3 35 "$display", "time =%d counter = %d , valid = %b , ", $time, v0x7f915701b4f0_0, v0x7f915701bc70_0 {0 0 0};
    %load/vec4 v0x7f915701b4f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f915701bc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7f915701b4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f915701b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f915701baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f915701bdc0_0, 0;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7f915701b4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f915701b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f915701baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f915701bdc0_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7f915701b4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f915701b820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f915701baa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f915701bdc0_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7f915701b4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f915701b820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f915701baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f915701bdc0_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7f915701b4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f915701b820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f915701baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f915701bdc0_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %jmp T_4.10;
T_4.8 ;
    %jmp T_4.10;
T_4.9 ;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
T_4.0 ;
    %load/vec4 v0x7f915701b4f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f915701b610_0, 2;
T_4.11 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f915700a5d0;
T_5 ;
    %wait E_0x7f9157007cd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f915701b610_0, 0, 1;
    %load/vec4 v0x7f915701b4f0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x7f915701b4f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f915700a460;
T_6 ;
    %wait E_0x7f9157006970;
    %vpi_call 2 21 "$display", "time=%d: read_adr1 = %d, read1 = %d ------ read_adr2 => %d , read2 => %d", $time, v0x7f915701c130_0, v0x7f915701c310_0, v0x7f915701c200_0, v0x7f915701c3a0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f915700a460;
T_7 ;
    %delay 1000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7f915700a460;
T_8 ;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f915701bf30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f915701bf30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f915701bf30_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x7f915700a460;
T_9 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f915701c130_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f915701c200_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f915701c4e0_0, 0, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f915701c010_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f915701c430_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f915701c130_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f915701c200_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f915701c4e0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7f915701c010_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f915701c430_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f915701c130_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f915701c200_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f915701c4e0_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x7f915701c010_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f915701c430_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f915701c130_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f915701c200_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f915701c4e0_0, 0, 5;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7f915701c010_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f915701c430_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7f915701c130_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f915701c200_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f915701c4e0_0, 0, 5;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x7f915701c010_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f915701c430_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f915701c130_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7f915701c200_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f915701c4e0_0, 0, 5;
    %pushi/vec4 6, 0, 16;
    %store/vec4 v0x7f915701c010_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f915701c430_0, 0, 3;
    %delay 20, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f915701c130_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f915701c200_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f915701c4e0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f915701c010_0, 0, 16;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f915701c430_0, 0, 3;
    %delay 20, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "top.v";
    "process.v";
    "module.v";
