vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_tft_0_0_1/sim/design_1_axi_tft_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0_1/sim/design_1_rst_ps7_0_100M_0.vhd" 
vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_axi_dma_0_0_1/sim/design_1_axi_dma_0_0.vhd" 

nosort
