Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Dec 16 22:25:46 2022
| Host         : martin-desktop running 64-bit ArcoLinux
| Command      : report_methodology -file red_pitaya_top_methodology_drc_routed.rpt -pb red_pitaya_top_methodology_drc_routed.pb -rpx red_pitaya_top_methodology_drc_routed.rpx
| Design       : red_pitaya_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 95
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree               | 1          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks                   | 1          |
| TIMING-7  | Critical Warning | No common node between related clocks                            | 1          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                        | 1          |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 1          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain                  | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                    | 52         |
| XDCC-5    | Warning          | User Non-Timing constraint/property overwritten                  | 4          |
| XDCH-2    | Warning          | Same min and max delay values on IO port                         | 32         |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock system_wrapper_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock adc_clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks adc_clk and clk_125_system_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk] -to [get_clocks clk_125_system_clk_wiz_0_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks adc_clk and clk_125_system_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks adc_clk] -to [get_clocks clk_125_system_clk_wiz_0_0]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock system_wrapper_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin system_wrapper_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net system_wrapper_i/rp_expansion_to_in_0/inst/exp_buf[1]/O is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): system_wrapper_i/rp_expansion_to_in_0/inst/exp_buf[1]/IO
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell system_wrapper_i/acquire_top_0/inst/U_cnt/cnt[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[0]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[10]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[11]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[12]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[13]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[14]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[15]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[1]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[2]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[3]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[4]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[5]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[6]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[7]/CLR,
system_wrapper_i/acquire_top_0/inst/U_cnt/cnt_reg[8]/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X40Y19 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell system_wrapper_i/acquire_top_0/inst/axi_control/FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][10] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][11] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][12] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][13] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][14] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][15] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][2] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][3] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][4] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][5] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][6] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][7] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][8] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[0][9] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][10] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][11] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][12] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][13] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][14] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][15] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][2] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][3] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][4] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][5] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][6] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][7] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][8] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on adc_dat_i[1][9] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on led_o[0] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on led_o[1] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on led_o[2] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on led_o[3] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on led_o[4] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on led_o[5] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on led_o[6] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on led_o[7] relative to clock(s) system_wrapper_i/clk_wiz_0/inst/clk_in1
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[0] overrides a previous user property.
New Source: /home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 111)
Previous Source: /home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[1] overrides a previous user property.
New Source: /home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 111)
Previous Source: /home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[2] overrides a previous user property.
New Source: /home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 111)
Previous Source: /home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on dac_pwm_o[3] overrides a previous user property.
New Source: /home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 111)
Previous Source: /home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 100)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][0]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][1]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[0][9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][0]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][10]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][11]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][12]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][13]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][14]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][15]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][1]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][2]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][3]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][4]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][5]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][6]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][7]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][8]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 3.400 ns has been defined on port 'adc_dat_i[1][9]' relative to clock adc_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock adc_clk 3.400 [get_ports {adc_dat_i[*][*]}]
/home/martin/projects/RedPitaya_SiPM/fpga/project/redpitaya.srcs/constrs_1/imports/classic/sdc/red_pitaya.xdc (Line: 202)
Related violations: <none>


