// Seed: 3637760651
module module_0 ();
  wire id_2;
  wire id_3;
  specify
    (id_4 => id_5) = 1;
    (id_6 => id_7) = (1  : 1  : id_4, id_5  : id_2 == id_5  : 1);
  endspecify
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    output wor id_2,
    input wor id_3,
    input supply0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wor id_8,
    output wire id_9,
    input tri0 id_10,
    input wand id_11,
    input wor id_12,
    output tri0 id_13,
    output tri0 id_14,
    input tri0 id_15,
    output wand id_16,
    input uwire id_17,
    input supply0 id_18,
    output tri id_19,
    output tri1 id_20,
    output tri1 id_21
    , id_53, id_54,
    input supply1 id_22,
    input uwire id_23,
    output tri1 id_24,
    input supply1 id_25,
    input tri1 id_26,
    input wor id_27,
    input tri id_28 id_55,
    input tri1 id_29,
    output supply0 id_30,
    input wand id_31,
    output uwire id_32,
    input supply0 id_33,
    input wire id_34,
    output tri0 id_35,
    output tri id_36,
    input wand id_37,
    input tri0 id_38,
    input uwire id_39,
    output wire id_40,
    output tri id_41,
    input wor id_42,
    input tri1 id_43,
    input supply0 id_44,
    input tri0 id_45,
    output tri0 id_46,
    input wand id_47,
    output tri1 id_48,
    input wand id_49,
    input tri0 id_50,
    input wand id_51
);
  id_56 :
  assert property (@(posedge id_6 != id_39) id_18 + 1'b0)
  else $display;
  module_0();
endmodule
