--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 67476 paths analyzed, 560 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.412ns.
--------------------------------------------------------------------------------
Slack:                  8.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.309ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.592 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A4       net (fanout=11)       1.937   gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d72
                                                       gl/gc/Sh1276121
    SLICE_X12Y43.A4      net (fanout=1)        1.220   gl/gc/Sh127612
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     11.309ns (1.810ns logic, 9.499ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  8.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_50 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.108ns (Levels of Logic = 5)
  Clock Path Skew:      -0.065ns (0.595 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A4       net (fanout=11)       1.937   gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d72
                                                       gl/gc/Sh1276121
    SLICE_X12Y43.A4      net (fanout=1)        1.220   gl/gc/Sh127612
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y36.C3      net (fanout=22)       3.891   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y36.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[50]
                                                       gl/gc/Mmux_M_tiles_type_d921
                                                       gl/gc/M_tiles_type_q_50
    -------------------------------------------------  ---------------------------
    Total                                     11.108ns (1.810ns logic, 9.298ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  8.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.906ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.599 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A4       net (fanout=11)       1.937   gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d72
                                                       gl/gc/Sh1276121
    SLICE_X12Y43.A4      net (fanout=1)        1.220   gl/gc/Sh127612
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X12Y34.D1      net (fanout=22)       3.723   gl/gc/Mmux_M_player_pos_d41
    SLICE_X12Y34.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[14]
                                                       gl/gc/Mmux_M_tiles_type_d121
                                                       gl/gc/M_tiles_type_q_14
    -------------------------------------------------  ---------------------------
    Total                                     10.906ns (1.776ns logic, 9.130ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  9.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.919ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.314 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D1      net (fanout=11)       2.124   gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D       Tilo                  0.259   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/Sh61011
    SLICE_X14Y43.A2      net (fanout=1)        1.155   gl/gc/Sh61012
    SLICE_X14Y43.A       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh61013
    SLICE_X14Y43.B4      net (fanout=4)        0.432   gl/gc/Sh6101
    SLICE_X14Y43.B       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh6104
    SLICE_X8Y47.B1       net (fanout=10)       1.544   gl/gc/Sh610
    SLICE_X8Y47.B        Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d233
                                                       gl/gc/Mmux_M_tiles_type_d44151
    SLICE_X16Y42.C1      net (fanout=5)        1.830   gl/gc/Mmux_M_tiles_type_d4415
    SLICE_X16Y42.C       Tilo                  0.255   gl/gc/M_tiles_type_q[16]
                                                       gl/gc/Mmux_M_tiles_type_d2612
    SLICE_X9Y38.D4       net (fanout=14)       1.793   gl/gc/Mmux_M_tiles_type_d261
    SLICE_X9Y38.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d603
                                                       gl/gc/M_tiles_type_q_36
    -------------------------------------------------  ---------------------------
    Total                                     10.919ns (2.041ns logic, 8.878ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  9.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.786ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.588 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D1      net (fanout=11)       2.124   gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D       Tilo                  0.259   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/Sh61011
    SLICE_X14Y43.A2      net (fanout=1)        1.155   gl/gc/Sh61012
    SLICE_X14Y43.A       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh61013
    SLICE_X8Y43.A5       net (fanout=4)        0.997   gl/gc/Sh6101
    SLICE_X8Y43.A        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d2611
                                                       gl/gc/Sh9431
    SLICE_X12Y36.A3      net (fanout=12)       1.377   gl/gc/Sh943
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/N336
                                                       gl/gc/Mmux_M_tiles_type_d26111_1
    SLICE_X12Y38.D1      net (fanout=4)        0.960   gl/gc/Mmux_M_tiles_type_d26111
    SLICE_X12Y38.CMUX    Topdc                 0.456   gl/gc/N213
                                                       gl/gc/Mmux_M_tiles_type_d8811_SW5_F
                                                       gl/gc/Mmux_M_tiles_type_d8811_SW5
    SLICE_X15Y39.B1      net (fanout=2)        1.423   gl/gc/N213
    SLICE_X15Y39.B       Tilo                  0.259   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d88_SW0_SW3
    SLICE_X15Y39.A5      net (fanout=1)        0.230   gl/gc/N340
    SLICE_X15Y39.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d18
                                                       gl/gc/M_tiles_type_q_17
    -------------------------------------------------  ---------------------------
    Total                                     10.786ns (2.520ns logic, 8.266ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  9.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.790ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.596 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A4       net (fanout=11)       1.937   gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d72
                                                       gl/gc/Sh1276121
    SLICE_X12Y43.A4      net (fanout=1)        1.220   gl/gc/Sh127612
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X16Y36.D3      net (fanout=22)       3.607   gl/gc/Mmux_M_player_pos_d41
    SLICE_X16Y36.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[26]
                                                       gl/gc/Mmux_M_tiles_type_d381
                                                       gl/gc/M_tiles_type_q_26
    -------------------------------------------------  ---------------------------
    Total                                     10.790ns (1.776ns logic, 9.014ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  9.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_player_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.764ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.598 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_player_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A4       net (fanout=11)       1.937   gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d72
                                                       gl/gc/Sh1276121
    SLICE_X12Y43.A4      net (fanout=1)        1.220   gl/gc/Sh127612
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y43.C3      net (fanout=22)       2.066   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y43.C       Tilo                  0.259   gl/gc/M_player_pos_q_4_3
                                                       gl/gc/Mmux_M_player_pos_d5
    SLICE_X13Y44.DX      net (fanout=3)        1.481   gl/gc/M_player_pos_d[4]
    SLICE_X13Y44.CLK     Tdick                 0.114   gl/gc/M_player_pos_q[4]
                                                       gl/gc/M_player_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                     10.764ns (1.810ns logic, 8.954ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  9.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_49 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.703ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.187 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_49 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[50]
                                                       gl/gc/M_tiles_type_q_49
    SLICE_X12Y43.C2      net (fanout=2)        1.526   gl/gc/M_tiles_type_q[49]
    SLICE_X12Y43.CMUX    Tilo                  0.430   gl/gc/Sh127613
                                                       gl/gc/Sh127612_G
                                                       gl/gc/Sh127612
    SLICE_X12Y43.A6      net (fanout=1)        0.854   gl/gc/Sh127616
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.703ns (1.981ns logic, 8.722ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  9.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.636ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.588 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D1      net (fanout=11)       2.124   gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D       Tilo                  0.259   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/Sh61011
    SLICE_X14Y43.A2      net (fanout=1)        1.155   gl/gc/Sh61012
    SLICE_X14Y43.A       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh61013
    SLICE_X8Y43.A5       net (fanout=4)        0.997   gl/gc/Sh6101
    SLICE_X8Y43.A        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d2611
                                                       gl/gc/Sh9431
    SLICE_X12Y36.A3      net (fanout=12)       1.377   gl/gc/Sh943
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/N336
                                                       gl/gc/Mmux_M_tiles_type_d26111_1
    SLICE_X12Y38.D1      net (fanout=4)        0.960   gl/gc/Mmux_M_tiles_type_d26111
    SLICE_X12Y38.CMUX    Topdc                 0.456   gl/gc/N213
                                                       gl/gc/Mmux_M_tiles_type_d8811_SW5_F
                                                       gl/gc/Mmux_M_tiles_type_d8811_SW5
    SLICE_X12Y39.B3      net (fanout=2)        0.636   gl/gc/N213
    SLICE_X12Y39.B       Tilo                  0.254   gl/gc/N339
                                                       gl/gc/Mmux_M_tiles_type_d88_SW0_SW2
    SLICE_X15Y39.A2      net (fanout=1)        0.872   gl/gc/N339
    SLICE_X15Y39.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d18
                                                       gl/gc/M_tiles_type_q_17
    -------------------------------------------------  ---------------------------
    Total                                     10.636ns (2.515ns logic, 8.121ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  9.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_36 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.645ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.592 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_36 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.DQ       Tcko                  0.430   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/M_tiles_type_q_36
    SLICE_X6Y44.C2       net (fanout=4)        1.261   gl/gc/M_tiles_type_q[36]
    SLICE_X6Y44.C        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d765
                                                       gl/gc/Sh1275121
    SLICE_X12Y44.A1      net (fanout=3)        1.521   gl/gc/Sh127512
    SLICE_X12Y44.A       Tilo                  0.254   gl/gc/Sh1275
                                                       gl/gc/Sh127513
    SLICE_X12Y44.B6      net (fanout=13)       0.150   gl/gc/Sh12751
    SLICE_X12Y44.B       Tilo                  0.254   gl/gc/Sh1275
                                                       gl/gc/Sh12754
    SLICE_X7Y51.A4       net (fanout=8)        1.816   gl/gc/Sh1275
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.645ns (1.805ns logic, 8.840ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  9.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.570ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.591 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A4       net (fanout=11)       1.937   gl/gc/M_player_pos_q_0_1
    SLICE_X9Y41.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d72
                                                       gl/gc/Sh1276121
    SLICE_X12Y43.A4      net (fanout=1)        1.220   gl/gc/Sh127612
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X16Y38.D3      net (fanout=22)       3.387   gl/gc/Mmux_M_player_pos_d41
    SLICE_X16Y38.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[22]
                                                       gl/gc/Mmux_M_tiles_type_d305
                                                       gl/gc/M_tiles_type_q_22
    -------------------------------------------------  ---------------------------
    Total                                     10.570ns (1.776ns logic, 8.794ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  9.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_45 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.615ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_45 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/M_tiles_type_q_45
    SLICE_X9Y41.A3       net (fanout=2)        1.243   gl/gc/M_tiles_type_q[45]
    SLICE_X9Y41.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d72
                                                       gl/gc/Sh1276121
    SLICE_X12Y43.A4      net (fanout=1)        1.220   gl/gc/Sh127612
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.615ns (1.810ns logic, 8.805ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  9.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_50 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.595ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.187 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_50 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[50]
                                                       gl/gc/M_tiles_type_q_50
    SLICE_X11Y46.D2      net (fanout=1)        1.689   gl/gc/M_tiles_type_q[50]
    SLICE_X11Y46.D       Tilo                  0.259   gl/gc/M_player_pos_q[3]
                                                       gl/gc/Sh609131
    SLICE_X11Y46.C6      net (fanout=2)        0.151   gl/gc/Sh60913
    SLICE_X11Y46.C       Tilo                  0.259   gl/gc/M_player_pos_q[3]
                                                       gl/gc/Sh127531
    SLICE_X12Y44.B4      net (fanout=5)        1.013   gl/gc/Sh12753
    SLICE_X12Y44.B       Tilo                  0.254   gl/gc/Sh1275
                                                       gl/gc/Sh12754
    SLICE_X7Y51.A4       net (fanout=8)        1.816   gl/gc/Sh1275
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.595ns (1.834ns logic, 8.761ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  9.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_42 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.532ns (Levels of Logic = 5)
  Clock Path Skew:      -0.054ns (0.592 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_42 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.525   gl/gc/M_tiles_type_q[41]
                                                       gl/gc/M_tiles_type_q_42
    SLICE_X6Y44.C4       net (fanout=2)        1.053   gl/gc/M_tiles_type_q[42]
    SLICE_X6Y44.C        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d765
                                                       gl/gc/Sh1275121
    SLICE_X12Y44.A1      net (fanout=3)        1.521   gl/gc/Sh127512
    SLICE_X12Y44.A       Tilo                  0.254   gl/gc/Sh1275
                                                       gl/gc/Sh127513
    SLICE_X12Y44.B6      net (fanout=13)       0.150   gl/gc/Sh12751
    SLICE_X12Y44.B       Tilo                  0.254   gl/gc/Sh1275
                                                       gl/gc/Sh12754
    SLICE_X7Y51.A4       net (fanout=8)        1.816   gl/gc/Sh1275
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.532ns (1.900ns logic, 8.632ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  9.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_48 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.518ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.592 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_48 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[48]
                                                       gl/gc/M_tiles_type_q_48
    SLICE_X12Y44.C4      net (fanout=2)        1.719   gl/gc/M_tiles_type_q[48]
    SLICE_X12Y44.CMUX    Tilo                  0.430   gl/gc/Sh1275
                                                       gl/gc/Sh127512_G
                                                       gl/gc/Sh127512
    SLICE_X12Y44.A2      net (fanout=1)        0.741   gl/gc/Sh127516
    SLICE_X12Y44.A       Tilo                  0.254   gl/gc/Sh1275
                                                       gl/gc/Sh127513
    SLICE_X12Y44.B6      net (fanout=13)       0.150   gl/gc/Sh12751
    SLICE_X12Y44.B       Tilo                  0.254   gl/gc/Sh1275
                                                       gl/gc/Sh12754
    SLICE_X7Y51.A4       net (fanout=8)        1.816   gl/gc/Sh1275
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.518ns (2.000ns logic, 8.518ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  9.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_44 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.533ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.185 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D1      net (fanout=11)       2.124   gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D       Tilo                  0.259   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/Sh61011
    SLICE_X14Y43.A2      net (fanout=1)        1.155   gl/gc/Sh61012
    SLICE_X14Y43.A       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh61013
    SLICE_X14Y43.B4      net (fanout=4)        0.432   gl/gc/Sh6101
    SLICE_X14Y43.B       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh6104
    SLICE_X8Y47.B1       net (fanout=10)       1.544   gl/gc/Sh610
    SLICE_X8Y47.B        Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d233
                                                       gl/gc/Mmux_M_tiles_type_d44151
    SLICE_X16Y42.C1      net (fanout=5)        1.830   gl/gc/Mmux_M_tiles_type_d4415
    SLICE_X16Y42.C       Tilo                  0.255   gl/gc/M_tiles_type_q[16]
                                                       gl/gc/Mmux_M_tiles_type_d2612
    SLICE_X7Y41.C1       net (fanout=14)       1.407   gl/gc/Mmux_M_tiles_type_d261
    SLICE_X7Y41.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[44]
                                                       gl/gc/Mmux_M_tiles_type_d781
                                                       gl/gc/M_tiles_type_q_44
    -------------------------------------------------  ---------------------------
    Total                                     10.533ns (2.041ns logic, 8.492ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  9.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_49 (FF)
  Destination:          gl/gc/M_tiles_type_q_50 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.502ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_49 to gl/gc/M_tiles_type_q_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[50]
                                                       gl/gc/M_tiles_type_q_49
    SLICE_X12Y43.C2      net (fanout=2)        1.526   gl/gc/M_tiles_type_q[49]
    SLICE_X12Y43.CMUX    Tilo                  0.430   gl/gc/Sh127613
                                                       gl/gc/Sh127612_G
                                                       gl/gc/Sh127612
    SLICE_X12Y43.A6      net (fanout=1)        0.854   gl/gc/Sh127616
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y36.C3      net (fanout=22)       3.891   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y36.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[50]
                                                       gl/gc/Mmux_M_tiles_type_d921
                                                       gl/gc/M_tiles_type_q_50
    -------------------------------------------------  ---------------------------
    Total                                     10.502ns (1.981ns logic, 8.521ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  9.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_47 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.445ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.592 - 0.642)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_47 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.430   gl/gc/M_tiles_type_q[48]
                                                       gl/gc/M_tiles_type_q_47
    SLICE_X12Y43.C4      net (fanout=2)        1.268   gl/gc/M_tiles_type_q[47]
    SLICE_X12Y43.CMUX    Tilo                  0.430   gl/gc/Sh127613
                                                       gl/gc/Sh127612_G
                                                       gl/gc/Sh127612
    SLICE_X12Y43.A6      net (fanout=1)        0.854   gl/gc/Sh127616
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.445ns (1.981ns logic, 8.464ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  9.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_36 (FF)
  Destination:          gl/gc/M_tiles_type_q_50 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.444ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.595 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_36 to gl/gc/M_tiles_type_q_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y38.DQ       Tcko                  0.430   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/M_tiles_type_q_36
    SLICE_X6Y44.C2       net (fanout=4)        1.261   gl/gc/M_tiles_type_q[36]
    SLICE_X6Y44.C        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d765
                                                       gl/gc/Sh1275121
    SLICE_X12Y44.A1      net (fanout=3)        1.521   gl/gc/Sh127512
    SLICE_X12Y44.A       Tilo                  0.254   gl/gc/Sh1275
                                                       gl/gc/Sh127513
    SLICE_X12Y44.B6      net (fanout=13)       0.150   gl/gc/Sh12751
    SLICE_X12Y44.B       Tilo                  0.254   gl/gc/Sh1275
                                                       gl/gc/Sh12754
    SLICE_X7Y51.A4       net (fanout=8)        1.816   gl/gc/Sh1275
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y36.C3      net (fanout=22)       3.891   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y36.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[50]
                                                       gl/gc/Mmux_M_tiles_type_d921
                                                       gl/gc/M_tiles_type_q_50
    -------------------------------------------------  ---------------------------
    Total                                     10.444ns (1.805ns logic, 8.639ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  9.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_2_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.428ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.592 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_2_1 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   gl/gc/M_player_pos_q_2_2
                                                       gl/gc/M_player_pos_q_2_1
    SLICE_X9Y41.A1       net (fanout=11)       0.961   gl/gc/M_player_pos_q_2_1
    SLICE_X9Y41.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d72
                                                       gl/gc/Sh1276121
    SLICE_X12Y43.A4      net (fanout=1)        1.220   gl/gc/Sh127612
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.428ns (1.905ns logic, 8.523ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  9.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.449ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.313 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D1      net (fanout=11)       2.124   gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D       Tilo                  0.259   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/Sh61011
    SLICE_X14Y43.A2      net (fanout=1)        1.155   gl/gc/Sh61012
    SLICE_X14Y43.A       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh61013
    SLICE_X14Y43.B4      net (fanout=4)        0.432   gl/gc/Sh6101
    SLICE_X14Y43.B       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh6104
    SLICE_X8Y47.B1       net (fanout=10)       1.544   gl/gc/Sh610
    SLICE_X8Y47.B        Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d233
                                                       gl/gc/Mmux_M_tiles_type_d44151
    SLICE_X16Y42.C1      net (fanout=5)        1.830   gl/gc/Mmux_M_tiles_type_d4415
    SLICE_X16Y42.C       Tilo                  0.255   gl/gc/M_tiles_type_q[16]
                                                       gl/gc/Mmux_M_tiles_type_d2612
    SLICE_X11Y38.C6      net (fanout=14)       1.323   gl/gc/Mmux_M_tiles_type_d261
    SLICE_X11Y38.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[48]
                                                       gl/gc/Mmux_M_tiles_type_d861
                                                       gl/gc/M_tiles_type_q_48
    -------------------------------------------------  ---------------------------
    Total                                     10.449ns (2.041ns logic, 8.408ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  9.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.447ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.314 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X17Y39.D6      net (fanout=11)       1.841   gl/gc/M_player_pos_q_0_1
    SLICE_X17Y39.D       Tilo                  0.259   gl/gc/M_tiles_type_q[20]
                                                       gl/gc/Sh61013_SW0
    SLICE_X14Y43.A4      net (fanout=1)        0.966   gl/gc/N62
    SLICE_X14Y43.A       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh61013
    SLICE_X14Y43.B4      net (fanout=4)        0.432   gl/gc/Sh6101
    SLICE_X14Y43.B       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh6104
    SLICE_X8Y47.B1       net (fanout=10)       1.544   gl/gc/Sh610
    SLICE_X8Y47.B        Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d233
                                                       gl/gc/Mmux_M_tiles_type_d44151
    SLICE_X16Y42.C1      net (fanout=5)        1.830   gl/gc/Mmux_M_tiles_type_d4415
    SLICE_X16Y42.C       Tilo                  0.255   gl/gc/M_tiles_type_q[16]
                                                       gl/gc/Mmux_M_tiles_type_d2612
    SLICE_X9Y38.D4       net (fanout=14)       1.793   gl/gc/Mmux_M_tiles_type_d261
    SLICE_X9Y38.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d603
                                                       gl/gc/M_tiles_type_q_36
    -------------------------------------------------  ---------------------------
    Total                                     10.447ns (2.041ns logic, 8.406ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  9.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_43 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.417ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.592 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_43 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y41.AQ       Tcko                  0.430   gl/gc/M_tiles_type_q[44]
                                                       gl/gc/M_tiles_type_q_43
    SLICE_X9Y41.A2       net (fanout=2)        1.045   gl/gc/M_tiles_type_q[43]
    SLICE_X9Y41.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d72
                                                       gl/gc/Sh1276121
    SLICE_X12Y43.A4      net (fanout=1)        1.220   gl/gc/Sh127612
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.417ns (1.810ns logic, 8.607ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  9.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_52 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.437ns (Levels of Logic = 6)
  Clock Path Skew:      -0.034ns (0.314 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D1      net (fanout=11)       2.124   gl/gc/M_player_pos_q_0_1
    SLICE_X17Y41.D       Tilo                  0.259   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/Sh61011
    SLICE_X14Y43.A2      net (fanout=1)        1.155   gl/gc/Sh61012
    SLICE_X14Y43.A       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh61013
    SLICE_X14Y43.B4      net (fanout=4)        0.432   gl/gc/Sh6101
    SLICE_X14Y43.B       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh6104
    SLICE_X8Y47.B1       net (fanout=10)       1.544   gl/gc/Sh610
    SLICE_X8Y47.B        Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d233
                                                       gl/gc/Mmux_M_tiles_type_d44151
    SLICE_X16Y42.C1      net (fanout=5)        1.830   gl/gc/Mmux_M_tiles_type_d4415
    SLICE_X16Y42.C       Tilo                  0.255   gl/gc/M_tiles_type_q[16]
                                                       gl/gc/Mmux_M_tiles_type_d2612
    SLICE_X10Y41.C4      net (fanout=14)       1.335   gl/gc/Mmux_M_tiles_type_d261
    SLICE_X10Y41.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/Mmux_M_tiles_type_d961
                                                       gl/gc/M_tiles_type_q_52
    -------------------------------------------------  ---------------------------
    Total                                     10.437ns (2.017ns logic, 8.420ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  9.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_45 (FF)
  Destination:          gl/gc/M_tiles_type_q_50 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.414ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.190 - 0.198)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_45 to gl/gc/M_tiles_type_q_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/M_tiles_type_q_45
    SLICE_X9Y41.A3       net (fanout=2)        1.243   gl/gc/M_tiles_type_q[45]
    SLICE_X9Y41.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d72
                                                       gl/gc/Sh1276121
    SLICE_X12Y43.A4      net (fanout=1)        1.220   gl/gc/Sh127612
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y36.C3      net (fanout=22)       3.891   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y36.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[50]
                                                       gl/gc/Mmux_M_tiles_type_d921
                                                       gl/gc/M_tiles_type_q_50
    -------------------------------------------------  ---------------------------
    Total                                     10.414ns (1.810ns logic, 8.604ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  9.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_52 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.346ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.592 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_52 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.476   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/M_tiles_type_q_52
    SLICE_X11Y46.D3      net (fanout=1)        1.394   gl/gc/M_tiles_type_q[52]
    SLICE_X11Y46.D       Tilo                  0.259   gl/gc/M_player_pos_q[3]
                                                       gl/gc/Sh609131
    SLICE_X11Y46.C6      net (fanout=2)        0.151   gl/gc/Sh60913
    SLICE_X11Y46.C       Tilo                  0.259   gl/gc/M_player_pos_q[3]
                                                       gl/gc/Sh127531
    SLICE_X12Y44.B4      net (fanout=5)        1.013   gl/gc/Sh12753
    SLICE_X12Y44.B       Tilo                  0.254   gl/gc/Sh1275
                                                       gl/gc/Sh12754
    SLICE_X7Y51.A4       net (fanout=8)        1.816   gl/gc/Sh1275
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.346ns (1.880ns logic, 8.466ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  9.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_45 (FF)
  Destination:          gl/gc/M_tiles_type_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.399ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.619 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_45 to gl/gc/M_tiles_type_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y37.AQ      Tcko                  0.430   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/M_tiles_type_q_45
    SLICE_X6Y41.C6       net (fanout=2)        1.344   gl/gc/M_tiles_type_q[45]
    SLICE_X6Y41.CMUX     Tilo                  0.403   gl/gc/N125
                                                       gl/gc/Sh6102_G
                                                       gl/gc/Sh6102
    SLICE_X14Y43.B1      net (fanout=5)        1.938   gl/gc/Sh6102
    SLICE_X14Y43.B       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh6104
    SLICE_X8Y47.B1       net (fanout=10)       1.544   gl/gc/Sh610
    SLICE_X8Y47.B        Tilo                  0.254   gl/gc/Mmux_M_lose_toggle_d233
                                                       gl/gc/Mmux_M_tiles_type_d44151
    SLICE_X16Y42.C1      net (fanout=5)        1.830   gl/gc/Mmux_M_tiles_type_d4415
    SLICE_X16Y42.C       Tilo                  0.255   gl/gc/M_tiles_type_q[16]
                                                       gl/gc/Mmux_M_tiles_type_d2612
    SLICE_X9Y38.D4       net (fanout=14)       1.793   gl/gc/Mmux_M_tiles_type_d261
    SLICE_X9Y38.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[36]
                                                       gl/gc/Mmux_M_tiles_type_d603
                                                       gl/gc/M_tiles_type_q_36
    -------------------------------------------------  ---------------------------
    Total                                     10.399ns (1.950ns logic, 8.449ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  9.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_50 (FF)
  Destination:          gl/gc/M_tiles_type_q_50 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.394ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_50 to gl/gc/M_tiles_type_q_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[50]
                                                       gl/gc/M_tiles_type_q_50
    SLICE_X11Y46.D2      net (fanout=1)        1.689   gl/gc/M_tiles_type_q[50]
    SLICE_X11Y46.D       Tilo                  0.259   gl/gc/M_player_pos_q[3]
                                                       gl/gc/Sh609131
    SLICE_X11Y46.C6      net (fanout=2)        0.151   gl/gc/Sh60913
    SLICE_X11Y46.C       Tilo                  0.259   gl/gc/M_player_pos_q[3]
                                                       gl/gc/Sh127531
    SLICE_X12Y44.B4      net (fanout=5)        1.013   gl/gc/Sh12753
    SLICE_X12Y44.B       Tilo                  0.254   gl/gc/Sh1275
                                                       gl/gc/Sh12754
    SLICE_X7Y51.A4       net (fanout=8)        1.816   gl/gc/Sh1275
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y36.C3      net (fanout=22)       3.891   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y36.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[50]
                                                       gl/gc/Mmux_M_tiles_type_d921
                                                       gl/gc/M_tiles_type_q_50
    -------------------------------------------------  ---------------------------
    Total                                     10.394ns (1.834ns logic, 8.560ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  9.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_15 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.374ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.287 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_15 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y42.AQ      Tcko                  0.525   gl/gc/M_tiles_type_q[16]
                                                       gl/gc/M_tiles_type_q_15
    SLICE_X12Y43.C3      net (fanout=3)        1.102   gl/gc/M_tiles_type_q[15]
    SLICE_X12Y43.CMUX    Tilo                  0.430   gl/gc/Sh127613
                                                       gl/gc/Sh127612_G
                                                       gl/gc/Sh127612
    SLICE_X12Y43.A6      net (fanout=1)        0.854   gl/gc/Sh127616
    SLICE_X12Y43.A       Tilo                  0.254   gl/gc/Sh127613
                                                       gl/gc/Sh127613
    SLICE_X14Y47.B1      net (fanout=13)       1.037   gl/gc/Sh12761
    SLICE_X14Y47.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d141
                                                       gl/gc/Sh12764
    SLICE_X7Y51.A6       net (fanout=8)        1.213   gl/gc/Sh1276
    SLICE_X7Y51.A        Tilo                  0.259   gl/gc/M_step_counter_q[2]
                                                       gl/gc/Mmux_M_player_pos_d411
    SLICE_X13Y37.C2      net (fanout=22)       4.092   gl/gc/Mmux_M_player_pos_d41
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d821
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     10.374ns (2.076ns logic, 8.298ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  9.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.314ns (Levels of Logic = 7)
  Clock Path Skew:      -0.072ns (0.588 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X17Y39.D6      net (fanout=11)       1.841   gl/gc/M_player_pos_q_0_1
    SLICE_X17Y39.D       Tilo                  0.259   gl/gc/M_tiles_type_q[20]
                                                       gl/gc/Sh61013_SW0
    SLICE_X14Y43.A4      net (fanout=1)        0.966   gl/gc/N62
    SLICE_X14Y43.A       Tilo                  0.235   gl/gc/Sh610
                                                       gl/gc/Sh61013
    SLICE_X8Y43.A5       net (fanout=4)        0.997   gl/gc/Sh6101
    SLICE_X8Y43.A        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d2611
                                                       gl/gc/Sh9431
    SLICE_X12Y36.A3      net (fanout=12)       1.377   gl/gc/Sh943
    SLICE_X12Y36.A       Tilo                  0.254   gl/gc/N336
                                                       gl/gc/Mmux_M_tiles_type_d26111_1
    SLICE_X12Y38.D1      net (fanout=4)        0.960   gl/gc/Mmux_M_tiles_type_d26111
    SLICE_X12Y38.CMUX    Topdc                 0.456   gl/gc/N213
                                                       gl/gc/Mmux_M_tiles_type_d8811_SW5_F
                                                       gl/gc/Mmux_M_tiles_type_d8811_SW5
    SLICE_X15Y39.B1      net (fanout=2)        1.423   gl/gc/N213
    SLICE_X15Y39.B       Tilo                  0.259   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d88_SW0_SW3
    SLICE_X15Y39.A5      net (fanout=1)        0.230   gl/gc/N340
    SLICE_X15Y39.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d18
                                                       gl/gc/M_tiles_type_q_17
    -------------------------------------------------  ---------------------------
    Total                                     10.314ns (2.520ns logic, 7.794ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_0/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_1/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_2/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_3/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_4/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_5/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_6/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_7/CK
  Location pin: SLICE_X12Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_8/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_9/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_10/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_11/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_12/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_13/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_14/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_15/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_16/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_17/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_18/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_19/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_20/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_21/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_22/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[41]/CLK
  Logical resource: gl/gc/M_tiles_type_q_42/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[41]/CLK
  Logical resource: gl/gc/M_tiles_type_q_41/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_player_pos_q_2_2/CLK
  Logical resource: gl/gc/M_player_pos_q_2_1/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_player_pos_q_2_2/CLK
  Logical resource: gl/gc/M_player_pos_q_2_2/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[6]/CLK
  Logical resource: gl/gc/M_tiles_type_q_5/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[6]/CLK
  Logical resource: gl/gc/M_tiles_type_q_6/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.412|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 67476 paths, 0 nets, and 2010 connections

Design statistics:
   Minimum period:  11.412ns{1}   (Maximum frequency:  87.627MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 25 00:29:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



