

================================================================
== Vivado HLS Report for 'flatten'
================================================================
* Date:           Sun Nov  3 11:23:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.132 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1345|     1345| 13.450 us | 13.450 us |  1345|  1345|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1344|     1344|        42|          -|          -|    32|    no    |
        | + Loop 1.1      |       40|       40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    124|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      61|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      61|    184|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln115_fu_181_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln116_1_fu_203_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln116_fu_140_p2    |     +    |      0|  0|  15|           9|           9|
    |c_fu_106_p2            |     +    |      0|  0|  15|           6|           1|
    |o_index_fu_194_p2      |     +    |      0|  0|  15|           9|           9|
    |x_fu_171_p2            |     +    |      0|  0|  12|           3|           1|
    |y_fu_130_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln112_fu_100_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln113_fu_124_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln114_fu_165_p2   |   icmp   |      0|  0|   9|           3|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 124|          57|          51|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  33|          6|    1|          6|
    |c_0_reg_63  |   9|          2|    6|         12|
    |x_0_reg_85  |   9|          2|    3|          6|
    |y_0_reg_74  |   9|          2|    3|          6|
    +------------+----+-----------+-----+-----------+
    |Total       |  60|         12|   13|         30|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  5|   0|    5|          0|
    |c_0_reg_63           |  6|   0|    6|          0|
    |c_reg_225            |  6|   0|    6|          0|
    |o_index_reg_261      |  9|   0|    9|          0|
    |shl_ln_reg_248       |  2|   0|    4|          2|
    |tmp_21_cast_reg_243  |  9|   0|   11|          2|
    |x_0_reg_85           |  3|   0|    3|          0|
    |x_reg_256            |  3|   0|    3|          0|
    |y_0_reg_74           |  3|   0|    3|          0|
    |y_reg_238            |  3|   0|    3|          0|
    |zext_ln112_reg_217   |  6|   0|    9|          3|
    |zext_ln113_reg_230   |  6|   0|    9|          3|
    +---------------------+---+----+-----+-----------+
    |Total                | 61|   0|   71|         10|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    flatten   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    flatten   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    flatten   | return value |
|input_r_address0   | out |    9|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    9|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

