Time resolution is 1 ps
$finish called at time : 2020 ns : File "C:/Users/EMREYILDIZ/Desktop/Verilog Homeworks/homework4/homework4.srcs/sim_1/new/LFSR32_tb.v" Line 40
