i915_error_state_get	,	F_77
unpin_work	,	V_121
"PP_DIR_BASE: 0x%08x\n"	,	L_238
need_stable_symbols	,	V_480
intel_fbdev	,	V_348
INTTOEXT_BASE_ILK	,	V_255
fbdev	,	V_354
count_vmas	,	F_41
i915_ring_test_irq_get	,	F_221
seq_puts	,	F_22
INTEL_PIPE_CRC_SOURCE_DP_D	,	V_479
"PCU interrupt enable:\t%08x\n"	,	L_68
I915_BIT_6_SWIZZLE_9	,	V_368
INTEL_PIPE_CRC_SOURCE_DP_C	,	V_477
INTEL_PIPE_CRC_SOURCE_DP_B	,	V_475
i915_debugfs_cleanup	,	F_249
__user	,	T_7
"Display Engine misc interrupt mask:\t%08x\n"	,	L_63
intel_pipe_crc	,	V_429
seq_putc	,	F_24
i915_max_freq_set	,	F_231
ips	,	V_362
size	,	V_37
"pch: %d\n"	,	L_4
GEN8_DE_MISC_IIR	,	V_141
"RC6 \"Locked to RPn\" residency since boot: %u\n"	,	L_169
"%u objects, %zu bytes\n"	,	L_31
unused	,	V_196
"Video Turbo Mode: %s\n"	,	L_157
max_freq	,	V_224
object	,	V_514
A	,	V_81
B	,	V_82
i915_cache_sharing_set	,	F_239
ssize_t	,	T_6
"RC6 residency since boot: %u\n"	,	L_170
"GT Interrupt IIR %d:\t%08x\n"	,	L_55
gt_perf_status	,	V_209
"tokenize failed, a command is %d words\n"	,	L_272
SEP_SEMICOLON	,	F_13
file_operations	,	V_538
PIDTYPE_PID	,	V_110
"Interrupt mask:      %08x\n"	,	L_86
n_words	,	V_508
test_irq_rings	,	V_523
S_IRUSR	,	V_536
i915_drop_caches_get	,	F_223
"RC3\n"	,	L_164
a	,	V_83
b	,	V_85
status_page	,	V_174
"Lowest (RPN) frequency: %dMHz\n"	,	L_123
"Pipe %c stat:         %08x\n"	,	L_87
MEMSWCTL	,	V_202
"unknown\n"	,	L_153
RSX_STATUS_ON	,	V_274
"mode not supported"	,	L_183
i	,	V_130
drm_i915_gem_object	,	V_25
rpmodectl1	,	V_280
m	,	V_17
n	,	V_438
"%s requests:\n"	,	L_49
o	,	V_511
RSX_STATUS_RS1	,	V_277
I915_HAS_FBC	,	F_116
s	,	V_56
t	,	V_57
v	,	V_1
RSX_STATUS_RS2	,	V_278
RSX_STATUS_RS3	,	V_279
x	,	T_1
MEMMODE_FSTART_MASK	,	V_267
num_fence_regs	,	V_171
"DDC = 0x%08x\n"	,	L_223
i915_gem_request_info	,	F_53
DSPFW3	,	V_333
i915_is_ggtt	,	F_21
"Render p-state limit: %d\n"	,	L_114
irq_received	,	V_169
"RC6++ voltage: %dmV\n"	,	L_175
vma	,	V_35
i915_hw_context	,	V_59
GEN6_CAGF_SHIFT	,	V_238
refcount	,	V_360
WM1_LP_SR_EN	,	V_328
"unsupported on this chipset\n"	,	L_201
"no P-state info available\n"	,	L_132
helper	,	V_355
"RP CUR UP: %dus\n"	,	L_118
ret	,	V_73
pc8	,	V_422
i915_mch_val	,	F_127
list	,	V_14
"nonexisting DP port %c\n"	,	L_268
POSTING_READ	,	F_202
"Pipe %c stat:\t%08x\n"	,	L_73
RING_PP_DIR_BASE_READ	,	F_149
HAS_IPS	,	F_119
spin_unlock_irqrestore	,	F_52
port	,	V_473
MEMMODE_FMAX_MASK	,	V_269
GEN8_DE_MISC_IER	,	V_142
"Display Engine misc interrupt enable:\t%08x\n"	,	L_65
PIPE_CRC_SOURCE_PF_IVB	,	V_505
drm_info_list	,	V_546
GEN6_PCODE_READ_RC6VIDS	,	V_292
DROP_ALL	,	V_524
private	,	V_19
"%8u %8x %8x %8x %8x %8x\n"	,	L_266
"Stolen:\n"	,	L_30
error_str	,	V_188
offp	,	V_515
kmalloc	,	F_3
"gen: %d\n"	,	L_3
root	,	V_453
end	,	V_509
GEN8_DE_PIPE_IER	,	F_65
TILECTL	,	V_383
GEN6_RPSTAT1	,	V_228
seqno	,	V_132
ent	,	V_5
info_list	,	V_547
GEN6_RP_STATE_LIMITS	,	V_212
chipset	,	V_336
swizzle_string	,	F_140
"Reserved fences = %d\n"	,	L_99
dev_private	,	V_67
IS_PINEVIEW	,	F_125
GEN6_GT_GFX_RC6pp	,	V_310
"user size: %d x %d, depth %d, %d bpp, refcount %d, obj "	,	L_206
INTEL_PIPE_CRC_SOURCE_PIPE	,	V_462
display_crc_ctl_tokenize	,	F_204
get_global_flag	,	F_17
"self-refresh: %s\n"	,	L_194
"Total power: %ld\n"	,	L_200
per_file_stats	,	F_37
pdp	,	V_393
"Gated voltage change: %s\n"	,	L_139
i915_wedged_set	,	F_214
CONFIG_DRM_I915_FBDEV	,	F_136
FBC_MODE_TOO_LARGE	,	V_318
"GPU idle: %s\n"	,	L_263
"%c %s\n"	,	L_267
DISP_ARB_CTL	,	V_386
EDP_PSR_PERF_CNT	,	F_159
IS_I915GM	,	F_124
i915_forcewake_fops	,	V_537
INACTIVE_LIST	,	V_77
BUILD_BUG_ON	,	F_178
tmp	,	V_484
event_lock	,	V_120
GT_FREQUENCY_MULTIPLIER	,	V_227
"DPIO_DIV_B: 0x%08x\n"	,	L_247
gt_core_status	,	V_281
"Interrupt enable:    %08x\n"	,	L_84
FBC_NO_OUTPUT	,	V_315
obj_exec_link	,	V_84
gtt	,	V_69
mode_config	,	V_352
emitted_jiffies	,	V_134
PIPE_CRC_SOURCE_DP_B_VLV	,	V_482
"Page directories: %d\n"	,	L_233
drm_add_fake_info_node	,	F_2
pipe_crc_objects	,	V_512
"unknown source %s\n"	,	L_275
"Display Engine port interrupt mask:\t%08x\n"	,	L_60
default_context	,	V_365
GEN6_PMIIR	,	V_155
MEMMODE_HWIDLE_EN	,	V_264
describe_obj	,	F_18
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_374
DRM_INFO	,	F_215
I915_BIT_6_SWIZZLE_9_10_11	,	V_371
O_NONBLOCK	,	V_444
"DPIO_FASTCLK_DISABLE: 0x%08x\n"	,	L_254
psrperf	,	V_411
"DPIO_DIV_A: 0x%08x\n"	,	L_246
display_crc_ctl_parse_object	,	F_206
I915_BIT_6_SWIZZLE_9_10_17	,	V_373
"DPIO_REFSFR_B: 0x%08x\n"	,	L_249
copy_to_user	,	F_171
"scanout buffer not tiled"	,	L_186
pin_mappable	,	V_54
gen8_ppgtt_info	,	F_145
i915_gem_obj_ggtt_size	,	F_31
wait_event_interruptible_lock_irq	,	F_169
PIPE_CRC_SOURCE_PIPE_I9XX	,	V_489
ACTIVE_LIST	,	V_75
pipe_crc_source_name	,	F_177
i915_hw_ppgtt	,	V_387
cnt	,	V_178
i915_gem_object_info	,	F_39
"TILECTL = 0x%08x\n"	,	L_229
"P"	,	L_5
to_intel_crtc	,	F_185
sr_enabled	,	V_326
PIPESTAT	,	F_67
drm_debugfs_create_files	,	F_248
read_domains	,	V_38
"Dropping caches: 0x%08llx\n"	,	L_280
minor	,	V_3
GEN6_PMIER	,	V_154
FBC_MULTIPLE_PIPES	,	V_321
flush_delayed_work	,	F_92
i9xx_pipe_crc_auto_source	,	F_184
pid	,	V_109
GEN6_GT_PERF_STATUS	,	V_210
i915_address_space	,	V_68
bit_6_swizzle_y	,	V_376
bit_6_swizzle_x	,	V_375
"Disable count: %d\n"	,	L_264
cagf	,	V_216
"RC6   voltage: %dmV\n"	,	L_173
"DPIO_LPF_COEFF_B: 0x%08x\n"	,	L_253
GEN6_RC_CTL_RC6_ENABLE	,	V_298
"Display Engine port interrupt enable:\t%08x\n"	,	L_62
GEN6_RCn_MASK	,	V_301
spin_lock_irq	,	F_106
pipe	,	V_116
drm_debugfs_remove_files	,	F_250
disable_count	,	V_425
IPS_CTL	,	V_324
"DPINVGTT:\t%08x\n"	,	L_83
DROP_ACTIVE	,	V_526
rstdbyctl	,	V_257
"fbcon size: %d x %d, depth %d, %d bpp, refcount %d, obj "	,	L_205
uintptr_t	,	T_2
"Fence %d, pin count = %d, object = "	,	L_101
vlv_pipe_crc_ctl_reg	,	F_189
old_fb_obj	,	V_125
pipe_name	,	F_47
GEN8_DE_MISC_IMR	,	V_140
"South Display Interrupt mask:		%08x\n"	,	L_93
struct_mutex	,	V_74
i915_min_freq_get	,	F_235
gen6_gt_force_wake_put	,	F_98
list_add	,	F_6
IS_CRESTLINE	,	F_121
list_for_each_entry	,	F_20
MEMMODE_RCLK_GATE	,	V_266
i915_pipe_crc_open	,	F_163
"RS2 VID: %d\n"	,	L_144
"RC7\n"	,	L_166
rp_state_limits	,	V_211
units	,	V_419
cache_level	,	V_43
DROP_BOUND	,	V_529
"PCU interrupt mask:\t%08x\n"	,	L_66
"South Display Interrupt identity:	%08x\n"	,	L_92
"Deep RC6 Enabled: %s\n"	,	L_160
crc	,	V_451
"unused"	,	L_102
"%u purgeable objects, %zu bytes\n"	,	L_36
i915_debugfs_list	,	V_544
"enabled"	,	L_195
"(default context %s) "	,	L_210
"Requested VID: %d\n"	,	L_107
INTEL_PIPE_CRC_SOURCE_MAX	,	V_459
write_domain	,	V_39
"GT Interrupt IMR %d:\t%08x\n"	,	L_54
inttoext	,	V_254
VLV_DPFLIPSTAT	,	V_158
"Resetting error state\n"	,	L_104
mmio_base	,	V_394
i915_gem_pageflip_info	,	F_46
port_name	,	F_188
I915_MADV_DONTNEED	,	V_46
rps	,	V_199
"bit6 swizzle for X-tiling = %s\n"	,	L_221
"RC1e Enabled: %s\n"	,	L_158
"    %d @ %d\n"	,	L_50
"unknown"	,	L_219
PIPE_A_SCRAMBLE_RESET	,	V_487
GEN6_RC_CTL_RC6p_ENABLE	,	V_299
"Page tables: %d\n"	,	L_234
IS_ERR	,	F_175
INTEL_PIPE_CRC_SOURCE_PF	,	V_502
"i915_forcewake_user"	,	L_284
drm_info_node	,	V_7
crstanddelay	,	V_197
spin_lock_init	,	F_245
ring	,	V_58
hw_max	,	V_242
"Old framebuffer gtt_offset 0x%08lx\n"	,	L_47
PUNIT_FUSE_BUS1	,	V_247
vlv_gpu_freq	,	F_100
pipe_crc	,	V_430
"PCU interrupt identity:\t%08x\n"	,	L_67
rpcurup	,	V_219
PXVFREQ_PX_SHIFT	,	V_252
len	,	V_513
stats	,	V_89
C0DRB3	,	V_378
pin_count	,	V_28
"eLLC: %zuMB\n"	,	L_256
vlv_punit_read	,	F_99
"multiple pipes are enabled"	,	L_187
"Nominal (RP1) frequency: %dMHz\n"	,	L_124
delayed_resume_work	,	V_200
"Master IER:\t%08x\n"	,	L_74
ctx	,	V_60
memcpy_fromio	,	F_133
_DPIO_CORE_CLK_B	,	V_406
_DPIO_CORE_CLK_A	,	V_405
IS_I945GM	,	F_123
MSR_RAPL_POWER_UNIT	,	V_420
loff_t	,	T_8
max_words	,	V_507
do_div	,	F_234
"Starting frequency: P%d\n"	,	L_140
"Sink_Support: %s\n"	,	L_257
DPIO_CTL	,	V_399
HSW_CAGF_SHIFT	,	V_236
GFP_KERNEL	,	V_9
i915_error_state_read	,	F_81
enable_stall_check	,	V_124
GEN6_MBC_SNPCR_SHIFT	,	V_535
i915_cache_level_str	,	F_19
"Max P-state: P%d\n"	,	L_141
"Boost freq: %d\n"	,	L_136
" (%s)"	,	L_24
source_ok	,	V_415
"RS1\n"	,	L_150
MEMMODE_FMIN_MASK	,	V_271
list_del_init	,	F_36
rgvstat	,	V_203
i_private	,	V_184
mutex_unlock	,	F_7
"Flip pending (waiting for vsync) on pipe %c (plane %c)\n"	,	L_43
pos	,	V_186
"Unknown\n"	,	L_167
"%u pinned mappable objects, %zu bytes\n"	,	L_37
assert_spin_locked	,	F_166
i915_pipe_crc_create	,	F_173
intel_opregion	,	V_344
typeof	,	F_35
RSX_STATUS_RC1	,	V_275
i915_gem_obj_ggtt_offset	,	F_51
seq_file	,	V_16
i915_sr_status	,	F_120
delayfreq	,	V_249
regs	,	V_288
"X"	,	L_8
GEN6_RC_CONTROL	,	V_291
min_delay	,	V_341
i915_debugfs_create	,	F_243
"Manually setting min freq to %llu\n"	,	L_282
GEN6_RP_CUR_DOWN	,	V_233
FBC_BAD_PLANE	,	V_319
mutex_lock	,	F_5
rp_state_cap	,	V_213
"ECOCHK: 0x%08x\n"	,	L_243
DROP_RETIRE	,	V_528
GEN6_MBCUNIT_SNPCR	,	V_533
PUNIT_REG_GPU_LFM	,	V_248
"%d prepares\n"	,	L_46
rc6vids	,	V_283
display_crc_ctl_show	,	F_180
count_objects	,	F_40
sandybridge_pcode_read	,	F_112
"Y"	,	L_9
intel_fbc_enabled	,	F_117
source	,	V_441
obj_rank_by_stolen	,	F_27
INTEL_PIPE_CRC_SOURCE_TV	,	V_470
"Current RC state: "	,	L_162
"Chipset power: %ld\n"	,	L_198
SDEIMR	,	V_168
priv	,	V_80
i915_min_freq_set	,	F_236
unlock	,	V_527
"GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n"	,	L_202
GTIER	,	V_151
GEN6_RC0	,	V_302
intel_pipe_crc_source	,	V_457
mm_list	,	V_106
GEN6_RC3	,	V_304
GEN6_RC6	,	V_305
GEN6_RC7	,	V_306
"enabled\n"	,	L_192
WARN	,	F_187
i915_opregion	,	F_132
PIPE_CRC_SOURCE_TV_PRE	,	V_490
mutex_lock_interruptible	,	F_26
IER	,	V_160
name	,	V_47
"current GPU freq: %d MHz\n"	,	L_131
GEN6_PMIMR	,	V_156
rgvmodectl	,	V_256
MAP_TO_MV	,	F_102
"South Display Interrupt enable:		%08x\n"	,	L_91
next	,	V_525
rpcurdown	,	V_222
FBC_UNSUPPORTED_MODE	,	V_317
"holds a forcewake reference \n"	,	L_155
"disabled per chip default"	,	L_189
gen6_drpc_info	,	F_105
psr	,	V_413
"%llu"	,	L_261
mappable_end	,	V_107
PIPE_CRC_LINE_LEN	,	V_440
FBC_CHIP_DEFAULT	,	V_323
INTEL_OUTPUT_TVOUT	,	V_469
kzalloc	,	F_76
"GT Interrupt IER %d:\t%08x\n"	,	L_56
E2BIG	,	V_518
INTEL_PIPE_CRC_ENTRIES_NR	,	V_434
"DPIO_CTL: 0x%08x\n"	,	L_245
"SW control enabled: %s\n"	,	L_138
mappable_size	,	V_98
start	,	V_52
"min GPU freq: %d MHz\n"	,	L_130
seq_write	,	F_134
ptr	,	V_87
"%u [%u] objects, %zu [%zu] bytes in gtt\n"	,	L_32
GEN6_RP_CONTROL	,	V_290
I915_FENCE_REG_NONE	,	V_50
IPS_ENABLE	,	V_325
BUILD_BUG_ON_NOT_POWER_OF_2	,	F_172
"ARB_MODE = 0x%08x\n"	,	L_231
intel_crtc	,	V_114
"%u fault mappable objects, %zu bytes\n"	,	L_38
HAS_PSR	,	F_157
"Render IER:\t%08x\n"	,	L_75
mappable_count	,	V_96
total_obj_size	,	V_70
list_empty	,	F_33
GEN8_PCU_IIR	,	V_144
"unsupported by this chipset"	,	L_180
"unsupported\n"	,	L_244
drm_device	,	V_20
i915_error_state_buf_release	,	F_85
"RC6+ residency since boot: %u\n"	,	L_171
i915_pipe_crc_release	,	F_164
"Enabled: %s\n"	,	L_259
freq_sts	,	V_243
HAS_LLC	,	F_155
next_seqno	,	V_195
"RC1\n"	,	L_148
pwrctx	,	V_363
SDEIIR	,	V_167
debugfs_list	,	V_15
DRM_DEBUG_DRIVER	,	F_73
pipe_crc_sources	,	V_458
"Graphics Interrupt enable:		%08x\n"	,	L_94
fbc	,	V_311
i915_ring_stop_get	,	F_217
object_count	,	V_103
"yes"	,	L_1
GTIIR	,	V_152
"RC information inaccurate because somebody "	,	L_154
for_each_ring	,	F_54
crtc	,	V_115
PRINT_FLAG	,	F_12
IIR	,	V_161
"Graphics Interrupt identity:		%08x\n"	,	L_95
" (fence: %d)"	,	L_18
"North Display Interrupt enable:		%08x\n"	,	L_88
pipe_crc_data_count	,	F_165
I915_DEBUGFS_ENTRIES	,	V_545
PAGE_SIZE	,	V_517
"RPNSWREQ: %dMHz\n"	,	L_115
FW_BLC_SELF	,	V_329
I915_BIT_6_SWIZZLE_9_17	,	V_372
flags	,	V_113
i915_drop_caches_set	,	F_224
enabled	,	V_412
GEN6_DECODE_RC6_VID	,	F_113
GEN6_RPNSWREQ	,	V_225
rpprevup	,	V_220
I915_BIT_6_SWIZZLE_9_11	,	V_370
I915_BIT_6_SWIZZLE_9_10	,	V_369
"PP_DIR_DCLV: 0x%08x\n"	,	L_240
OPREGION_SIZE	,	V_346
i915_forcewake_open	,	F_240
num_pipes	,	V_541
i915_cache_sharing_get	,	F_238
spin_unlock_irq	,	F_107
GEN6_GT_GFX_RC6	,	V_308
"Render standby enabled: %s\n"	,	L_145
debugfs_root	,	V_542
fence_reg_start	,	V_170
tiling_mode	,	V_29
GEN8_PCU_IER	,	V_145
i915_ring_seqno_info	,	F_55
intel_device_info	,	V_22
"Pipe %c IMR:\t%08x\n"	,	L_57
HSW_CAGF_MASK	,	V_235
width	,	V_356
forcewake_count	,	V_284
"RS2 (RC6)\n"	,	L_151
i915_pipe_crc_fops	,	V_456
"\n"	,	L_28
fault_mappable	,	V_55
list_first_entry	,	F_34
GEN6_TURBO_DISABLE	,	V_226
"Graphics Interrupt mask:		%08x\n"	,	L_96
i915_ring_missed_irq_set	,	F_220
gpu_error	,	V_519
"CAGF: %dMHz\n"	,	L_116
"Port hotplug:\t%08x\n"	,	L_81
i915_error_state_write	,	F_72
FBC_STOLEN_TOO_SMALL	,	V_316
"GT_PERF_STATUS: 0x%08x\n"	,	L_110
"Interrupt identity:  %08x\n"	,	L_85
"RC6 Enabled: %s\n"	,	L_159
SDEIER	,	V_166
for_each_pipe	,	F_62
" "	,	L_7
i915_debugfs_files	,	V_543
C1DRB3	,	V_379
opened	,	V_431
GTIMR	,	V_153
"RC6++ residency since boot: %u\n"	,	L_172
IMR	,	V_162
MEMSTAT_VID_MASK	,	V_205
PIPE_CRC_ENABLE	,	V_463
"Masking interrupts on rings 0x%08llx\n"	,	L_279
"stopping CRCs for pipe %c\n"	,	L_270
MEMMODE_FMAX_SHIFT	,	V_270
reqf	,	V_217
GEN6_RP_MEDIA_MODE_MASK	,	V_295
MEMMODE_BOOST_FREQ_SHIFT	,	V_263
vlv_freq_opcode	,	F_232
INTEL_PCH_TYPE	,	F_11
GEN6_RP_PREV_UP	,	V_231
"FBC enabled\n"	,	L_177
intel_framebuffer	,	V_350
ppos	,	V_179
"PM IMR:\t\t%08x\n"	,	L_80
MEMMODE_FSTART_SHIFT	,	V_268
"GAMTARBMODE = 0x%08x\n"	,	L_230
"HD boost: %s\n"	,	L_135
display_crc_ctl_parse	,	F_209
"%zu [%lu] gtt total\n"	,	L_39
user_buf	,	V_435
temp	,	V_335
DPINVGTT	,	V_159
i915_pc8_status	,	F_162
PIPE_CRC_SOURCE_PRIMARY_IVB	,	V_503
INTEL_OUTPUT_DISPLAYPORT	,	V_471
WARN_ON	,	F_190
i915_dpio_info	,	F_152
PIPE_CRC_INCLUDE_BORDER_I8XX	,	V_464
FBC_MODULE_PARAM	,	V_322
intel_ring_buffer	,	V_127
"Pipe %c IER:\t%08x\n"	,	L_59
plane	,	V_117
unbound	,	V_95
"%s\n"	,	L_235
i915_capabilities	,	F_8
"Display Engine port interrupt identity:\t%08x\n"	,	L_61
i915_gem_retire_requests	,	F_226
"DPIO_CORE_CLK_A: 0x%08x\n"	,	L_250
has_global_gtt_mapping	,	V_33
bound_list	,	V_105
i915_wedged_get	,	F_213
inode	,	V_183
PIPE_CRC_SOURCE_DP_B_G4X	,	V_491
"bit9/bit10"	,	L_214
EDP_PSR_PERF_CNT_MASK	,	V_417
dev	,	V_21
SUPPORTS_TV	,	F_194
"Max non-overclocked (RP0) frequency: %dMHz\n"	,	L_125
i915_inttoext_table	,	F_103
"Current VID: %d\n"	,	L_108
"Current RS state: "	,	L_146
dpio_lock	,	V_398
g4x_undo_pipe_scramble_reset	,	F_196
ARRAY_SIZE	,	F_179
IS_HASWELL	,	F_97
"GFX power: %ld\n"	,	L_199
active	,	V_92
GEN6_CURIAVG_MASK	,	V_241
HAS_PCH_SPLIT	,	F_68
MEMSTAT_PSTATE_MASK	,	V_207
" (g"	,	L_20
object_memory	,	V_104
"Stopping rings 0x%08llx\n"	,	L_278
yesno	,	F_1
intel_unpin_work	,	V_118
I915_READ16	,	F_90
"g"	,	L_10
""	,	L_13
PORT_DFT2_G4X	,	V_485
i915_pipe_crc_read	,	F_168
i915_gpu_idle	,	F_225
i915_gem_stolen_list_info	,	F_29
"LLC: %s\n"	,	L_255
"RC information accurate: %s\n"	,	L_156
display_crc_ctl_parse_pipe	,	F_207
"Total %d objects, %zu bytes, %zu GTT size\n"	,	L_29
DC_BALANCE_RESET	,	V_495
IS_GEN2	,	F_200
DEIMR	,	V_165
EDP_PSR_ENABLE	,	V_416
DEV_INFO_FOR_EACH_FLAG	,	F_14
EBUSY	,	V_432
GEN6_CURICONT_MASK	,	V_239
IS_GEN8	,	F_144
IS_GEN7	,	F_95
PIPE_CRC_SOURCE_PIPE_ILK	,	V_501
uncore	,	V_285
i915_destroy_error_state	,	F_74
IS_GEN4	,	F_143
hw_lock	,	V_244
IS_GEN3	,	F_142
IS_GEN6	,	F_94
IS_GEN5	,	F_93
ia_freq	,	V_340
"DPIO_REFSFR_A: 0x%08x\n"	,	L_248
get_seqno	,	V_135
"bit6 swizzle for Y-tiling = %s\n"	,	L_222
tail	,	V_433
"Display IIR_RW:\t%08x\n"	,	L_71
"Render p-state VID: %d\n"	,	L_113
words	,	V_506
GEN6_RP_CUR_UP_EI	,	V_229
PXVFREQ_PX_MASK	,	V_251
last_fenced_seqno	,	V_42
jiffies	,	V_133
gen6_ppgtt_info	,	F_146
"FBC disabled: "	,	L_178
fence_regs	,	V_172
"FBC actived, but currently disabled in hardware"	,	L_179
pending_flip_obj	,	V_126
"Display IIR:\t%08x\n"	,	L_70
PUNIT_REG_GPU_FREQ_STS	,	V_245
" (name: %d)"	,	L_15
MEMMODE_BOOST_FREQ_MASK	,	V_262
"Source_OK: %s\n"	,	L_258
"unknown pipe %s\n"	,	L_274
GEN8_PCU_IMR	,	V_143
plane_name	,	F_48
vlv_dpio_read	,	F_153
intel_display_crc_init	,	F_244
total_gtt_size	,	V_71
INTEL_FLIP_COMPLETE	,	V_123
"Manually setting max freq to %llu\n"	,	L_281
PIPE_CRC_SOURCE_PRIMARY_ILK	,	V_498
inactive_list	,	V_78
" (display)"	,	L_17
ivb_pipe_crc_ctl_reg	,	F_198
"Flip queued on pipe %c (plane %c)\n"	,	L_42
"no outputs"	,	L_181
info	,	V_23
" purgeable"	,	L_14
count	,	V_72
"Render IMR:\t%08x\n"	,	L_77
ilk_pipe_crc_ctl_reg	,	F_197
num_pt_pages	,	V_391
"Manually setting uncore sharing to %llu\n"	,	L_283
i915_ring_missed_irq_get	,	F_219
fb	,	V_351
fops	,	V_539
_DPIO_LPF_COEFF_B	,	V_408
ring_list	,	V_91
VLV_IMR	,	V_149
_DPIO_LPF_COEFF_A	,	V_407
frame	,	V_450
swizzle	,	V_366
INTEL_PIPE_CRC_SOURCE_AUTO	,	V_461
reset_counter	,	V_520
"  %u [%u] active objects, %zu [%zu] bytes\n"	,	L_33
debugfs_remove	,	F_4
i915_gem_framebuffer_info	,	F_135
DEIIR	,	V_164
"Current P-state: %d\n"	,	L_109
"MAD_DIMM_C1 = 0x%08x\n"	,	L_227
MEMSTAT_PSTATE_SHIFT	,	V_208
"disabled per module param (default off)"	,	L_188
EDP_PSR_CTL	,	F_158
PORT_DFT_I9XX	,	V_494
i915_error_state_file_priv	,	V_180
"max GPU freq: %d MHz\n"	,	L_129
get_pid_task	,	F_44
"Active:\n"	,	L_25
"RC1E\n"	,	L_149
MEMMODE_BOOST_EN	,	V_261
GEN6_RC_CTL_RC6pp_ENABLE	,	V_300
"gtt offset: %08lx, size: %08lx)"	,	L_21
obj	,	V_26
crstandvid	,	V_258
intel_wait_for_vblank	,	F_203
ENOMEM	,	V_10
PORT_D	,	V_478
DPIO_FASTCLK_DISABLE	,	V_409
PORT_C	,	V_476
PORT_B	,	V_474
"Stall check waiting for page flip ioctl, "	,	L_45
RSX_STATUS_MASK	,	V_273
"RP CUR DOWN EI: %dus\n"	,	L_120
bits_per_pixel	,	V_359
dev_priv	,	V_66
"Stall check enabled, "	,	L_44
"expected &lt;%lu bytes into pipe crc control\n"	,	L_276
inactive	,	V_93
"RP CUR DOWN: %dus\n"	,	L_121
MEMMODECTL	,	V_259
i915_drpc_info	,	F_114
madv	,	V_45
lock	,	V_286
"Interrupts received: %d\n"	,	L_97
id	,	V_86
ARB_MODE	,	V_385
i915_gem_object_list_info	,	F_25
" dirty"	,	L_12
i915_max_freq_get	,	F_230
FBC_OK	,	V_313
"bit9/bit10/bit11"	,	L_216
VLV_IIR	,	V_147
list_for_each_entry_safe	,	F_227
"disabled"	,	L_196
i915_forcewake_create	,	F_242
i915_error_state_to_str	,	F_83
PIPE_CRC_SOURCE_DP_D_G4X	,	V_493
i8xx_pipe_crc_ctl_reg	,	F_183
"PUNIT_REG_GPU_FREQ_STS: 0x%08x\n"	,	L_127
encoder	,	V_466
display_crc_ctl_write	,	F_211
"bit9/bit17"	,	L_217
PIPE_CRC_BUFFER_LEN	,	V_436
"Display IER:\t%08x\n"	,	L_69
GEN8_MASTER_IRQ	,	V_136
i915_hws_info	,	F_71
"Min P-state: P%d\n"	,	L_142
hws	,	V_173
i915_error_state_release	,	F_78
DEIER	,	V_163
"none"	,	L_212
GEN8_GT_IIR	,	F_60
"Requirements met: %s\n"	,	L_262
file	,	V_101
i915_context_status	,	F_138
"p"	,	L_6
i915_gem_gtt_info	,	F_45
GEN6_RC_CTL_RC1e_ENABLE	,	V_297
u16	,	T_10
GEN6_RP_MEDIA_TURBO	,	V_293
map	,	V_253
"bug"	,	L_220
PIPE_A	,	V_400
"%u unbound objects, %zu bytes\n"	,	L_35
"render context "	,	L_208
"Master Interrupt Control:\t%08x\n"	,	L_53
"RC6\n"	,	L_165
PIPE_B_SCRAMBLE_RESET	,	V_488
EFAULT	,	V_452
trace_i915_reg_rw	,	F_111
i915_debugfs_init	,	F_247
intel_digital_port	,	V_467
GEN8_DE_PORT_IIR	,	V_138
PIPE_CRC_SOURCE_PIPE_VLV	,	V_481
purgeable_size	,	V_99
renderctx	,	V_364
ppgtt	,	V_388
rpstat	,	V_215
"Core Power Down: %s\n"	,	L_168
gen6_gt_force_wake_get	,	F_96
"FBC unsupported on this chipset\n"	,	L_176
"Graphics Interrupt mask (%s):	%08x\n"	,	L_98
_DPIO_REFSFR_B	,	V_404
_DPIO_REFSFR_A	,	V_403
dig_port	,	V_468
size_t	,	T_3
i915_vma	,	V_34
u32	,	T_4
PORT_HOTPLUG_EN	,	V_157
"North Display Interrupt mask:		%08x\n"	,	L_90
ret_count	,	V_190
FORCEWAKE_ACK	,	V_287
GEN6_RP_STATE_CAP	,	V_214
MAD_DIMM_C2	,	V_382
MAD_DIMM_C1	,	V_381
MAD_DIMM_C0	,	V_380
display_crc_ctl_parse_source	,	F_208
mm	,	V_102
"DDR freq: %d MHz\n"	,	L_128
PIPE_CRC_SOURCE_DP_C_G4X	,	V_492
intel_pipe_crc_object	,	V_510
"unknown object %s\n"	,	L_273
i915_emon_status	,	F_126
VLV_IER	,	V_146
filp	,	V_176
last_read_seqno	,	V_40
WM1_LP_ILK	,	V_327
entry	,	V_448
entries	,	V_449
spin_lock_irqsave	,	F_49
remap_slice	,	V_62
header	,	V_347
MEMSTAT_ILK	,	V_204
"New framebuffer gtt_offset 0x%08lx\n"	,	L_48
PIPE_SCRAMBLE_RESET_MASK	,	V_496
GEN8_GT_IER	,	F_61
"Requested P-state: %d\n"	,	L_106
"not supported\n"	,	L_191
head	,	V_64
"RP CUR UP EI: %dus\n"	,	L_117
total	,	V_90
"MAD_DIMM_C2 = 0x%08x\n"	,	L_228
IS_G4X	,	F_191
tmpbuf	,	V_516
" (pp"	,	L_19
request_list	,	V_131
PIPE_CRC_CTL	,	F_201
ubuf	,	V_177
GEN8_DE_PORT_IER	,	V_139
"PM IIR:\t\t%08x\n"	,	L_79
get_pin_flag	,	F_15
i915_next_seqno_get	,	F_86
PXVFREQ_BASE	,	V_250
vlv_undo_pipe_scramble_reset	,	F_195
container_of	,	F_28
userbuf	,	V_185
u64	,	T_9
"bit9/bit11"	,	L_215
bytes	,	V_193
drm_file	,	V_100
GEN6_RP_PREV_DOWN	,	V_234
pages_pin_count	,	V_531
"on\n"	,	L_147
"IRQs disabled: %s\n"	,	L_265
VLV_MASTER_IER	,	V_150
GAM_ECOCHK	,	V_397
GEN6_RP_ENABLE	,	V_294
GEN6_CAGF_MASK	,	V_237
I915_TILING_X	,	V_31
"FBC unsupported on plane"	,	L_185
I915_WRITE	,	F_192
i915_vma_unbind	,	F_228
describe_ctx	,	F_23
"GFXEC: %ld\n"	,	L_204
i915_edp_psr_status	,	F_156
GEN6_RP_CUR_UP	,	V_230
"Max overclocked frequency: %dMHz\n"	,	L_126
"%d\t\t%d\t\t\t\t%d\n"	,	L_203
i915_ring_stop_set	,	F_218
I915_TILING_Y	,	V_32
height	,	V_357
"collecting CRCs for pipe %c, %s\n"	,	L_269
dent	,	V_11
object_idr	,	V_108
snpcr	,	V_532
i915_chipset_val	,	F_128
node	,	V_8
i915_ring_freq_table	,	F_130
"Performance_Counter: %u\n"	,	L_260
intel_pipe_crc_entry	,	V_447
stop_rings	,	V_521
i915_interrupt_info	,	F_57
rgvswctl	,	V_201
i915_gfx_val	,	F_129
LIST_HEAD	,	F_30
num_pd_pages	,	V_390
INTEL_PIPE_CRC_SOURCE_NONE	,	V_442
drm_minor	,	V_2
GEN6_GT_GFX_RC6_LOCKED	,	V_307
INTEL_OUTPUT_EDP	,	V_472
seq_printf	,	F_10
PIPE_CRC_SOURCE_SPRITE_IVB	,	V_504
min	,	F_170
"DPIO_CORE_CLK_B: 0x%08x\n"	,	L_251
RSX_STATUS_RC1E	,	V_276
"DISP_ARB_CTL = 0x%08x\n"	,	L_232
key	,	V_6
INTEL_INFO	,	F_9
"%s: %u objects, %zu bytes (%zu active, %zu inactive, %zu unbound)\n"	,	L_40
RING_MODE_GEN7	,	F_147
i915_gem_object_put_pages	,	F_229
valleyview_set_rps	,	F_237
dirty	,	V_44
gem_request	,	V_129
atomic_read	,	F_50
"Deepest RC6 Enabled: %s\n"	,	L_161
i915_pipe_crc_data	,	V_454
IS_VALLEYVIEW	,	F_66
i915_gem_obj_ggtt_bound	,	F_38
"bit9/bit10/bit17"	,	L_218
drm_i915_private	,	V_65
uint32_t	,	T_11
N_WORDS	,	F_210
i915_llc	,	F_154
"aliasing PPGTT:\n"	,	L_241
global_list	,	V_94
"bit9"	,	L_213
" (pinned x %d)"	,	L_16
is_initialized	,	V_61
buf	,	V_192
"unknown reason"	,	L_190
S_IWUSR	,	V_540
"Render IIR:\t%08x\n"	,	L_76
GEN6_GT_CORE_STATUS	,	V_289
"pd gtt offset: 0x%08x\n"	,	L_242
"w/ctx: %d, w/o ctx: %d\n"	,	L_105
GAMTARBMODE	,	V_384
"forcewake count = %u\n"	,	L_211
i915_forcewake_release	,	F_241
PIPE_CRC_SOURCE_DP_C_VLV	,	V_483
i915_next_seqno_set	,	F_87
"RPSTAT1: 0x%08x\n"	,	L_111
RING_PP_DIR_BASE	,	F_148
I915_TILING_NONE	,	V_30
i915_error_state_buf_init	,	F_82
n_entries	,	V_437
i915_ppgtt_info	,	F_151
i9xx_pipe_crc_ctl_reg	,	F_193
fb_lock	,	V_361
vm	,	V_51
"%pK: %s%s%s %8zdKiB %02x %02x %u %u %u%s%s%s"	,	L_11
ellc_size	,	V_410
pending	,	V_122
"mode too large"	,	L_184
f_flags	,	V_443
"   "	,	L_27
"Display IMR:\t%08x\n"	,	L_72
GEN8_GT_IMR	,	F_59
"C1DRB3 = 0x%04x\n"	,	L_225
missed_irq_rings	,	V_522
wq	,	V_446
GEN8_DE_PORT_IMR	,	V_137
gpu_idle	,	V_424
" (stolen: %08lx)"	,	L_22
simple_read_from_buffer	,	F_84
skip_spaces	,	F_205
sink_support	,	V_414
"  %u [%u] inactive objects, %zu [%zu] bytes\n"	,	L_34
dentry	,	V_4
PINEVIEW_SELF_REFRESH_EN	,	V_334
"RS1 VID: %d\n"	,	L_143
idr_for_each	,	F_43
i915_fbc_status	,	F_115
last_write_seqno	,	V_41
intel_encoder	,	V_465
i915_handle_error	,	F_216
base	,	V_36
i915_ips_status	,	F_118
FW_BLC_SELF_EN	,	V_330
error_priv	,	V_181
GEN6_PCODE_READ_MIN_FREQ_TABLE	,	V_343
PIPE_CRC_SOURCE_SPRITE_ILK	,	V_500
page_addr	,	V_175
rcctl1	,	V_282
"no"	,	L_2
user_pin_count	,	V_27
GEN6_RP_CUR_DOWN_EI	,	V_232
init_waitqueue_head	,	F_246
"not enough stolen memory"	,	L_182
"No flip due on pipe %c (plane %c)\n"	,	L_41
"Current sequence (%s): %u\n"	,	L_52
RING_PP_DIR_DCLV	,	F_150
val	,	V_194
comm	,	V_111
"0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_103
RCX_SW_EXIT	,	V_272
single_open	,	F_182
rpprevdown	,	V_223
work	,	V_119
"RC3 (RC6+)\n"	,	L_152
i915_gem_set_seqno	,	F_88
"P%02dVIDFREQ: 0x%08x (VID: %d)\n"	,	L_133
i915_ring_test_irq_set	,	F_222
"DPFLIPSTAT:\t%08x\n"	,	L_82
fence_reg	,	V_49
INTEL_PIPE_CRC_SOURCE_PLANE1	,	V_497
INTEL_PIPE_CRC_SOURCE_PLANE2	,	V_499
"Manually setting wedged to %llu\n"	,	L_277
GFX_MODE	,	V_395
"No requests\n"	,	L_51
pipe_crc_info	,	V_428
"North Display Interrupt identity:	%08x\n"	,	L_89
GEN6_RP_MEDIA_SW_MODE	,	V_296
"disabled\n"	,	L_193
"DPIO_LPF_COEFF_A: 0x%08x\n"	,	L_252
RSTDBYCTL	,	V_260
FBC_UNSUPPORTED	,	V_314
ENODEV	,	V_338
private_data	,	V_182
kfree	,	F_80
GEN6_MBC_SNPCR_MASK	,	V_534
i915_error_state_open	,	F_75
"HW context "	,	L_209
I915_READ	,	F_58
mutex	,	V_353
debugfs_create_file	,	F_174
"PP_DIR_BASE_READ: 0x%08x\n"	,	L_239
ironlake_drpc_info	,	F_104
out	,	V_191
gpu_freq	,	V_339
"Display Engine misc interrupt identity:\t%08x\n"	,	L_64
gen	,	V_24
rpupei	,	V_218
GEN6_CURBSYTAVG_MASK	,	V_240
GEN8_DE_PIPE_IIR	,	F_64
power	,	V_418
to_intel_framebuffer	,	F_137
i915_swizzle_info	,	F_141
active_list	,	V_76
irqs_disabled	,	V_426
EAGAIN	,	V_445
"RC6+  voltage: %dmV\n"	,	L_174
"GFX_MODE: 0x%08x\n"	,	L_237
GEN6_CORE_CPD_STATE_MASK	,	V_303
EINVAL	,	V_79
"Core Power Down\n"	,	L_163
depth	,	V_358
DROP_UNBOUND	,	V_530
gfx	,	V_337
"power context "	,	L_207
"RP PREV UP: %dus\n"	,	L_119
udelay	,	F_109
info_ent	,	V_12
rpdownei	,	V_221
I915_READ_IMR	,	F_69
CIRC_CNT	,	F_167
MEMMODE_SWMODE_EN	,	V_265
copy_from_user	,	F_212
MEMSTAT_VID_SHIFT	,	V_206
I915_BIT_6_SWIZZLE_NONE	,	V_367
mem_freq	,	V_246
data	,	V_18
tmp_pos	,	V_189
"INTTOEXT%02d: 0x%08x\n"	,	L_134
i915_delayfreq_table	,	F_101
enc_to_dig_port	,	F_186
list_sort	,	F_32
"Render p-state ratio: %d\n"	,	L_112
IS_I945G	,	F_122
drm_i915_private_t	,	T_5
INSTPM_SELF_EN	,	V_332
I915_READ_NOTRACE	,	F_108
"C0DRB3 = 0x%04x\n"	,	L_224
"Inactive:\n"	,	L_26
"Pipe %c IIR:\t%08x\n"	,	L_58
offset	,	V_392
S_IRUGO	,	V_455
i915_gen6_forcewake_count_info	,	F_139
DCC	,	V_377
debugfs_lock	,	V_13
gen6_set_rps	,	F_233
"GMCH temp: %ld\n"	,	L_197
PTR_ERR	,	F_176
rdmsrl	,	F_161
drm_i915_error_state_buf	,	V_187
opregion	,	V_345
pd_offset	,	V_396
i915_error_state_put	,	F_79
filep	,	V_427
i915_gem_seqno_info	,	F_56
i915_rstdby_delays	,	F_89
INSTPM	,	V_331
_DPIO_DIV_B	,	V_402
max_delay	,	V_342
_DPIO_DIV_A	,	V_401
file_stats	,	V_88
I915_MAX_PIPES	,	V_460
"MAD_DIMM_C0 = 0x%08x\n"	,	L_226
i915_cur_delayinfo	,	F_91
pin_display	,	V_48
"Total fences = %d\n"	,	L_100
purgeable_count	,	V_97
GEN8_DE_PIPE_IMR	,	F_63
DC_BALANCE_RESET_VLV	,	V_486
" (%s mappable)"	,	L_23
display_crc_ctl_open	,	F_181
i915_energy_uJ	,	F_160
readl	,	F_110
list_head	,	V_63
"HW control enabled: %s\n"	,	L_137
ifbdev	,	V_349
"\tPDP%d 0x%016llx\n"	,	L_236
bytes_read	,	V_439
no_fbc_reason	,	V_312
list_for_each_entry_reverse	,	F_42
CRSTANDVID	,	V_198
FBC_NOT_TILED	,	V_320
"RP PREV DOWN: %dus\n"	,	L_122
GEN6_GT_GFX_RC6p	,	V_309
PINNED_LIST	,	V_112
i915_gem_fence_regs_info	,	F_70
MCH_SECP_NRG_STTS	,	V_421
"too many words, allowed &lt;= %d\n"	,	L_271
stolen	,	V_53
pipe_crc_set_source	,	F_199
drm_i915_gem_request	,	V_128
aliasing_ppgtt	,	V_389
i915_gfxec	,	F_131
requirements_met	,	V_423
get_tiling_flag	,	F_16
VLV_IIR_RW	,	V_148
"PM IER:\t\t%08x\n"	,	L_78
