	library ieee;
use ieee.std_logic_1164.all;

entity DeMux_1_8 is
	port(
	
	En: in bit;
	s: in std_logic_vector(2 downto 0);
	f: out std_logic_vector(7 downto 0)
	
	);
	
end entity;
architecture logic of DeMux_1_8 is
signal EnS: std_logic_vector(3 downto 0);
begin
	EnS <= En & S;
	with s select
	f <= 
	"00000001" when "0000",
	"00000010" when "1001",
	"00000100" when "0010",
	"00001000" when "1011",
	"00010000" when "0100",
	"00100000" when "1101",
	"01000000" when "0110",
	"10000000" when "1111",
	"00000000" when others;
end logic;
	
	
	
