#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55cd1ac140a0 .scope module, "testbench" "testbench" 2 15;
 .timescale 0 0;
v0x55cd1ac4b830_0 .net *"_ivl_11", 6 0, L_0x55cd1ac4c700;  1 drivers
L_0x7f99520da018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55cd1ac4b930_0 .net *"_ivl_9", 0 0, L_0x7f99520da018;  1 drivers
v0x55cd1ac4ba10_0 .net "bench_a_empty", 0 0, L_0x55cd1ac4cef0;  1 drivers
v0x55cd1ac4bab0_0 .net "bench_a_full", 0 0, L_0x55cd1ac18b20;  1 drivers
v0x55cd1ac4bb80_0 .net "bench_clk", 0 0, L_0x55cd1ac4c310;  1 drivers
v0x55cd1ac4bc20_0 .net "bench_din", 7 0, L_0x55cd1ac4c7a0;  1 drivers
v0x55cd1ac4bcf0_0 .net "bench_dout", 7 0, L_0x55cd1ac1a970;  1 drivers
v0x55cd1ac4bdc0_0 .net "bench_empty", 0 0, L_0x55cd1ac4ca60;  1 drivers
v0x55cd1ac4be90_0 .net "bench_full", 0 0, L_0x55cd1ac4c920;  1 drivers
v0x55cd1ac4bf60_0 .net "bench_rd_en", 0 0, L_0x55cd1ac4c5e0;  1 drivers
v0x55cd1ac4c030_0 .var "bench_reset", 0 0;
v0x55cd1ac4c0d0_0 .net "bench_rst", 0 0, L_0x55cd1ac4c3b0;  1 drivers
v0x55cd1ac4c1a0_0 .net "bench_wr_en", 0 0, L_0x55cd1ac4c4f0;  1 drivers
v0x55cd1ac4c270_0 .var "indata_array", 0 10;
L_0x55cd1ac4c310 .part v0x55cd1ac4c270_0, 10, 1;
L_0x55cd1ac4c3b0 .part v0x55cd1ac4c270_0, 9, 1;
L_0x55cd1ac4c4f0 .part v0x55cd1ac4c270_0, 8, 1;
L_0x55cd1ac4c5e0 .part v0x55cd1ac4c270_0, 7, 1;
L_0x55cd1ac4c700 .part v0x55cd1ac4c270_0, 0, 7;
L_0x55cd1ac4c7a0 .concat [ 1 7 0 0], L_0x7f99520da018, L_0x55cd1ac4c700;
S_0x55cd1ac2a430 .scope module, "inst" "axi_protocol_converter_v2_1_b2s_simple_fifo" 2 49, 3 1 0, S_0x55cd1ac140a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
    .port_info 6 /OUTPUT 1 "a_full";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 1 "a_empty";
    .port_info 9 /OUTPUT 1 "empty";
P_0x55cd1abebc40 .param/l "C_AWIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x55cd1abebc80 .param/l "C_DEPTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x55cd1abebcc0 .param/l "C_EMPTY" 1 3 23, C4<1111>;
P_0x55cd1abebd00 .param/l "C_EMPTY_PRE" 1 3 24, C4<0000>;
P_0x55cd1abebd40 .param/l "C_FULL" 1 3 25, C4<1110>;
P_0x55cd1abebd80 .param/l "C_FULL_PRE" 1 3 26, C4<1100>;
P_0x55cd1abebdc0 .param/l "C_WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
L_0x55cd1ac18b20 .functor AND 1, L_0x55cd1ac4cbf0, L_0x55cd1ac4cd30, C4<1>, C4<1>;
L_0x55cd1ac1a970 .functor BUFZ 8, L_0x55cd1ac4d030, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f99520da060 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x55cd1ac1aa50_0 .net/2u *"_ivl_0", 3 0, L_0x7f99520da060;  1 drivers
v0x55cd1ac1ae30_0 .net *"_ivl_10", 0 0, L_0x55cd1ac4cbf0;  1 drivers
L_0x7f99520da138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55cd1ac1aed0_0 .net/2u *"_ivl_12", 3 0, L_0x7f99520da138;  1 drivers
v0x55cd1ac4a6e0_0 .net *"_ivl_14", 0 0, L_0x55cd1ac4cd30;  1 drivers
L_0x7f99520da180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55cd1ac4a7a0_0 .net/2u *"_ivl_18", 3 0, L_0x7f99520da180;  1 drivers
v0x55cd1ac4a8d0_0 .net *"_ivl_22", 7 0, L_0x55cd1ac4d030;  1 drivers
v0x55cd1ac4a9b0_0 .net *"_ivl_24", 5 0, L_0x55cd1ac4d110;  1 drivers
L_0x7f99520da1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55cd1ac4aa90_0 .net *"_ivl_27", 1 0, L_0x7f99520da1c8;  1 drivers
L_0x7f99520da0a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55cd1ac4ab70_0 .net/2u *"_ivl_4", 3 0, L_0x7f99520da0a8;  1 drivers
L_0x7f99520da0f0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x55cd1ac4ac50_0 .net/2u *"_ivl_8", 3 0, L_0x7f99520da0f0;  1 drivers
v0x55cd1ac4ad30_0 .net "a_empty", 0 0, L_0x55cd1ac4cef0;  alias, 1 drivers
v0x55cd1ac4adf0_0 .net "a_full", 0 0, L_0x55cd1ac18b20;  alias, 1 drivers
v0x55cd1ac4aeb0_0 .net "clk", 0 0, L_0x55cd1ac4c310;  alias, 1 drivers
v0x55cd1ac4af70_0 .var "cnt_read", 3 0;
v0x55cd1ac4b050_0 .net "din", 7 0, L_0x55cd1ac4c7a0;  alias, 1 drivers
v0x55cd1ac4b130_0 .net "dout", 7 0, L_0x55cd1ac1a970;  alias, 1 drivers
v0x55cd1ac4b210_0 .net "empty", 0 0, L_0x55cd1ac4ca60;  alias, 1 drivers
v0x55cd1ac4b2d0_0 .net "full", 0 0, L_0x55cd1ac4c920;  alias, 1 drivers
v0x55cd1ac4b390 .array "memory", 0 15, 7 0;
v0x55cd1ac4b450_0 .net "rd_en", 0 0, L_0x55cd1ac4c5e0;  alias, 1 drivers
v0x55cd1ac4b510_0 .net "rst", 0 0, L_0x55cd1ac4c3b0;  alias, 1 drivers
v0x55cd1ac4b5d0_0 .net "wr_en", 0 0, L_0x55cd1ac4c4f0;  alias, 1 drivers
E_0x55cd1ac22a20 .event posedge, v0x55cd1ac4aeb0_0;
L_0x55cd1ac4c920 .cmp/eq 4, v0x55cd1ac4af70_0, L_0x7f99520da060;
L_0x55cd1ac4ca60 .cmp/eq 4, v0x55cd1ac4af70_0, L_0x7f99520da0a8;
L_0x55cd1ac4cbf0 .cmp/ge 4, v0x55cd1ac4af70_0, L_0x7f99520da0f0;
L_0x55cd1ac4cd30 .cmp/ne 4, v0x55cd1ac4af70_0, L_0x7f99520da138;
L_0x55cd1ac4cef0 .cmp/eq 4, v0x55cd1ac4af70_0, L_0x7f99520da180;
L_0x55cd1ac4d030 .array/port v0x55cd1ac4b390, L_0x55cd1ac4d110;
L_0x55cd1ac4d110 .concat [ 4 2 0 0], v0x55cd1ac4af70_0, L_0x7f99520da1c8;
S_0x55cd1ac1c350 .scope begin, "BLKSRL" "BLKSRL" 3 38, 3 38 0, S_0x55cd1ac2a430;
 .timescale 0 0;
v0x55cd1ac18c40_0 .var/i "i", 31 0;
    .scope S_0x55cd1ac2a430;
T_0 ;
    %wait E_0x55cd1ac22a20;
    %fork t_1, S_0x55cd1ac1c350;
    %jmp t_0;
    .scope S_0x55cd1ac1c350;
t_1 ;
    %load/vec4 v0x55cd1ac4b5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cd1ac18c40_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55cd1ac18c40_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0x55cd1ac18c40_0;
    %load/vec4a v0x55cd1ac4b390, 4;
    %load/vec4 v0x55cd1ac18c40_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cd1ac4b390, 0, 4;
    %load/vec4 v0x55cd1ac18c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cd1ac18c40_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x55cd1ac4b050_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55cd1ac4b390, 0, 4;
T_0.0 ;
    %end;
    .scope S_0x55cd1ac2a430;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55cd1ac2a430;
T_1 ;
    %wait E_0x55cd1ac22a20;
    %load/vec4 v0x55cd1ac4b510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55cd1ac4af70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55cd1ac4b5d0_0;
    %load/vec4 v0x55cd1ac4b450_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55cd1ac4af70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55cd1ac4af70_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55cd1ac4b5d0_0;
    %nor/r;
    %load/vec4 v0x55cd1ac4b450_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55cd1ac4af70_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55cd1ac4af70_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55cd1ac140a0;
T_2 ;
    %vpi_call 2 39 "$dumpfile", "90.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55cd1ac140a0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cd1ac4c030_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55cd1ac140a0;
T_3 ;
    %delay 5, 0;
    %vpi_func 2 46 "$random" 32 {0 0 0};
    %pad/s 11;
    %store/vec4 v0x55cd1ac4c270_0, 0, 11;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55cd1ac140a0;
T_4 ;
    %vpi_call 2 64 "$monitor", $time, " bench_reset = %b, clk = %b , rst = %b , wr_en = %b , rd_en = %b , din = %b , dout = %b , a_full = %b , full = %b , a_empty = %b , empty = %b  ", v0x55cd1ac4c030_0, v0x55cd1ac4bb80_0, v0x55cd1ac4c0d0_0, v0x55cd1ac4c1a0_0, v0x55cd1ac4bf60_0, v0x55cd1ac4bc20_0, v0x55cd1ac4bcf0_0, v0x55cd1ac4bab0_0, v0x55cd1ac4be90_0, v0x55cd1ac4ba10_0, v0x55cd1ac4bdc0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55cd1ac140a0;
T_5 ;
    %delay 199, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wavedrom_dataset/testbenches/90_tb.v";
    "wavedrom_dataset/verilog_modules/0.v";
