{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1748519342270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1748519342270 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_Footsies 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FPGA_Footsies\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1748519342277 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1748519342308 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1748519342308 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1748519342604 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1748519342627 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1748519342702 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1748519349432 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 67 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 67 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1748519349566 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1748519349566 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748519349566 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1748519349570 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748519349570 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748519349571 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1748519349572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1748519349572 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1748519349572 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_Footsies.SDC " "Reading SDC File: 'FPGA_Footsies.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1748519350108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 14 DRAM_CLK port " "Ignored filter at FPGA_Footsies.sdc(14): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA_Footsies.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at FPGA_Footsies.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350110 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 25 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at FPGA_Footsies.sdc(25): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FPGA_Footsies.sdc 25 Argument <targets> is not an object ID " "Ignored create_clock at FPGA_Footsies.sdc(25): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350111 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 26 altera_reserved_tdi port " "Ignored filter at FPGA_Footsies.sdc(26): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 26 altera_reserved_tck clock " "Ignored filter at FPGA_Footsies.sdc(26): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_Footsies.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350111 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 26 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_Footsies.sdc(26): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 27 altera_reserved_tms port " "Ignored filter at FPGA_Footsies.sdc(27): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350111 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 27 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_Footsies.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350112 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 27 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_Footsies.sdc(27): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 28 altera_reserved_tdo port " "Ignored filter at FPGA_Footsies.sdc(28): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350112 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 28 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(28): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 54 DRAM_DQ* port " "Ignored filter at FPGA_Footsies.sdc(54): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 54 clk_dram clock " "Ignored filter at FPGA_Footsies.sdc(54): clk_dram could not be matched with a clock" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_Footsies.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350112 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_Footsies.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 55 Argument <targets> is an empty collection " "Ignored set_input_delay at FPGA_Footsies.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350112 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FPGA_Footsies.sdc 55 Argument -clock is not an object ID " "Ignored set_input_delay at FPGA_Footsies.sdc(55): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350112 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350112 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350113 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 67 DRAM_ADDR* port " "Ignored filter at FPGA_Footsies.sdc(67): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350113 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(67): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350113 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 69 DRAM_*DQM port " "Ignored filter at FPGA_Footsies.sdc(69): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350113 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350113 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 71 DRAM_BA* port " "Ignored filter at FPGA_Footsies.sdc(71): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350113 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350114 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 73 DRAM_RAS_N port " "Ignored filter at FPGA_Footsies.sdc(73): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350114 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350114 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 75 DRAM_CAS_N port " "Ignored filter at FPGA_Footsies.sdc(75): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350114 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350114 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 77 DRAM_WE_N port " "Ignored filter at FPGA_Footsies.sdc(77): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350114 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350115 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350115 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 79 DRAM_CKE port " "Ignored filter at FPGA_Footsies.sdc(79): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350115 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350115 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350115 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 81 DRAM_CS_N port " "Ignored filter at FPGA_Footsies.sdc(81): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350115 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350116 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350116 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350116 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at FPGA_Footsies.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_Footsies.sdc 90 VGA_BLANK port " "Ignored filter at FPGA_Footsies.sdc(90): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748519350117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350117 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FPGA_Footsies.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at FPGA_Footsies.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748519350117 ""}  } { { "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" "" { Text "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748519350117 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clock_vga\|clk_out " "Node: Clock_Divider:clock_vga\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_driver:vga\|v_counter\[6\] Clock_Divider:clock_vga\|clk_out " "Register vga_driver:vga\|v_counter\[6\] is being clocked by Clock_Divider:clock_vga\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748519350119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1748519350119 "|FPGA_Footsies|Clock_Divider:clock_vga|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clock_fsm\|clk_out " "Node: Clock_Divider:clock_fsm\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sprite_renderer:render1\|sprite_x\[0\] Clock_Divider:clock_fsm\|clk_out " "Register Sprite_renderer:render1\|sprite_x\[0\] is being clocked by Clock_Divider:clock_fsm\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748519350119 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1748519350119 "|FPGA_Footsies|Clock_Divider:clock_fsm|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1748519350122 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1748519350122 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748519350122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748519350122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748519350122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748519350122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748519350122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748519350122 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748519350122 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1748519350122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1748519350144 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1748519350145 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1748519350145 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748519350213 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1748519350213 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748519350214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1748519353733 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1748519354039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748519362128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1748519377512 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1748519378010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748519378010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1748519379117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/ernka/Desktop/FPGA_Footsies/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1748519381746 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1748519381746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1748519382026 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1748519382026 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1748519382026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748519382029 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.55 " "Total time spent on timing analysis during the Fitter is 0.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1748519383303 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748519383353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748519383780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748519383781 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748519384202 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748519386542 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1748519386694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.fit.smsg " "Generated suppressed messages file C:/Users/ernka/Desktop/FPGA_Footsies/FPGA_Footsies.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1748519386766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 113 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8020 " "Peak virtual memory: 8020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748519387286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 14:49:47 2025 " "Processing ended: Thu May 29 14:49:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748519387286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748519387286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:00 " "Total CPU time (on all processors): 00:04:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748519387286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1748519387286 ""}
