circuit Forwarding : @[:@2.0]
  module Forwarding : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_rs1_sel_id : UInt<5> @[:@6.4]
    input io_rs2_sel_id : UInt<5> @[:@6.4]
    input io_ex_mem_rd : UInt<5> @[:@6.4]
    input io_mem_wb_rd : UInt<5> @[:@6.4]
    input io_ex_mem_regwrite : UInt<1> @[:@6.4]
    input io_mem_wb_regwrite : UInt<1> @[:@6.4]
    input io_ex_mem_aluout : SInt<32> @[:@6.4]
    input io_mem_wb_aluout : SInt<32> @[:@6.4]
    output io_forward_a : UInt<2> @[:@6.4]
    output io_forward_b : UInt<2> @[:@6.4]
  
    node _T_28 = eq(io_ex_mem_regwrite, UInt<1>("h1")) @[Forwarding.scala 20:42:@10.4]
    node _T_30 = neq(io_ex_mem_rd, UInt<1>("h0")) @[Forwarding.scala 20:69:@11.4]
    node _T_31 = and(_T_28, _T_30) @[Forwarding.scala 20:53:@12.4]
    node _T_32 = eq(io_ex_mem_rd, io_rs1_sel_id) @[Forwarding.scala 20:102:@13.4]
    node _T_33 = and(_T_31, _T_32) @[Forwarding.scala 20:85:@14.4]
    node _T_34 = eq(io_ex_mem_rd, io_rs2_sel_id) @[Forwarding.scala 20:138:@15.4]
    node _T_35 = and(_T_33, _T_34) @[Forwarding.scala 20:121:@16.4]
    node _T_39 = eq(io_ex_mem_regwrite, UInt<1>("h1")) @[Forwarding.scala 23:48:@22.6]
    node _T_41 = neq(io_ex_mem_rd, UInt<1>("h0")) @[Forwarding.scala 23:74:@23.6]
    node _T_42 = and(_T_39, _T_41) @[Forwarding.scala 23:59:@24.6]
    node _T_43 = eq(io_ex_mem_rd, io_rs1_sel_id) @[Forwarding.scala 23:106:@25.6]
    node _T_44 = and(_T_42, _T_43) @[Forwarding.scala 23:90:@26.6]
    node _T_47 = eq(io_ex_mem_regwrite, UInt<1>("h1")) @[Forwarding.scala 25:49:@31.8]
    node _T_49 = neq(io_ex_mem_rd, UInt<1>("h0")) @[Forwarding.scala 25:75:@32.8]
    node _T_50 = and(_T_47, _T_49) @[Forwarding.scala 25:60:@33.8]
    node _T_51 = eq(io_ex_mem_rd, io_rs2_sel_id) @[Forwarding.scala 25:107:@34.8]
    node _T_52 = and(_T_50, _T_51) @[Forwarding.scala 25:91:@35.8]
    node _GEN_0 = mux(_T_52, UInt<1>("h1"), UInt<1>("h0")) @[Forwarding.scala 25:126:@36.8]
    node _GEN_1 = mux(_T_44, UInt<1>("h1"), UInt<1>("h0")) @[Forwarding.scala 23:125:@27.6]
    node _GEN_2 = mux(_T_44, UInt<1>("h0"), _GEN_0) @[Forwarding.scala 23:125:@27.6]
    node _GEN_3 = mux(_T_35, UInt<1>("h1"), _GEN_1) @[Forwarding.scala 20:160:@17.4]
    node _GEN_4 = mux(_T_35, UInt<1>("h1"), _GEN_2) @[Forwarding.scala 20:160:@17.4]
    node _T_55 = eq(io_mem_wb_regwrite, UInt<1>("h1")) @[Forwarding.scala 30:42:@39.4]
    node _T_57 = neq(io_mem_wb_rd, UInt<1>("h0")) @[Forwarding.scala 30:71:@40.4]
    node _T_58 = and(_T_55, _T_57) @[Forwarding.scala 30:54:@41.4]
    node _T_60 = eq(io_ex_mem_regwrite, UInt<1>("h1")) @[Forwarding.scala 30:112:@42.4]
    node _T_62 = neq(io_ex_mem_rd, UInt<1>("h0")) @[Forwarding.scala 30:141:@43.4]
    node _T_63 = and(_T_60, _T_62) @[Forwarding.scala 30:124:@44.4]
    node _T_64 = eq(io_ex_mem_rd, io_rs1_sel_id) @[Forwarding.scala 30:174:@45.4]
    node _T_65 = and(_T_63, _T_64) @[Forwarding.scala 30:157:@46.4]
    node _T_66 = eq(io_ex_mem_rd, io_rs2_sel_id) @[Forwarding.scala 30:210:@47.4]
    node _T_67 = and(_T_65, _T_66) @[Forwarding.scala 30:193:@48.4]
    node _T_68 = not(_T_67) @[Forwarding.scala 30:90:@49.4]
    node _T_69 = and(_T_58, _T_68) @[Forwarding.scala 30:87:@50.4]
    node _T_70 = eq(io_mem_wb_rd, io_rs1_sel_id) @[Forwarding.scala 30:247:@51.4]
    node _T_71 = and(_T_69, _T_70) @[Forwarding.scala 30:230:@52.4]
    node _T_72 = eq(io_mem_wb_rd, io_rs2_sel_id) @[Forwarding.scala 30:283:@53.4]
    node _T_73 = and(_T_71, _T_72) @[Forwarding.scala 30:266:@54.4]
    node _T_77 = eq(io_mem_wb_regwrite, UInt<1>("h1")) @[Forwarding.scala 34:48:@60.6]
    node _T_79 = neq(io_mem_wb_rd, UInt<1>("h0")) @[Forwarding.scala 34:75:@61.6]
    node _T_80 = and(_T_77, _T_79) @[Forwarding.scala 34:59:@62.6]
    node _T_82 = eq(io_ex_mem_regwrite, UInt<1>("h1")) @[Forwarding.scala 34:116:@63.6]
    node _T_84 = neq(io_ex_mem_rd, UInt<1>("h0")) @[Forwarding.scala 34:145:@64.6]
    node _T_85 = and(_T_82, _T_84) @[Forwarding.scala 34:128:@65.6]
    node _T_86 = eq(io_ex_mem_rd, io_rs1_sel_id) @[Forwarding.scala 34:178:@66.6]
    node _T_87 = and(_T_85, _T_86) @[Forwarding.scala 34:161:@67.6]
    node _T_88 = not(_T_87) @[Forwarding.scala 34:94:@68.6]
    node _T_89 = and(_T_80, _T_88) @[Forwarding.scala 34:91:@69.6]
    node _T_90 = eq(io_mem_wb_rd, io_rs1_sel_id) @[Forwarding.scala 34:215:@70.6]
    node _T_91 = and(_T_89, _T_90) @[Forwarding.scala 34:198:@71.6]
    node _T_94 = eq(io_mem_wb_regwrite, UInt<1>("h1")) @[Forwarding.scala 36:48:@76.8]
    node _T_96 = neq(io_mem_wb_rd, UInt<1>("h0")) @[Forwarding.scala 36:75:@77.8]
    node _T_97 = and(_T_94, _T_96) @[Forwarding.scala 36:59:@78.8]
    node _T_99 = eq(io_ex_mem_regwrite, UInt<1>("h1")) @[Forwarding.scala 36:116:@79.8]
    node _T_101 = neq(io_ex_mem_rd, UInt<1>("h0")) @[Forwarding.scala 36:145:@80.8]
    node _T_102 = and(_T_99, _T_101) @[Forwarding.scala 36:128:@81.8]
    node _T_103 = eq(io_ex_mem_rd, io_rs1_sel_id) @[Forwarding.scala 36:178:@82.8]
    node _T_104 = and(_T_102, _T_103) @[Forwarding.scala 36:161:@83.8]
    node _T_105 = not(_T_104) @[Forwarding.scala 36:94:@84.8]
    node _T_106 = and(_T_97, _T_105) @[Forwarding.scala 36:91:@85.8]
    node _T_107 = eq(io_mem_wb_rd, io_rs1_sel_id) @[Forwarding.scala 36:216:@86.8]
    node _T_108 = and(_T_106, _T_107) @[Forwarding.scala 36:199:@87.8]
    node _GEN_5 = mux(_T_108, UInt<2>("h2"), _GEN_3) @[Forwarding.scala 36:236:@88.8]
    node _GEN_6 = mux(_T_91, UInt<2>("h2"), _GEN_4) @[Forwarding.scala 34:235:@72.6]
    node _GEN_7 = mux(_T_91, _GEN_3, _GEN_5) @[Forwarding.scala 34:235:@72.6]
    node _GEN_8 = mux(_T_73, UInt<2>("h2"), _GEN_7) @[Forwarding.scala 30:303:@55.4]
    node _GEN_9 = mux(_T_73, UInt<2>("h2"), _GEN_6) @[Forwarding.scala 30:303:@55.4]
    io_forward_a <= _GEN_8 @[Forwarding.scala 17:29:@8.4 Forwarding.scala 21:37:@18.6 Forwarding.scala 24:45:@28.8 Forwarding.scala 31:38:@56.6 Forwarding.scala 37:22:@89.10]
    io_forward_b <= _GEN_9 @[Forwarding.scala 18:29:@9.4 Forwarding.scala 22:37:@19.6 Forwarding.scala 26:45:@37.10 Forwarding.scala 32:38:@57.6 Forwarding.scala 35:22:@73.8]
