verilog work "../design/ipcore_dir/aurora/src/aurora_left_align_mux.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_left_align_control.v"
verilog work "../design/ipcore_dir/aurora/src/cal_block_v1_4_1.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_tx_ll_datapath.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_tx_ll_control.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_sym_gen_4byte.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_sym_dec_4byte.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_rx_ll_pdu_datapath.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_lane_init_sm_4byte.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_idle_and_ver_gen.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_error_detect_4byte.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_chbond_count_dec_4byte.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_channel_init_sm.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_channel_error_detect.v"
verilog work "../design/ipcore_dir/dma_fifo/dma_fifo.v"
verilog work "../design/ipcore_dir/aurora_fifo/aurora_FIFO.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_tx_ll.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_rx_ll.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_mgt_wrapper.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_global_logic.v"
verilog work "../design/ipcore_dir/aurora/src/aurora_aurora_lane_4byte.v"
verilog work "../design/ipcore_dir/pcie/pcie37.v"
verilog work "../design/ipcore_dir/fir_decimation/FIR_decimation_100.v"
verilog work "../design/ipcore_dir/bits_counter/bits_counter.v"
verilog work "../design/ipcore_dir/aurora/src/aurora.v"
verilog work "../design/ipcore_dir/AD9511_config/AD9511_CONFIG.v"
verilog work "../design/hdl/TX_RX_rt.v"
verilog work "../design/hdl/RX_ENGINE_32.v"
verilog work "../design/hdl/PIO_TO_CTRL.v"
verilog work "../design/hdl/EP_TX_DMA.v"
verilog work "../design/hdl/aurora_TX_engine.v"
verilog work "../design/hdl/aurora_standard_cc_module.v"
verilog work "../design/hdl/aurora_RX_engine.v"
verilog work "../design/hdl/SYSTEM_CLOCKS.v"
verilog work "../design/hdl/RT_DATA_PCIe_HOST.v"
verilog work "../design/hdl/PCIe_32_BITS.v"
verilog work "../design/hdl/DAC.v"
verilog work "../design/hdl/AURORA_32_BITS.v"
verilog work "../design/hdl/ADC.v"
verilog work "../design/hdl/AD9511.v"
verilog work "../design/hdl/ATCA_RT_MIMO.v"
