## ğŸŒŸ RISC-V SoC Tapeout â€“ Week 1: Day 5 (Optimization in Synthesis)

> ğŸ” **Understanding how Verilog constructs translate to hardware and the critical role of synthesis optimization in digital design**

---

## ğŸ¯ Day 5 â€“ Learning Objectives

ğŸ” Understand how synthesis tools **interpret RTL constructs** into hardware.

âš¡ Identify **common pitfalls** that lead to unwanted latches or inefficient logic.

âœ… Learn best practices for writing **synthesis-optimized ifâ€“else statements.**

ğŸ”² Explore **correct usage and caveats of case statements.**

ğŸ” Differentiate between **for loops (unrolled logic)** and **for-generate loops (structural replication).**

ğŸ›¡ï¸ Apply coding techniques to **avoid synthesis mismatches** and ensure predictable hardware.

---
