#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Dec 08 20:36:43 2017
# Process ID: 5568
# Current directory: C:/Users/TAN/Desktop/multi-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9664 C:\Users\TAN\Desktop\multi-cpu\multi-cpu.xpr
# Log file: C:/Users/TAN/Desktop/multi-cpu/vivado.log
# Journal file: C:/Users/TAN/Desktop/multi-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/TAN/Desktop/multi-cpu/multi-cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 794.379 ; gain = 161.113
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In0 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In1 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:89]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In2 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In3 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port Out [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:93]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/xsim.dir/multi_Cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 08 20:38:09 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 802.395 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_Cpu_sim_behav -key {Behavioral:sim_1:Functional:multi_Cpu_sim} -tclbatch {multi_Cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source multi_Cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_Cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 811.621 ; gain = 9.227
add_wave {{/multi_Cpu_sim/uut/Ins_Mem_inst/Ins_mem}} 
add_wave {{/multi_Cpu_sim/uut/regFile/regFile[1]}} {{/multi_Cpu_sim/uut/regFile/regFile[2]}} {{/multi_Cpu_sim/uut/regFile/regFile[3]}} {{/multi_Cpu_sim/uut/regFile/regFile[4]}} {{/multi_Cpu_sim/uut/regFile/regFile[5]}} {{/multi_Cpu_sim/uut/regFile/regFile[6]}} {{/multi_Cpu_sim/uut/regFile/regFile[7]}} {{/multi_Cpu_sim/uut/regFile/regFile[8]}} {{/multi_Cpu_sim/uut/regFile/regFile[9]}} {{/multi_Cpu_sim/uut/regFile/regFile[10]}} {{/multi_Cpu_sim/uut/regFile/regFile[11]}} {{/multi_Cpu_sim/uut/regFile/regFile[12]}} 
add_wave {{/multi_Cpu_sim/uut/pc_inst/IAddrIn}} {{/multi_Cpu_sim/uut/pc_inst/IAddrOut}} 
add_wave {{/multi_Cpu_sim/uut/IAddrOut}} 
add_wave {{/multi_Cpu_sim/uut/control_unit/state_now}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In0 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In1 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:89]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In2 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In3 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port Out [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:93]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/xsim.dir/multi_Cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 08 20:43:48 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_Cpu_sim_behav -key {Behavioral:sim_1:Functional:multi_Cpu_sim} -tclbatch {multi_Cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source multi_Cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_Cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 838.426 ; gain = 0.000
add_wave {{/multi_Cpu_sim/uut/IAddrOut}} 
add_wave {{/multi_Cpu_sim/uut/IDataOut}} 
add_wave {{/multi_Cpu_sim/uut/Ins_Mem_inst/Ins_mem}} 
add_wave {{/multi_Cpu_sim/uut/regFile/regFile[1]}} {{/multi_Cpu_sim/uut/regFile/regFile[2]}} {{/multi_Cpu_sim/uut/regFile/regFile[3]}} {{/multi_Cpu_sim/uut/regFile/regFile[4]}} {{/multi_Cpu_sim/uut/regFile/regFile[5]}} {{/multi_Cpu_sim/uut/regFile/regFile[6]}} {{/multi_Cpu_sim/uut/regFile/regFile[7]}} {{/multi_Cpu_sim/uut/regFile/regFile[8]}} {{/multi_Cpu_sim/uut/regFile/regFile[9]}} {{/multi_Cpu_sim/uut/regFile/regFile[10]}} {{/multi_Cpu_sim/uut/regFile/regFile[11]}} {{/multi_Cpu_sim/uut/regFile/regFile[12]}} 
add_wave {{/multi_Cpu_sim/uut/control_unit/state_now}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
add_wave {{/multi_Cpu_sim/uut/control_unit/opcode}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/Write_Data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/result}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In0 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In1 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:89]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In2 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In3 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port Out [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:93]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 850.836 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In0 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:88]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In1 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:89]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In2 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:90]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port In3 [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port Out [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:93]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 850.836 ; gain = 0.000
close [ open C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v w ]
add_files C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Selector [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port Out [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:92]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/xsim.dir/multi_Cpu_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 08 20:56:10 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_Cpu_sim_behav -key {Behavioral:sim_1:Functional:multi_Cpu_sim} -tclbatch {multi_Cpu_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source multi_Cpu_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_Cpu_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 854.777 ; gain = 0.000
add_wave {{/multi_Cpu_sim/uut/Ins_Mem_inst/Ins_mem}} 
add_wave {{/multi_Cpu_sim/uut/pc_inst/IAddrOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/Ins_Mem_inst/IDataOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/op}} {{/multi_Cpu_sim/uut/rs}} {{/multi_Cpu_sim/uut/rt}} {{/multi_Cpu_sim/uut/rd}} {{/multi_Cpu_sim/uut/sa}} {{/multi_Cpu_sim/uut/immediate}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/Read_data1}} {{/multi_Cpu_sim/uut/Read_data2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/InALU_A}} {{/multi_Cpu_sim/uut/InALU_B}} 
add_wave {{/multi_Cpu_sim/uut/Ext_immediate}} 
add_wave {{/multi_Cpu_sim/uut/result}} 
add_wave {{/multi_Cpu_sim/uut/ALUOp}} 
add_wave {{/multi_Cpu_sim/uut/control_unit/state_now}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/control_unit/state_next}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/control_unit/CLK}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Selector [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port Out [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:92]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 860.434 ; gain = 0.000
add_wave {{/multi_Cpu_sim/uut/Write_Data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/regFile/regFile[1]}} {{/multi_Cpu_sim/uut/regFile/regFile[2]}} {{/multi_Cpu_sim/uut/regFile/regFile[3]}} {{/multi_Cpu_sim/uut/regFile/regFile[4]}} {{/multi_Cpu_sim/uut/regFile/regFile[5]}} {{/multi_Cpu_sim/uut/regFile/regFile[6]}} {{/multi_Cpu_sim/uut/regFile/regFile[7]}} {{/multi_Cpu_sim/uut/regFile/regFile[8]}} {{/multi_Cpu_sim/uut/regFile/regFile[9]}} {{/multi_Cpu_sim/uut/regFile/regFile[10]}} {{/multi_Cpu_sim/uut/regFile/regFile[11]}} {{/multi_Cpu_sim/uut/regFile/regFile[12]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Selector [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 1 for port Out [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:92]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 860.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/regFile/Write_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
add_wave {{/multi_Cpu_sim/uut/regFile/Write_reg}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/DBData}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Selector [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 885.023 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Selector [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 901.926 ; gain = 0.000
add_wave {{/multi_Cpu_sim/uut/control_unit/PCWre}} {{/multi_Cpu_sim/uut/control_unit/ALUSrcA}} {{/multi_Cpu_sim/uut/control_unit/ALUSrcB}} {{/multi_Cpu_sim/uut/control_unit/DBDataSrc}} {{/multi_Cpu_sim/uut/control_unit/RegWre}} {{/multi_Cpu_sim/uut/control_unit/WrRegDSrc}} {{/multi_Cpu_sim/uut/control_unit/InsMemRW}} {{/multi_Cpu_sim/uut/control_unit/RD}} {{/multi_Cpu_sim/uut/control_unit/WR}} {{/multi_Cpu_sim/uut/control_unit/IRWre}} {{/multi_Cpu_sim/uut/control_unit/ExtSel}} {{/multi_Cpu_sim/uut/control_unit/PCSrc}} {{/multi_Cpu_sim/uut/control_unit/RegDst}} {{/multi_Cpu_sim/uut/control_unit/ALUOp}} 
add_wave {{/multi_Cpu_sim/uut/control_unit/PCWre}} {{/multi_Cpu_sim/uut/control_unit/ALUSrcA}} {{/multi_Cpu_sim/uut/control_unit/ALUSrcB}} {{/multi_Cpu_sim/uut/control_unit/DBDataSrc}} {{/multi_Cpu_sim/uut/control_unit/RegWre}} {{/multi_Cpu_sim/uut/control_unit/WrRegDSrc}} {{/multi_Cpu_sim/uut/control_unit/InsMemRW}} {{/multi_Cpu_sim/uut/control_unit/RD}} {{/multi_Cpu_sim/uut/control_unit/WR}} {{/multi_Cpu_sim/uut/control_unit/IRWre}} {{/multi_Cpu_sim/uut/control_unit/ExtSel}} {{/multi_Cpu_sim/uut/control_unit/PCSrc}} {{/multi_Cpu_sim/uut/control_unit/RegDst}} {{/multi_Cpu_sim/uut/control_unit/ALUOp}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/DBData_ram}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Selector [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 922.691 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Selector [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 960.129 ; gain = 0.000
run 10 us
run 10 us
add_wave {{/multi_Cpu_sim/uut/result_alu}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port Selector [C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v:91]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 986.004 ; gain = 0.000
run 10 us
add_wave {{/multi_Cpu_sim/uut/select_write_reg/In0}} {{/multi_Cpu_sim/uut/select_write_reg/In1}} {{/multi_Cpu_sim/uut/select_write_reg/In2}} {{/multi_Cpu_sim/uut/select_write_reg/Selector}} {{/multi_Cpu_sim/uut/select_write_reg/Out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1053.836 ; gain = 0.000
run 10 us
add_wave {{/multi_Cpu_sim/uut/ram_inst/memory[12]}} {{/multi_Cpu_sim/uut/ram_inst/memory[13]}} {{/multi_Cpu_sim/uut/ram_inst/memory[14]}} {{/multi_Cpu_sim/uut/ram_inst/memory[15]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
add_wave {{/multi_Cpu_sim/uut/zero}} {{/multi_Cpu_sim/uut/sign}} 
add_wave {{/multi_Cpu_sim/uut/Reset}} 
add_wave {{/multi_Cpu_sim/uut/IAddrIn}} 
add_wave {{/multi_Cpu_sim/uut/IAddrOut}} 
add_wave {{/multi_Cpu_sim/uut/zero}} {{/multi_Cpu_sim/uut/sign}} 
add_wave {{/multi_Cpu_sim/uut/regFile/regFile[1]}} {{/multi_Cpu_sim/uut/regFile/regFile[2]}} {{/multi_Cpu_sim/uut/regFile/regFile[3]}} {{/multi_Cpu_sim/uut/regFile/regFile[4]}} {{/multi_Cpu_sim/uut/regFile/regFile[5]}} {{/multi_Cpu_sim/uut/regFile/regFile[6]}} {{/multi_Cpu_sim/uut/regFile/regFile[7]}} {{/multi_Cpu_sim/uut/regFile/regFile[8]}} {{/multi_Cpu_sim/uut/regFile/regFile[9]}} {{/multi_Cpu_sim/uut/regFile/regFile[10]}} {{/multi_Cpu_sim/uut/regFile/regFile[11]}} {{/multi_Cpu_sim/uut/regFile/regFile[12]}} {{/multi_Cpu_sim/uut/regFile/regFile[13]}} {{/multi_Cpu_sim/uut/regFile/regFile[14]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
add_wave {{/multi_Cpu_sim/uut/CLK}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
add_wave {{/multi_Cpu_sim/uut/control_unit/PCSrc}} 
add_wave {{/multi_Cpu_sim/uut/control_unit/beqop}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/control_unit/zero}} 
add_wave {{/multi_Cpu_sim/uut/control_unit/state_now}} 
add_wave {{/multi_Cpu_sim/uut/control_unit/PCWre}} 
add_wave {{/multi_Cpu_sim/uut/control_unit/zero}} 
add_wave {{/multi_Cpu_sim/uut/IAddrIn}} 
add_wave {{/multi_Cpu_sim/uut/PCFromBranch}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/PCAddedFour}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1262.746 ; gain = 0.000
run 10 us
add_wave {{/multi_Cpu_sim/uut/ram_inst/memory[12]}} {{/multi_Cpu_sim/uut/ram_inst/memory[13]}} {{/multi_Cpu_sim/uut/ram_inst/memory[14]}} {{/multi_Cpu_sim/uut/ram_inst/memory[15]}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/ram_inst/DataIn}} 
add_wave {{/multi_Cpu_sim/uut/ram_inst/Daddr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/control_unit/WR}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/result}} 
add_wave {{/multi_Cpu_sim/uut/alu32/ALUopcode}} {{/multi_Cpu_sim/uut/alu32/rega}} {{/multi_Cpu_sim/uut/alu32/regb}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/control_unit/ALUSrcB}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/alu32/result}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/ALUoutDR}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1420.867 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1420.867 ; gain = 0.000
run 10 us
add_wave {{/multi_Cpu_sim/uut/DBDR}} 
add_wave {{/multi_Cpu_sim/uut/Write_Data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/DBData}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/regFile/Write_reg}} 
add_wave {{/multi_Cpu_sim/uut/regFile/Write_data}} 
add_wave {{/multi_Cpu_sim/uut/regFile/WE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/multi_Cpu_sim/uut/result_alu}} 
add_wave {{/multi_Cpu_sim/uut/alu32/result}} 
add_wave {{/multi_Cpu_sim/uut/alu32/ALUopcode}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1507.316 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'multi_Cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_Cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector_Dst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Way_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sim_1/new/multi_Cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_Cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/TAN/Desktop/multi-cpu/multi-cpu.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 6c4df1ac5ed84a39b5d834fc1e399fae --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_Cpu_sim_behav xil_defaultlib.multi_Cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/PC.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Instruction_Memory.v" Line 1. Module Instruction_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/IR.v" Line 1. Module IR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Extend.v" Line 1. Module Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Selector_Dst.v" Line 1. Module Selector_Dst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/RAM.v" Line 2. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/D_latch.v" Line 1. Module D_latch doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ALU32.v" Line 1. Module ALU32 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/ControlUnit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/TAN/Desktop/multi-cpu/multi-cpu.srcs/sources_1/new/Four_Way_Selector.v" Line 1. Module Four_Way_Selector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.Selector_Dst
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.D_latch
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Four_Way_Selector
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.multi_Cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_Cpu_sim_behav
Vivado Simulator 2015.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.711 ; gain = 0.000
run 10 us
save_wave_config {C:/Users/TAN/Desktop/multi-cpu/multi_Cpu_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/TAN/Desktop/multi-cpu/multi_Cpu_sim_behav.wcfg
set_property xsim.view C:/Users/TAN/Desktop/multi-cpu/multi_Cpu_sim_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 09 01:11:28 2017...
