

================================================================
== Vivado HLS Report for 'aqed_top'
================================================================
* Date:           Fri Apr 10 23:59:16 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        aes_aqed_bug3
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     9.254|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   79|   93|   79|   93|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_workload_fu_113  |workload  |   67|   67|   67|   67|   none  |
        |grp_aqed_in_fu_123   |aqed_in   |    3|   17|    3|   17|   none  |
        |grp_aqed_out_fu_161  |aqed_out  |    3|    3|    3|    3|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.13>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dup_idx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %dup_idx_V)"   --->   Operation 8 'read' 'dup_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%orig_idx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %orig_idx_V)"   --->   Operation 9 'read' 'orig_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dup_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dup_V)"   --->   Operation 10 'read' 'dup_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%orig_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %orig_V)"   --->   Operation 11 'read' 'orig_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (5.13ns)   --->   "call fastcc void @aqed_in([16 x i8]* @bmc_in, i1 %orig_V_read, i1 %dup_V_read, i2 %orig_idx_V_read, i2 %dup_idx_V_read)" [buf4bug3.cpp:449]   --->   Operation 12 'call' <Predicate = true> <Delay = 5.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "call fastcc void @aqed_in([16 x i8]* @bmc_in, i1 %orig_V_read, i1 %dup_V_read, i2 %orig_idx_V_read, i2 %dup_idx_V_read)" [buf4bug3.cpp:449]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [2/2] (0.00ns)   --->   "call fastcc void @workload([16 x i8]* @bmc_in)" [buf4bug3.cpp:451]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @workload([16 x i8]* @bmc_in)" [buf4bug3.cpp:451]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i1, i1 } @aqed_out()" [buf4bug3.cpp:453]   --->   Operation 16 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.94>
ST_6 : Operation 17 [1/2] (0.94ns)   --->   "%call_ret = call fastcc { i1, i1 } @aqed_out()" [buf4bug3.cpp:453]   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 0.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%o2_qed_done_V = extractvalue { i1, i1 } %call_ret, 0" [buf4bug3.cpp:453]   --->   Operation 18 'extractvalue' 'o2_qed_done_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%o2_qed_check_V = extractvalue { i1, i1 } %call_ret, 1" [buf4bug3.cpp:453]   --->   Operation 19 'extractvalue' 'o2_qed_check_V' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i20* %agg_result), !map !284"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %orig_V), !map !303"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %dup_V), !map !309"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %orig_idx_V), !map !313"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %dup_idx_V), !map !317"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %num_V), !map !321"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @aqed_top_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [8 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [buf4bug3.cpp:437]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %agg_result, [8 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%state_orig_issued_V_s = load i1* @state_orig_issued_V, align 2" [buf4bug3.cpp:457]   --->   Operation 29 'load' 'state_orig_issued_V_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%state_orig_done_V_lo = load i1* @state_orig_done_V, align 2" [buf4bug3.cpp:458]   --->   Operation 30 'load' 'state_orig_done_V_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%state_dup_val_V_0_lo = load i8* @state_dup_val_V_0, align 2" [buf4bug3.cpp:459]   --->   Operation 31 'load' 'state_dup_val_V_0_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%state_dup_val_V_1_lo = load i8* @state_dup_val_V_1, align 1" [buf4bug3.cpp:460]   --->   Operation 32 'load' 'state_dup_val_V_1_lo' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%gep21920_part_set = call i20 @_ssdm_op_BitConcatenate.i20.i8.i8.i1.i1.i1.i1(i8 %state_dup_val_V_1_lo, i8 %state_dup_val_V_0_lo, i1 %state_orig_done_V_lo, i1 %state_orig_issued_V_s, i1 %o2_qed_check_V, i1 %o2_qed_done_V)" [buf4bug3.cpp:460]   --->   Operation 33 'bitconcatenate' 'gep21920_part_set' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i20P(i20* %agg_result, i20 %gep21920_part_set)" [buf4bug3.cpp:460]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [buf4bug3.cpp:462]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dup_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dup_idx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_orig_issued_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_issued_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_val_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_val_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_in_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_in_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_idx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_in_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_idx_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_val_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_dup_val_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_key_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ bmc_in]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ local_key_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ state_out_count_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_qed_done_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_done_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_out_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_orig_out_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_qed_check_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dup_idx_V_read        (read          ) [ 00100000]
orig_idx_V_read       (read          ) [ 00100000]
dup_V_read            (read          ) [ 00100000]
orig_V_read           (read          ) [ 00100000]
StgValue_13           (call          ) [ 00000000]
StgValue_15           (call          ) [ 00000000]
call_ret              (call          ) [ 00000000]
o2_qed_done_V         (extractvalue  ) [ 00000001]
o2_qed_check_V        (extractvalue  ) [ 00000001]
StgValue_20           (specbitsmap   ) [ 00000000]
StgValue_21           (specbitsmap   ) [ 00000000]
StgValue_22           (specbitsmap   ) [ 00000000]
StgValue_23           (specbitsmap   ) [ 00000000]
StgValue_24           (specbitsmap   ) [ 00000000]
StgValue_25           (specbitsmap   ) [ 00000000]
StgValue_26           (spectopmodule ) [ 00000000]
StgValue_27           (specinterface ) [ 00000000]
StgValue_28           (specinterface ) [ 00000000]
state_orig_issued_V_s (load          ) [ 00000000]
state_orig_done_V_lo  (load          ) [ 00000000]
state_dup_val_V_0_lo  (load          ) [ 00000000]
state_dup_val_V_1_lo  (load          ) [ 00000000]
gep21920_part_set     (bitconcatenate) [ 00000000]
StgValue_34           (write         ) [ 00000000]
StgValue_35           (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="orig_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dup_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="orig_idx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_idx_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dup_idx_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dup_idx_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="num_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_orig_issued_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_issued_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="state_dup_issued_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_issued_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="state_orig_val_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_val_V_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="state_orig_val_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_val_V_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_in_count_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_in_count_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="state_orig_in_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_in_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="state_orig_idx_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_idx_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="state_dup_in_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_in_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="state_dup_idx_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_idx_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="state_dup_val_V_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_val_V_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="state_dup_val_V_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_dup_val_V_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="state_key_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_key_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="bmc_in">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bmc_in"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="sbox">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="local_key_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_key_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="state_out_count_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_out_count_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="state_qed_done_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_qed_done_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="state_orig_done_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_done_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="state_orig_out_V_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_out_V_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="state_orig_out_V_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_orig_out_V_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="state_qed_check_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_qed_check_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aqed_in"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="workload"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aqed_out"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aqed_top_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i8.i8.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i20P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="dup_idx_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dup_idx_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="orig_idx_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orig_idx_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="dup_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dup_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="orig_V_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orig_V_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="StgValue_34_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="20" slack="0"/>
<pin id="109" dir="0" index="2" bw="20" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_34/7 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_workload_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="8" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="0" index="3" bw="1" slack="0"/>
<pin id="118" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_aqed_in_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="0" index="3" bw="1" slack="0"/>
<pin id="128" dir="0" index="4" bw="2" slack="0"/>
<pin id="129" dir="0" index="5" bw="2" slack="0"/>
<pin id="130" dir="0" index="6" bw="1" slack="0"/>
<pin id="131" dir="0" index="7" bw="1" slack="0"/>
<pin id="132" dir="0" index="8" bw="8" slack="0"/>
<pin id="133" dir="0" index="9" bw="8" slack="0"/>
<pin id="134" dir="0" index="10" bw="16" slack="0"/>
<pin id="135" dir="0" index="11" bw="16" slack="0"/>
<pin id="136" dir="0" index="12" bw="2" slack="0"/>
<pin id="137" dir="0" index="13" bw="16" slack="0"/>
<pin id="138" dir="0" index="14" bw="2" slack="0"/>
<pin id="139" dir="0" index="15" bw="8" slack="0"/>
<pin id="140" dir="0" index="16" bw="8" slack="0"/>
<pin id="141" dir="0" index="17" bw="1" slack="0"/>
<pin id="142" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_aqed_out_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="16" slack="0"/>
<pin id="165" dir="0" index="3" bw="1" slack="0"/>
<pin id="166" dir="0" index="4" bw="16" slack="0"/>
<pin id="167" dir="0" index="5" bw="1" slack="0"/>
<pin id="168" dir="0" index="6" bw="2" slack="0"/>
<pin id="169" dir="0" index="7" bw="8" slack="0"/>
<pin id="170" dir="0" index="8" bw="8" slack="0"/>
<pin id="171" dir="0" index="9" bw="8" slack="0"/>
<pin id="172" dir="0" index="10" bw="16" slack="0"/>
<pin id="173" dir="0" index="11" bw="1" slack="0"/>
<pin id="174" dir="0" index="12" bw="2" slack="0"/>
<pin id="175" dir="0" index="13" bw="1" slack="0"/>
<pin id="176" dir="1" index="14" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="o2_qed_done_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="o2_qed_done_V/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="o2_qed_check_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="o2_qed_check_V/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="state_orig_issued_V_s_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_issued_V_s/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="state_orig_done_V_lo_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_orig_done_V_lo/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="state_dup_val_V_0_lo_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_val_V_0_lo/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="state_dup_val_V_1_lo_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_dup_val_V_1_lo/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="gep21920_part_set_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="20" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="0" index="3" bw="1" slack="0"/>
<pin id="220" dir="0" index="4" bw="1" slack="0"/>
<pin id="221" dir="0" index="5" bw="1" slack="1"/>
<pin id="222" dir="0" index="6" bw="1" slack="1"/>
<pin id="223" dir="1" index="7" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="gep21920_part_set/7 "/>
</bind>
</comp>

<comp id="230" class="1005" name="dup_idx_V_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="1"/>
<pin id="232" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dup_idx_V_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="orig_idx_V_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="2" slack="1"/>
<pin id="237" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="orig_idx_V_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="dup_V_read_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dup_V_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="orig_V_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="orig_V_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="o2_qed_done_V_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="o2_qed_done_V "/>
</bind>
</comp>

<comp id="255" class="1005" name="o2_qed_check_V_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="o2_qed_check_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="56" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="80" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="119"><net_src comp="60" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="145"><net_src comp="100" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="146"><net_src comp="94" pin="2"/><net_sink comp="123" pin=3"/></net>

<net id="147"><net_src comp="88" pin="2"/><net_sink comp="123" pin=4"/></net>

<net id="148"><net_src comp="82" pin="2"/><net_sink comp="123" pin=5"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="123" pin=6"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="123" pin=7"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="123" pin=8"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="123" pin=9"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="123" pin=10"/></net>

<net id="154"><net_src comp="22" pin="0"/><net_sink comp="123" pin=11"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="123" pin=12"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="123" pin=13"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="123" pin=14"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="123" pin=15"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="123" pin=16"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="123" pin=17"/></net>

<net id="177"><net_src comp="62" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="161" pin=4"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="161" pin=5"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="161" pin=6"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="161" pin=7"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="161" pin=8"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="161" pin=9"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="161" pin=10"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="161" pin=11"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="161" pin=12"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="161" pin=13"/></net>

<net id="194"><net_src comp="161" pin="14"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="161" pin="14"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="12" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="224"><net_src comp="78" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="207" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="203" pin="1"/><net_sink comp="215" pin=3"/></net>

<net id="228"><net_src comp="199" pin="1"/><net_sink comp="215" pin=4"/></net>

<net id="229"><net_src comp="215" pin="7"/><net_sink comp="106" pin=2"/></net>

<net id="233"><net_src comp="82" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="123" pin=5"/></net>

<net id="238"><net_src comp="88" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="123" pin=4"/></net>

<net id="243"><net_src comp="94" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="123" pin=3"/></net>

<net id="248"><net_src comp="100" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="253"><net_src comp="191" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="215" pin=6"/></net>

<net id="258"><net_src comp="195" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="215" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result | {7 }
	Port: state_orig_issued_V | {1 2 }
	Port: state_dup_issued_V | {1 2 }
	Port: state_orig_val_V_0 | {1 2 }
	Port: state_orig_val_V_1 | {1 2 }
	Port: state_in_count_V | {1 2 }
	Port: state_orig_in_V | {1 2 }
	Port: state_orig_idx_V | {1 2 }
	Port: state_dup_in_V | {1 2 }
	Port: state_dup_idx_V | {1 2 }
	Port: state_dup_val_V_0 | {1 2 }
	Port: state_dup_val_V_1 | {1 2 }
	Port: state_key_V | {1 2 }
	Port: bmc_in | {3 4 }
	Port: state_out_count_V | {5 6 }
	Port: state_qed_done_V | {5 6 }
	Port: state_orig_done_V | {5 6 }
	Port: state_orig_out_V_0 | {5 6 }
	Port: state_orig_out_V_1 | {5 6 }
	Port: state_qed_check_V | {5 6 }
 - Input state : 
	Port: aqed_top : orig_V | {1 }
	Port: aqed_top : dup_V | {1 }
	Port: aqed_top : orig_idx_V | {1 }
	Port: aqed_top : dup_idx_V | {1 }
	Port: aqed_top : state_orig_issued_V | {1 2 5 6 7 }
	Port: aqed_top : state_dup_issued_V | {1 2 5 6 }
	Port: aqed_top : state_orig_val_V_0 | {1 2 }
	Port: aqed_top : state_orig_val_V_1 | {1 2 }
	Port: aqed_top : state_in_count_V | {1 2 }
	Port: aqed_top : state_orig_in_V | {5 6 }
	Port: aqed_top : state_orig_idx_V | {5 6 }
	Port: aqed_top : state_dup_in_V | {5 6 }
	Port: aqed_top : state_dup_idx_V | {5 6 }
	Port: aqed_top : state_dup_val_V_0 | {7 }
	Port: aqed_top : state_dup_val_V_1 | {7 }
	Port: aqed_top : state_key_V | {1 2 }
	Port: aqed_top : bmc_in | {1 2 3 4 5 6 }
	Port: aqed_top : sbox | {3 4 }
	Port: aqed_top : local_key_0 | {3 4 }
	Port: aqed_top : state_out_count_V | {5 6 }
	Port: aqed_top : state_qed_done_V | {5 6 }
	Port: aqed_top : state_orig_done_V | {7 }
	Port: aqed_top : state_orig_out_V_0 | {5 6 }
	Port: aqed_top : state_orig_out_V_1 | {5 6 }
	Port: aqed_top : state_qed_check_V | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
		o2_qed_done_V : 1
		o2_qed_check_V : 1
	State 7
		gep21920_part_set : 1
		StgValue_34 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     grp_workload_fu_113    |    1    | 15.1102 |   472   |   372   |
|   call   |     grp_aqed_in_fu_123     |    0    |  7.703  |    54   |   441   |
|          |     grp_aqed_out_fu_161    |    0    |  5.171  |    55   |   203   |
|----------|----------------------------|---------|---------|---------|---------|
|          |  dup_idx_V_read_read_fu_82 |    0    |    0    |    0    |    0    |
|   read   | orig_idx_V_read_read_fu_88 |    0    |    0    |    0    |    0    |
|          |    dup_V_read_read_fu_94   |    0    |    0    |    0    |    0    |
|          |   orig_V_read_read_fu_100  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |  StgValue_34_write_fu_106  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|extractvalue|    o2_qed_done_V_fu_191    |    0    |    0    |    0    |    0    |
|          |    o2_qed_check_V_fu_195   |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|bitconcatenate|  gep21920_part_set_fu_215  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    1    | 27.9842 |   581   |   1016  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|   bmc_in  |    0   |   16   |    2   |
|local_key_0|    0   |    2   |    1   |
|    sbox   |    1   |    0   |    0   |
|state_key_V|    1   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |   18   |    3   |
+-----------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   dup_V_read_reg_240  |    1   |
| dup_idx_V_read_reg_230|    2   |
| o2_qed_check_V_reg_255|    1   |
| o2_qed_done_V_reg_250 |    1   |
|  orig_V_read_reg_245  |    1   |
|orig_idx_V_read_reg_235|    2   |
+-----------------------+--------+
|         Total         |    8   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_aqed_in_fu_123 |  p2  |   2  |   1  |    2   ||    9    |
| grp_aqed_in_fu_123 |  p3  |   2  |   1  |    2   ||    9    |
| grp_aqed_in_fu_123 |  p4  |   2  |   2  |    4   ||    9    |
| grp_aqed_in_fu_123 |  p5  |   2  |   2  |    4   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   12   ||  6.656  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   27   |   581  |  1016  |
|   Memory  |    2   |    -   |   18   |    3   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |    8   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   34   |   607  |  1055  |
+-----------+--------+--------+--------+--------+
