// Seed: 554876726
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd98
) (
    output tri  _id_0#(.id_3(1)),
    output tri1 id_1
);
  initial begin : LABEL_0
    id_3 = id_3;
  end
  localparam id_4 = 1;
  logic [(  1  ) : id_0  ===  -1 'd0] id_5;
  module_0 modCall_1 ();
  assign id_5 = -1;
  always assign id_1 = 1;
endmodule
module module_2 (
    output tri  id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  tri  id_3
);
  assign id_0 = {id_3, id_2};
  logic id_5;
  assign id_0 = id_2;
  wire id_6;
  module_0 modCall_1 ();
  assign {id_2, id_3, 1'b0 | id_2} = id_5;
endmodule
