TOP.testbench.Clock with cycle_time_p          10
Initial Block
  0
- testbench.sv:35: Verilog $finish
- testbench.sv:39: Verilog $finish
- testbench.sv:39: Second verilog $finish, exiting
