

================================================================
== Vivado HLS Report for 'yuv_filter_yuv_scale'
================================================================
* Date:           Fri May 08 13:11:21 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40005|  2457605|  40005|  2457605|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |  40002|  2457602|         4|          1|          1| 40000 ~ 2457600 |    yes   |
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	7  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
* FSM state operations: 

 <State 1>: 3.74ns
ST_1: width [1/1] 1.87ns
:13  %width = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_width)

ST_1: height [1/1] 1.87ns
:14  %height = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_height)

ST_1: stg_10 [1/1] 1.87ns
:15  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_width, i16 %width)

ST_1: stg_11 [1/1] 1.87ns
:16  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_height, i16 %height)


 <State 2>: 6.38ns
ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_height, [8 x i8]* @str73, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str73, [8 x i8]* @str73, [8 x i8]* @str73)

ST_2: empty_36 [1/1] 0.00ns
:1  %empty_36 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_width, [8 x i8]* @str72, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str72, [8 x i8]* @str72, [8 x i8]* @str72)

ST_2: empty_37 [1/1] 0.00ns
:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch3, [8 x i8]* @str71, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str71, [8 x i8]* @str71, [8 x i8]* @str71)

ST_2: empty_38 [1/1] 0.00ns
:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch2, [8 x i8]* @str70, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str70, [8 x i8]* @str70, [8 x i8]* @str70)

ST_2: empty_39 [1/1] 0.00ns
:4  %empty_39 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch1, [8 x i8]* @str69, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str69, [8 x i8]* @str69, [8 x i8]* @str69)

ST_2: empty_40 [1/1] 0.00ns
:5  %empty_40 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_height, [8 x i8]* @str68, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str68, [8 x i8]* @str68, [8 x i8]* @str68)

ST_2: empty_41 [1/1] 0.00ns
:6  %empty_41 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_width, [8 x i8]* @str67, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str67, [8 x i8]* @str67, [8 x i8]* @str67)

ST_2: empty_42 [1/1] 0.00ns
:7  %empty_42 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch3, [8 x i8]* @str66, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str66, [8 x i8]* @str66, [8 x i8]* @str66)

ST_2: empty_43 [1/1] 0.00ns
:8  %empty_43 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch2, [8 x i8]* @str65, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str65, [8 x i8]* @str65, [8 x i8]* @str65)

ST_2: empty_44 [1/1] 0.00ns
:9  %empty_44 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch1, [8 x i8]* @str64, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str64, [8 x i8]* @str64, [8 x i8]* @str64)

ST_2: V_scale_read [1/1] 0.00ns
:10  %V_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %V_scale)

ST_2: U_scale_read [1/1] 0.00ns
:11  %U_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %U_scale)

ST_2: Y_scale_read [1/1] 0.00ns
:12  %Y_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Y_scale)

ST_2: tmp_cast [1/1] 0.00ns
:17  %tmp_cast = zext i8 %Y_scale_read to i15

ST_2: tmp_cast_45 [1/1] 0.00ns
:18  %tmp_cast_45 = zext i8 %U_scale_read to i15

ST_2: tmp_28_cast [1/1] 0.00ns
:19  %tmp_28_cast = zext i8 %V_scale_read to i15

ST_2: cast [1/1] 0.00ns
:20  %cast = zext i16 %width to i32

ST_2: cast1 [1/1] 0.00ns
:21  %cast1 = zext i16 %height to i32

ST_2: bound [1/1] 6.38ns
:22  %bound = mul i32 %cast, %cast1

ST_2: stg_31 [1/1] 1.57ns
:23  br label %1


 <State 3>: 2.52ns
ST_3: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_3: exitcond_flatten [1/1] 2.52ns
:1  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_3: indvar_flatten_next [1/1] 2.44ns
:2  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_3: stg_35 [1/1] 0.00ns
:3  br i1 %exitcond_flatten, label %2, label %.reset


 <State 4>: 1.70ns
ST_4: Y [1/1] 1.70ns
.reset:5  %Y = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch1)

ST_4: U [1/1] 1.70ns
.reset:6  %U = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch2)

ST_4: V [1/1] 1.70ns
.reset:7  %V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch3)


 <State 5>: 6.38ns
ST_5: tmp_31_cast [1/1] 0.00ns
.reset:8  %tmp_31_cast = zext i8 %Y to i15

ST_5: tmp_2 [1/1] 6.38ns
.reset:9  %tmp_2 = mul i15 %tmp_31_cast, %tmp_cast

ST_5: tmp_33_cast [1/1] 0.00ns
.reset:10  %tmp_33_cast = zext i8 %U to i15

ST_5: tmp_3 [1/1] 6.38ns
.reset:11  %tmp_3 = mul i15 %tmp_33_cast, %tmp_cast_45

ST_5: tmp_35_cast [1/1] 0.00ns
.reset:12  %tmp_35_cast = zext i8 %V to i15

ST_5: tmp_4 [1/1] 6.38ns
.reset:13  %tmp_4 = mul i15 %tmp_35_cast, %tmp_28_cast

ST_5: tmp_5 [1/1] 0.00ns
.reset:14  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_2, i32 7, i32 14)

ST_5: tmp_6 [1/1] 0.00ns
.reset:16  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_3, i32 7, i32 14)

ST_5: tmp_7 [1/1] 0.00ns
.reset:18  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_4, i32 7, i32 14)


 <State 6>: 1.70ns
ST_6: stg_48 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @str1)

ST_6: stg_49 [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_6: stg_50 [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind

ST_6: tmp_1 [1/1] 0.00ns
.reset:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)

ST_6: stg_52 [1/1] 0.00ns
.reset:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: stg_53 [1/1] 1.70ns
.reset:15  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch1, i8 %tmp_5)

ST_6: stg_54 [1/1] 1.70ns
.reset:17  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch2, i8 %tmp_6)

ST_6: stg_55 [1/1] 1.70ns
.reset:19  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch3, i8 %tmp_7)

ST_6: empty_46 [1/1] 0.00ns
.reset:20  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_1)

ST_6: stg_57 [1/1] 0.00ns
.reset:21  br label %1


 <State 7>: 0.00ns
ST_7: stg_58 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
