Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=bottleneck MAXSOURCEDIRS=../../src:../../../src \
	maxJavaRun -v -m 8192 BottleneckManager \
	DFEModel=MAIA maxFileName=Bottleneck target='DFE' enableMPCX=false \
	bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 SEQ0=1 SEQ1=1 SEQ2=1 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true
]0; maxJavaRun: BottleneckManager DFEModel=MAIA maxFileName=Bottleneck target=DFE enableMPCX=false bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 SEQ0=1 SEQ1=1 SEQ2=1 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:../../../src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : bottleneck
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : bottleneck.BottleneckManager
Class arguments     : DFEModel=MAIA maxFileName=Bottleneck target=DFE enableMPCX=false bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 SEQ0=1 SEQ1=1 SEQ2=1 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      ../../../src:
                      ../../../test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Fri 21:51: MaxCompiler version: 2021.1
Fri 21:51: Build "Bottleneck" start time: Fri Dec 10 21:51:09 GMT 2021
Fri 21:51: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Fri 21:51: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200
Fri 21:51: Detailed build log available in "_build.log"
Fri 21:51: 
Fri 21:51: ENGINE BUILD PARAMETERS
Fri 21:51: 	              Build name: Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200
Fri 21:51: 	             maxFileName: Bottleneck                                                                    
Fri 21:51: 	                  target: DFE                                                                           
Fri 21:51: 	                DFEModel: MAIA                                                                          
Fri 21:51: 	              enableMPCX: false                                                                         
Fri 21:51: 	                bitWidth: 16                                                                            
Fri 21:51: 	                   DTYPE: fixed                                                                         
Fri 21:51: 	           NUM_FRAC_BITS: 8                                                                             
Fri 21:51: 	                      PF: 1                                                                             
Fri 21:51: 	                      PC: 1                                                                             
Fri 21:51: 	                      PK: 1                                                                             
Fri 21:51: 	                       H: 32                                                                            
Fri 21:51: 	                       W: 32                                                                            
Fri 21:51: 	                       C: 32                                                                            
Fri 21:51: 	                       F: 32                                                                            
Fri 21:51: 	                       K: 3                                                                             
Fri 21:51: 	                     PAD: 0                                                                             
Fri 21:51: 	                     SEQ: 0                                                                             
Fri 21:51: 	                    FREQ: 200                                                                           
Fri 21:51: 	                USE_DRAM: true                                                                          
Fri 21:51: 	                 USE_BNN: false                                                                         
Fri 21:51: 	            USE_WINOGRAD: false                                                                         
Fri 21:51: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                         
Fri 21:51: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                             
Fri 21:51: 	                   DEBUG: false                                                                         
Fri 21:51: 	           COEFF_ON_CHIP: true                                                                          
Fri 21:51: 	                    SEQ0: 1                                                                             
Fri 21:51: 	                    SEQ1: 1                                                                             
Fri 21:51: 	                    SEQ2: 1                                                                             
Fri 21:53: Generating kernel conv0 ...
Fri 21:53: Instantiating kernel "conv0"
Fri 21:53: Building pointwise convolution:
Fri 21:53: F = 32 C = 32 PF = 1 PC = 1
Fri 21:53: Seq = CHANNEL_MAJOR
Fri 21:53: Created new memory for coeff: conv0_coeff_f0_c0_k0
Fri 21:53: Ifmap buffer configuration 32768 x 1
Fri 21:53: loop = false
Fri 21:53: [ConvLayerOfmapBuffer] depth = 32768 addr_bits =    15
Fri 21:53: Compiling kernel "conv0"
Fri 21:53: 
Fri 21:53: Generating kernel conv1 ...
Fri 21:53: Instantiating kernel "conv1"
Fri 21:53: coeffOnChip = true
Fri 21:53: Input height = 32, output height = 32, pad = 0
Fri 21:53: Counter H = 32 W = 32
Fri 21:53: Created new memory for coeff: conv1_coeff_f0_c0_k0
Fri 21:53: Created new memory for coeff: conv1_coeff_f0_c0_k1
Fri 21:53: Created new memory for coeff: conv1_coeff_f0_c0_k2
Fri 21:53: Created new memory for coeff: conv1_coeff_f0_c0_k3
Fri 21:53: Created new memory for coeff: conv1_coeff_f0_c0_k4
Fri 21:53: Created new memory for coeff: conv1_coeff_f0_c0_k5
Fri 21:53: Created new memory for coeff: conv1_coeff_f0_c0_k6
Fri 21:53: Created new memory for coeff: conv1_coeff_f0_c0_k7
Fri 21:53: Created new memory for coeff: conv1_coeff_f0_c0_k8
Fri 21:53: Ifmap buffer configuration 1024 x 1
Fri 21:53: loop = false
Fri 21:53: Building line buffer for "conv1" ...
Fri 21:53: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Fri 21:53: Line buffer input vector size: 1, output vector size: 9.
Fri 21:53: Number of separated line buffers: 1
Fri 21:53: Initialising line buffer kernel with 3 x 32 x 1
Fri 21:53: Size of line buffer output: 3
Fri 21:53: Number of line buffer output chunks: 3
Fri 21:53: Connecting outputs from chunk (#000) ...
Fri 21:53: Connecting outputs from chunk (#001) ...
Fri 21:53: Connecting outputs from chunk (#002) ...
Fri 21:53: Building the CORE arithmetic unit for "conv1" ...
Fri 21:53: CORE ifmap vector size: 9
Fri 21:53: CORE coefficient vector size: 9
Fri 21:53: CORE ofmap vector size: 1
Fri 21:53: [ConvLayerOfmapBuffer] depth = 28800 addr_bits =    15
Fri 21:53: Compiling kernel "conv1"
Fri 21:53: 
Fri 21:53: Generating kernel conv2 ...
Fri 21:53: Instantiating kernel "conv2"
Fri 21:53: Building pointwise convolution:
Fri 21:53: F = 32 C = 32 PF = 1 PC = 1
Fri 21:53: Seq = CHANNEL_MAJOR
Fri 21:53: Created new memory for coeff: conv2_coeff_f0_c0_k0
Fri 21:53: Ifmap buffer configuration 28800 x 1
Fri 21:53: loop = false
Fri 21:53: [ConvLayerOfmapBuffer] depth = 28800 addr_bits =    15
Fri 21:53: Compiling kernel "conv2"
Fri 21:53: 
Fri 21:53: Generating padding kernels for DRAM access
Fri 21:53: Instantiating kernel "ifmap_unpad"
Fri 21:53: Compiling kernel "ifmap_unpad"
Fri 21:53: 
Fri 21:53: Instantiating kernel "ofmap_pad"
Fri 21:53: Compiling kernel "ofmap_pad"
Fri 21:53: 
Fri 21:53: Setting up stream connections for conv0
Fri 21:53: Setting up stream connections for conv1
Fri 21:53: Setting up stream connections for conv2
Fri 21:53: Generating input files (VHDL, netlists, vendor specific IP cores)
Fri 21:53: Running back-end  build (15 phases)
Fri 21:53: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Fri 21:53: (2/15) - Synthesize DFE Modules (VivadoSynth)
Fri 21:53: Executing Synthesis Strategy VIVADO_DEFAULT
Fri 22:15: (3/15) - Generate Resource Report (VivadoResourceUsage)
Fri 22:15: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Fri 22:16: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Fri 22:16: 
Fri 22:16: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Fri 22:16: For this compile, we estimate this process may take longer than 1 hour.
Fri 22:16: We recommend running in simulation to verify correctness before building hardware.
Fri 22:16: 
Fri 22:16: PRELIMINARY RESOURCE USAGE
Fri 22:16: FPGA: xcVU9P-FLGB2104-2-E
Fri 22:16: Logic utilization:      219837 / 3546720 (6.20%)
Fri 22:16:   LUTs:                  86880 / 1182240 (7.35%)
Fri 22:16:   Primary FFs:          132957 / 2364480 (5.62%)
Fri 22:16: DSP blocks:                 20 / 6840    (0.29%)
Fri 22:16: Block memory (BRAM18):     601 / 4320    (13.91%)
Fri 22:16: Block memory (URAM):         8 / 960     (0.83%)
Fri 22:16: 
Fri 22:16: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Fri 22:16: 
Fri 22:16: PRELIMINARY POWER REPORT
Fri 22:16: Total On-Chip Power (W) 9.74 (budget: 91.80) 
Fri 22:16: Dynamic Power (W)       7.08 
Fri 22:16: Device Static Power(W)  2.66 
Fri 22:16: 
Fri 22:16: (7/15) - Place DFE (VivadoImplementation)
Fri 22:16: Executing the following 1 Implementation Strategy in 1 thread:
Fri 22:16:  - VIVADO_DEFAULT
Fri 23:55: Implementation: Strategy "VIVADO_DEFAULT" met timing with score 0 (best score 0)
Fri 23:55: (8/15) - Generate Resource Report (VivadoResourceUsage)
Fri 23:55: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Fri 23:55: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Fri 23:55: 
Fri 23:55: FINAL POWER REPORT
Fri 23:55: Total On-Chip Power (W) 10.81 (budget: 91.80) 
Fri 23:55: Dynamic Power (W)        8.13 
Fri 23:55: Device Static Power(W)   2.68 
Fri 23:55: 
Fri 23:55: (11/15) - Generate Configuration (VivadoBitgen)
Sat 00:05: (12/15) - Update Checksum (VivadoUpdateChecksum)
Sat 00:07: (13/15) - Convert Programming File (VivadoCfgfileGen)
Sat 00:07: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Sat 00:07: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Sat 00:07: 
Sat 00:07: FINAL RESOURCE USAGE
Sat 00:07: FPGA: xcVU9P-FLGB2104-2-E
Sat 00:07: Logic utilization:      201953 / 3546720 (5.69%)
Sat 00:07:   LUTs:                  77882 / 1182240 (6.59%)
Sat 00:07:   Primary FFs:          124071 / 2364480 (5.25%)
Sat 00:07: DSP blocks:                 20 / 6840    (0.29%)
Sat 00:07: Block memory (BRAM18):     601 / 4320    (13.91%)
Sat 00:07: Block memory (URAM):         8 / 960     (0.83%)
Sat 00:07: 
Sat 00:07: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck.max (MD5Sum: 092da1601f3f2ed55ffbe3608a6f85bd)
Sat 00:07: Build completed: Sat Dec 11 00:07:46 GMT 2021 (took 2 hours, 16 mins, 37 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/../scratch/Bottleneck.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/../scratch/Bottleneck.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck.max Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_8649442535341262039/cobject/max_6502466368208882375.c -o /tmp/sliccompile_8649442535341262039/cobject/max_6502466368208882375.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results/Bottleneck.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_8975669438505968980.o 
ld -r /tmp/sliccompile_8649442535341262039/cobject/max_6502466368208882375.c.o max_8975669438505968980.o -o Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/bottleneck'
g++ ../../src/bottleneck/BottleneckCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_ -DUSE_DRAM  -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200/results -DDESIGN_NAME=Bottleneck -c -o Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200_dfec.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_ -DUSE_DRAM  -o Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200_dfe Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200_dfe.o Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ1_1_1_DRAM_COC_FREQ_200_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
