Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 12 11:46:49 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_methodology -file TOP_reactionTimer_methodology_drc_routed.rpt -pb TOP_reactionTimer_methodology_drc_routed.pb -rpx TOP_reactionTimer_methodology_drc_routed.rpx
| Design       : TOP_reactionTimer
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 102
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| SYNTH-11  | Warning  | DSP output not registered                          | 2          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks     | 3          |
| TIMING-7  | Warning  | No common node between related clocks              | 3          |
| TIMING-17 | Warning  | Non-clocked sequential cell                        | 29         |
| TIMING-18 | Warning  | Missing input or output delay                      | 63         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-11#1 Warning
DSP output not registered  
DSP instance reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/ is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

SYNTH-11#2 Warning
DSP output not registered  
DSP instance reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0 is not fully pipelined on the output side. MREG/PREG are not used.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clockManager/inst/clk_in1 is defined downstream of clock CLK100MHZ and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks CLK100MHZ and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK100MHZ] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks CLK100MHZ and clk_out2_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK100MHZ] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_out2_clk_wiz_0 and CLK100MHZ are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_clk_wiz_0] -to [get_clocks CLK100MHZ]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks CLK100MHZ and clk_out1_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK100MHZ] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks CLK100MHZ and clk_out2_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK100MHZ] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks clk_out2_clk_wiz_0 and CLK100MHZ are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_clk_wiz_0] -to [get_clocks CLK100MHZ]
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin out_data_reg[0]_i_2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin out_data_reg[1]_i_2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin out_data_reg[2]_i_2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin out_data_reg[3]_i_2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin out_data_reg[4]_i_2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin out_data_reg[5]_i_2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin out_data_reg[6]_i_2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin out_data_reg[7]_i_8/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/currentData_retimed_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/currentData_retimed_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/currentData_retimed_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/currentData_retimed_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/currentData_retimed_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/currentData_retimed_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/currentData_retimed_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/currentData_retimed_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/dataComplete_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/out_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/out_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/out_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/out_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/out_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/out_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/out_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin ps2KeyboardReader/out_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on in_audioDisable relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on in_clearBestButton relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on in_enable relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on in_ledDisable relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on in_mcData relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on in_reset relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on in_skipWaitButton relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on in_startButton relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on in_testButton relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on in_triLedDisable relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on out_audioPwm relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on out_audioSd relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on out_leds[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on out_leds[10] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on out_leds[11] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on out_leds[12] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on out_leds[13] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on out_leds[14] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on out_leds[15] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on out_leds[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on out_leds[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on out_leds[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on out_leds[4] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on out_leds[5] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on out_leds[6] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on out_leds[7] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on out_leds[8] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on out_leds[9] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on out_mcClock relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[4] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[5] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[6] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on out_ssdDigitOutput[7] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[4] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[5] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[6] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on out_ssdSelector[7] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedLeft[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedLeft[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedLeft[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedRight[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedRight[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on out_triColorLedRight[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on out_vgaB[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on out_vgaG[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[0] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[1] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[2] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on out_vgaR[3] relative to clock(s) CLK100MHZ
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock clockManager/inst/clk_in1 is created on an inappropriate internal pin clockManager/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


