
20-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004174  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404174  00404174  0000c174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20000000  0040417c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000e4  2000086c  004049e8  0001086c  2**2
                  ALLOC
  4 .stack        00003000  20000950  00404acc  0001086c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0001086c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010896  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a5fd  00000000  00000000  000108f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001bf7  00000000  00000000  0001aeee  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004172  00000000  00000000  0001cae5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000958  00000000  00000000  00020c57  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000878  00000000  00000000  000215af  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000054e0  00000000  00000000  00021e27  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a037  00000000  00000000  00027307  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000529c1  00000000  00000000  0003133e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000020d8  00000000  00000000  00083d00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003950 	.word	0x20003950
  400004:	0040082d 	.word	0x0040082d
  400008:	00400829 	.word	0x00400829
  40000c:	00400829 	.word	0x00400829
  400010:	00400829 	.word	0x00400829
  400014:	00400829 	.word	0x00400829
  400018:	00400829 	.word	0x00400829
	...
  40002c:	00400829 	.word	0x00400829
  400030:	00400829 	.word	0x00400829
  400034:	00000000 	.word	0x00000000
  400038:	00400829 	.word	0x00400829
  40003c:	00400829 	.word	0x00400829
  400040:	00400829 	.word	0x00400829
  400044:	00400829 	.word	0x00400829
  400048:	00400829 	.word	0x00400829
  40004c:	00400829 	.word	0x00400829
  400050:	00400829 	.word	0x00400829
  400054:	00400829 	.word	0x00400829
  400058:	00400829 	.word	0x00400829
  40005c:	00400829 	.word	0x00400829
  400060:	00400829 	.word	0x00400829
  400064:	00400829 	.word	0x00400829
  400068:	00000000 	.word	0x00000000
  40006c:	004005e1 	.word	0x004005e1
  400070:	004005f5 	.word	0x004005f5
  400074:	00400609 	.word	0x00400609
  400078:	00400829 	.word	0x00400829
  40007c:	00400829 	.word	0x00400829
	...
  400088:	00400829 	.word	0x00400829
  40008c:	00400829 	.word	0x00400829
  400090:	00400829 	.word	0x00400829
  400094:	00400829 	.word	0x00400829
  400098:	00400829 	.word	0x00400829
  40009c:	00400bdd 	.word	0x00400bdd
  4000a0:	00400829 	.word	0x00400829
  4000a4:	00400829 	.word	0x00400829
  4000a8:	00400829 	.word	0x00400829
  4000ac:	00400829 	.word	0x00400829
  4000b0:	00400829 	.word	0x00400829
  4000b4:	00400829 	.word	0x00400829
  4000b8:	00400829 	.word	0x00400829
  4000bc:	00400829 	.word	0x00400829
  4000c0:	00400829 	.word	0x00400829
  4000c4:	00400829 	.word	0x00400829
  4000c8:	00400829 	.word	0x00400829

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000086c 	.word	0x2000086c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040417c 	.word	0x0040417c

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	0040417c 	.word	0x0040417c
  40011c:	20000870 	.word	0x20000870
  400120:	0040417c 	.word	0x0040417c
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	004009f1 	.word	0x004009f1
  40016c:	00400685 	.word	0x00400685
  400170:	004006d9 	.word	0x004006d9
  400174:	004006e9 	.word	0x004006e9
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	004006f9 	.word	0x004006f9
  400184:	0040061d 	.word	0x0040061d
  400188:	004008dd 	.word	0x004008dd

0040018c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40018c:	b9a8      	cbnz	r0, 4001ba <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40018e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400192:	460c      	mov	r4, r1
  400194:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400196:	2a00      	cmp	r2, #0
  400198:	dd0a      	ble.n	4001b0 <_read+0x24>
  40019a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40019c:	4e08      	ldr	r6, [pc, #32]	; (4001c0 <_read+0x34>)
  40019e:	4d09      	ldr	r5, [pc, #36]	; (4001c4 <_read+0x38>)
  4001a0:	6830      	ldr	r0, [r6, #0]
  4001a2:	4621      	mov	r1, r4
  4001a4:	682b      	ldr	r3, [r5, #0]
  4001a6:	4798      	blx	r3
		ptr++;
  4001a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001aa:	42bc      	cmp	r4, r7
  4001ac:	d1f8      	bne.n	4001a0 <_read+0x14>
  4001ae:	e001      	b.n	4001b4 <_read+0x28>
  4001b0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001b4:	4640      	mov	r0, r8
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001ba:	f04f 30ff 	mov.w	r0, #4294967295
  4001be:	4770      	bx	lr
  4001c0:	20000940 	.word	0x20000940
  4001c4:	20000938 	.word	0x20000938

004001c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001c8:	3801      	subs	r0, #1
  4001ca:	2802      	cmp	r0, #2
  4001cc:	d818      	bhi.n	400200 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d2:	460e      	mov	r6, r1
  4001d4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	b182      	cbz	r2, 4001fa <_write+0x32>
  4001d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400214 <_write+0x4c>
  4001de:	4f0c      	ldr	r7, [pc, #48]	; (400210 <_write+0x48>)
  4001e0:	f8d8 0000 	ldr.w	r0, [r8]
  4001e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	4798      	blx	r3
  4001ec:	2800      	cmp	r0, #0
  4001ee:	db0a      	blt.n	400206 <_write+0x3e>
  4001f0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001f2:	3c01      	subs	r4, #1
  4001f4:	d1f4      	bne.n	4001e0 <_write+0x18>
  4001f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fa:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4001fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400200:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400204:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400206:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40020a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40020e:	bf00      	nop
  400210:	2000093c 	.word	0x2000093c
  400214:	20000940 	.word	0x20000940

00400218 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400218:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40021a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40021e:	4b10      	ldr	r3, [pc, #64]	; (400260 <board_init+0x48>)
  400220:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400222:	200b      	movs	r0, #11
  400224:	4c0f      	ldr	r4, [pc, #60]	; (400264 <board_init+0x4c>)
  400226:	47a0      	blx	r4
  400228:	200c      	movs	r0, #12
  40022a:	47a0      	blx	r4
  40022c:	200d      	movs	r0, #13
  40022e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400230:	2013      	movs	r0, #19
  400232:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400236:	4c0c      	ldr	r4, [pc, #48]	; (400268 <board_init+0x50>)
  400238:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40023a:	2014      	movs	r0, #20
  40023c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400240:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400242:	2023      	movs	r0, #35	; 0x23
  400244:	4909      	ldr	r1, [pc, #36]	; (40026c <board_init+0x54>)
  400246:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400248:	204c      	movs	r0, #76	; 0x4c
  40024a:	4909      	ldr	r1, [pc, #36]	; (400270 <board_init+0x58>)
  40024c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40024e:	4809      	ldr	r0, [pc, #36]	; (400274 <board_init+0x5c>)
  400250:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400258:	4b07      	ldr	r3, [pc, #28]	; (400278 <board_init+0x60>)
  40025a:	4798      	blx	r3
  40025c:	bd10      	pop	{r4, pc}
  40025e:	bf00      	nop
  400260:	400e1450 	.word	0x400e1450
  400264:	00400709 	.word	0x00400709
  400268:	00400379 	.word	0x00400379
  40026c:	28000079 	.word	0x28000079
  400270:	28000059 	.word	0x28000059
  400274:	400e0e00 	.word	0x400e0e00
  400278:	0040049d 	.word	0x0040049d

0040027c <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  40027c:	6341      	str	r1, [r0, #52]	; 0x34
  40027e:	4770      	bx	lr

00400280 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400280:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400282:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400286:	d02f      	beq.n	4002e8 <pio_set_peripheral+0x68>
  400288:	d807      	bhi.n	40029a <pio_set_peripheral+0x1a>
  40028a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40028e:	d014      	beq.n	4002ba <pio_set_peripheral+0x3a>
  400290:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400294:	d01e      	beq.n	4002d4 <pio_set_peripheral+0x54>
  400296:	b939      	cbnz	r1, 4002a8 <pio_set_peripheral+0x28>
  400298:	4770      	bx	lr
  40029a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40029e:	d037      	beq.n	400310 <pio_set_peripheral+0x90>
  4002a0:	d804      	bhi.n	4002ac <pio_set_peripheral+0x2c>
  4002a2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4002a6:	d029      	beq.n	4002fc <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4002a8:	6042      	str	r2, [r0, #4]
  4002aa:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4002ac:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4002b0:	d02e      	beq.n	400310 <pio_set_peripheral+0x90>
  4002b2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4002b6:	d02b      	beq.n	400310 <pio_set_peripheral+0x90>
  4002b8:	e7f6      	b.n	4002a8 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4002ba:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002bc:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002be:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4002c0:	43d3      	mvns	r3, r2
  4002c2:	4021      	ands	r1, r4
  4002c4:	4019      	ands	r1, r3
  4002c6:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002c8:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002ca:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4002cc:	4021      	ands	r1, r4
  4002ce:	400b      	ands	r3, r1
  4002d0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002d2:	e01a      	b.n	40030a <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002d4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002d6:	4313      	orrs	r3, r2
  4002d8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002da:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002dc:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4002de:	400b      	ands	r3, r1
  4002e0:	ea23 0302 	bic.w	r3, r3, r2
  4002e4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002e6:	e7df      	b.n	4002a8 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002e8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002ea:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4002ec:	400b      	ands	r3, r1
  4002ee:	ea23 0302 	bic.w	r3, r3, r2
  4002f2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002f4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4002f6:	4313      	orrs	r3, r2
  4002f8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002fa:	e7d5      	b.n	4002a8 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002fc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002fe:	4313      	orrs	r3, r2
  400300:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400302:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400304:	4313      	orrs	r3, r2
  400306:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400308:	e7ce      	b.n	4002a8 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40030a:	6042      	str	r2, [r0, #4]
}
  40030c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400310:	4770      	bx	lr
  400312:	bf00      	nop

00400314 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400314:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400316:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40031a:	bf14      	ite	ne
  40031c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40031e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400320:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400324:	bf14      	ite	ne
  400326:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400328:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40032a:	f012 0f02 	tst.w	r2, #2
  40032e:	d002      	beq.n	400336 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400330:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400334:	e004      	b.n	400340 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400336:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40033a:	bf18      	it	ne
  40033c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400340:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400342:	6001      	str	r1, [r0, #0]
  400344:	4770      	bx	lr
  400346:	bf00      	nop

00400348 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400348:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40034a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40034c:	9c01      	ldr	r4, [sp, #4]
  40034e:	b10c      	cbz	r4, 400354 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400350:	6641      	str	r1, [r0, #100]	; 0x64
  400352:	e000      	b.n	400356 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400354:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400356:	b10b      	cbz	r3, 40035c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400358:	6501      	str	r1, [r0, #80]	; 0x50
  40035a:	e000      	b.n	40035e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40035c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40035e:	b10a      	cbz	r2, 400364 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400360:	6301      	str	r1, [r0, #48]	; 0x30
  400362:	e000      	b.n	400366 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400364:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400366:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400368:	6001      	str	r1, [r0, #0]
}
  40036a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40036e:	4770      	bx	lr

00400370 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400370:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400372:	4770      	bx	lr

00400374 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400374:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400376:	4770      	bx	lr

00400378 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400378:	b570      	push	{r4, r5, r6, lr}
  40037a:	b082      	sub	sp, #8
  40037c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40037e:	0943      	lsrs	r3, r0, #5
  400380:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400384:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400388:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40038a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  40038e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400392:	d047      	beq.n	400424 <pio_configure_pin+0xac>
  400394:	d809      	bhi.n	4003aa <pio_configure_pin+0x32>
  400396:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40039a:	d021      	beq.n	4003e0 <pio_configure_pin+0x68>
  40039c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4003a0:	d02f      	beq.n	400402 <pio_configure_pin+0x8a>
  4003a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4003a6:	d16f      	bne.n	400488 <pio_configure_pin+0x110>
  4003a8:	e009      	b.n	4003be <pio_configure_pin+0x46>
  4003aa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4003ae:	d055      	beq.n	40045c <pio_configure_pin+0xe4>
  4003b0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4003b4:	d052      	beq.n	40045c <pio_configure_pin+0xe4>
  4003b6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4003ba:	d044      	beq.n	400446 <pio_configure_pin+0xce>
  4003bc:	e064      	b.n	400488 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4003be:	f000 001f 	and.w	r0, r0, #31
  4003c2:	2601      	movs	r6, #1
  4003c4:	4086      	lsls	r6, r0
  4003c6:	4620      	mov	r0, r4
  4003c8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003cc:	4632      	mov	r2, r6
  4003ce:	4b30      	ldr	r3, [pc, #192]	; (400490 <pio_configure_pin+0x118>)
  4003d0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4003d2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4003d6:	bf14      	ite	ne
  4003d8:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4003da:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4003dc:	2001      	movs	r0, #1
  4003de:	e054      	b.n	40048a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4003e0:	f000 001f 	and.w	r0, r0, #31
  4003e4:	2601      	movs	r6, #1
  4003e6:	4086      	lsls	r6, r0
  4003e8:	4620      	mov	r0, r4
  4003ea:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4003ee:	4632      	mov	r2, r6
  4003f0:	4b27      	ldr	r3, [pc, #156]	; (400490 <pio_configure_pin+0x118>)
  4003f2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4003f4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4003f8:	bf14      	ite	ne
  4003fa:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4003fc:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4003fe:	2001      	movs	r0, #1
  400400:	e043      	b.n	40048a <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400402:	f000 001f 	and.w	r0, r0, #31
  400406:	2601      	movs	r6, #1
  400408:	4086      	lsls	r6, r0
  40040a:	4620      	mov	r0, r4
  40040c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400410:	4632      	mov	r2, r6
  400412:	4b1f      	ldr	r3, [pc, #124]	; (400490 <pio_configure_pin+0x118>)
  400414:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400416:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40041a:	bf14      	ite	ne
  40041c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40041e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400420:	2001      	movs	r0, #1
  400422:	e032      	b.n	40048a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400424:	f000 001f 	and.w	r0, r0, #31
  400428:	2601      	movs	r6, #1
  40042a:	4086      	lsls	r6, r0
  40042c:	4620      	mov	r0, r4
  40042e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400432:	4632      	mov	r2, r6
  400434:	4b16      	ldr	r3, [pc, #88]	; (400490 <pio_configure_pin+0x118>)
  400436:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400438:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40043c:	bf14      	ite	ne
  40043e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400440:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400442:	2001      	movs	r0, #1
  400444:	e021      	b.n	40048a <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400446:	f000 031f 	and.w	r3, r0, #31
  40044a:	2601      	movs	r6, #1
  40044c:	4620      	mov	r0, r4
  40044e:	fa06 f103 	lsl.w	r1, r6, r3
  400452:	462a      	mov	r2, r5
  400454:	4b0f      	ldr	r3, [pc, #60]	; (400494 <pio_configure_pin+0x11c>)
  400456:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400458:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40045a:	e016      	b.n	40048a <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40045c:	f000 031f 	and.w	r3, r0, #31
  400460:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400462:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400466:	ea05 0106 	and.w	r1, r5, r6
  40046a:	9100      	str	r1, [sp, #0]
  40046c:	4620      	mov	r0, r4
  40046e:	fa06 f103 	lsl.w	r1, r6, r3
  400472:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400476:	bf14      	ite	ne
  400478:	2200      	movne	r2, #0
  40047a:	2201      	moveq	r2, #1
  40047c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400480:	4c05      	ldr	r4, [pc, #20]	; (400498 <pio_configure_pin+0x120>)
  400482:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400484:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400486:	e000      	b.n	40048a <pio_configure_pin+0x112>

	default:
		return 0;
  400488:	2000      	movs	r0, #0
	}

	return 1;
}
  40048a:	b002      	add	sp, #8
  40048c:	bd70      	pop	{r4, r5, r6, pc}
  40048e:	bf00      	nop
  400490:	00400281 	.word	0x00400281
  400494:	00400315 	.word	0x00400315
  400498:	00400349 	.word	0x00400349

0040049c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  40049c:	b570      	push	{r4, r5, r6, lr}
  40049e:	b082      	sub	sp, #8
  4004a0:	4606      	mov	r6, r0
  4004a2:	460d      	mov	r5, r1
  4004a4:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4004a6:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4004aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4004ae:	d038      	beq.n	400522 <pio_configure_pin_group+0x86>
  4004b0:	d809      	bhi.n	4004c6 <pio_configure_pin_group+0x2a>
  4004b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4004b6:	d01c      	beq.n	4004f2 <pio_configure_pin_group+0x56>
  4004b8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4004bc:	d025      	beq.n	40050a <pio_configure_pin_group+0x6e>
  4004be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4004c2:	d150      	bne.n	400566 <pio_configure_pin_group+0xca>
  4004c4:	e009      	b.n	4004da <pio_configure_pin_group+0x3e>
  4004c6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4004ca:	d03a      	beq.n	400542 <pio_configure_pin_group+0xa6>
  4004cc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4004d0:	d037      	beq.n	400542 <pio_configure_pin_group+0xa6>
  4004d2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4004d6:	d030      	beq.n	40053a <pio_configure_pin_group+0x9e>
  4004d8:	e045      	b.n	400566 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4004da:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004de:	462a      	mov	r2, r5
  4004e0:	4b22      	ldr	r3, [pc, #136]	; (40056c <pio_configure_pin_group+0xd0>)
  4004e2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004e4:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4004e8:	bf14      	ite	ne
  4004ea:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4004ec:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4004ee:	2001      	movs	r0, #1
  4004f0:	e03a      	b.n	400568 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4004f2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4004f6:	462a      	mov	r2, r5
  4004f8:	4b1c      	ldr	r3, [pc, #112]	; (40056c <pio_configure_pin_group+0xd0>)
  4004fa:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004fc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400500:	bf14      	ite	ne
  400502:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400504:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400506:	2001      	movs	r0, #1
  400508:	e02e      	b.n	400568 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40050a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40050e:	462a      	mov	r2, r5
  400510:	4b16      	ldr	r3, [pc, #88]	; (40056c <pio_configure_pin_group+0xd0>)
  400512:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400514:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400518:	bf14      	ite	ne
  40051a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40051c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40051e:	2001      	movs	r0, #1
  400520:	e022      	b.n	400568 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400522:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400526:	462a      	mov	r2, r5
  400528:	4b10      	ldr	r3, [pc, #64]	; (40056c <pio_configure_pin_group+0xd0>)
  40052a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40052c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400530:	bf14      	ite	ne
  400532:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400534:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400536:	2001      	movs	r0, #1
  400538:	e016      	b.n	400568 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40053a:	4b0d      	ldr	r3, [pc, #52]	; (400570 <pio_configure_pin_group+0xd4>)
  40053c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40053e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400540:	e012      	b.n	400568 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400542:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400546:	f004 0301 	and.w	r3, r4, #1
  40054a:	9300      	str	r3, [sp, #0]
  40054c:	4630      	mov	r0, r6
  40054e:	4629      	mov	r1, r5
  400550:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400554:	bf14      	ite	ne
  400556:	2200      	movne	r2, #0
  400558:	2201      	moveq	r2, #1
  40055a:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40055e:	4c05      	ldr	r4, [pc, #20]	; (400574 <pio_configure_pin_group+0xd8>)
  400560:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400562:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400564:	e000      	b.n	400568 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400566:	2000      	movs	r0, #0
	}

	return 1;
}
  400568:	b002      	add	sp, #8
  40056a:	bd70      	pop	{r4, r5, r6, pc}
  40056c:	00400281 	.word	0x00400281
  400570:	00400315 	.word	0x00400315
  400574:	00400349 	.word	0x00400349

00400578 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400578:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40057c:	4681      	mov	r9, r0
  40057e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400580:	4b12      	ldr	r3, [pc, #72]	; (4005cc <pio_handler_process+0x54>)
  400582:	4798      	blx	r3
  400584:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400586:	4648      	mov	r0, r9
  400588:	4b11      	ldr	r3, [pc, #68]	; (4005d0 <pio_handler_process+0x58>)
  40058a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40058c:	4005      	ands	r5, r0
  40058e:	d013      	beq.n	4005b8 <pio_handler_process+0x40>
  400590:	4c10      	ldr	r4, [pc, #64]	; (4005d4 <pio_handler_process+0x5c>)
  400592:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400596:	6823      	ldr	r3, [r4, #0]
  400598:	4543      	cmp	r3, r8
  40059a:	d108      	bne.n	4005ae <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40059c:	6861      	ldr	r1, [r4, #4]
  40059e:	4229      	tst	r1, r5
  4005a0:	d005      	beq.n	4005ae <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4005a2:	68e3      	ldr	r3, [r4, #12]
  4005a4:	4640      	mov	r0, r8
  4005a6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4005a8:	6863      	ldr	r3, [r4, #4]
  4005aa:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4005ae:	42b4      	cmp	r4, r6
  4005b0:	d002      	beq.n	4005b8 <pio_handler_process+0x40>
  4005b2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4005b4:	2d00      	cmp	r5, #0
  4005b6:	d1ee      	bne.n	400596 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4005b8:	4b07      	ldr	r3, [pc, #28]	; (4005d8 <pio_handler_process+0x60>)
  4005ba:	681b      	ldr	r3, [r3, #0]
  4005bc:	b123      	cbz	r3, 4005c8 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4005be:	4b07      	ldr	r3, [pc, #28]	; (4005dc <pio_handler_process+0x64>)
  4005c0:	681b      	ldr	r3, [r3, #0]
  4005c2:	b10b      	cbz	r3, 4005c8 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4005c4:	4648      	mov	r0, r9
  4005c6:	4798      	blx	r3
  4005c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005cc:	00400371 	.word	0x00400371
  4005d0:	00400375 	.word	0x00400375
  4005d4:	2000088c 	.word	0x2000088c
  4005d8:	20000944 	.word	0x20000944
  4005dc:	20000888 	.word	0x20000888

004005e0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4005e0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4005e2:	4802      	ldr	r0, [pc, #8]	; (4005ec <PIOA_Handler+0xc>)
  4005e4:	210b      	movs	r1, #11
  4005e6:	4b02      	ldr	r3, [pc, #8]	; (4005f0 <PIOA_Handler+0x10>)
  4005e8:	4798      	blx	r3
  4005ea:	bd08      	pop	{r3, pc}
  4005ec:	400e0e00 	.word	0x400e0e00
  4005f0:	00400579 	.word	0x00400579

004005f4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4005f4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4005f6:	4802      	ldr	r0, [pc, #8]	; (400600 <PIOB_Handler+0xc>)
  4005f8:	210c      	movs	r1, #12
  4005fa:	4b02      	ldr	r3, [pc, #8]	; (400604 <PIOB_Handler+0x10>)
  4005fc:	4798      	blx	r3
  4005fe:	bd08      	pop	{r3, pc}
  400600:	400e1000 	.word	0x400e1000
  400604:	00400579 	.word	0x00400579

00400608 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400608:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40060a:	4802      	ldr	r0, [pc, #8]	; (400614 <PIOC_Handler+0xc>)
  40060c:	210d      	movs	r1, #13
  40060e:	4b02      	ldr	r3, [pc, #8]	; (400618 <PIOC_Handler+0x10>)
  400610:	4798      	blx	r3
  400612:	bd08      	pop	{r3, pc}
  400614:	400e1200 	.word	0x400e1200
  400618:	00400579 	.word	0x00400579

0040061c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40061c:	4a18      	ldr	r2, [pc, #96]	; (400680 <pmc_switch_mck_to_pllack+0x64>)
  40061e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400620:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400624:	4318      	orrs	r0, r3
  400626:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400628:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40062a:	f013 0f08 	tst.w	r3, #8
  40062e:	d003      	beq.n	400638 <pmc_switch_mck_to_pllack+0x1c>
  400630:	e009      	b.n	400646 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400632:	3b01      	subs	r3, #1
  400634:	d103      	bne.n	40063e <pmc_switch_mck_to_pllack+0x22>
  400636:	e01e      	b.n	400676 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400638:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40063c:	4910      	ldr	r1, [pc, #64]	; (400680 <pmc_switch_mck_to_pllack+0x64>)
  40063e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400640:	f012 0f08 	tst.w	r2, #8
  400644:	d0f5      	beq.n	400632 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400646:	4a0e      	ldr	r2, [pc, #56]	; (400680 <pmc_switch_mck_to_pllack+0x64>)
  400648:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40064a:	f023 0303 	bic.w	r3, r3, #3
  40064e:	f043 0302 	orr.w	r3, r3, #2
  400652:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400654:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400656:	f010 0008 	ands.w	r0, r0, #8
  40065a:	d004      	beq.n	400666 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  40065c:	2000      	movs	r0, #0
  40065e:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400660:	3b01      	subs	r3, #1
  400662:	d103      	bne.n	40066c <pmc_switch_mck_to_pllack+0x50>
  400664:	e009      	b.n	40067a <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400666:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40066a:	4905      	ldr	r1, [pc, #20]	; (400680 <pmc_switch_mck_to_pllack+0x64>)
  40066c:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40066e:	f012 0f08 	tst.w	r2, #8
  400672:	d0f5      	beq.n	400660 <pmc_switch_mck_to_pllack+0x44>
  400674:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400676:	2001      	movs	r0, #1
  400678:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40067a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40067c:	4770      	bx	lr
  40067e:	bf00      	nop
  400680:	400e0400 	.word	0x400e0400

00400684 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400684:	b138      	cbz	r0, 400696 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400686:	4911      	ldr	r1, [pc, #68]	; (4006cc <pmc_switch_mainck_to_xtal+0x48>)
  400688:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40068a:	4a11      	ldr	r2, [pc, #68]	; (4006d0 <pmc_switch_mainck_to_xtal+0x4c>)
  40068c:	401a      	ands	r2, r3
  40068e:	4b11      	ldr	r3, [pc, #68]	; (4006d4 <pmc_switch_mainck_to_xtal+0x50>)
  400690:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400692:	620b      	str	r3, [r1, #32]
  400694:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400696:	4a0d      	ldr	r2, [pc, #52]	; (4006cc <pmc_switch_mainck_to_xtal+0x48>)
  400698:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40069a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40069e:	f023 0303 	bic.w	r3, r3, #3
  4006a2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4006a6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4006aa:	0209      	lsls	r1, r1, #8
  4006ac:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4006ae:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006b0:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4006b2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006b4:	f013 0f01 	tst.w	r3, #1
  4006b8:	d0fb      	beq.n	4006b2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4006ba:	4a04      	ldr	r2, [pc, #16]	; (4006cc <pmc_switch_mainck_to_xtal+0x48>)
  4006bc:	6a13      	ldr	r3, [r2, #32]
  4006be:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4006c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006c6:	6213      	str	r3, [r2, #32]
  4006c8:	4770      	bx	lr
  4006ca:	bf00      	nop
  4006cc:	400e0400 	.word	0x400e0400
  4006d0:	fec8fffc 	.word	0xfec8fffc
  4006d4:	01370002 	.word	0x01370002

004006d8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4006d8:	4b02      	ldr	r3, [pc, #8]	; (4006e4 <pmc_osc_is_ready_mainck+0xc>)
  4006da:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006dc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4006e0:	4770      	bx	lr
  4006e2:	bf00      	nop
  4006e4:	400e0400 	.word	0x400e0400

004006e8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4006e8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4006ec:	4b01      	ldr	r3, [pc, #4]	; (4006f4 <pmc_disable_pllack+0xc>)
  4006ee:	629a      	str	r2, [r3, #40]	; 0x28
  4006f0:	4770      	bx	lr
  4006f2:	bf00      	nop
  4006f4:	400e0400 	.word	0x400e0400

004006f8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4006f8:	4b02      	ldr	r3, [pc, #8]	; (400704 <pmc_is_locked_pllack+0xc>)
  4006fa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006fc:	f000 0002 	and.w	r0, r0, #2
  400700:	4770      	bx	lr
  400702:	bf00      	nop
  400704:	400e0400 	.word	0x400e0400

00400708 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400708:	2822      	cmp	r0, #34	; 0x22
  40070a:	d81e      	bhi.n	40074a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40070c:	281f      	cmp	r0, #31
  40070e:	d80c      	bhi.n	40072a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400710:	4b11      	ldr	r3, [pc, #68]	; (400758 <pmc_enable_periph_clk+0x50>)
  400712:	699a      	ldr	r2, [r3, #24]
  400714:	2301      	movs	r3, #1
  400716:	4083      	lsls	r3, r0
  400718:	401a      	ands	r2, r3
  40071a:	4293      	cmp	r3, r2
  40071c:	d017      	beq.n	40074e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40071e:	2301      	movs	r3, #1
  400720:	4083      	lsls	r3, r0
  400722:	4a0d      	ldr	r2, [pc, #52]	; (400758 <pmc_enable_periph_clk+0x50>)
  400724:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400726:	2000      	movs	r0, #0
  400728:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40072a:	4b0b      	ldr	r3, [pc, #44]	; (400758 <pmc_enable_periph_clk+0x50>)
  40072c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400730:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400732:	2301      	movs	r3, #1
  400734:	4083      	lsls	r3, r0
  400736:	401a      	ands	r2, r3
  400738:	4293      	cmp	r3, r2
  40073a:	d00a      	beq.n	400752 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40073c:	2301      	movs	r3, #1
  40073e:	4083      	lsls	r3, r0
  400740:	4a05      	ldr	r2, [pc, #20]	; (400758 <pmc_enable_periph_clk+0x50>)
  400742:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400746:	2000      	movs	r0, #0
  400748:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40074a:	2001      	movs	r0, #1
  40074c:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40074e:	2000      	movs	r0, #0
  400750:	4770      	bx	lr
  400752:	2000      	movs	r0, #0
}
  400754:	4770      	bx	lr
  400756:	bf00      	nop
  400758:	400e0400 	.word	0x400e0400

0040075c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40075c:	b410      	push	{r4}
  40075e:	0189      	lsls	r1, r1, #6
  400760:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400762:	2402      	movs	r4, #2
  400764:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400766:	f04f 31ff 	mov.w	r1, #4294967295
  40076a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40076c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40076e:	605a      	str	r2, [r3, #4]
}
  400770:	f85d 4b04 	ldr.w	r4, [sp], #4
  400774:	4770      	bx	lr
  400776:	bf00      	nop

00400778 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400778:	0189      	lsls	r1, r1, #6
  40077a:	2305      	movs	r3, #5
  40077c:	5043      	str	r3, [r0, r1]
  40077e:	4770      	bx	lr

00400780 <tc_read_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_RC;
  400780:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400784:	69c8      	ldr	r0, [r1, #28]
}
  400786:	4770      	bx	lr

00400788 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400788:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40078c:	61ca      	str	r2, [r1, #28]
  40078e:	4770      	bx	lr

00400790 <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  400790:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400794:	624a      	str	r2, [r1, #36]	; 0x24
  400796:	4770      	bx	lr

00400798 <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  400798:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40079c:	6a08      	ldr	r0, [r1, #32]
}
  40079e:	4770      	bx	lr

004007a0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4007a0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4007a2:	23ac      	movs	r3, #172	; 0xac
  4007a4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4007a6:	680b      	ldr	r3, [r1, #0]
  4007a8:	684a      	ldr	r2, [r1, #4]
  4007aa:	fbb3 f3f2 	udiv	r3, r3, r2
  4007ae:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4007b0:	1e5c      	subs	r4, r3, #1
  4007b2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4007b6:	4294      	cmp	r4, r2
  4007b8:	d80a      	bhi.n	4007d0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  4007ba:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4007bc:	688b      	ldr	r3, [r1, #8]
  4007be:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4007c0:	f240 2302 	movw	r3, #514	; 0x202
  4007c4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4007c8:	2350      	movs	r3, #80	; 0x50
  4007ca:	6003      	str	r3, [r0, #0]

	return 0;
  4007cc:	2000      	movs	r0, #0
  4007ce:	e000      	b.n	4007d2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4007d0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4007d2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4007d6:	4770      	bx	lr

004007d8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4007d8:	6943      	ldr	r3, [r0, #20]
  4007da:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4007de:	bf1a      	itte	ne
  4007e0:	61c1      	strne	r1, [r0, #28]
	return 0;
  4007e2:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4007e4:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4007e6:	4770      	bx	lr

004007e8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4007e8:	6943      	ldr	r3, [r0, #20]
  4007ea:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4007ee:	bf1d      	ittte	ne
  4007f0:	6983      	ldrne	r3, [r0, #24]
  4007f2:	700b      	strbne	r3, [r1, #0]
	return 0;
  4007f4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4007f6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4007f8:	4770      	bx	lr
  4007fa:	bf00      	nop

004007fc <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4007fc:	6943      	ldr	r3, [r0, #20]
  4007fe:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400802:	bf1d      	ittte	ne
  400804:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400808:	61c1      	strne	r1, [r0, #28]
	return 0;
  40080a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  40080c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  40080e:	4770      	bx	lr

00400810 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400810:	6943      	ldr	r3, [r0, #20]
  400812:	f013 0f01 	tst.w	r3, #1
  400816:	d005      	beq.n	400824 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400818:	6983      	ldr	r3, [r0, #24]
  40081a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40081e:	600b      	str	r3, [r1, #0]

	return 0;
  400820:	2000      	movs	r0, #0
  400822:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400824:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  400826:	4770      	bx	lr

00400828 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  400828:	e7fe      	b.n	400828 <Dummy_Handler>
  40082a:	bf00      	nop

0040082c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40082c:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  40082e:	4b20      	ldr	r3, [pc, #128]	; (4008b0 <Reset_Handler+0x84>)
  400830:	4a20      	ldr	r2, [pc, #128]	; (4008b4 <Reset_Handler+0x88>)
  400832:	429a      	cmp	r2, r3
  400834:	d913      	bls.n	40085e <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  400836:	4b20      	ldr	r3, [pc, #128]	; (4008b8 <Reset_Handler+0x8c>)
  400838:	4a1d      	ldr	r2, [pc, #116]	; (4008b0 <Reset_Handler+0x84>)
  40083a:	429a      	cmp	r2, r3
  40083c:	d21f      	bcs.n	40087e <Reset_Handler+0x52>
  40083e:	4611      	mov	r1, r2
  400840:	3204      	adds	r2, #4
  400842:	3303      	adds	r3, #3
  400844:	1a9b      	subs	r3, r3, r2
  400846:	f023 0303 	bic.w	r3, r3, #3
  40084a:	3304      	adds	r3, #4
  40084c:	4a19      	ldr	r2, [pc, #100]	; (4008b4 <Reset_Handler+0x88>)
  40084e:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  400850:	f852 0b04 	ldr.w	r0, [r2], #4
  400854:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400858:	429a      	cmp	r2, r3
  40085a:	d1f9      	bne.n	400850 <Reset_Handler+0x24>
  40085c:	e00f      	b.n	40087e <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  40085e:	4b14      	ldr	r3, [pc, #80]	; (4008b0 <Reset_Handler+0x84>)
  400860:	4a14      	ldr	r2, [pc, #80]	; (4008b4 <Reset_Handler+0x88>)
  400862:	429a      	cmp	r2, r3
  400864:	d20b      	bcs.n	40087e <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400866:	4b14      	ldr	r3, [pc, #80]	; (4008b8 <Reset_Handler+0x8c>)
  400868:	4a11      	ldr	r2, [pc, #68]	; (4008b0 <Reset_Handler+0x84>)
  40086a:	1a9a      	subs	r2, r3, r2
  40086c:	4813      	ldr	r0, [pc, #76]	; (4008bc <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40086e:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400870:	b12a      	cbz	r2, 40087e <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  400872:	f851 2904 	ldr.w	r2, [r1], #-4
  400876:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40087a:	4281      	cmp	r1, r0
  40087c:	d1f9      	bne.n	400872 <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40087e:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400880:	4b0f      	ldr	r3, [pc, #60]	; (4008c0 <Reset_Handler+0x94>)
  400882:	4a10      	ldr	r2, [pc, #64]	; (4008c4 <Reset_Handler+0x98>)
  400884:	429a      	cmp	r2, r3
  400886:	d20b      	bcs.n	4008a0 <Reset_Handler+0x74>
  400888:	1d13      	adds	r3, r2, #4
  40088a:	4a0f      	ldr	r2, [pc, #60]	; (4008c8 <Reset_Handler+0x9c>)
  40088c:	1ad2      	subs	r2, r2, r3
  40088e:	f022 0203 	bic.w	r2, r2, #3
  400892:	441a      	add	r2, r3
  400894:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400896:	2100      	movs	r1, #0
  400898:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40089c:	4293      	cmp	r3, r2
  40089e:	d1fb      	bne.n	400898 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  4008a0:	4b0a      	ldr	r3, [pc, #40]	; (4008cc <Reset_Handler+0xa0>)
  4008a2:	4a0b      	ldr	r2, [pc, #44]	; (4008d0 <Reset_Handler+0xa4>)
  4008a4:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  4008a6:	4b0b      	ldr	r3, [pc, #44]	; (4008d4 <Reset_Handler+0xa8>)
  4008a8:	4798      	blx	r3

	/* Branch to main function */
	main();
  4008aa:	4b0b      	ldr	r3, [pc, #44]	; (4008d8 <Reset_Handler+0xac>)
  4008ac:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4008ae:	e7fe      	b.n	4008ae <Reset_Handler+0x82>
  4008b0:	20000000 	.word	0x20000000
  4008b4:	0040417c 	.word	0x0040417c
  4008b8:	2000086c 	.word	0x2000086c
  4008bc:	00404178 	.word	0x00404178
  4008c0:	20000950 	.word	0x20000950
  4008c4:	2000086c 	.word	0x2000086c
  4008c8:	20000953 	.word	0x20000953
  4008cc:	e000ed00 	.word	0xe000ed00
  4008d0:	00400000 	.word	0x00400000
  4008d4:	00400eed 	.word	0x00400eed
  4008d8:	00400d1d 	.word	0x00400d1d

004008dc <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4008dc:	4b3d      	ldr	r3, [pc, #244]	; (4009d4 <SystemCoreClockUpdate+0xf8>)
  4008de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008e0:	f003 0303 	and.w	r3, r3, #3
  4008e4:	2b03      	cmp	r3, #3
  4008e6:	d85d      	bhi.n	4009a4 <SystemCoreClockUpdate+0xc8>
  4008e8:	e8df f003 	tbb	[pc, r3]
  4008ec:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4008f0:	4b39      	ldr	r3, [pc, #228]	; (4009d8 <SystemCoreClockUpdate+0xfc>)
  4008f2:	695b      	ldr	r3, [r3, #20]
  4008f4:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4008f8:	bf14      	ite	ne
  4008fa:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4008fe:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400902:	4b36      	ldr	r3, [pc, #216]	; (4009dc <SystemCoreClockUpdate+0x100>)
  400904:	601a      	str	r2, [r3, #0]
  400906:	e04d      	b.n	4009a4 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400908:	4b32      	ldr	r3, [pc, #200]	; (4009d4 <SystemCoreClockUpdate+0xf8>)
  40090a:	6a1b      	ldr	r3, [r3, #32]
  40090c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400910:	d003      	beq.n	40091a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400912:	4a33      	ldr	r2, [pc, #204]	; (4009e0 <SystemCoreClockUpdate+0x104>)
  400914:	4b31      	ldr	r3, [pc, #196]	; (4009dc <SystemCoreClockUpdate+0x100>)
  400916:	601a      	str	r2, [r3, #0]
  400918:	e044      	b.n	4009a4 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40091a:	4a32      	ldr	r2, [pc, #200]	; (4009e4 <SystemCoreClockUpdate+0x108>)
  40091c:	4b2f      	ldr	r3, [pc, #188]	; (4009dc <SystemCoreClockUpdate+0x100>)
  40091e:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400920:	4b2c      	ldr	r3, [pc, #176]	; (4009d4 <SystemCoreClockUpdate+0xf8>)
  400922:	6a1b      	ldr	r3, [r3, #32]
  400924:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400928:	2b10      	cmp	r3, #16
  40092a:	d002      	beq.n	400932 <SystemCoreClockUpdate+0x56>
  40092c:	2b20      	cmp	r3, #32
  40092e:	d004      	beq.n	40093a <SystemCoreClockUpdate+0x5e>
  400930:	e038      	b.n	4009a4 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400932:	4a2d      	ldr	r2, [pc, #180]	; (4009e8 <SystemCoreClockUpdate+0x10c>)
  400934:	4b29      	ldr	r3, [pc, #164]	; (4009dc <SystemCoreClockUpdate+0x100>)
  400936:	601a      	str	r2, [r3, #0]
			break;
  400938:	e034      	b.n	4009a4 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40093a:	4a29      	ldr	r2, [pc, #164]	; (4009e0 <SystemCoreClockUpdate+0x104>)
  40093c:	4b27      	ldr	r3, [pc, #156]	; (4009dc <SystemCoreClockUpdate+0x100>)
  40093e:	601a      	str	r2, [r3, #0]
			break;
  400940:	e030      	b.n	4009a4 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400942:	4b24      	ldr	r3, [pc, #144]	; (4009d4 <SystemCoreClockUpdate+0xf8>)
  400944:	6a1b      	ldr	r3, [r3, #32]
  400946:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40094a:	d003      	beq.n	400954 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40094c:	4a24      	ldr	r2, [pc, #144]	; (4009e0 <SystemCoreClockUpdate+0x104>)
  40094e:	4b23      	ldr	r3, [pc, #140]	; (4009dc <SystemCoreClockUpdate+0x100>)
  400950:	601a      	str	r2, [r3, #0]
  400952:	e012      	b.n	40097a <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400954:	4a23      	ldr	r2, [pc, #140]	; (4009e4 <SystemCoreClockUpdate+0x108>)
  400956:	4b21      	ldr	r3, [pc, #132]	; (4009dc <SystemCoreClockUpdate+0x100>)
  400958:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40095a:	4b1e      	ldr	r3, [pc, #120]	; (4009d4 <SystemCoreClockUpdate+0xf8>)
  40095c:	6a1b      	ldr	r3, [r3, #32]
  40095e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400962:	2b10      	cmp	r3, #16
  400964:	d002      	beq.n	40096c <SystemCoreClockUpdate+0x90>
  400966:	2b20      	cmp	r3, #32
  400968:	d004      	beq.n	400974 <SystemCoreClockUpdate+0x98>
  40096a:	e006      	b.n	40097a <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40096c:	4a1e      	ldr	r2, [pc, #120]	; (4009e8 <SystemCoreClockUpdate+0x10c>)
  40096e:	4b1b      	ldr	r3, [pc, #108]	; (4009dc <SystemCoreClockUpdate+0x100>)
  400970:	601a      	str	r2, [r3, #0]
					break;
  400972:	e002      	b.n	40097a <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400974:	4a1a      	ldr	r2, [pc, #104]	; (4009e0 <SystemCoreClockUpdate+0x104>)
  400976:	4b19      	ldr	r3, [pc, #100]	; (4009dc <SystemCoreClockUpdate+0x100>)
  400978:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40097a:	4b16      	ldr	r3, [pc, #88]	; (4009d4 <SystemCoreClockUpdate+0xf8>)
  40097c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40097e:	f003 0303 	and.w	r3, r3, #3
  400982:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400984:	4a13      	ldr	r2, [pc, #76]	; (4009d4 <SystemCoreClockUpdate+0xf8>)
  400986:	bf07      	ittee	eq
  400988:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40098a:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40098c:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40098e:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400990:	4812      	ldr	r0, [pc, #72]	; (4009dc <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400992:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400996:	6803      	ldr	r3, [r0, #0]
  400998:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  40099c:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40099e:	fbb3 f3f2 	udiv	r3, r3, r2
  4009a2:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4009a4:	4b0b      	ldr	r3, [pc, #44]	; (4009d4 <SystemCoreClockUpdate+0xf8>)
  4009a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009ac:	2b70      	cmp	r3, #112	; 0x70
  4009ae:	d107      	bne.n	4009c0 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4009b0:	4a0a      	ldr	r2, [pc, #40]	; (4009dc <SystemCoreClockUpdate+0x100>)
  4009b2:	6813      	ldr	r3, [r2, #0]
  4009b4:	490d      	ldr	r1, [pc, #52]	; (4009ec <SystemCoreClockUpdate+0x110>)
  4009b6:	fba1 1303 	umull	r1, r3, r1, r3
  4009ba:	085b      	lsrs	r3, r3, #1
  4009bc:	6013      	str	r3, [r2, #0]
  4009be:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009c0:	4b04      	ldr	r3, [pc, #16]	; (4009d4 <SystemCoreClockUpdate+0xf8>)
  4009c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4009c4:	4905      	ldr	r1, [pc, #20]	; (4009dc <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4009c6:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4009ca:	680b      	ldr	r3, [r1, #0]
  4009cc:	40d3      	lsrs	r3, r2
  4009ce:	600b      	str	r3, [r1, #0]
  4009d0:	4770      	bx	lr
  4009d2:	bf00      	nop
  4009d4:	400e0400 	.word	0x400e0400
  4009d8:	400e1410 	.word	0x400e1410
  4009dc:	20000000 	.word	0x20000000
  4009e0:	00b71b00 	.word	0x00b71b00
  4009e4:	003d0900 	.word	0x003d0900
  4009e8:	007a1200 	.word	0x007a1200
  4009ec:	aaaaaaab 	.word	0xaaaaaaab

004009f0 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4009f0:	4b1a      	ldr	r3, [pc, #104]	; (400a5c <system_init_flash+0x6c>)
  4009f2:	4298      	cmp	r0, r3
  4009f4:	d807      	bhi.n	400a06 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009f6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4009fa:	4a19      	ldr	r2, [pc, #100]	; (400a60 <system_init_flash+0x70>)
  4009fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4009fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a02:	6013      	str	r3, [r2, #0]
  400a04:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400a06:	4b17      	ldr	r3, [pc, #92]	; (400a64 <system_init_flash+0x74>)
  400a08:	4298      	cmp	r0, r3
  400a0a:	d806      	bhi.n	400a1a <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a0c:	4b16      	ldr	r3, [pc, #88]	; (400a68 <system_init_flash+0x78>)
  400a0e:	4a14      	ldr	r2, [pc, #80]	; (400a60 <system_init_flash+0x70>)
  400a10:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a12:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a16:	6013      	str	r3, [r2, #0]
  400a18:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400a1a:	4b14      	ldr	r3, [pc, #80]	; (400a6c <system_init_flash+0x7c>)
  400a1c:	4298      	cmp	r0, r3
  400a1e:	d806      	bhi.n	400a2e <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a20:	4b13      	ldr	r3, [pc, #76]	; (400a70 <system_init_flash+0x80>)
  400a22:	4a0f      	ldr	r2, [pc, #60]	; (400a60 <system_init_flash+0x70>)
  400a24:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a26:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a2a:	6013      	str	r3, [r2, #0]
  400a2c:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400a2e:	4b11      	ldr	r3, [pc, #68]	; (400a74 <system_init_flash+0x84>)
  400a30:	4298      	cmp	r0, r3
  400a32:	d806      	bhi.n	400a42 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a34:	4b10      	ldr	r3, [pc, #64]	; (400a78 <system_init_flash+0x88>)
  400a36:	4a0a      	ldr	r2, [pc, #40]	; (400a60 <system_init_flash+0x70>)
  400a38:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a3a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a3e:	6013      	str	r3, [r2, #0]
  400a40:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400a42:	4b0e      	ldr	r3, [pc, #56]	; (400a7c <system_init_flash+0x8c>)
  400a44:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400a46:	bf94      	ite	ls
  400a48:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a4c:	4b0c      	ldrhi	r3, [pc, #48]	; (400a80 <system_init_flash+0x90>)
  400a4e:	4a04      	ldr	r2, [pc, #16]	; (400a60 <system_init_flash+0x70>)
  400a50:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a52:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400a56:	6013      	str	r3, [r2, #0]
  400a58:	4770      	bx	lr
  400a5a:	bf00      	nop
  400a5c:	01312cff 	.word	0x01312cff
  400a60:	400e0a00 	.word	0x400e0a00
  400a64:	026259ff 	.word	0x026259ff
  400a68:	04000100 	.word	0x04000100
  400a6c:	039386ff 	.word	0x039386ff
  400a70:	04000200 	.word	0x04000200
  400a74:	04c4b3ff 	.word	0x04c4b3ff
  400a78:	04000300 	.word	0x04000300
  400a7c:	05f5e0ff 	.word	0x05f5e0ff
  400a80:	04000500 	.word	0x04000500

00400a84 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400a84:	4b09      	ldr	r3, [pc, #36]	; (400aac <_sbrk+0x28>)
  400a86:	681b      	ldr	r3, [r3, #0]
  400a88:	b913      	cbnz	r3, 400a90 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400a8a:	4a09      	ldr	r2, [pc, #36]	; (400ab0 <_sbrk+0x2c>)
  400a8c:	4b07      	ldr	r3, [pc, #28]	; (400aac <_sbrk+0x28>)
  400a8e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400a90:	4b06      	ldr	r3, [pc, #24]	; (400aac <_sbrk+0x28>)
  400a92:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400a94:	181a      	adds	r2, r3, r0
  400a96:	4907      	ldr	r1, [pc, #28]	; (400ab4 <_sbrk+0x30>)
  400a98:	4291      	cmp	r1, r2
  400a9a:	db04      	blt.n	400aa6 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400a9c:	4610      	mov	r0, r2
  400a9e:	4a03      	ldr	r2, [pc, #12]	; (400aac <_sbrk+0x28>)
  400aa0:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400aa2:	4618      	mov	r0, r3
  400aa4:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400aa6:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400aaa:	4770      	bx	lr
  400aac:	200008fc 	.word	0x200008fc
  400ab0:	20003950 	.word	0x20003950
  400ab4:	20027ffc 	.word	0x20027ffc

00400ab8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400ab8:	f04f 30ff 	mov.w	r0, #4294967295
  400abc:	4770      	bx	lr
  400abe:	bf00      	nop

00400ac0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400ac0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400ac4:	604b      	str	r3, [r1, #4]

	return 0;
}
  400ac6:	2000      	movs	r0, #0
  400ac8:	4770      	bx	lr
  400aca:	bf00      	nop

00400acc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400acc:	2001      	movs	r0, #1
  400ace:	4770      	bx	lr

00400ad0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400ad0:	2000      	movs	r0, #0
  400ad2:	4770      	bx	lr

00400ad4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
  400ad6:	b083      	sub	sp, #12
  400ad8:	4605      	mov	r5, r0
  400ada:	460c      	mov	r4, r1
	uint32_t val = 0;
  400adc:	2300      	movs	r3, #0
  400ade:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400ae0:	4b18      	ldr	r3, [pc, #96]	; (400b44 <usart_serial_getchar+0x70>)
  400ae2:	4298      	cmp	r0, r3
  400ae4:	d107      	bne.n	400af6 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400ae6:	461f      	mov	r7, r3
  400ae8:	4e17      	ldr	r6, [pc, #92]	; (400b48 <usart_serial_getchar+0x74>)
  400aea:	4638      	mov	r0, r7
  400aec:	4621      	mov	r1, r4
  400aee:	47b0      	blx	r6
  400af0:	2800      	cmp	r0, #0
  400af2:	d1fa      	bne.n	400aea <usart_serial_getchar+0x16>
  400af4:	e017      	b.n	400b26 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400af6:	4b15      	ldr	r3, [pc, #84]	; (400b4c <usart_serial_getchar+0x78>)
  400af8:	4298      	cmp	r0, r3
  400afa:	d107      	bne.n	400b0c <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400afc:	461e      	mov	r6, r3
  400afe:	4d12      	ldr	r5, [pc, #72]	; (400b48 <usart_serial_getchar+0x74>)
  400b00:	4630      	mov	r0, r6
  400b02:	4621      	mov	r1, r4
  400b04:	47a8      	blx	r5
  400b06:	2800      	cmp	r0, #0
  400b08:	d1fa      	bne.n	400b00 <usart_serial_getchar+0x2c>
  400b0a:	e018      	b.n	400b3e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b0c:	4b10      	ldr	r3, [pc, #64]	; (400b50 <usart_serial_getchar+0x7c>)
  400b0e:	4298      	cmp	r0, r3
  400b10:	d109      	bne.n	400b26 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400b12:	461e      	mov	r6, r3
  400b14:	4d0f      	ldr	r5, [pc, #60]	; (400b54 <usart_serial_getchar+0x80>)
  400b16:	4630      	mov	r0, r6
  400b18:	a901      	add	r1, sp, #4
  400b1a:	47a8      	blx	r5
  400b1c:	2800      	cmp	r0, #0
  400b1e:	d1fa      	bne.n	400b16 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400b20:	9b01      	ldr	r3, [sp, #4]
  400b22:	7023      	strb	r3, [r4, #0]
  400b24:	e00b      	b.n	400b3e <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400b26:	4b0c      	ldr	r3, [pc, #48]	; (400b58 <usart_serial_getchar+0x84>)
  400b28:	429d      	cmp	r5, r3
  400b2a:	d108      	bne.n	400b3e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400b2c:	461e      	mov	r6, r3
  400b2e:	4d09      	ldr	r5, [pc, #36]	; (400b54 <usart_serial_getchar+0x80>)
  400b30:	4630      	mov	r0, r6
  400b32:	a901      	add	r1, sp, #4
  400b34:	47a8      	blx	r5
  400b36:	2800      	cmp	r0, #0
  400b38:	d1fa      	bne.n	400b30 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400b3a:	9b01      	ldr	r3, [sp, #4]
  400b3c:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400b3e:	b003      	add	sp, #12
  400b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400b42:	bf00      	nop
  400b44:	400e0600 	.word	0x400e0600
  400b48:	004007e9 	.word	0x004007e9
  400b4c:	400e0800 	.word	0x400e0800
  400b50:	40024000 	.word	0x40024000
  400b54:	00400811 	.word	0x00400811
  400b58:	40028000 	.word	0x40028000

00400b5c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400b5c:	b570      	push	{r4, r5, r6, lr}
  400b5e:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400b60:	4b18      	ldr	r3, [pc, #96]	; (400bc4 <usart_serial_putchar+0x68>)
  400b62:	4298      	cmp	r0, r3
  400b64:	d108      	bne.n	400b78 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400b66:	461e      	mov	r6, r3
  400b68:	4d17      	ldr	r5, [pc, #92]	; (400bc8 <usart_serial_putchar+0x6c>)
  400b6a:	4630      	mov	r0, r6
  400b6c:	4621      	mov	r1, r4
  400b6e:	47a8      	blx	r5
  400b70:	2800      	cmp	r0, #0
  400b72:	d1fa      	bne.n	400b6a <usart_serial_putchar+0xe>
		return 1;
  400b74:	2001      	movs	r0, #1
  400b76:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400b78:	4b14      	ldr	r3, [pc, #80]	; (400bcc <usart_serial_putchar+0x70>)
  400b7a:	4298      	cmp	r0, r3
  400b7c:	d108      	bne.n	400b90 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400b7e:	461e      	mov	r6, r3
  400b80:	4d11      	ldr	r5, [pc, #68]	; (400bc8 <usart_serial_putchar+0x6c>)
  400b82:	4630      	mov	r0, r6
  400b84:	4621      	mov	r1, r4
  400b86:	47a8      	blx	r5
  400b88:	2800      	cmp	r0, #0
  400b8a:	d1fa      	bne.n	400b82 <usart_serial_putchar+0x26>
		return 1;
  400b8c:	2001      	movs	r0, #1
  400b8e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400b90:	4b0f      	ldr	r3, [pc, #60]	; (400bd0 <usart_serial_putchar+0x74>)
  400b92:	4298      	cmp	r0, r3
  400b94:	d108      	bne.n	400ba8 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  400b96:	461e      	mov	r6, r3
  400b98:	4d0e      	ldr	r5, [pc, #56]	; (400bd4 <usart_serial_putchar+0x78>)
  400b9a:	4630      	mov	r0, r6
  400b9c:	4621      	mov	r1, r4
  400b9e:	47a8      	blx	r5
  400ba0:	2800      	cmp	r0, #0
  400ba2:	d1fa      	bne.n	400b9a <usart_serial_putchar+0x3e>
		return 1;
  400ba4:	2001      	movs	r0, #1
  400ba6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400ba8:	4b0b      	ldr	r3, [pc, #44]	; (400bd8 <usart_serial_putchar+0x7c>)
  400baa:	4298      	cmp	r0, r3
  400bac:	d108      	bne.n	400bc0 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  400bae:	461e      	mov	r6, r3
  400bb0:	4d08      	ldr	r5, [pc, #32]	; (400bd4 <usart_serial_putchar+0x78>)
  400bb2:	4630      	mov	r0, r6
  400bb4:	4621      	mov	r1, r4
  400bb6:	47a8      	blx	r5
  400bb8:	2800      	cmp	r0, #0
  400bba:	d1fa      	bne.n	400bb2 <usart_serial_putchar+0x56>
		return 1;
  400bbc:	2001      	movs	r0, #1
  400bbe:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400bc0:	2000      	movs	r0, #0
}
  400bc2:	bd70      	pop	{r4, r5, r6, pc}
  400bc4:	400e0600 	.word	0x400e0600
  400bc8:	004007d9 	.word	0x004007d9
  400bcc:	400e0800 	.word	0x400e0800
  400bd0:	40024000 	.word	0x40024000
  400bd4:	004007fd 	.word	0x004007fd
  400bd8:	40028000 	.word	0x40028000

00400bdc <TC0_Handler>:

/**
 *  Interrupt handler for TC0 interrupt. 
 */
void TC0_Handler(void)
{
  400bdc:	b570      	push	{r4, r5, r6, lr}
  400bde:	b084      	sub	sp, #16
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0,0);
  400be0:	4821      	ldr	r0, [pc, #132]	; (400c68 <TC0_Handler+0x8c>)
  400be2:	2100      	movs	r1, #0
  400be4:	4b21      	ldr	r3, [pc, #132]	; (400c6c <TC0_Handler+0x90>)
  400be6:	4798      	blx	r3
  400be8:	9003      	str	r0, [sp, #12]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400bea:	9b03      	ldr	r3, [sp, #12]
////
	if (controle) {
  400bec:	4b20      	ldr	r3, [pc, #128]	; (400c70 <TC0_Handler+0x94>)
  400bee:	781b      	ldrb	r3, [r3, #0]
  400bf0:	b1f3      	cbz	r3, 400c30 <TC0_Handler+0x54>
		
			if (RGB[0]){
  400bf2:	4b20      	ldr	r3, [pc, #128]	; (400c74 <TC0_Handler+0x98>)
  400bf4:	781b      	ldrb	r3, [r3, #0]
  400bf6:	b13b      	cbz	r3, 400c08 <TC0_Handler+0x2c>
				pio_set_output(PORT_LED_RED,MASK_LED_RED,1,0,0);
  400bf8:	2300      	movs	r3, #0
  400bfa:	9300      	str	r3, [sp, #0]
  400bfc:	481e      	ldr	r0, [pc, #120]	; (400c78 <TC0_Handler+0x9c>)
  400bfe:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400c02:	2201      	movs	r2, #1
  400c04:	4c1d      	ldr	r4, [pc, #116]	; (400c7c <TC0_Handler+0xa0>)
  400c06:	47a0      	blx	r4
			}
			if (RGB[1]){
  400c08:	4b1a      	ldr	r3, [pc, #104]	; (400c74 <TC0_Handler+0x98>)
  400c0a:	785b      	ldrb	r3, [r3, #1]
  400c0c:	b123      	cbz	r3, 400c18 <TC0_Handler+0x3c>
				pio_clear(PORT_LED_GREEN,MASK_LED_GREEN);
  400c0e:	481c      	ldr	r0, [pc, #112]	; (400c80 <TC0_Handler+0xa4>)
  400c10:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400c14:	4b1b      	ldr	r3, [pc, #108]	; (400c84 <TC0_Handler+0xa8>)
  400c16:	4798      	blx	r3
			}
			if (RGB[2]){
  400c18:	4b16      	ldr	r3, [pc, #88]	; (400c74 <TC0_Handler+0x98>)
  400c1a:	789b      	ldrb	r3, [r3, #2]
  400c1c:	b123      	cbz	r3, 400c28 <TC0_Handler+0x4c>
				pio_clear(PORT_LED_BLUE,MASK_LED_BLUE);
  400c1e:	4818      	ldr	r0, [pc, #96]	; (400c80 <TC0_Handler+0xa4>)
  400c20:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400c24:	4b17      	ldr	r3, [pc, #92]	; (400c84 <TC0_Handler+0xa8>)
  400c26:	4798      	blx	r3
			}	
	controle = false;
  400c28:	2200      	movs	r2, #0
  400c2a:	4b11      	ldr	r3, [pc, #68]	; (400c70 <TC0_Handler+0x94>)
  400c2c:	701a      	strb	r2, [r3, #0]
  400c2e:	e018      	b.n	400c62 <TC0_Handler+0x86>
	} else {
	pio_clear(PORT_LED_RED,MASK_LED_RED);
  400c30:	4811      	ldr	r0, [pc, #68]	; (400c78 <TC0_Handler+0x9c>)
  400c32:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400c36:	4b13      	ldr	r3, [pc, #76]	; (400c84 <TC0_Handler+0xa8>)
  400c38:	4798      	blx	r3
	pio_set_output(PORT_LED_GREEN,MASK_LED_GREEN,1,0,0);
  400c3a:	4e11      	ldr	r6, [pc, #68]	; (400c80 <TC0_Handler+0xa4>)
  400c3c:	2400      	movs	r4, #0
  400c3e:	9400      	str	r4, [sp, #0]
  400c40:	4630      	mov	r0, r6
  400c42:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400c46:	2201      	movs	r2, #1
  400c48:	4623      	mov	r3, r4
  400c4a:	4d0c      	ldr	r5, [pc, #48]	; (400c7c <TC0_Handler+0xa0>)
  400c4c:	47a8      	blx	r5
	pio_set_output(PORT_LED_BLUE,MASK_LED_BLUE,1,0,0);
  400c4e:	9400      	str	r4, [sp, #0]
  400c50:	4630      	mov	r0, r6
  400c52:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400c56:	2201      	movs	r2, #1
  400c58:	4623      	mov	r3, r4
  400c5a:	47a8      	blx	r5
	controle = true;
  400c5c:	2201      	movs	r2, #1
  400c5e:	4b04      	ldr	r3, [pc, #16]	; (400c70 <TC0_Handler+0x94>)
  400c60:	701a      	strb	r2, [r3, #0]
	}else{
		pio_clear(PORT_LED_GREEN,MASK_LED_GREEN);
	}
	*/

}
  400c62:	b004      	add	sp, #16
  400c64:	bd70      	pop	{r4, r5, r6, pc}
  400c66:	bf00      	nop
  400c68:	40010000 	.word	0x40010000
  400c6c:	00400799 	.word	0x00400799
  400c70:	20000948 	.word	0x20000948
  400c74:	20000900 	.word	0x20000900
  400c78:	400e1200 	.word	0x400e1200
  400c7c:	00400349 	.word	0x00400349
  400c80:	400e0e00 	.word	0x400e0e00
  400c84:	0040027d 	.word	0x0040027d

00400c88 <config_uart>:
#define MASK_LED_BLUE	(1u << PIN_LED_BLUE)

/************************************************************************/
/* Configura UART                                                       */
/************************************************************************/
void config_uart(void){
  400c88:	b530      	push	{r4, r5, lr}
  400c8a:	b085      	sub	sp, #20
	
	/* configura pinos */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400c8c:	4816      	ldr	r0, [pc, #88]	; (400ce8 <config_uart+0x60>)
  400c8e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c92:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400c96:	4b15      	ldr	r3, [pc, #84]	; (400cec <config_uart+0x64>)
  400c98:	4798      	blx	r3
  400c9a:	2008      	movs	r0, #8
  400c9c:	4d14      	ldr	r5, [pc, #80]	; (400cf0 <config_uart+0x68>)
  400c9e:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400ca0:	4c14      	ldr	r4, [pc, #80]	; (400cf4 <config_uart+0x6c>)
  400ca2:	4b15      	ldr	r3, [pc, #84]	; (400cf8 <config_uart+0x70>)
  400ca4:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400ca6:	4a15      	ldr	r2, [pc, #84]	; (400cfc <config_uart+0x74>)
  400ca8:	4b15      	ldr	r3, [pc, #84]	; (400d00 <config_uart+0x78>)
  400caa:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400cac:	4a15      	ldr	r2, [pc, #84]	; (400d04 <config_uart+0x7c>)
  400cae:	4b16      	ldr	r3, [pc, #88]	; (400d08 <config_uart+0x80>)
  400cb0:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400cb2:	4b16      	ldr	r3, [pc, #88]	; (400d0c <config_uart+0x84>)
  400cb4:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400cb6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400cba:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400cbc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400cc0:	9303      	str	r3, [sp, #12]
  400cc2:	2008      	movs	r0, #8
  400cc4:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400cc6:	4620      	mov	r0, r4
  400cc8:	a901      	add	r1, sp, #4
  400cca:	4b11      	ldr	r3, [pc, #68]	; (400d10 <config_uart+0x88>)
  400ccc:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400cce:	4d11      	ldr	r5, [pc, #68]	; (400d14 <config_uart+0x8c>)
  400cd0:	682b      	ldr	r3, [r5, #0]
  400cd2:	6898      	ldr	r0, [r3, #8]
  400cd4:	2100      	movs	r1, #0
  400cd6:	4c10      	ldr	r4, [pc, #64]	; (400d18 <config_uart+0x90>)
  400cd8:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400cda:	682b      	ldr	r3, [r5, #0]
  400cdc:	6858      	ldr	r0, [r3, #4]
  400cde:	2100      	movs	r1, #0
  400ce0:	47a0      	blx	r4
		.paritytype = UART_MR_PAR_NO,
		.stopbits   = 0
	};
	
	stdio_serial_init((Usart *)CONF_UART, &uart_serial_options);
}
  400ce2:	b005      	add	sp, #20
  400ce4:	bd30      	pop	{r4, r5, pc}
  400ce6:	bf00      	nop
  400ce8:	400e0e00 	.word	0x400e0e00
  400cec:	0040049d 	.word	0x0040049d
  400cf0:	00400709 	.word	0x00400709
  400cf4:	400e0600 	.word	0x400e0600
  400cf8:	20000940 	.word	0x20000940
  400cfc:	00400b5d 	.word	0x00400b5d
  400d00:	2000093c 	.word	0x2000093c
  400d04:	00400ad5 	.word	0x00400ad5
  400d08:	20000938 	.word	0x20000938
  400d0c:	07270e00 	.word	0x07270e00
  400d10:	004007a1 	.word	0x004007a1
  400d14:	20000430 	.word	0x20000430
  400d18:	0040106d 	.word	0x0040106d

00400d1c <main>:

/************************************************************************/
/* Main                                                                 */
/************************************************************************/
int main(void)
{
  400d1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400d20:	b085      	sub	sp, #20
	uint8_t uc_key;

	/* Initialize the system */
	sysclk_init();
  400d22:	4f54      	ldr	r7, [pc, #336]	; (400e74 <main+0x158>)
  400d24:	47b8      	blx	r7
	board_init();
  400d26:	4b54      	ldr	r3, [pc, #336]	; (400e78 <main+0x15c>)
  400d28:	4798      	blx	r3

	/* Configure LED 1 */
	pmc_enable_periph_clk(ID_LED_BLUE);
  400d2a:	200b      	movs	r0, #11
  400d2c:	4d53      	ldr	r5, [pc, #332]	; (400e7c <main+0x160>)
  400d2e:	47a8      	blx	r5
	pio_set_output(PORT_LED_BLUE  , MASK_LED_BLUE	,1,0,0);
  400d30:	4e53      	ldr	r6, [pc, #332]	; (400e80 <main+0x164>)
  400d32:	2400      	movs	r4, #0
  400d34:	9400      	str	r4, [sp, #0]
  400d36:	4630      	mov	r0, r6
  400d38:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400d3c:	2201      	movs	r2, #1
  400d3e:	4623      	mov	r3, r4
  400d40:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 400ee8 <main+0x1cc>
  400d44:	47c0      	blx	r8

	/* Initialize debug console */
	config_uart();
  400d46:	4b4f      	ldr	r3, [pc, #316]	; (400e84 <main+0x168>)
  400d48:	4798      	blx	r3
	
	/* frase de boas vindas */
	puts(" ---------------------------- \n\r"
  400d4a:	484f      	ldr	r0, [pc, #316]	; (400e88 <main+0x16c>)
  400d4c:	f8df 9168 	ldr.w	r9, [pc, #360]	; 400eb8 <main+0x19c>
  400d50:	47c8      	blx	r9
/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
	puts(" 1 : exibe novamente esse menu \n\r"
  400d52:	484e      	ldr	r0, [pc, #312]	; (400e8c <main+0x170>)
  400d54:	47c8      	blx	r9
	
	/**************************/

	int speed = 8192;
	//Def leds
	pio_set_output(PORT_LED_GREEN,MASK_LED_GREEN,1,0,0);
  400d56:	9400      	str	r4, [sp, #0]
  400d58:	4630      	mov	r0, r6
  400d5a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d5e:	2201      	movs	r2, #1
  400d60:	4623      	mov	r3, r4
  400d62:	47c0      	blx	r8
	pmc_enable_periph_clk(ID_LED_GREEN);
  400d64:	200b      	movs	r0, #11
  400d66:	47a8      	blx	r5
	pio_clear(PORT_LED_GREEN, MASK_LED_GREEN);
  400d68:	4630      	mov	r0, r6
  400d6a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d6e:	4b48      	ldr	r3, [pc, #288]	; (400e90 <main+0x174>)
  400d70:	4798      	blx	r3
	/* Initialize the SAM system */
	sysclk_init();
  400d72:	47b8      	blx	r7
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400d74:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d78:	4b46      	ldr	r3, [pc, #280]	; (400e94 <main+0x178>)
  400d7a:	605a      	str	r2, [r3, #4]
	
	/*
	*	Ativa o clock do perifrico TC 0
	* 
	*/
	pmc_enable_periph_clk(ID_TC0);
  400d7c:	2017      	movs	r0, #23
  400d7e:	47a8      	blx	r5
	*	SLCK	= 32_768		(rtc)
	*
	* Uma opo para achar o valor do divisor  utilizar a funcao
	* tc_find_mck_divisor()
	*/
	tc_init(TC0,0,TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  400d80:	4d45      	ldr	r5, [pc, #276]	; (400e98 <main+0x17c>)
  400d82:	4628      	mov	r0, r5
  400d84:	4621      	mov	r1, r4
  400d86:	f244 0204 	movw	r2, #16388	; 0x4004
  400d8a:	4b44      	ldr	r3, [pc, #272]	; (400e9c <main+0x180>)
  400d8c:	4798      	blx	r3
	*	| /
	*	|-----------------> t
	*
	*
	*/
	tc_write_rc(TC0,0,8192);
  400d8e:	4628      	mov	r0, r5
  400d90:	4621      	mov	r1, r4
  400d92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400d96:	4b42      	ldr	r3, [pc, #264]	; (400ea0 <main+0x184>)
  400d98:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400d9a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400d9e:	4b41      	ldr	r3, [pc, #260]	; (400ea4 <main+0x188>)
  400da0:	601a      	str	r2, [r3, #0]
	*	#define TC_IER_CPCS  (0x1u << 4)	RC Compare 
	*	#define TC_IER_LDRAS (0x1u << 5)	RA Loading 
	*	#define TC_IER_LDRBS (0x1u << 6)	RB Loading 
	*	#define TC_IER_ETRGS (0x1u << 7)	External Trigger 
	*/
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  400da2:	4628      	mov	r0, r5
  400da4:	4621      	mov	r1, r4
  400da6:	2210      	movs	r2, #16
  400da8:	4b3f      	ldr	r3, [pc, #252]	; (400ea8 <main+0x18c>)
  400daa:	4798      	blx	r3
	
	tc_start(TC0,0);
  400dac:	4628      	mov	r0, r5
  400dae:	4621      	mov	r1, r4
  400db0:	4b3e      	ldr	r3, [pc, #248]	; (400eac <main+0x190>)
  400db2:	4798      	blx	r3
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
  400db4:	4d3e      	ldr	r5, [pc, #248]	; (400eb0 <main+0x194>)
  400db6:	4c3f      	ldr	r4, [pc, #252]	; (400eb4 <main+0x198>)
  400db8:	4620      	mov	r0, r4
  400dba:	f10d 010f 	add.w	r1, sp, #15
  400dbe:	47a8      	blx	r5
  400dc0:	2800      	cmp	r0, #0
  400dc2:	d1f9      	bne.n	400db8 <main+0x9c>
	
	
	
	while (1) {
		usart_serial_getchar((Usart *)CONSOLE_UART, &uc_key);	
		switch (uc_key) {
  400dc4:	f89d 100f 	ldrb.w	r1, [sp, #15]
  400dc8:	f1a1 0331 	sub.w	r3, r1, #49	; 0x31
  400dcc:	2b07      	cmp	r3, #7
  400dce:	d84d      	bhi.n	400e6c <main+0x150>
  400dd0:	e8df f003 	tbb	[pc, r3]
  400dd4:	160f0804 	.word	0x160f0804
  400dd8:	322b241d 	.word	0x322b241d
/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
	puts(" 1 : exibe novamente esse menu \n\r"
  400ddc:	482b      	ldr	r0, [pc, #172]	; (400e8c <main+0x170>)
  400dde:	4b36      	ldr	r3, [pc, #216]	; (400eb8 <main+0x19c>)
  400de0:	4798      	blx	r3
  400de2:	e7e9      	b.n	400db8 <main+0x9c>
		switch (uc_key) {
			case '1':
				display_menu();
				break;
			case '2':
				RGB[0] = true;
  400de4:	2201      	movs	r2, #1
  400de6:	4b35      	ldr	r3, [pc, #212]	; (400ebc <main+0x1a0>)
  400de8:	701a      	strb	r2, [r3, #0]
				puts("Led RED ON \n\r");
  400dea:	4835      	ldr	r0, [pc, #212]	; (400ec0 <main+0x1a4>)
  400dec:	4b32      	ldr	r3, [pc, #200]	; (400eb8 <main+0x19c>)
  400dee:	4798      	blx	r3
				break;
  400df0:	e7e2      	b.n	400db8 <main+0x9c>
			case '3' :
				RGB[1] = true;
  400df2:	2201      	movs	r2, #1
  400df4:	4b31      	ldr	r3, [pc, #196]	; (400ebc <main+0x1a0>)
  400df6:	705a      	strb	r2, [r3, #1]
				puts("Led GREEN ON \n\r");
  400df8:	4832      	ldr	r0, [pc, #200]	; (400ec4 <main+0x1a8>)
  400dfa:	4b2f      	ldr	r3, [pc, #188]	; (400eb8 <main+0x19c>)
  400dfc:	4798      	blx	r3
				break;
  400dfe:	e7db      	b.n	400db8 <main+0x9c>
			case '4' :
				RGB[2] = true;
  400e00:	2201      	movs	r2, #1
  400e02:	4b2e      	ldr	r3, [pc, #184]	; (400ebc <main+0x1a0>)
  400e04:	709a      	strb	r2, [r3, #2]
				puts("Led BLUE ON \n\r");
  400e06:	4830      	ldr	r0, [pc, #192]	; (400ec8 <main+0x1ac>)
  400e08:	4b2b      	ldr	r3, [pc, #172]	; (400eb8 <main+0x19c>)
  400e0a:	4798      	blx	r3
				break;
  400e0c:	e7d4      	b.n	400db8 <main+0x9c>
			case '5' :
				RGB[0] = false;
  400e0e:	2200      	movs	r2, #0
  400e10:	4b2a      	ldr	r3, [pc, #168]	; (400ebc <main+0x1a0>)
  400e12:	701a      	strb	r2, [r3, #0]
				puts("Led RED OFF \n\r");
  400e14:	482d      	ldr	r0, [pc, #180]	; (400ecc <main+0x1b0>)
  400e16:	4b28      	ldr	r3, [pc, #160]	; (400eb8 <main+0x19c>)
  400e18:	4798      	blx	r3
				break;
  400e1a:	e7cd      	b.n	400db8 <main+0x9c>
			case '6' :
				RGB[1] = false;
  400e1c:	2200      	movs	r2, #0
  400e1e:	4b27      	ldr	r3, [pc, #156]	; (400ebc <main+0x1a0>)
  400e20:	705a      	strb	r2, [r3, #1]
				puts("Led GREEN OFF \n\r");
  400e22:	482b      	ldr	r0, [pc, #172]	; (400ed0 <main+0x1b4>)
  400e24:	4b24      	ldr	r3, [pc, #144]	; (400eb8 <main+0x19c>)
  400e26:	4798      	blx	r3
				break;
  400e28:	e7c6      	b.n	400db8 <main+0x9c>
			case '7' :
				RGB[2] = false;
  400e2a:	2200      	movs	r2, #0
  400e2c:	4b23      	ldr	r3, [pc, #140]	; (400ebc <main+0x1a0>)
  400e2e:	709a      	strb	r2, [r3, #2]
				puts("Led BLUE OFF \n\r");
  400e30:	4828      	ldr	r0, [pc, #160]	; (400ed4 <main+0x1b8>)
  400e32:	4b21      	ldr	r3, [pc, #132]	; (400eb8 <main+0x19c>)
  400e34:	4798      	blx	r3
				break;
  400e36:	e7bf      	b.n	400db8 <main+0x9c>
  400e38:	4620      	mov	r0, r4
  400e3a:	f10d 010f 	add.w	r1, sp, #15
  400e3e:	47a8      	blx	r5
  400e40:	2800      	cmp	r0, #0
  400e42:	d1f9      	bne.n	400e38 <main+0x11c>
			case '8' :
			usart_serial_getchar((Usart *)CONSOLE_UART, &uc_key);
				puts("Digite a velocidade dos leds");
  400e44:	4824      	ldr	r0, [pc, #144]	; (400ed8 <main+0x1bc>)
  400e46:	4e1c      	ldr	r6, [pc, #112]	; (400eb8 <main+0x19c>)
  400e48:	47b0      	blx	r6
				tc_write_rc(TC0,0,tc_read_rc(TC0,0)*uc_key);
  400e4a:	4f13      	ldr	r7, [pc, #76]	; (400e98 <main+0x17c>)
  400e4c:	4638      	mov	r0, r7
  400e4e:	2100      	movs	r1, #0
  400e50:	4b22      	ldr	r3, [pc, #136]	; (400edc <main+0x1c0>)
  400e52:	4798      	blx	r3
  400e54:	f89d 200f 	ldrb.w	r2, [sp, #15]
  400e58:	fb02 f200 	mul.w	r2, r2, r0
  400e5c:	4638      	mov	r0, r7
  400e5e:	2100      	movs	r1, #0
  400e60:	4b0f      	ldr	r3, [pc, #60]	; (400ea0 <main+0x184>)
  400e62:	4798      	blx	r3
				puts(uc_key);
  400e64:	f89d 000f 	ldrb.w	r0, [sp, #15]
  400e68:	47b0      	blx	r6
				break;		
  400e6a:	e7a5      	b.n	400db8 <main+0x9c>
			default:
				printf("Opcao nao definida: %d \n\r", uc_key);
  400e6c:	481c      	ldr	r0, [pc, #112]	; (400ee0 <main+0x1c4>)
  400e6e:	4b1d      	ldr	r3, [pc, #116]	; (400ee4 <main+0x1c8>)
  400e70:	4798      	blx	r3
  400e72:	e7a1      	b.n	400db8 <main+0x9c>
  400e74:	00400129 	.word	0x00400129
  400e78:	00400219 	.word	0x00400219
  400e7c:	00400709 	.word	0x00400709
  400e80:	400e0e00 	.word	0x400e0e00
  400e84:	00400c89 	.word	0x00400c89
  400e88:	00403f14 	.word	0x00403f14
  400e8c:	00403f70 	.word	0x00403f70
  400e90:	0040027d 	.word	0x0040027d
  400e94:	400e1450 	.word	0x400e1450
  400e98:	40010000 	.word	0x40010000
  400e9c:	0040075d 	.word	0x0040075d
  400ea0:	00400789 	.word	0x00400789
  400ea4:	e000e100 	.word	0xe000e100
  400ea8:	00400791 	.word	0x00400791
  400eac:	00400779 	.word	0x00400779
  400eb0:	004007e9 	.word	0x004007e9
  400eb4:	400e0600 	.word	0x400e0600
  400eb8:	0040105d 	.word	0x0040105d
  400ebc:	20000900 	.word	0x20000900
  400ec0:	00404054 	.word	0x00404054
  400ec4:	00404064 	.word	0x00404064
  400ec8:	00404074 	.word	0x00404074
  400ecc:	00404084 	.word	0x00404084
  400ed0:	00404094 	.word	0x00404094
  400ed4:	004040a8 	.word	0x004040a8
  400ed8:	004040b8 	.word	0x004040b8
  400edc:	00400781 	.word	0x00400781
  400ee0:	004040d8 	.word	0x004040d8
  400ee4:	00400f3d 	.word	0x00400f3d
  400ee8:	00400349 	.word	0x00400349

00400eec <__libc_init_array>:
  400eec:	b570      	push	{r4, r5, r6, lr}
  400eee:	4e0f      	ldr	r6, [pc, #60]	; (400f2c <__libc_init_array+0x40>)
  400ef0:	4d0f      	ldr	r5, [pc, #60]	; (400f30 <__libc_init_array+0x44>)
  400ef2:	1b76      	subs	r6, r6, r5
  400ef4:	10b6      	asrs	r6, r6, #2
  400ef6:	bf18      	it	ne
  400ef8:	2400      	movne	r4, #0
  400efa:	d005      	beq.n	400f08 <__libc_init_array+0x1c>
  400efc:	3401      	adds	r4, #1
  400efe:	f855 3b04 	ldr.w	r3, [r5], #4
  400f02:	4798      	blx	r3
  400f04:	42a6      	cmp	r6, r4
  400f06:	d1f9      	bne.n	400efc <__libc_init_array+0x10>
  400f08:	4e0a      	ldr	r6, [pc, #40]	; (400f34 <__libc_init_array+0x48>)
  400f0a:	4d0b      	ldr	r5, [pc, #44]	; (400f38 <__libc_init_array+0x4c>)
  400f0c:	1b76      	subs	r6, r6, r5
  400f0e:	f003 f91f 	bl	404150 <_init>
  400f12:	10b6      	asrs	r6, r6, #2
  400f14:	bf18      	it	ne
  400f16:	2400      	movne	r4, #0
  400f18:	d006      	beq.n	400f28 <__libc_init_array+0x3c>
  400f1a:	3401      	adds	r4, #1
  400f1c:	f855 3b04 	ldr.w	r3, [r5], #4
  400f20:	4798      	blx	r3
  400f22:	42a6      	cmp	r6, r4
  400f24:	d1f9      	bne.n	400f1a <__libc_init_array+0x2e>
  400f26:	bd70      	pop	{r4, r5, r6, pc}
  400f28:	bd70      	pop	{r4, r5, r6, pc}
  400f2a:	bf00      	nop
  400f2c:	0040415c 	.word	0x0040415c
  400f30:	0040415c 	.word	0x0040415c
  400f34:	00404164 	.word	0x00404164
  400f38:	0040415c 	.word	0x0040415c

00400f3c <iprintf>:
  400f3c:	b40f      	push	{r0, r1, r2, r3}
  400f3e:	b500      	push	{lr}
  400f40:	4907      	ldr	r1, [pc, #28]	; (400f60 <iprintf+0x24>)
  400f42:	b083      	sub	sp, #12
  400f44:	ab04      	add	r3, sp, #16
  400f46:	6808      	ldr	r0, [r1, #0]
  400f48:	f853 2b04 	ldr.w	r2, [r3], #4
  400f4c:	6881      	ldr	r1, [r0, #8]
  400f4e:	9301      	str	r3, [sp, #4]
  400f50:	f000 f97a 	bl	401248 <_vfiprintf_r>
  400f54:	b003      	add	sp, #12
  400f56:	f85d eb04 	ldr.w	lr, [sp], #4
  400f5a:	b004      	add	sp, #16
  400f5c:	4770      	bx	lr
  400f5e:	bf00      	nop
  400f60:	20000430 	.word	0x20000430

00400f64 <memset>:
  400f64:	b470      	push	{r4, r5, r6}
  400f66:	0784      	lsls	r4, r0, #30
  400f68:	d046      	beq.n	400ff8 <memset+0x94>
  400f6a:	1e54      	subs	r4, r2, #1
  400f6c:	2a00      	cmp	r2, #0
  400f6e:	d041      	beq.n	400ff4 <memset+0x90>
  400f70:	b2cd      	uxtb	r5, r1
  400f72:	4603      	mov	r3, r0
  400f74:	e002      	b.n	400f7c <memset+0x18>
  400f76:	1e62      	subs	r2, r4, #1
  400f78:	b3e4      	cbz	r4, 400ff4 <memset+0x90>
  400f7a:	4614      	mov	r4, r2
  400f7c:	f803 5b01 	strb.w	r5, [r3], #1
  400f80:	079a      	lsls	r2, r3, #30
  400f82:	d1f8      	bne.n	400f76 <memset+0x12>
  400f84:	2c03      	cmp	r4, #3
  400f86:	d92e      	bls.n	400fe6 <memset+0x82>
  400f88:	b2cd      	uxtb	r5, r1
  400f8a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400f8e:	2c0f      	cmp	r4, #15
  400f90:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400f94:	d919      	bls.n	400fca <memset+0x66>
  400f96:	f103 0210 	add.w	r2, r3, #16
  400f9a:	4626      	mov	r6, r4
  400f9c:	3e10      	subs	r6, #16
  400f9e:	2e0f      	cmp	r6, #15
  400fa0:	f842 5c10 	str.w	r5, [r2, #-16]
  400fa4:	f842 5c0c 	str.w	r5, [r2, #-12]
  400fa8:	f842 5c08 	str.w	r5, [r2, #-8]
  400fac:	f842 5c04 	str.w	r5, [r2, #-4]
  400fb0:	f102 0210 	add.w	r2, r2, #16
  400fb4:	d8f2      	bhi.n	400f9c <memset+0x38>
  400fb6:	f1a4 0210 	sub.w	r2, r4, #16
  400fba:	f022 020f 	bic.w	r2, r2, #15
  400fbe:	f004 040f 	and.w	r4, r4, #15
  400fc2:	3210      	adds	r2, #16
  400fc4:	2c03      	cmp	r4, #3
  400fc6:	4413      	add	r3, r2
  400fc8:	d90d      	bls.n	400fe6 <memset+0x82>
  400fca:	461e      	mov	r6, r3
  400fcc:	4622      	mov	r2, r4
  400fce:	3a04      	subs	r2, #4
  400fd0:	2a03      	cmp	r2, #3
  400fd2:	f846 5b04 	str.w	r5, [r6], #4
  400fd6:	d8fa      	bhi.n	400fce <memset+0x6a>
  400fd8:	1f22      	subs	r2, r4, #4
  400fda:	f022 0203 	bic.w	r2, r2, #3
  400fde:	3204      	adds	r2, #4
  400fe0:	4413      	add	r3, r2
  400fe2:	f004 0403 	and.w	r4, r4, #3
  400fe6:	b12c      	cbz	r4, 400ff4 <memset+0x90>
  400fe8:	b2c9      	uxtb	r1, r1
  400fea:	441c      	add	r4, r3
  400fec:	f803 1b01 	strb.w	r1, [r3], #1
  400ff0:	42a3      	cmp	r3, r4
  400ff2:	d1fb      	bne.n	400fec <memset+0x88>
  400ff4:	bc70      	pop	{r4, r5, r6}
  400ff6:	4770      	bx	lr
  400ff8:	4614      	mov	r4, r2
  400ffa:	4603      	mov	r3, r0
  400ffc:	e7c2      	b.n	400f84 <memset+0x20>
  400ffe:	bf00      	nop

00401000 <_puts_r>:
  401000:	b5f0      	push	{r4, r5, r6, r7, lr}
  401002:	4604      	mov	r4, r0
  401004:	b089      	sub	sp, #36	; 0x24
  401006:	4608      	mov	r0, r1
  401008:	460d      	mov	r5, r1
  40100a:	f000 f8b3 	bl	401174 <strlen>
  40100e:	68a3      	ldr	r3, [r4, #8]
  401010:	4f11      	ldr	r7, [pc, #68]	; (401058 <_puts_r+0x58>)
  401012:	899a      	ldrh	r2, [r3, #12]
  401014:	9504      	str	r5, [sp, #16]
  401016:	2102      	movs	r1, #2
  401018:	f100 0e01 	add.w	lr, r0, #1
  40101c:	2601      	movs	r6, #1
  40101e:	ad04      	add	r5, sp, #16
  401020:	9102      	str	r1, [sp, #8]
  401022:	0491      	lsls	r1, r2, #18
  401024:	9005      	str	r0, [sp, #20]
  401026:	f8cd e00c 	str.w	lr, [sp, #12]
  40102a:	9706      	str	r7, [sp, #24]
  40102c:	9607      	str	r6, [sp, #28]
  40102e:	9501      	str	r5, [sp, #4]
  401030:	d406      	bmi.n	401040 <_puts_r+0x40>
  401032:	6e59      	ldr	r1, [r3, #100]	; 0x64
  401034:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401038:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40103c:	819a      	strh	r2, [r3, #12]
  40103e:	6659      	str	r1, [r3, #100]	; 0x64
  401040:	4620      	mov	r0, r4
  401042:	4619      	mov	r1, r3
  401044:	aa01      	add	r2, sp, #4
  401046:	f001 faa3 	bl	402590 <__sfvwrite_r>
  40104a:	2800      	cmp	r0, #0
  40104c:	bf14      	ite	ne
  40104e:	f04f 30ff 	movne.w	r0, #4294967295
  401052:	200a      	moveq	r0, #10
  401054:	b009      	add	sp, #36	; 0x24
  401056:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401058:	004040fc 	.word	0x004040fc

0040105c <puts>:
  40105c:	4b02      	ldr	r3, [pc, #8]	; (401068 <puts+0xc>)
  40105e:	4601      	mov	r1, r0
  401060:	6818      	ldr	r0, [r3, #0]
  401062:	f7ff bfcd 	b.w	401000 <_puts_r>
  401066:	bf00      	nop
  401068:	20000430 	.word	0x20000430

0040106c <setbuf>:
  40106c:	2900      	cmp	r1, #0
  40106e:	bf0c      	ite	eq
  401070:	2202      	moveq	r2, #2
  401072:	2200      	movne	r2, #0
  401074:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401078:	f000 b800 	b.w	40107c <setvbuf>

0040107c <setvbuf>:
  40107c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401080:	4c3a      	ldr	r4, [pc, #232]	; (40116c <setvbuf+0xf0>)
  401082:	6826      	ldr	r6, [r4, #0]
  401084:	460d      	mov	r5, r1
  401086:	4604      	mov	r4, r0
  401088:	4690      	mov	r8, r2
  40108a:	461f      	mov	r7, r3
  40108c:	b116      	cbz	r6, 401094 <setvbuf+0x18>
  40108e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401090:	2b00      	cmp	r3, #0
  401092:	d03c      	beq.n	40110e <setvbuf+0x92>
  401094:	f1b8 0f02 	cmp.w	r8, #2
  401098:	d82f      	bhi.n	4010fa <setvbuf+0x7e>
  40109a:	2f00      	cmp	r7, #0
  40109c:	db2d      	blt.n	4010fa <setvbuf+0x7e>
  40109e:	4621      	mov	r1, r4
  4010a0:	4630      	mov	r0, r6
  4010a2:	f001 f831 	bl	402108 <_fflush_r>
  4010a6:	89a1      	ldrh	r1, [r4, #12]
  4010a8:	2300      	movs	r3, #0
  4010aa:	6063      	str	r3, [r4, #4]
  4010ac:	61a3      	str	r3, [r4, #24]
  4010ae:	060b      	lsls	r3, r1, #24
  4010b0:	d427      	bmi.n	401102 <setvbuf+0x86>
  4010b2:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  4010b6:	b289      	uxth	r1, r1
  4010b8:	f1b8 0f02 	cmp.w	r8, #2
  4010bc:	81a1      	strh	r1, [r4, #12]
  4010be:	d02a      	beq.n	401116 <setvbuf+0x9a>
  4010c0:	2d00      	cmp	r5, #0
  4010c2:	d036      	beq.n	401132 <setvbuf+0xb6>
  4010c4:	f1b8 0f01 	cmp.w	r8, #1
  4010c8:	d011      	beq.n	4010ee <setvbuf+0x72>
  4010ca:	b289      	uxth	r1, r1
  4010cc:	f001 0008 	and.w	r0, r1, #8
  4010d0:	4b27      	ldr	r3, [pc, #156]	; (401170 <setvbuf+0xf4>)
  4010d2:	63f3      	str	r3, [r6, #60]	; 0x3c
  4010d4:	b280      	uxth	r0, r0
  4010d6:	6025      	str	r5, [r4, #0]
  4010d8:	6125      	str	r5, [r4, #16]
  4010da:	6167      	str	r7, [r4, #20]
  4010dc:	b178      	cbz	r0, 4010fe <setvbuf+0x82>
  4010de:	f011 0f03 	tst.w	r1, #3
  4010e2:	bf18      	it	ne
  4010e4:	2700      	movne	r7, #0
  4010e6:	60a7      	str	r7, [r4, #8]
  4010e8:	2000      	movs	r0, #0
  4010ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010ee:	f041 0101 	orr.w	r1, r1, #1
  4010f2:	427b      	negs	r3, r7
  4010f4:	81a1      	strh	r1, [r4, #12]
  4010f6:	61a3      	str	r3, [r4, #24]
  4010f8:	e7e7      	b.n	4010ca <setvbuf+0x4e>
  4010fa:	f04f 30ff 	mov.w	r0, #4294967295
  4010fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401102:	6921      	ldr	r1, [r4, #16]
  401104:	4630      	mov	r0, r6
  401106:	f001 f96b 	bl	4023e0 <_free_r>
  40110a:	89a1      	ldrh	r1, [r4, #12]
  40110c:	e7d1      	b.n	4010b2 <setvbuf+0x36>
  40110e:	4630      	mov	r0, r6
  401110:	f001 f88e 	bl	402230 <__sinit>
  401114:	e7be      	b.n	401094 <setvbuf+0x18>
  401116:	2000      	movs	r0, #0
  401118:	f104 0343 	add.w	r3, r4, #67	; 0x43
  40111c:	f041 0102 	orr.w	r1, r1, #2
  401120:	2500      	movs	r5, #0
  401122:	2201      	movs	r2, #1
  401124:	81a1      	strh	r1, [r4, #12]
  401126:	60a5      	str	r5, [r4, #8]
  401128:	6023      	str	r3, [r4, #0]
  40112a:	6123      	str	r3, [r4, #16]
  40112c:	6162      	str	r2, [r4, #20]
  40112e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401132:	2f00      	cmp	r7, #0
  401134:	bf08      	it	eq
  401136:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  40113a:	4638      	mov	r0, r7
  40113c:	f001 fc58 	bl	4029f0 <malloc>
  401140:	4605      	mov	r5, r0
  401142:	b128      	cbz	r0, 401150 <setvbuf+0xd4>
  401144:	89a1      	ldrh	r1, [r4, #12]
  401146:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40114a:	b289      	uxth	r1, r1
  40114c:	81a1      	strh	r1, [r4, #12]
  40114e:	e7b9      	b.n	4010c4 <setvbuf+0x48>
  401150:	f44f 6080 	mov.w	r0, #1024	; 0x400
  401154:	f001 fc4c 	bl	4029f0 <malloc>
  401158:	4605      	mov	r5, r0
  40115a:	b918      	cbnz	r0, 401164 <setvbuf+0xe8>
  40115c:	89a1      	ldrh	r1, [r4, #12]
  40115e:	f04f 30ff 	mov.w	r0, #4294967295
  401162:	e7d9      	b.n	401118 <setvbuf+0x9c>
  401164:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401168:	e7ec      	b.n	401144 <setvbuf+0xc8>
  40116a:	bf00      	nop
  40116c:	20000430 	.word	0x20000430
  401170:	00402135 	.word	0x00402135

00401174 <strlen>:
  401174:	f020 0103 	bic.w	r1, r0, #3
  401178:	f010 0003 	ands.w	r0, r0, #3
  40117c:	f1c0 0000 	rsb	r0, r0, #0
  401180:	f851 3b04 	ldr.w	r3, [r1], #4
  401184:	f100 0c04 	add.w	ip, r0, #4
  401188:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40118c:	f06f 0200 	mvn.w	r2, #0
  401190:	bf1c      	itt	ne
  401192:	fa22 f20c 	lsrne.w	r2, r2, ip
  401196:	4313      	orrne	r3, r2
  401198:	f04f 0c01 	mov.w	ip, #1
  40119c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4011a0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4011a4:	eba3 020c 	sub.w	r2, r3, ip
  4011a8:	ea22 0203 	bic.w	r2, r2, r3
  4011ac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4011b0:	bf04      	itt	eq
  4011b2:	f851 3b04 	ldreq.w	r3, [r1], #4
  4011b6:	3004      	addeq	r0, #4
  4011b8:	d0f4      	beq.n	4011a4 <strlen+0x30>
  4011ba:	f1c2 0100 	rsb	r1, r2, #0
  4011be:	ea02 0201 	and.w	r2, r2, r1
  4011c2:	fab2 f282 	clz	r2, r2
  4011c6:	f1c2 021f 	rsb	r2, r2, #31
  4011ca:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4011ce:	4770      	bx	lr

004011d0 <__sprint_r.part.0>:
  4011d0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4011d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4011d6:	049c      	lsls	r4, r3, #18
  4011d8:	460f      	mov	r7, r1
  4011da:	4692      	mov	sl, r2
  4011dc:	d52b      	bpl.n	401236 <__sprint_r.part.0+0x66>
  4011de:	6893      	ldr	r3, [r2, #8]
  4011e0:	6812      	ldr	r2, [r2, #0]
  4011e2:	b333      	cbz	r3, 401232 <__sprint_r.part.0+0x62>
  4011e4:	4680      	mov	r8, r0
  4011e6:	f102 0908 	add.w	r9, r2, #8
  4011ea:	e919 0060 	ldmdb	r9, {r5, r6}
  4011ee:	08b6      	lsrs	r6, r6, #2
  4011f0:	d017      	beq.n	401222 <__sprint_r.part.0+0x52>
  4011f2:	3d04      	subs	r5, #4
  4011f4:	2400      	movs	r4, #0
  4011f6:	e001      	b.n	4011fc <__sprint_r.part.0+0x2c>
  4011f8:	42a6      	cmp	r6, r4
  4011fa:	d010      	beq.n	40121e <__sprint_r.part.0+0x4e>
  4011fc:	4640      	mov	r0, r8
  4011fe:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401202:	463a      	mov	r2, r7
  401204:	f001 f88c 	bl	402320 <_fputwc_r>
  401208:	1c43      	adds	r3, r0, #1
  40120a:	f104 0401 	add.w	r4, r4, #1
  40120e:	d1f3      	bne.n	4011f8 <__sprint_r.part.0+0x28>
  401210:	2300      	movs	r3, #0
  401212:	f8ca 3008 	str.w	r3, [sl, #8]
  401216:	f8ca 3004 	str.w	r3, [sl, #4]
  40121a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40121e:	f8da 3008 	ldr.w	r3, [sl, #8]
  401222:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  401226:	f8ca 3008 	str.w	r3, [sl, #8]
  40122a:	f109 0908 	add.w	r9, r9, #8
  40122e:	2b00      	cmp	r3, #0
  401230:	d1db      	bne.n	4011ea <__sprint_r.part.0+0x1a>
  401232:	2000      	movs	r0, #0
  401234:	e7ec      	b.n	401210 <__sprint_r.part.0+0x40>
  401236:	f001 f9ab 	bl	402590 <__sfvwrite_r>
  40123a:	2300      	movs	r3, #0
  40123c:	f8ca 3008 	str.w	r3, [sl, #8]
  401240:	f8ca 3004 	str.w	r3, [sl, #4]
  401244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401248 <_vfiprintf_r>:
  401248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40124c:	b0ab      	sub	sp, #172	; 0xac
  40124e:	461c      	mov	r4, r3
  401250:	9100      	str	r1, [sp, #0]
  401252:	4693      	mov	fp, r2
  401254:	9304      	str	r3, [sp, #16]
  401256:	9001      	str	r0, [sp, #4]
  401258:	b118      	cbz	r0, 401262 <_vfiprintf_r+0x1a>
  40125a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40125c:	2b00      	cmp	r3, #0
  40125e:	f000 80e3 	beq.w	401428 <_vfiprintf_r+0x1e0>
  401262:	9b00      	ldr	r3, [sp, #0]
  401264:	8999      	ldrh	r1, [r3, #12]
  401266:	b28a      	uxth	r2, r1
  401268:	0490      	lsls	r0, r2, #18
  40126a:	d408      	bmi.n	40127e <_vfiprintf_r+0x36>
  40126c:	4618      	mov	r0, r3
  40126e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  401270:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  401274:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401278:	8182      	strh	r2, [r0, #12]
  40127a:	6643      	str	r3, [r0, #100]	; 0x64
  40127c:	b292      	uxth	r2, r2
  40127e:	0711      	lsls	r1, r2, #28
  401280:	f140 80b2 	bpl.w	4013e8 <_vfiprintf_r+0x1a0>
  401284:	9b00      	ldr	r3, [sp, #0]
  401286:	691b      	ldr	r3, [r3, #16]
  401288:	2b00      	cmp	r3, #0
  40128a:	f000 80ad 	beq.w	4013e8 <_vfiprintf_r+0x1a0>
  40128e:	f002 021a 	and.w	r2, r2, #26
  401292:	2a0a      	cmp	r2, #10
  401294:	f000 80b4 	beq.w	401400 <_vfiprintf_r+0x1b8>
  401298:	2300      	movs	r3, #0
  40129a:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  40129e:	9309      	str	r3, [sp, #36]	; 0x24
  4012a0:	930f      	str	r3, [sp, #60]	; 0x3c
  4012a2:	930e      	str	r3, [sp, #56]	; 0x38
  4012a4:	9302      	str	r3, [sp, #8]
  4012a6:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  4012aa:	4654      	mov	r4, sl
  4012ac:	f89b 3000 	ldrb.w	r3, [fp]
  4012b0:	2b00      	cmp	r3, #0
  4012b2:	f000 84a3 	beq.w	401bfc <_vfiprintf_r+0x9b4>
  4012b6:	2b25      	cmp	r3, #37	; 0x25
  4012b8:	f000 84a0 	beq.w	401bfc <_vfiprintf_r+0x9b4>
  4012bc:	465a      	mov	r2, fp
  4012be:	e001      	b.n	4012c4 <_vfiprintf_r+0x7c>
  4012c0:	2b25      	cmp	r3, #37	; 0x25
  4012c2:	d003      	beq.n	4012cc <_vfiprintf_r+0x84>
  4012c4:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4012c8:	2b00      	cmp	r3, #0
  4012ca:	d1f9      	bne.n	4012c0 <_vfiprintf_r+0x78>
  4012cc:	ebcb 0602 	rsb	r6, fp, r2
  4012d0:	4615      	mov	r5, r2
  4012d2:	b196      	cbz	r6, 4012fa <_vfiprintf_r+0xb2>
  4012d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4012d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4012d8:	f8c4 b000 	str.w	fp, [r4]
  4012dc:	3301      	adds	r3, #1
  4012de:	4432      	add	r2, r6
  4012e0:	2b07      	cmp	r3, #7
  4012e2:	6066      	str	r6, [r4, #4]
  4012e4:	920f      	str	r2, [sp, #60]	; 0x3c
  4012e6:	930e      	str	r3, [sp, #56]	; 0x38
  4012e8:	dd79      	ble.n	4013de <_vfiprintf_r+0x196>
  4012ea:	2a00      	cmp	r2, #0
  4012ec:	f040 84af 	bne.w	401c4e <_vfiprintf_r+0xa06>
  4012f0:	9b02      	ldr	r3, [sp, #8]
  4012f2:	920e      	str	r2, [sp, #56]	; 0x38
  4012f4:	4433      	add	r3, r6
  4012f6:	4654      	mov	r4, sl
  4012f8:	9302      	str	r3, [sp, #8]
  4012fa:	782b      	ldrb	r3, [r5, #0]
  4012fc:	2b00      	cmp	r3, #0
  4012fe:	f000 8360 	beq.w	4019c2 <_vfiprintf_r+0x77a>
  401302:	2100      	movs	r1, #0
  401304:	f04f 0300 	mov.w	r3, #0
  401308:	f04f 3cff 	mov.w	ip, #4294967295
  40130c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401310:	1c68      	adds	r0, r5, #1
  401312:	786b      	ldrb	r3, [r5, #1]
  401314:	4688      	mov	r8, r1
  401316:	460d      	mov	r5, r1
  401318:	4666      	mov	r6, ip
  40131a:	f100 0b01 	add.w	fp, r0, #1
  40131e:	f1a3 0220 	sub.w	r2, r3, #32
  401322:	2a58      	cmp	r2, #88	; 0x58
  401324:	f200 82ab 	bhi.w	40187e <_vfiprintf_r+0x636>
  401328:	e8df f012 	tbh	[pc, r2, lsl #1]
  40132c:	02a9029b 	.word	0x02a9029b
  401330:	02a302a9 	.word	0x02a302a9
  401334:	02a902a9 	.word	0x02a902a9
  401338:	02a902a9 	.word	0x02a902a9
  40133c:	02a902a9 	.word	0x02a902a9
  401340:	02620255 	.word	0x02620255
  401344:	010d02a9 	.word	0x010d02a9
  401348:	02a9026e 	.word	0x02a9026e
  40134c:	012f0129 	.word	0x012f0129
  401350:	012f012f 	.word	0x012f012f
  401354:	012f012f 	.word	0x012f012f
  401358:	012f012f 	.word	0x012f012f
  40135c:	012f012f 	.word	0x012f012f
  401360:	02a902a9 	.word	0x02a902a9
  401364:	02a902a9 	.word	0x02a902a9
  401368:	02a902a9 	.word	0x02a902a9
  40136c:	02a902a9 	.word	0x02a902a9
  401370:	02a902a9 	.word	0x02a902a9
  401374:	02a9013d 	.word	0x02a9013d
  401378:	02a902a9 	.word	0x02a902a9
  40137c:	02a902a9 	.word	0x02a902a9
  401380:	02a902a9 	.word	0x02a902a9
  401384:	02a902a9 	.word	0x02a902a9
  401388:	017402a9 	.word	0x017402a9
  40138c:	02a902a9 	.word	0x02a902a9
  401390:	02a902a9 	.word	0x02a902a9
  401394:	018b02a9 	.word	0x018b02a9
  401398:	02a902a9 	.word	0x02a902a9
  40139c:	02a901a3 	.word	0x02a901a3
  4013a0:	02a902a9 	.word	0x02a902a9
  4013a4:	02a902a9 	.word	0x02a902a9
  4013a8:	02a902a9 	.word	0x02a902a9
  4013ac:	02a902a9 	.word	0x02a902a9
  4013b0:	01c702a9 	.word	0x01c702a9
  4013b4:	02a901da 	.word	0x02a901da
  4013b8:	02a902a9 	.word	0x02a902a9
  4013bc:	01da0123 	.word	0x01da0123
  4013c0:	02a902a9 	.word	0x02a902a9
  4013c4:	02a9024c 	.word	0x02a9024c
  4013c8:	0113028a 	.word	0x0113028a
  4013cc:	020701f3 	.word	0x020701f3
  4013d0:	020d02a9 	.word	0x020d02a9
  4013d4:	008102a9 	.word	0x008102a9
  4013d8:	02a902a9 	.word	0x02a902a9
  4013dc:	0233      	.short	0x0233
  4013de:	3408      	adds	r4, #8
  4013e0:	9b02      	ldr	r3, [sp, #8]
  4013e2:	4433      	add	r3, r6
  4013e4:	9302      	str	r3, [sp, #8]
  4013e6:	e788      	b.n	4012fa <_vfiprintf_r+0xb2>
  4013e8:	9801      	ldr	r0, [sp, #4]
  4013ea:	9900      	ldr	r1, [sp, #0]
  4013ec:	f000 fd70 	bl	401ed0 <__swsetup_r>
  4013f0:	b9a8      	cbnz	r0, 40141e <_vfiprintf_r+0x1d6>
  4013f2:	9b00      	ldr	r3, [sp, #0]
  4013f4:	899a      	ldrh	r2, [r3, #12]
  4013f6:	f002 021a 	and.w	r2, r2, #26
  4013fa:	2a0a      	cmp	r2, #10
  4013fc:	f47f af4c 	bne.w	401298 <_vfiprintf_r+0x50>
  401400:	9b00      	ldr	r3, [sp, #0]
  401402:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  401406:	2b00      	cmp	r3, #0
  401408:	f6ff af46 	blt.w	401298 <_vfiprintf_r+0x50>
  40140c:	9801      	ldr	r0, [sp, #4]
  40140e:	9900      	ldr	r1, [sp, #0]
  401410:	465a      	mov	r2, fp
  401412:	4623      	mov	r3, r4
  401414:	f000 fd20 	bl	401e58 <__sbprintf>
  401418:	b02b      	add	sp, #172	; 0xac
  40141a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40141e:	f04f 30ff 	mov.w	r0, #4294967295
  401422:	b02b      	add	sp, #172	; 0xac
  401424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401428:	f000 ff02 	bl	402230 <__sinit>
  40142c:	e719      	b.n	401262 <_vfiprintf_r+0x1a>
  40142e:	f018 0f20 	tst.w	r8, #32
  401432:	9503      	str	r5, [sp, #12]
  401434:	46b4      	mov	ip, r6
  401436:	f000 810c 	beq.w	401652 <_vfiprintf_r+0x40a>
  40143a:	9b04      	ldr	r3, [sp, #16]
  40143c:	3307      	adds	r3, #7
  40143e:	f023 0307 	bic.w	r3, r3, #7
  401442:	f103 0208 	add.w	r2, r3, #8
  401446:	e9d3 6700 	ldrd	r6, r7, [r3]
  40144a:	9204      	str	r2, [sp, #16]
  40144c:	2301      	movs	r3, #1
  40144e:	f04f 0200 	mov.w	r2, #0
  401452:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401456:	46e1      	mov	r9, ip
  401458:	2500      	movs	r5, #0
  40145a:	f1bc 0f00 	cmp.w	ip, #0
  40145e:	bfa8      	it	ge
  401460:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  401464:	ea56 0207 	orrs.w	r2, r6, r7
  401468:	f040 80c4 	bne.w	4015f4 <_vfiprintf_r+0x3ac>
  40146c:	f1bc 0f00 	cmp.w	ip, #0
  401470:	f000 8381 	beq.w	401b76 <_vfiprintf_r+0x92e>
  401474:	2b01      	cmp	r3, #1
  401476:	f000 80c5 	beq.w	401604 <_vfiprintf_r+0x3bc>
  40147a:	2b02      	cmp	r3, #2
  40147c:	f000 8387 	beq.w	401b8e <_vfiprintf_r+0x946>
  401480:	4651      	mov	r1, sl
  401482:	08f2      	lsrs	r2, r6, #3
  401484:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401488:	08f8      	lsrs	r0, r7, #3
  40148a:	f006 0307 	and.w	r3, r6, #7
  40148e:	4607      	mov	r7, r0
  401490:	4616      	mov	r6, r2
  401492:	3330      	adds	r3, #48	; 0x30
  401494:	ea56 0207 	orrs.w	r2, r6, r7
  401498:	f801 3d01 	strb.w	r3, [r1, #-1]!
  40149c:	d1f1      	bne.n	401482 <_vfiprintf_r+0x23a>
  40149e:	f018 0f01 	tst.w	r8, #1
  4014a2:	9107      	str	r1, [sp, #28]
  4014a4:	f040 83fc 	bne.w	401ca0 <_vfiprintf_r+0xa58>
  4014a8:	ebc1 090a 	rsb	r9, r1, sl
  4014ac:	45e1      	cmp	r9, ip
  4014ae:	464e      	mov	r6, r9
  4014b0:	bfb8      	it	lt
  4014b2:	4666      	movlt	r6, ip
  4014b4:	b105      	cbz	r5, 4014b8 <_vfiprintf_r+0x270>
  4014b6:	3601      	adds	r6, #1
  4014b8:	f018 0302 	ands.w	r3, r8, #2
  4014bc:	9305      	str	r3, [sp, #20]
  4014be:	bf18      	it	ne
  4014c0:	3602      	addne	r6, #2
  4014c2:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  4014c6:	9306      	str	r3, [sp, #24]
  4014c8:	f040 81fa 	bne.w	4018c0 <_vfiprintf_r+0x678>
  4014cc:	9b03      	ldr	r3, [sp, #12]
  4014ce:	1b9d      	subs	r5, r3, r6
  4014d0:	2d00      	cmp	r5, #0
  4014d2:	f340 81f5 	ble.w	4018c0 <_vfiprintf_r+0x678>
  4014d6:	2d10      	cmp	r5, #16
  4014d8:	f340 848c 	ble.w	401df4 <_vfiprintf_r+0xbac>
  4014dc:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4014e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4014e2:	4fc6      	ldr	r7, [pc, #792]	; (4017fc <_vfiprintf_r+0x5b4>)
  4014e4:	4620      	mov	r0, r4
  4014e6:	2310      	movs	r3, #16
  4014e8:	4664      	mov	r4, ip
  4014ea:	4671      	mov	r1, lr
  4014ec:	4684      	mov	ip, r0
  4014ee:	e007      	b.n	401500 <_vfiprintf_r+0x2b8>
  4014f0:	f101 0e02 	add.w	lr, r1, #2
  4014f4:	f10c 0c08 	add.w	ip, ip, #8
  4014f8:	4601      	mov	r1, r0
  4014fa:	3d10      	subs	r5, #16
  4014fc:	2d10      	cmp	r5, #16
  4014fe:	dd13      	ble.n	401528 <_vfiprintf_r+0x2e0>
  401500:	1c48      	adds	r0, r1, #1
  401502:	3210      	adds	r2, #16
  401504:	2807      	cmp	r0, #7
  401506:	920f      	str	r2, [sp, #60]	; 0x3c
  401508:	f8cc 7000 	str.w	r7, [ip]
  40150c:	f8cc 3004 	str.w	r3, [ip, #4]
  401510:	900e      	str	r0, [sp, #56]	; 0x38
  401512:	dded      	ble.n	4014f0 <_vfiprintf_r+0x2a8>
  401514:	2a00      	cmp	r2, #0
  401516:	f040 81c3 	bne.w	4018a0 <_vfiprintf_r+0x658>
  40151a:	3d10      	subs	r5, #16
  40151c:	2d10      	cmp	r5, #16
  40151e:	4611      	mov	r1, r2
  401520:	f04f 0e01 	mov.w	lr, #1
  401524:	46d4      	mov	ip, sl
  401526:	dceb      	bgt.n	401500 <_vfiprintf_r+0x2b8>
  401528:	4663      	mov	r3, ip
  40152a:	4671      	mov	r1, lr
  40152c:	46a4      	mov	ip, r4
  40152e:	461c      	mov	r4, r3
  401530:	442a      	add	r2, r5
  401532:	2907      	cmp	r1, #7
  401534:	920f      	str	r2, [sp, #60]	; 0x3c
  401536:	6027      	str	r7, [r4, #0]
  401538:	6065      	str	r5, [r4, #4]
  40153a:	910e      	str	r1, [sp, #56]	; 0x38
  40153c:	f300 8346 	bgt.w	401bcc <_vfiprintf_r+0x984>
  401540:	3408      	adds	r4, #8
  401542:	1c48      	adds	r0, r1, #1
  401544:	e1bf      	b.n	4018c6 <_vfiprintf_r+0x67e>
  401546:	4658      	mov	r0, fp
  401548:	f048 0804 	orr.w	r8, r8, #4
  40154c:	f89b 3000 	ldrb.w	r3, [fp]
  401550:	e6e3      	b.n	40131a <_vfiprintf_r+0xd2>
  401552:	f018 0320 	ands.w	r3, r8, #32
  401556:	9503      	str	r5, [sp, #12]
  401558:	46b4      	mov	ip, r6
  40155a:	d062      	beq.n	401622 <_vfiprintf_r+0x3da>
  40155c:	9b04      	ldr	r3, [sp, #16]
  40155e:	3307      	adds	r3, #7
  401560:	f023 0307 	bic.w	r3, r3, #7
  401564:	f103 0208 	add.w	r2, r3, #8
  401568:	e9d3 6700 	ldrd	r6, r7, [r3]
  40156c:	9204      	str	r2, [sp, #16]
  40156e:	2300      	movs	r3, #0
  401570:	e76d      	b.n	40144e <_vfiprintf_r+0x206>
  401572:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  401576:	f89b 3000 	ldrb.w	r3, [fp]
  40157a:	4658      	mov	r0, fp
  40157c:	e6cd      	b.n	40131a <_vfiprintf_r+0xd2>
  40157e:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  401582:	f89b 3000 	ldrb.w	r3, [fp]
  401586:	4658      	mov	r0, fp
  401588:	e6c7      	b.n	40131a <_vfiprintf_r+0xd2>
  40158a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40158e:	2500      	movs	r5, #0
  401590:	f81b 3b01 	ldrb.w	r3, [fp], #1
  401594:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401598:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40159c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4015a0:	2a09      	cmp	r2, #9
  4015a2:	d9f5      	bls.n	401590 <_vfiprintf_r+0x348>
  4015a4:	e6bb      	b.n	40131e <_vfiprintf_r+0xd6>
  4015a6:	f048 0810 	orr.w	r8, r8, #16
  4015aa:	f018 0f20 	tst.w	r8, #32
  4015ae:	9503      	str	r5, [sp, #12]
  4015b0:	46b4      	mov	ip, r6
  4015b2:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4015b6:	f000 809b 	beq.w	4016f0 <_vfiprintf_r+0x4a8>
  4015ba:	9904      	ldr	r1, [sp, #16]
  4015bc:	3107      	adds	r1, #7
  4015be:	f021 0107 	bic.w	r1, r1, #7
  4015c2:	e9d1 2300 	ldrd	r2, r3, [r1]
  4015c6:	3108      	adds	r1, #8
  4015c8:	9104      	str	r1, [sp, #16]
  4015ca:	4616      	mov	r6, r2
  4015cc:	461f      	mov	r7, r3
  4015ce:	2a00      	cmp	r2, #0
  4015d0:	f173 0300 	sbcs.w	r3, r3, #0
  4015d4:	f2c0 83a6 	blt.w	401d24 <_vfiprintf_r+0xadc>
  4015d8:	f1bc 0f00 	cmp.w	ip, #0
  4015dc:	bfa8      	it	ge
  4015de:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  4015e2:	ea56 0207 	orrs.w	r2, r6, r7
  4015e6:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  4015ea:	46e1      	mov	r9, ip
  4015ec:	f04f 0301 	mov.w	r3, #1
  4015f0:	f43f af3c 	beq.w	40146c <_vfiprintf_r+0x224>
  4015f4:	2b01      	cmp	r3, #1
  4015f6:	f47f af40 	bne.w	40147a <_vfiprintf_r+0x232>
  4015fa:	2f00      	cmp	r7, #0
  4015fc:	bf08      	it	eq
  4015fe:	2e0a      	cmpeq	r6, #10
  401600:	f080 8334 	bcs.w	401c6c <_vfiprintf_r+0xa24>
  401604:	ab2a      	add	r3, sp, #168	; 0xa8
  401606:	3630      	adds	r6, #48	; 0x30
  401608:	f803 6d41 	strb.w	r6, [r3, #-65]!
  40160c:	ebc3 090a 	rsb	r9, r3, sl
  401610:	9307      	str	r3, [sp, #28]
  401612:	e74b      	b.n	4014ac <_vfiprintf_r+0x264>
  401614:	f048 0810 	orr.w	r8, r8, #16
  401618:	f018 0320 	ands.w	r3, r8, #32
  40161c:	9503      	str	r5, [sp, #12]
  40161e:	46b4      	mov	ip, r6
  401620:	d19c      	bne.n	40155c <_vfiprintf_r+0x314>
  401622:	f018 0210 	ands.w	r2, r8, #16
  401626:	f040 82f7 	bne.w	401c18 <_vfiprintf_r+0x9d0>
  40162a:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  40162e:	f000 82f3 	beq.w	401c18 <_vfiprintf_r+0x9d0>
  401632:	9904      	ldr	r1, [sp, #16]
  401634:	4613      	mov	r3, r2
  401636:	460a      	mov	r2, r1
  401638:	3204      	adds	r2, #4
  40163a:	880e      	ldrh	r6, [r1, #0]
  40163c:	9204      	str	r2, [sp, #16]
  40163e:	2700      	movs	r7, #0
  401640:	e705      	b.n	40144e <_vfiprintf_r+0x206>
  401642:	f048 0810 	orr.w	r8, r8, #16
  401646:	f018 0f20 	tst.w	r8, #32
  40164a:	9503      	str	r5, [sp, #12]
  40164c:	46b4      	mov	ip, r6
  40164e:	f47f aef4 	bne.w	40143a <_vfiprintf_r+0x1f2>
  401652:	9a04      	ldr	r2, [sp, #16]
  401654:	f018 0f10 	tst.w	r8, #16
  401658:	4613      	mov	r3, r2
  40165a:	f040 82e4 	bne.w	401c26 <_vfiprintf_r+0x9de>
  40165e:	f018 0f40 	tst.w	r8, #64	; 0x40
  401662:	f000 82e0 	beq.w	401c26 <_vfiprintf_r+0x9de>
  401666:	8816      	ldrh	r6, [r2, #0]
  401668:	3204      	adds	r2, #4
  40166a:	2700      	movs	r7, #0
  40166c:	2301      	movs	r3, #1
  40166e:	9204      	str	r2, [sp, #16]
  401670:	e6ed      	b.n	40144e <_vfiprintf_r+0x206>
  401672:	4a63      	ldr	r2, [pc, #396]	; (401800 <_vfiprintf_r+0x5b8>)
  401674:	9503      	str	r5, [sp, #12]
  401676:	f018 0f20 	tst.w	r8, #32
  40167a:	46b4      	mov	ip, r6
  40167c:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401680:	9209      	str	r2, [sp, #36]	; 0x24
  401682:	f000 8090 	beq.w	4017a6 <_vfiprintf_r+0x55e>
  401686:	9a04      	ldr	r2, [sp, #16]
  401688:	3207      	adds	r2, #7
  40168a:	f022 0207 	bic.w	r2, r2, #7
  40168e:	e9d2 6700 	ldrd	r6, r7, [r2]
  401692:	f102 0108 	add.w	r1, r2, #8
  401696:	9104      	str	r1, [sp, #16]
  401698:	f018 0f01 	tst.w	r8, #1
  40169c:	f000 8290 	beq.w	401bc0 <_vfiprintf_r+0x978>
  4016a0:	ea56 0207 	orrs.w	r2, r6, r7
  4016a4:	f000 828c 	beq.w	401bc0 <_vfiprintf_r+0x978>
  4016a8:	2230      	movs	r2, #48	; 0x30
  4016aa:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  4016ae:	f048 0802 	orr.w	r8, r8, #2
  4016b2:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  4016b6:	2302      	movs	r3, #2
  4016b8:	e6c9      	b.n	40144e <_vfiprintf_r+0x206>
  4016ba:	9a04      	ldr	r2, [sp, #16]
  4016bc:	9503      	str	r5, [sp, #12]
  4016be:	6813      	ldr	r3, [r2, #0]
  4016c0:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  4016c4:	4613      	mov	r3, r2
  4016c6:	3304      	adds	r3, #4
  4016c8:	2601      	movs	r6, #1
  4016ca:	f04f 0100 	mov.w	r1, #0
  4016ce:	9304      	str	r3, [sp, #16]
  4016d0:	ab10      	add	r3, sp, #64	; 0x40
  4016d2:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4016d6:	46b1      	mov	r9, r6
  4016d8:	9307      	str	r3, [sp, #28]
  4016da:	f04f 0c00 	mov.w	ip, #0
  4016de:	e6eb      	b.n	4014b8 <_vfiprintf_r+0x270>
  4016e0:	f018 0f20 	tst.w	r8, #32
  4016e4:	9503      	str	r5, [sp, #12]
  4016e6:	46b4      	mov	ip, r6
  4016e8:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4016ec:	f47f af65 	bne.w	4015ba <_vfiprintf_r+0x372>
  4016f0:	f018 0f10 	tst.w	r8, #16
  4016f4:	f040 82a2 	bne.w	401c3c <_vfiprintf_r+0x9f4>
  4016f8:	f018 0f40 	tst.w	r8, #64	; 0x40
  4016fc:	f000 829e 	beq.w	401c3c <_vfiprintf_r+0x9f4>
  401700:	9904      	ldr	r1, [sp, #16]
  401702:	f9b1 6000 	ldrsh.w	r6, [r1]
  401706:	3104      	adds	r1, #4
  401708:	17f7      	asrs	r7, r6, #31
  40170a:	4632      	mov	r2, r6
  40170c:	463b      	mov	r3, r7
  40170e:	9104      	str	r1, [sp, #16]
  401710:	e75d      	b.n	4015ce <_vfiprintf_r+0x386>
  401712:	9904      	ldr	r1, [sp, #16]
  401714:	9503      	str	r5, [sp, #12]
  401716:	2330      	movs	r3, #48	; 0x30
  401718:	460a      	mov	r2, r1
  40171a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  40171e:	2378      	movs	r3, #120	; 0x78
  401720:	3204      	adds	r2, #4
  401722:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  401726:	4b37      	ldr	r3, [pc, #220]	; (401804 <_vfiprintf_r+0x5bc>)
  401728:	9309      	str	r3, [sp, #36]	; 0x24
  40172a:	46b4      	mov	ip, r6
  40172c:	f048 0802 	orr.w	r8, r8, #2
  401730:	680e      	ldr	r6, [r1, #0]
  401732:	9204      	str	r2, [sp, #16]
  401734:	2700      	movs	r7, #0
  401736:	2302      	movs	r3, #2
  401738:	e689      	b.n	40144e <_vfiprintf_r+0x206>
  40173a:	f048 0820 	orr.w	r8, r8, #32
  40173e:	f89b 3000 	ldrb.w	r3, [fp]
  401742:	4658      	mov	r0, fp
  401744:	e5e9      	b.n	40131a <_vfiprintf_r+0xd2>
  401746:	9a04      	ldr	r2, [sp, #16]
  401748:	9503      	str	r5, [sp, #12]
  40174a:	6813      	ldr	r3, [r2, #0]
  40174c:	9307      	str	r3, [sp, #28]
  40174e:	f04f 0100 	mov.w	r1, #0
  401752:	46b4      	mov	ip, r6
  401754:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401758:	1d16      	adds	r6, r2, #4
  40175a:	2b00      	cmp	r3, #0
  40175c:	f000 8350 	beq.w	401e00 <_vfiprintf_r+0xbb8>
  401760:	f1bc 0f00 	cmp.w	ip, #0
  401764:	f2c0 832a 	blt.w	401dbc <_vfiprintf_r+0xb74>
  401768:	9d07      	ldr	r5, [sp, #28]
  40176a:	f8cd c010 	str.w	ip, [sp, #16]
  40176e:	4662      	mov	r2, ip
  401770:	4628      	mov	r0, r5
  401772:	2100      	movs	r1, #0
  401774:	f001 fbd6 	bl	402f24 <memchr>
  401778:	f8dd c010 	ldr.w	ip, [sp, #16]
  40177c:	2800      	cmp	r0, #0
  40177e:	f000 8350 	beq.w	401e22 <_vfiprintf_r+0xbda>
  401782:	ebc5 0900 	rsb	r9, r5, r0
  401786:	9604      	str	r6, [sp, #16]
  401788:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  40178c:	f04f 0c00 	mov.w	ip, #0
  401790:	e68c      	b.n	4014ac <_vfiprintf_r+0x264>
  401792:	4a1c      	ldr	r2, [pc, #112]	; (401804 <_vfiprintf_r+0x5bc>)
  401794:	9503      	str	r5, [sp, #12]
  401796:	f018 0f20 	tst.w	r8, #32
  40179a:	46b4      	mov	ip, r6
  40179c:	9209      	str	r2, [sp, #36]	; 0x24
  40179e:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4017a2:	f47f af70 	bne.w	401686 <_vfiprintf_r+0x43e>
  4017a6:	9904      	ldr	r1, [sp, #16]
  4017a8:	f018 0f10 	tst.w	r8, #16
  4017ac:	460a      	mov	r2, r1
  4017ae:	f040 8240 	bne.w	401c32 <_vfiprintf_r+0x9ea>
  4017b2:	f018 0f40 	tst.w	r8, #64	; 0x40
  4017b6:	f000 823c 	beq.w	401c32 <_vfiprintf_r+0x9ea>
  4017ba:	3204      	adds	r2, #4
  4017bc:	880e      	ldrh	r6, [r1, #0]
  4017be:	9204      	str	r2, [sp, #16]
  4017c0:	2700      	movs	r7, #0
  4017c2:	e769      	b.n	401698 <_vfiprintf_r+0x450>
  4017c4:	f89b 3000 	ldrb.w	r3, [fp]
  4017c8:	2b6c      	cmp	r3, #108	; 0x6c
  4017ca:	f000 82ea 	beq.w	401da2 <_vfiprintf_r+0xb5a>
  4017ce:	f048 0810 	orr.w	r8, r8, #16
  4017d2:	4658      	mov	r0, fp
  4017d4:	e5a1      	b.n	40131a <_vfiprintf_r+0xd2>
  4017d6:	9a04      	ldr	r2, [sp, #16]
  4017d8:	6815      	ldr	r5, [r2, #0]
  4017da:	4613      	mov	r3, r2
  4017dc:	2d00      	cmp	r5, #0
  4017de:	f103 0304 	add.w	r3, r3, #4
  4017e2:	f2c0 82e6 	blt.w	401db2 <_vfiprintf_r+0xb6a>
  4017e6:	9304      	str	r3, [sp, #16]
  4017e8:	f89b 3000 	ldrb.w	r3, [fp]
  4017ec:	4658      	mov	r0, fp
  4017ee:	e594      	b.n	40131a <_vfiprintf_r+0xd2>
  4017f0:	f89b 3000 	ldrb.w	r3, [fp]
  4017f4:	4658      	mov	r0, fp
  4017f6:	212b      	movs	r1, #43	; 0x2b
  4017f8:	e58f      	b.n	40131a <_vfiprintf_r+0xd2>
  4017fa:	bf00      	nop
  4017fc:	00404140 	.word	0x00404140
  401800:	00404110 	.word	0x00404110
  401804:	00404124 	.word	0x00404124
  401808:	f89b 3000 	ldrb.w	r3, [fp]
  40180c:	2b2a      	cmp	r3, #42	; 0x2a
  40180e:	f10b 0001 	add.w	r0, fp, #1
  401812:	f000 830f 	beq.w	401e34 <_vfiprintf_r+0xbec>
  401816:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40181a:	2a09      	cmp	r2, #9
  40181c:	4683      	mov	fp, r0
  40181e:	f04f 0600 	mov.w	r6, #0
  401822:	f63f ad7c 	bhi.w	40131e <_vfiprintf_r+0xd6>
  401826:	f81b 3b01 	ldrb.w	r3, [fp], #1
  40182a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40182e:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  401832:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401836:	2a09      	cmp	r2, #9
  401838:	d9f5      	bls.n	401826 <_vfiprintf_r+0x5de>
  40183a:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  40183e:	e56e      	b.n	40131e <_vfiprintf_r+0xd6>
  401840:	f018 0f20 	tst.w	r8, #32
  401844:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401848:	f000 8283 	beq.w	401d52 <_vfiprintf_r+0xb0a>
  40184c:	9a04      	ldr	r2, [sp, #16]
  40184e:	9902      	ldr	r1, [sp, #8]
  401850:	6813      	ldr	r3, [r2, #0]
  401852:	17cf      	asrs	r7, r1, #31
  401854:	4608      	mov	r0, r1
  401856:	3204      	adds	r2, #4
  401858:	4639      	mov	r1, r7
  40185a:	9204      	str	r2, [sp, #16]
  40185c:	e9c3 0100 	strd	r0, r1, [r3]
  401860:	e524      	b.n	4012ac <_vfiprintf_r+0x64>
  401862:	4658      	mov	r0, fp
  401864:	f89b 3000 	ldrb.w	r3, [fp]
  401868:	2900      	cmp	r1, #0
  40186a:	f47f ad56 	bne.w	40131a <_vfiprintf_r+0xd2>
  40186e:	2120      	movs	r1, #32
  401870:	e553      	b.n	40131a <_vfiprintf_r+0xd2>
  401872:	f048 0801 	orr.w	r8, r8, #1
  401876:	4658      	mov	r0, fp
  401878:	f89b 3000 	ldrb.w	r3, [fp]
  40187c:	e54d      	b.n	40131a <_vfiprintf_r+0xd2>
  40187e:	9503      	str	r5, [sp, #12]
  401880:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401884:	2b00      	cmp	r3, #0
  401886:	f000 809c 	beq.w	4019c2 <_vfiprintf_r+0x77a>
  40188a:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40188e:	f04f 0300 	mov.w	r3, #0
  401892:	2601      	movs	r6, #1
  401894:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401898:	ab10      	add	r3, sp, #64	; 0x40
  40189a:	46b1      	mov	r9, r6
  40189c:	9307      	str	r3, [sp, #28]
  40189e:	e71c      	b.n	4016da <_vfiprintf_r+0x492>
  4018a0:	9801      	ldr	r0, [sp, #4]
  4018a2:	9900      	ldr	r1, [sp, #0]
  4018a4:	9308      	str	r3, [sp, #32]
  4018a6:	aa0d      	add	r2, sp, #52	; 0x34
  4018a8:	f7ff fc92 	bl	4011d0 <__sprint_r.part.0>
  4018ac:	2800      	cmp	r0, #0
  4018ae:	f040 808f 	bne.w	4019d0 <_vfiprintf_r+0x788>
  4018b2:	990e      	ldr	r1, [sp, #56]	; 0x38
  4018b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4018b6:	9b08      	ldr	r3, [sp, #32]
  4018b8:	f101 0e01 	add.w	lr, r1, #1
  4018bc:	46d4      	mov	ip, sl
  4018be:	e61c      	b.n	4014fa <_vfiprintf_r+0x2b2>
  4018c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4018c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4018c4:	1c48      	adds	r0, r1, #1
  4018c6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4018ca:	b16b      	cbz	r3, 4018e8 <_vfiprintf_r+0x6a0>
  4018cc:	3201      	adds	r2, #1
  4018ce:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  4018d2:	2101      	movs	r1, #1
  4018d4:	2807      	cmp	r0, #7
  4018d6:	920f      	str	r2, [sp, #60]	; 0x3c
  4018d8:	900e      	str	r0, [sp, #56]	; 0x38
  4018da:	6023      	str	r3, [r4, #0]
  4018dc:	6061      	str	r1, [r4, #4]
  4018de:	f300 8134 	bgt.w	401b4a <_vfiprintf_r+0x902>
  4018e2:	4601      	mov	r1, r0
  4018e4:	3408      	adds	r4, #8
  4018e6:	3001      	adds	r0, #1
  4018e8:	9b05      	ldr	r3, [sp, #20]
  4018ea:	b163      	cbz	r3, 401906 <_vfiprintf_r+0x6be>
  4018ec:	3202      	adds	r2, #2
  4018ee:	a90c      	add	r1, sp, #48	; 0x30
  4018f0:	2302      	movs	r3, #2
  4018f2:	2807      	cmp	r0, #7
  4018f4:	920f      	str	r2, [sp, #60]	; 0x3c
  4018f6:	900e      	str	r0, [sp, #56]	; 0x38
  4018f8:	e884 000a 	stmia.w	r4, {r1, r3}
  4018fc:	f300 8134 	bgt.w	401b68 <_vfiprintf_r+0x920>
  401900:	4601      	mov	r1, r0
  401902:	3408      	adds	r4, #8
  401904:	3001      	adds	r0, #1
  401906:	9b06      	ldr	r3, [sp, #24]
  401908:	2b80      	cmp	r3, #128	; 0x80
  40190a:	f000 80d4 	beq.w	401ab6 <_vfiprintf_r+0x86e>
  40190e:	ebc9 070c 	rsb	r7, r9, ip
  401912:	2f00      	cmp	r7, #0
  401914:	dd2b      	ble.n	40196e <_vfiprintf_r+0x726>
  401916:	2f10      	cmp	r7, #16
  401918:	4daa      	ldr	r5, [pc, #680]	; (401bc4 <_vfiprintf_r+0x97c>)
  40191a:	dd1f      	ble.n	40195c <_vfiprintf_r+0x714>
  40191c:	46a6      	mov	lr, r4
  40191e:	2310      	movs	r3, #16
  401920:	9c01      	ldr	r4, [sp, #4]
  401922:	e007      	b.n	401934 <_vfiprintf_r+0x6ec>
  401924:	f101 0c02 	add.w	ip, r1, #2
  401928:	f10e 0e08 	add.w	lr, lr, #8
  40192c:	4601      	mov	r1, r0
  40192e:	3f10      	subs	r7, #16
  401930:	2f10      	cmp	r7, #16
  401932:	dd11      	ble.n	401958 <_vfiprintf_r+0x710>
  401934:	1c48      	adds	r0, r1, #1
  401936:	3210      	adds	r2, #16
  401938:	2807      	cmp	r0, #7
  40193a:	920f      	str	r2, [sp, #60]	; 0x3c
  40193c:	f8ce 5000 	str.w	r5, [lr]
  401940:	f8ce 3004 	str.w	r3, [lr, #4]
  401944:	900e      	str	r0, [sp, #56]	; 0x38
  401946:	dded      	ble.n	401924 <_vfiprintf_r+0x6dc>
  401948:	bb6a      	cbnz	r2, 4019a6 <_vfiprintf_r+0x75e>
  40194a:	3f10      	subs	r7, #16
  40194c:	2f10      	cmp	r7, #16
  40194e:	f04f 0c01 	mov.w	ip, #1
  401952:	4611      	mov	r1, r2
  401954:	46d6      	mov	lr, sl
  401956:	dced      	bgt.n	401934 <_vfiprintf_r+0x6ec>
  401958:	4674      	mov	r4, lr
  40195a:	4660      	mov	r0, ip
  40195c:	443a      	add	r2, r7
  40195e:	2807      	cmp	r0, #7
  401960:	920f      	str	r2, [sp, #60]	; 0x3c
  401962:	e884 00a0 	stmia.w	r4, {r5, r7}
  401966:	900e      	str	r0, [sp, #56]	; 0x38
  401968:	dc3b      	bgt.n	4019e2 <_vfiprintf_r+0x79a>
  40196a:	3408      	adds	r4, #8
  40196c:	3001      	adds	r0, #1
  40196e:	eb02 0309 	add.w	r3, r2, r9
  401972:	9a07      	ldr	r2, [sp, #28]
  401974:	930f      	str	r3, [sp, #60]	; 0x3c
  401976:	2807      	cmp	r0, #7
  401978:	e884 0204 	stmia.w	r4, {r2, r9}
  40197c:	900e      	str	r0, [sp, #56]	; 0x38
  40197e:	dd3d      	ble.n	4019fc <_vfiprintf_r+0x7b4>
  401980:	2b00      	cmp	r3, #0
  401982:	f040 813e 	bne.w	401c02 <_vfiprintf_r+0x9ba>
  401986:	f018 0f04 	tst.w	r8, #4
  40198a:	930e      	str	r3, [sp, #56]	; 0x38
  40198c:	f040 812f 	bne.w	401bee <_vfiprintf_r+0x9a6>
  401990:	9b02      	ldr	r3, [sp, #8]
  401992:	9a03      	ldr	r2, [sp, #12]
  401994:	4296      	cmp	r6, r2
  401996:	bfac      	ite	ge
  401998:	199b      	addge	r3, r3, r6
  40199a:	189b      	addlt	r3, r3, r2
  40199c:	9302      	str	r3, [sp, #8]
  40199e:	2300      	movs	r3, #0
  4019a0:	930e      	str	r3, [sp, #56]	; 0x38
  4019a2:	4654      	mov	r4, sl
  4019a4:	e482      	b.n	4012ac <_vfiprintf_r+0x64>
  4019a6:	4620      	mov	r0, r4
  4019a8:	9900      	ldr	r1, [sp, #0]
  4019aa:	9305      	str	r3, [sp, #20]
  4019ac:	aa0d      	add	r2, sp, #52	; 0x34
  4019ae:	f7ff fc0f 	bl	4011d0 <__sprint_r.part.0>
  4019b2:	b968      	cbnz	r0, 4019d0 <_vfiprintf_r+0x788>
  4019b4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4019b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4019b8:	9b05      	ldr	r3, [sp, #20]
  4019ba:	f101 0c01 	add.w	ip, r1, #1
  4019be:	46d6      	mov	lr, sl
  4019c0:	e7b5      	b.n	40192e <_vfiprintf_r+0x6e6>
  4019c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4019c4:	b123      	cbz	r3, 4019d0 <_vfiprintf_r+0x788>
  4019c6:	9801      	ldr	r0, [sp, #4]
  4019c8:	9900      	ldr	r1, [sp, #0]
  4019ca:	aa0d      	add	r2, sp, #52	; 0x34
  4019cc:	f7ff fc00 	bl	4011d0 <__sprint_r.part.0>
  4019d0:	9b00      	ldr	r3, [sp, #0]
  4019d2:	899b      	ldrh	r3, [r3, #12]
  4019d4:	065b      	lsls	r3, r3, #25
  4019d6:	f53f ad22 	bmi.w	40141e <_vfiprintf_r+0x1d6>
  4019da:	9802      	ldr	r0, [sp, #8]
  4019dc:	b02b      	add	sp, #172	; 0xac
  4019de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4019e2:	2a00      	cmp	r2, #0
  4019e4:	f040 8191 	bne.w	401d0a <_vfiprintf_r+0xac2>
  4019e8:	2201      	movs	r2, #1
  4019ea:	9907      	ldr	r1, [sp, #28]
  4019ec:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  4019f0:	464b      	mov	r3, r9
  4019f2:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  4019f6:	911a      	str	r1, [sp, #104]	; 0x68
  4019f8:	920e      	str	r2, [sp, #56]	; 0x38
  4019fa:	4654      	mov	r4, sl
  4019fc:	f104 0208 	add.w	r2, r4, #8
  401a00:	f018 0f04 	tst.w	r8, #4
  401a04:	d039      	beq.n	401a7a <_vfiprintf_r+0x832>
  401a06:	9903      	ldr	r1, [sp, #12]
  401a08:	1b8d      	subs	r5, r1, r6
  401a0a:	2d00      	cmp	r5, #0
  401a0c:	dd35      	ble.n	401a7a <_vfiprintf_r+0x832>
  401a0e:	2d10      	cmp	r5, #16
  401a10:	f340 8202 	ble.w	401e18 <_vfiprintf_r+0xbd0>
  401a14:	980e      	ldr	r0, [sp, #56]	; 0x38
  401a16:	4f6c      	ldr	r7, [pc, #432]	; (401bc8 <_vfiprintf_r+0x980>)
  401a18:	f8dd 8004 	ldr.w	r8, [sp, #4]
  401a1c:	f8dd 9000 	ldr.w	r9, [sp]
  401a20:	2410      	movs	r4, #16
  401a22:	e006      	b.n	401a32 <_vfiprintf_r+0x7ea>
  401a24:	f100 0e02 	add.w	lr, r0, #2
  401a28:	3208      	adds	r2, #8
  401a2a:	4608      	mov	r0, r1
  401a2c:	3d10      	subs	r5, #16
  401a2e:	2d10      	cmp	r5, #16
  401a30:	dd10      	ble.n	401a54 <_vfiprintf_r+0x80c>
  401a32:	1c41      	adds	r1, r0, #1
  401a34:	3310      	adds	r3, #16
  401a36:	2907      	cmp	r1, #7
  401a38:	930f      	str	r3, [sp, #60]	; 0x3c
  401a3a:	6017      	str	r7, [r2, #0]
  401a3c:	6054      	str	r4, [r2, #4]
  401a3e:	910e      	str	r1, [sp, #56]	; 0x38
  401a40:	ddf0      	ble.n	401a24 <_vfiprintf_r+0x7dc>
  401a42:	2b00      	cmp	r3, #0
  401a44:	d12a      	bne.n	401a9c <_vfiprintf_r+0x854>
  401a46:	3d10      	subs	r5, #16
  401a48:	2d10      	cmp	r5, #16
  401a4a:	f04f 0e01 	mov.w	lr, #1
  401a4e:	4618      	mov	r0, r3
  401a50:	4652      	mov	r2, sl
  401a52:	dcee      	bgt.n	401a32 <_vfiprintf_r+0x7ea>
  401a54:	442b      	add	r3, r5
  401a56:	f1be 0f07 	cmp.w	lr, #7
  401a5a:	930f      	str	r3, [sp, #60]	; 0x3c
  401a5c:	6017      	str	r7, [r2, #0]
  401a5e:	6055      	str	r5, [r2, #4]
  401a60:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401a64:	dd09      	ble.n	401a7a <_vfiprintf_r+0x832>
  401a66:	2b00      	cmp	r3, #0
  401a68:	d092      	beq.n	401990 <_vfiprintf_r+0x748>
  401a6a:	9801      	ldr	r0, [sp, #4]
  401a6c:	9900      	ldr	r1, [sp, #0]
  401a6e:	aa0d      	add	r2, sp, #52	; 0x34
  401a70:	f7ff fbae 	bl	4011d0 <__sprint_r.part.0>
  401a74:	2800      	cmp	r0, #0
  401a76:	d1ab      	bne.n	4019d0 <_vfiprintf_r+0x788>
  401a78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401a7a:	9a02      	ldr	r2, [sp, #8]
  401a7c:	9903      	ldr	r1, [sp, #12]
  401a7e:	428e      	cmp	r6, r1
  401a80:	bfac      	ite	ge
  401a82:	1992      	addge	r2, r2, r6
  401a84:	1852      	addlt	r2, r2, r1
  401a86:	9202      	str	r2, [sp, #8]
  401a88:	2b00      	cmp	r3, #0
  401a8a:	d088      	beq.n	40199e <_vfiprintf_r+0x756>
  401a8c:	9801      	ldr	r0, [sp, #4]
  401a8e:	9900      	ldr	r1, [sp, #0]
  401a90:	aa0d      	add	r2, sp, #52	; 0x34
  401a92:	f7ff fb9d 	bl	4011d0 <__sprint_r.part.0>
  401a96:	2800      	cmp	r0, #0
  401a98:	d081      	beq.n	40199e <_vfiprintf_r+0x756>
  401a9a:	e799      	b.n	4019d0 <_vfiprintf_r+0x788>
  401a9c:	4640      	mov	r0, r8
  401a9e:	4649      	mov	r1, r9
  401aa0:	aa0d      	add	r2, sp, #52	; 0x34
  401aa2:	f7ff fb95 	bl	4011d0 <__sprint_r.part.0>
  401aa6:	2800      	cmp	r0, #0
  401aa8:	d192      	bne.n	4019d0 <_vfiprintf_r+0x788>
  401aaa:	980e      	ldr	r0, [sp, #56]	; 0x38
  401aac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401aae:	f100 0e01 	add.w	lr, r0, #1
  401ab2:	4652      	mov	r2, sl
  401ab4:	e7ba      	b.n	401a2c <_vfiprintf_r+0x7e4>
  401ab6:	9b03      	ldr	r3, [sp, #12]
  401ab8:	1b9f      	subs	r7, r3, r6
  401aba:	2f00      	cmp	r7, #0
  401abc:	f77f af27 	ble.w	40190e <_vfiprintf_r+0x6c6>
  401ac0:	2f10      	cmp	r7, #16
  401ac2:	4d40      	ldr	r5, [pc, #256]	; (401bc4 <_vfiprintf_r+0x97c>)
  401ac4:	f340 81b4 	ble.w	401e30 <_vfiprintf_r+0xbe8>
  401ac8:	4620      	mov	r0, r4
  401aca:	2310      	movs	r3, #16
  401acc:	4664      	mov	r4, ip
  401ace:	4684      	mov	ip, r0
  401ad0:	e007      	b.n	401ae2 <_vfiprintf_r+0x89a>
  401ad2:	f101 0e02 	add.w	lr, r1, #2
  401ad6:	f10c 0c08 	add.w	ip, ip, #8
  401ada:	4601      	mov	r1, r0
  401adc:	3f10      	subs	r7, #16
  401ade:	2f10      	cmp	r7, #16
  401ae0:	dd11      	ble.n	401b06 <_vfiprintf_r+0x8be>
  401ae2:	1c48      	adds	r0, r1, #1
  401ae4:	3210      	adds	r2, #16
  401ae6:	2807      	cmp	r0, #7
  401ae8:	920f      	str	r2, [sp, #60]	; 0x3c
  401aea:	f8cc 5000 	str.w	r5, [ip]
  401aee:	f8cc 3004 	str.w	r3, [ip, #4]
  401af2:	900e      	str	r0, [sp, #56]	; 0x38
  401af4:	dded      	ble.n	401ad2 <_vfiprintf_r+0x88a>
  401af6:	b9c2      	cbnz	r2, 401b2a <_vfiprintf_r+0x8e2>
  401af8:	3f10      	subs	r7, #16
  401afa:	2f10      	cmp	r7, #16
  401afc:	f04f 0e01 	mov.w	lr, #1
  401b00:	4611      	mov	r1, r2
  401b02:	46d4      	mov	ip, sl
  401b04:	dced      	bgt.n	401ae2 <_vfiprintf_r+0x89a>
  401b06:	4663      	mov	r3, ip
  401b08:	46a4      	mov	ip, r4
  401b0a:	461c      	mov	r4, r3
  401b0c:	443a      	add	r2, r7
  401b0e:	f1be 0f07 	cmp.w	lr, #7
  401b12:	920f      	str	r2, [sp, #60]	; 0x3c
  401b14:	e884 00a0 	stmia.w	r4, {r5, r7}
  401b18:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401b1c:	f300 80ef 	bgt.w	401cfe <_vfiprintf_r+0xab6>
  401b20:	3408      	adds	r4, #8
  401b22:	f10e 0001 	add.w	r0, lr, #1
  401b26:	4671      	mov	r1, lr
  401b28:	e6f1      	b.n	40190e <_vfiprintf_r+0x6c6>
  401b2a:	9801      	ldr	r0, [sp, #4]
  401b2c:	9900      	ldr	r1, [sp, #0]
  401b2e:	9305      	str	r3, [sp, #20]
  401b30:	aa0d      	add	r2, sp, #52	; 0x34
  401b32:	f7ff fb4d 	bl	4011d0 <__sprint_r.part.0>
  401b36:	2800      	cmp	r0, #0
  401b38:	f47f af4a 	bne.w	4019d0 <_vfiprintf_r+0x788>
  401b3c:	990e      	ldr	r1, [sp, #56]	; 0x38
  401b3e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401b40:	9b05      	ldr	r3, [sp, #20]
  401b42:	f101 0e01 	add.w	lr, r1, #1
  401b46:	46d4      	mov	ip, sl
  401b48:	e7c8      	b.n	401adc <_vfiprintf_r+0x894>
  401b4a:	2a00      	cmp	r2, #0
  401b4c:	f040 80c6 	bne.w	401cdc <_vfiprintf_r+0xa94>
  401b50:	9b05      	ldr	r3, [sp, #20]
  401b52:	2b00      	cmp	r3, #0
  401b54:	f000 8086 	beq.w	401c64 <_vfiprintf_r+0xa1c>
  401b58:	aa0c      	add	r2, sp, #48	; 0x30
  401b5a:	2302      	movs	r3, #2
  401b5c:	921a      	str	r2, [sp, #104]	; 0x68
  401b5e:	4608      	mov	r0, r1
  401b60:	931b      	str	r3, [sp, #108]	; 0x6c
  401b62:	461a      	mov	r2, r3
  401b64:	4654      	mov	r4, sl
  401b66:	e6cb      	b.n	401900 <_vfiprintf_r+0x6b8>
  401b68:	2a00      	cmp	r2, #0
  401b6a:	f040 80a6 	bne.w	401cba <_vfiprintf_r+0xa72>
  401b6e:	2001      	movs	r0, #1
  401b70:	4611      	mov	r1, r2
  401b72:	4654      	mov	r4, sl
  401b74:	e6c7      	b.n	401906 <_vfiprintf_r+0x6be>
  401b76:	bb03      	cbnz	r3, 401bba <_vfiprintf_r+0x972>
  401b78:	f018 0f01 	tst.w	r8, #1
  401b7c:	d01d      	beq.n	401bba <_vfiprintf_r+0x972>
  401b7e:	ab2a      	add	r3, sp, #168	; 0xa8
  401b80:	2230      	movs	r2, #48	; 0x30
  401b82:	f803 2d41 	strb.w	r2, [r3, #-65]!
  401b86:	ebc3 090a 	rsb	r9, r3, sl
  401b8a:	9307      	str	r3, [sp, #28]
  401b8c:	e48e      	b.n	4014ac <_vfiprintf_r+0x264>
  401b8e:	9809      	ldr	r0, [sp, #36]	; 0x24
  401b90:	46d1      	mov	r9, sl
  401b92:	0933      	lsrs	r3, r6, #4
  401b94:	f006 010f 	and.w	r1, r6, #15
  401b98:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401b9c:	093a      	lsrs	r2, r7, #4
  401b9e:	461e      	mov	r6, r3
  401ba0:	4617      	mov	r7, r2
  401ba2:	5c43      	ldrb	r3, [r0, r1]
  401ba4:	f809 3d01 	strb.w	r3, [r9, #-1]!
  401ba8:	ea56 0307 	orrs.w	r3, r6, r7
  401bac:	d1f1      	bne.n	401b92 <_vfiprintf_r+0x94a>
  401bae:	464b      	mov	r3, r9
  401bb0:	f8cd 901c 	str.w	r9, [sp, #28]
  401bb4:	ebc3 090a 	rsb	r9, r3, sl
  401bb8:	e478      	b.n	4014ac <_vfiprintf_r+0x264>
  401bba:	f8cd a01c 	str.w	sl, [sp, #28]
  401bbe:	e475      	b.n	4014ac <_vfiprintf_r+0x264>
  401bc0:	2302      	movs	r3, #2
  401bc2:	e444      	b.n	40144e <_vfiprintf_r+0x206>
  401bc4:	00404100 	.word	0x00404100
  401bc8:	00404140 	.word	0x00404140
  401bcc:	2a00      	cmp	r2, #0
  401bce:	f040 80d7 	bne.w	401d80 <_vfiprintf_r+0xb38>
  401bd2:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401bd6:	2b00      	cmp	r3, #0
  401bd8:	f000 80ae 	beq.w	401d38 <_vfiprintf_r+0xaf0>
  401bdc:	2301      	movs	r3, #1
  401bde:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401be2:	4618      	mov	r0, r3
  401be4:	931b      	str	r3, [sp, #108]	; 0x6c
  401be6:	461a      	mov	r2, r3
  401be8:	911a      	str	r1, [sp, #104]	; 0x68
  401bea:	4654      	mov	r4, sl
  401bec:	e679      	b.n	4018e2 <_vfiprintf_r+0x69a>
  401bee:	9a03      	ldr	r2, [sp, #12]
  401bf0:	1b95      	subs	r5, r2, r6
  401bf2:	2d00      	cmp	r5, #0
  401bf4:	4652      	mov	r2, sl
  401bf6:	f73f af0a 	bgt.w	401a0e <_vfiprintf_r+0x7c6>
  401bfa:	e6c9      	b.n	401990 <_vfiprintf_r+0x748>
  401bfc:	465d      	mov	r5, fp
  401bfe:	f7ff bb7c 	b.w	4012fa <_vfiprintf_r+0xb2>
  401c02:	9801      	ldr	r0, [sp, #4]
  401c04:	9900      	ldr	r1, [sp, #0]
  401c06:	aa0d      	add	r2, sp, #52	; 0x34
  401c08:	f7ff fae2 	bl	4011d0 <__sprint_r.part.0>
  401c0c:	2800      	cmp	r0, #0
  401c0e:	f47f aedf 	bne.w	4019d0 <_vfiprintf_r+0x788>
  401c12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401c14:	4652      	mov	r2, sl
  401c16:	e6f3      	b.n	401a00 <_vfiprintf_r+0x7b8>
  401c18:	9904      	ldr	r1, [sp, #16]
  401c1a:	460a      	mov	r2, r1
  401c1c:	3204      	adds	r2, #4
  401c1e:	680e      	ldr	r6, [r1, #0]
  401c20:	9204      	str	r2, [sp, #16]
  401c22:	2700      	movs	r7, #0
  401c24:	e413      	b.n	40144e <_vfiprintf_r+0x206>
  401c26:	3204      	adds	r2, #4
  401c28:	681e      	ldr	r6, [r3, #0]
  401c2a:	9204      	str	r2, [sp, #16]
  401c2c:	2301      	movs	r3, #1
  401c2e:	2700      	movs	r7, #0
  401c30:	e40d      	b.n	40144e <_vfiprintf_r+0x206>
  401c32:	6816      	ldr	r6, [r2, #0]
  401c34:	3204      	adds	r2, #4
  401c36:	9204      	str	r2, [sp, #16]
  401c38:	2700      	movs	r7, #0
  401c3a:	e52d      	b.n	401698 <_vfiprintf_r+0x450>
  401c3c:	9a04      	ldr	r2, [sp, #16]
  401c3e:	6816      	ldr	r6, [r2, #0]
  401c40:	4613      	mov	r3, r2
  401c42:	3304      	adds	r3, #4
  401c44:	17f7      	asrs	r7, r6, #31
  401c46:	9304      	str	r3, [sp, #16]
  401c48:	4632      	mov	r2, r6
  401c4a:	463b      	mov	r3, r7
  401c4c:	e4bf      	b.n	4015ce <_vfiprintf_r+0x386>
  401c4e:	9801      	ldr	r0, [sp, #4]
  401c50:	9900      	ldr	r1, [sp, #0]
  401c52:	aa0d      	add	r2, sp, #52	; 0x34
  401c54:	f7ff fabc 	bl	4011d0 <__sprint_r.part.0>
  401c58:	2800      	cmp	r0, #0
  401c5a:	f47f aeb9 	bne.w	4019d0 <_vfiprintf_r+0x788>
  401c5e:	4654      	mov	r4, sl
  401c60:	f7ff bbbe 	b.w	4013e0 <_vfiprintf_r+0x198>
  401c64:	4608      	mov	r0, r1
  401c66:	4654      	mov	r4, sl
  401c68:	4611      	mov	r1, r2
  401c6a:	e64c      	b.n	401906 <_vfiprintf_r+0x6be>
  401c6c:	46d1      	mov	r9, sl
  401c6e:	f8cd c014 	str.w	ip, [sp, #20]
  401c72:	4630      	mov	r0, r6
  401c74:	4639      	mov	r1, r7
  401c76:	220a      	movs	r2, #10
  401c78:	2300      	movs	r3, #0
  401c7a:	f001 fe7d 	bl	403978 <__aeabi_uldivmod>
  401c7e:	3230      	adds	r2, #48	; 0x30
  401c80:	4630      	mov	r0, r6
  401c82:	4639      	mov	r1, r7
  401c84:	f809 2d01 	strb.w	r2, [r9, #-1]!
  401c88:	2300      	movs	r3, #0
  401c8a:	220a      	movs	r2, #10
  401c8c:	f001 fe74 	bl	403978 <__aeabi_uldivmod>
  401c90:	4606      	mov	r6, r0
  401c92:	460f      	mov	r7, r1
  401c94:	ea56 0307 	orrs.w	r3, r6, r7
  401c98:	d1eb      	bne.n	401c72 <_vfiprintf_r+0xa2a>
  401c9a:	f8dd c014 	ldr.w	ip, [sp, #20]
  401c9e:	e786      	b.n	401bae <_vfiprintf_r+0x966>
  401ca0:	2b30      	cmp	r3, #48	; 0x30
  401ca2:	9b07      	ldr	r3, [sp, #28]
  401ca4:	d086      	beq.n	401bb4 <_vfiprintf_r+0x96c>
  401ca6:	3b01      	subs	r3, #1
  401ca8:	461a      	mov	r2, r3
  401caa:	9307      	str	r3, [sp, #28]
  401cac:	2330      	movs	r3, #48	; 0x30
  401cae:	ebc2 090a 	rsb	r9, r2, sl
  401cb2:	f801 3c01 	strb.w	r3, [r1, #-1]
  401cb6:	f7ff bbf9 	b.w	4014ac <_vfiprintf_r+0x264>
  401cba:	9801      	ldr	r0, [sp, #4]
  401cbc:	9900      	ldr	r1, [sp, #0]
  401cbe:	f8cd c014 	str.w	ip, [sp, #20]
  401cc2:	aa0d      	add	r2, sp, #52	; 0x34
  401cc4:	f7ff fa84 	bl	4011d0 <__sprint_r.part.0>
  401cc8:	2800      	cmp	r0, #0
  401cca:	f47f ae81 	bne.w	4019d0 <_vfiprintf_r+0x788>
  401cce:	990e      	ldr	r1, [sp, #56]	; 0x38
  401cd0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401cd2:	f8dd c014 	ldr.w	ip, [sp, #20]
  401cd6:	1c48      	adds	r0, r1, #1
  401cd8:	4654      	mov	r4, sl
  401cda:	e614      	b.n	401906 <_vfiprintf_r+0x6be>
  401cdc:	9801      	ldr	r0, [sp, #4]
  401cde:	9900      	ldr	r1, [sp, #0]
  401ce0:	f8cd c020 	str.w	ip, [sp, #32]
  401ce4:	aa0d      	add	r2, sp, #52	; 0x34
  401ce6:	f7ff fa73 	bl	4011d0 <__sprint_r.part.0>
  401cea:	2800      	cmp	r0, #0
  401cec:	f47f ae70 	bne.w	4019d0 <_vfiprintf_r+0x788>
  401cf0:	990e      	ldr	r1, [sp, #56]	; 0x38
  401cf2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401cf4:	f8dd c020 	ldr.w	ip, [sp, #32]
  401cf8:	1c48      	adds	r0, r1, #1
  401cfa:	4654      	mov	r4, sl
  401cfc:	e5f4      	b.n	4018e8 <_vfiprintf_r+0x6a0>
  401cfe:	2a00      	cmp	r2, #0
  401d00:	d167      	bne.n	401dd2 <_vfiprintf_r+0xb8a>
  401d02:	2001      	movs	r0, #1
  401d04:	4611      	mov	r1, r2
  401d06:	4654      	mov	r4, sl
  401d08:	e601      	b.n	40190e <_vfiprintf_r+0x6c6>
  401d0a:	9801      	ldr	r0, [sp, #4]
  401d0c:	9900      	ldr	r1, [sp, #0]
  401d0e:	aa0d      	add	r2, sp, #52	; 0x34
  401d10:	f7ff fa5e 	bl	4011d0 <__sprint_r.part.0>
  401d14:	2800      	cmp	r0, #0
  401d16:	f47f ae5b 	bne.w	4019d0 <_vfiprintf_r+0x788>
  401d1a:	980e      	ldr	r0, [sp, #56]	; 0x38
  401d1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d1e:	3001      	adds	r0, #1
  401d20:	4654      	mov	r4, sl
  401d22:	e624      	b.n	40196e <_vfiprintf_r+0x726>
  401d24:	252d      	movs	r5, #45	; 0x2d
  401d26:	4276      	negs	r6, r6
  401d28:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  401d2c:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  401d30:	46e1      	mov	r9, ip
  401d32:	2301      	movs	r3, #1
  401d34:	f7ff bb91 	b.w	40145a <_vfiprintf_r+0x212>
  401d38:	9b05      	ldr	r3, [sp, #20]
  401d3a:	4611      	mov	r1, r2
  401d3c:	2001      	movs	r0, #1
  401d3e:	4654      	mov	r4, sl
  401d40:	2b00      	cmp	r3, #0
  401d42:	f43f ade4 	beq.w	40190e <_vfiprintf_r+0x6c6>
  401d46:	aa0c      	add	r2, sp, #48	; 0x30
  401d48:	2302      	movs	r3, #2
  401d4a:	e88a 000c 	stmia.w	sl, {r2, r3}
  401d4e:	461a      	mov	r2, r3
  401d50:	e5d6      	b.n	401900 <_vfiprintf_r+0x6b8>
  401d52:	f018 0f10 	tst.w	r8, #16
  401d56:	d10b      	bne.n	401d70 <_vfiprintf_r+0xb28>
  401d58:	f018 0f40 	tst.w	r8, #64	; 0x40
  401d5c:	d008      	beq.n	401d70 <_vfiprintf_r+0xb28>
  401d5e:	9a04      	ldr	r2, [sp, #16]
  401d60:	6813      	ldr	r3, [r2, #0]
  401d62:	3204      	adds	r2, #4
  401d64:	9204      	str	r2, [sp, #16]
  401d66:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  401d6a:	801a      	strh	r2, [r3, #0]
  401d6c:	f7ff ba9e 	b.w	4012ac <_vfiprintf_r+0x64>
  401d70:	9a04      	ldr	r2, [sp, #16]
  401d72:	6813      	ldr	r3, [r2, #0]
  401d74:	3204      	adds	r2, #4
  401d76:	9204      	str	r2, [sp, #16]
  401d78:	9a02      	ldr	r2, [sp, #8]
  401d7a:	601a      	str	r2, [r3, #0]
  401d7c:	f7ff ba96 	b.w	4012ac <_vfiprintf_r+0x64>
  401d80:	9801      	ldr	r0, [sp, #4]
  401d82:	9900      	ldr	r1, [sp, #0]
  401d84:	f8cd c020 	str.w	ip, [sp, #32]
  401d88:	aa0d      	add	r2, sp, #52	; 0x34
  401d8a:	f7ff fa21 	bl	4011d0 <__sprint_r.part.0>
  401d8e:	2800      	cmp	r0, #0
  401d90:	f47f ae1e 	bne.w	4019d0 <_vfiprintf_r+0x788>
  401d94:	990e      	ldr	r1, [sp, #56]	; 0x38
  401d96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d98:	f8dd c020 	ldr.w	ip, [sp, #32]
  401d9c:	1c48      	adds	r0, r1, #1
  401d9e:	4654      	mov	r4, sl
  401da0:	e591      	b.n	4018c6 <_vfiprintf_r+0x67e>
  401da2:	f048 0820 	orr.w	r8, r8, #32
  401da6:	f10b 0001 	add.w	r0, fp, #1
  401daa:	f89b 3001 	ldrb.w	r3, [fp, #1]
  401dae:	f7ff bab4 	b.w	40131a <_vfiprintf_r+0xd2>
  401db2:	426d      	negs	r5, r5
  401db4:	9304      	str	r3, [sp, #16]
  401db6:	4658      	mov	r0, fp
  401db8:	f7ff bbc6 	b.w	401548 <_vfiprintf_r+0x300>
  401dbc:	9807      	ldr	r0, [sp, #28]
  401dbe:	9604      	str	r6, [sp, #16]
  401dc0:	f7ff f9d8 	bl	401174 <strlen>
  401dc4:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401dc8:	4681      	mov	r9, r0
  401dca:	f04f 0c00 	mov.w	ip, #0
  401dce:	f7ff bb6d 	b.w	4014ac <_vfiprintf_r+0x264>
  401dd2:	9801      	ldr	r0, [sp, #4]
  401dd4:	9900      	ldr	r1, [sp, #0]
  401dd6:	f8cd c014 	str.w	ip, [sp, #20]
  401dda:	aa0d      	add	r2, sp, #52	; 0x34
  401ddc:	f7ff f9f8 	bl	4011d0 <__sprint_r.part.0>
  401de0:	2800      	cmp	r0, #0
  401de2:	f47f adf5 	bne.w	4019d0 <_vfiprintf_r+0x788>
  401de6:	990e      	ldr	r1, [sp, #56]	; 0x38
  401de8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401dea:	f8dd c014 	ldr.w	ip, [sp, #20]
  401dee:	1c48      	adds	r0, r1, #1
  401df0:	4654      	mov	r4, sl
  401df2:	e58c      	b.n	40190e <_vfiprintf_r+0x6c6>
  401df4:	990e      	ldr	r1, [sp, #56]	; 0x38
  401df6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401df8:	4f15      	ldr	r7, [pc, #84]	; (401e50 <_vfiprintf_r+0xc08>)
  401dfa:	3101      	adds	r1, #1
  401dfc:	f7ff bb98 	b.w	401530 <_vfiprintf_r+0x2e8>
  401e00:	f1bc 0f06 	cmp.w	ip, #6
  401e04:	bf28      	it	cs
  401e06:	f04f 0c06 	movcs.w	ip, #6
  401e0a:	4b12      	ldr	r3, [pc, #72]	; (401e54 <_vfiprintf_r+0xc0c>)
  401e0c:	9604      	str	r6, [sp, #16]
  401e0e:	46e1      	mov	r9, ip
  401e10:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  401e14:	9307      	str	r3, [sp, #28]
  401e16:	e460      	b.n	4016da <_vfiprintf_r+0x492>
  401e18:	990e      	ldr	r1, [sp, #56]	; 0x38
  401e1a:	4f0d      	ldr	r7, [pc, #52]	; (401e50 <_vfiprintf_r+0xc08>)
  401e1c:	f101 0e01 	add.w	lr, r1, #1
  401e20:	e618      	b.n	401a54 <_vfiprintf_r+0x80c>
  401e22:	46e1      	mov	r9, ip
  401e24:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401e28:	9604      	str	r6, [sp, #16]
  401e2a:	4684      	mov	ip, r0
  401e2c:	f7ff bb3e 	b.w	4014ac <_vfiprintf_r+0x264>
  401e30:	4686      	mov	lr, r0
  401e32:	e66b      	b.n	401b0c <_vfiprintf_r+0x8c4>
  401e34:	9a04      	ldr	r2, [sp, #16]
  401e36:	f89b 3001 	ldrb.w	r3, [fp, #1]
  401e3a:	6816      	ldr	r6, [r2, #0]
  401e3c:	3204      	adds	r2, #4
  401e3e:	2e00      	cmp	r6, #0
  401e40:	9204      	str	r2, [sp, #16]
  401e42:	f6bf aa6a 	bge.w	40131a <_vfiprintf_r+0xd2>
  401e46:	f04f 36ff 	mov.w	r6, #4294967295
  401e4a:	f7ff ba66 	b.w	40131a <_vfiprintf_r+0xd2>
  401e4e:	bf00      	nop
  401e50:	00404140 	.word	0x00404140
  401e54:	00404138 	.word	0x00404138

00401e58 <__sbprintf>:
  401e58:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  401e5c:	460c      	mov	r4, r1
  401e5e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  401e62:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  401e66:	69e7      	ldr	r7, [r4, #28]
  401e68:	6e49      	ldr	r1, [r1, #100]	; 0x64
  401e6a:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  401e6e:	9119      	str	r1, [sp, #100]	; 0x64
  401e70:	ad1a      	add	r5, sp, #104	; 0x68
  401e72:	f44f 6680 	mov.w	r6, #1024	; 0x400
  401e76:	f02e 0e02 	bic.w	lr, lr, #2
  401e7a:	f04f 0c00 	mov.w	ip, #0
  401e7e:	9707      	str	r7, [sp, #28]
  401e80:	4669      	mov	r1, sp
  401e82:	6a67      	ldr	r7, [r4, #36]	; 0x24
  401e84:	9500      	str	r5, [sp, #0]
  401e86:	9504      	str	r5, [sp, #16]
  401e88:	9602      	str	r6, [sp, #8]
  401e8a:	9605      	str	r6, [sp, #20]
  401e8c:	f8ad e00c 	strh.w	lr, [sp, #12]
  401e90:	f8ad 900e 	strh.w	r9, [sp, #14]
  401e94:	9709      	str	r7, [sp, #36]	; 0x24
  401e96:	f8cd c018 	str.w	ip, [sp, #24]
  401e9a:	4606      	mov	r6, r0
  401e9c:	f7ff f9d4 	bl	401248 <_vfiprintf_r>
  401ea0:	1e05      	subs	r5, r0, #0
  401ea2:	db07      	blt.n	401eb4 <__sbprintf+0x5c>
  401ea4:	4630      	mov	r0, r6
  401ea6:	4669      	mov	r1, sp
  401ea8:	f000 f92e 	bl	402108 <_fflush_r>
  401eac:	2800      	cmp	r0, #0
  401eae:	bf18      	it	ne
  401eb0:	f04f 35ff 	movne.w	r5, #4294967295
  401eb4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  401eb8:	065b      	lsls	r3, r3, #25
  401eba:	d503      	bpl.n	401ec4 <__sbprintf+0x6c>
  401ebc:	89a3      	ldrh	r3, [r4, #12]
  401ebe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401ec2:	81a3      	strh	r3, [r4, #12]
  401ec4:	4628      	mov	r0, r5
  401ec6:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  401eca:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  401ece:	bf00      	nop

00401ed0 <__swsetup_r>:
  401ed0:	b538      	push	{r3, r4, r5, lr}
  401ed2:	4b2f      	ldr	r3, [pc, #188]	; (401f90 <__swsetup_r+0xc0>)
  401ed4:	681b      	ldr	r3, [r3, #0]
  401ed6:	4605      	mov	r5, r0
  401ed8:	460c      	mov	r4, r1
  401eda:	b113      	cbz	r3, 401ee2 <__swsetup_r+0x12>
  401edc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401ede:	2a00      	cmp	r2, #0
  401ee0:	d036      	beq.n	401f50 <__swsetup_r+0x80>
  401ee2:	89a2      	ldrh	r2, [r4, #12]
  401ee4:	b293      	uxth	r3, r2
  401ee6:	0718      	lsls	r0, r3, #28
  401ee8:	d50c      	bpl.n	401f04 <__swsetup_r+0x34>
  401eea:	6920      	ldr	r0, [r4, #16]
  401eec:	b1a8      	cbz	r0, 401f1a <__swsetup_r+0x4a>
  401eee:	f013 0201 	ands.w	r2, r3, #1
  401ef2:	d01e      	beq.n	401f32 <__swsetup_r+0x62>
  401ef4:	6963      	ldr	r3, [r4, #20]
  401ef6:	2200      	movs	r2, #0
  401ef8:	425b      	negs	r3, r3
  401efa:	61a3      	str	r3, [r4, #24]
  401efc:	60a2      	str	r2, [r4, #8]
  401efe:	b1f0      	cbz	r0, 401f3e <__swsetup_r+0x6e>
  401f00:	2000      	movs	r0, #0
  401f02:	bd38      	pop	{r3, r4, r5, pc}
  401f04:	06d9      	lsls	r1, r3, #27
  401f06:	d53b      	bpl.n	401f80 <__swsetup_r+0xb0>
  401f08:	0758      	lsls	r0, r3, #29
  401f0a:	d425      	bmi.n	401f58 <__swsetup_r+0x88>
  401f0c:	6920      	ldr	r0, [r4, #16]
  401f0e:	f042 0308 	orr.w	r3, r2, #8
  401f12:	81a3      	strh	r3, [r4, #12]
  401f14:	b29b      	uxth	r3, r3
  401f16:	2800      	cmp	r0, #0
  401f18:	d1e9      	bne.n	401eee <__swsetup_r+0x1e>
  401f1a:	f403 7220 	and.w	r2, r3, #640	; 0x280
  401f1e:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  401f22:	d0e4      	beq.n	401eee <__swsetup_r+0x1e>
  401f24:	4628      	mov	r0, r5
  401f26:	4621      	mov	r1, r4
  401f28:	f000 fcf2 	bl	402910 <__smakebuf_r>
  401f2c:	89a3      	ldrh	r3, [r4, #12]
  401f2e:	6920      	ldr	r0, [r4, #16]
  401f30:	e7dd      	b.n	401eee <__swsetup_r+0x1e>
  401f32:	0799      	lsls	r1, r3, #30
  401f34:	bf58      	it	pl
  401f36:	6962      	ldrpl	r2, [r4, #20]
  401f38:	60a2      	str	r2, [r4, #8]
  401f3a:	2800      	cmp	r0, #0
  401f3c:	d1e0      	bne.n	401f00 <__swsetup_r+0x30>
  401f3e:	89a3      	ldrh	r3, [r4, #12]
  401f40:	061a      	lsls	r2, r3, #24
  401f42:	d5de      	bpl.n	401f02 <__swsetup_r+0x32>
  401f44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401f48:	81a3      	strh	r3, [r4, #12]
  401f4a:	f04f 30ff 	mov.w	r0, #4294967295
  401f4e:	bd38      	pop	{r3, r4, r5, pc}
  401f50:	4618      	mov	r0, r3
  401f52:	f000 f96d 	bl	402230 <__sinit>
  401f56:	e7c4      	b.n	401ee2 <__swsetup_r+0x12>
  401f58:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401f5a:	b149      	cbz	r1, 401f70 <__swsetup_r+0xa0>
  401f5c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401f60:	4299      	cmp	r1, r3
  401f62:	d003      	beq.n	401f6c <__swsetup_r+0x9c>
  401f64:	4628      	mov	r0, r5
  401f66:	f000 fa3b 	bl	4023e0 <_free_r>
  401f6a:	89a2      	ldrh	r2, [r4, #12]
  401f6c:	2300      	movs	r3, #0
  401f6e:	6323      	str	r3, [r4, #48]	; 0x30
  401f70:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  401f74:	2300      	movs	r3, #0
  401f76:	6920      	ldr	r0, [r4, #16]
  401f78:	6063      	str	r3, [r4, #4]
  401f7a:	b292      	uxth	r2, r2
  401f7c:	6020      	str	r0, [r4, #0]
  401f7e:	e7c6      	b.n	401f0e <__swsetup_r+0x3e>
  401f80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  401f84:	2309      	movs	r3, #9
  401f86:	602b      	str	r3, [r5, #0]
  401f88:	f04f 30ff 	mov.w	r0, #4294967295
  401f8c:	81a2      	strh	r2, [r4, #12]
  401f8e:	bd38      	pop	{r3, r4, r5, pc}
  401f90:	20000430 	.word	0x20000430

00401f94 <register_fini>:
  401f94:	4b02      	ldr	r3, [pc, #8]	; (401fa0 <register_fini+0xc>)
  401f96:	b113      	cbz	r3, 401f9e <register_fini+0xa>
  401f98:	4802      	ldr	r0, [pc, #8]	; (401fa4 <register_fini+0x10>)
  401f9a:	f000 b805 	b.w	401fa8 <atexit>
  401f9e:	4770      	bx	lr
  401fa0:	00000000 	.word	0x00000000
  401fa4:	00402245 	.word	0x00402245

00401fa8 <atexit>:
  401fa8:	4601      	mov	r1, r0
  401faa:	2000      	movs	r0, #0
  401fac:	4602      	mov	r2, r0
  401fae:	4603      	mov	r3, r0
  401fb0:	f001 bbee 	b.w	403790 <__register_exitproc>

00401fb4 <__sflush_r>:
  401fb4:	898b      	ldrh	r3, [r1, #12]
  401fb6:	b29a      	uxth	r2, r3
  401fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401fbc:	460d      	mov	r5, r1
  401fbe:	0711      	lsls	r1, r2, #28
  401fc0:	4680      	mov	r8, r0
  401fc2:	d43c      	bmi.n	40203e <__sflush_r+0x8a>
  401fc4:	686a      	ldr	r2, [r5, #4]
  401fc6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  401fca:	2a00      	cmp	r2, #0
  401fcc:	81ab      	strh	r3, [r5, #12]
  401fce:	dd65      	ble.n	40209c <__sflush_r+0xe8>
  401fd0:	6aae      	ldr	r6, [r5, #40]	; 0x28
  401fd2:	2e00      	cmp	r6, #0
  401fd4:	d04b      	beq.n	40206e <__sflush_r+0xba>
  401fd6:	b29b      	uxth	r3, r3
  401fd8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  401fdc:	2100      	movs	r1, #0
  401fde:	b292      	uxth	r2, r2
  401fe0:	f8d8 4000 	ldr.w	r4, [r8]
  401fe4:	f8c8 1000 	str.w	r1, [r8]
  401fe8:	2a00      	cmp	r2, #0
  401fea:	d05b      	beq.n	4020a4 <__sflush_r+0xf0>
  401fec:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  401fee:	075f      	lsls	r7, r3, #29
  401ff0:	d505      	bpl.n	401ffe <__sflush_r+0x4a>
  401ff2:	6869      	ldr	r1, [r5, #4]
  401ff4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  401ff6:	1a52      	subs	r2, r2, r1
  401ff8:	b10b      	cbz	r3, 401ffe <__sflush_r+0x4a>
  401ffa:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  401ffc:	1ad2      	subs	r2, r2, r3
  401ffe:	4640      	mov	r0, r8
  402000:	69e9      	ldr	r1, [r5, #28]
  402002:	2300      	movs	r3, #0
  402004:	47b0      	blx	r6
  402006:	1c46      	adds	r6, r0, #1
  402008:	d056      	beq.n	4020b8 <__sflush_r+0x104>
  40200a:	89ab      	ldrh	r3, [r5, #12]
  40200c:	692a      	ldr	r2, [r5, #16]
  40200e:	602a      	str	r2, [r5, #0]
  402010:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402014:	b29b      	uxth	r3, r3
  402016:	2200      	movs	r2, #0
  402018:	606a      	str	r2, [r5, #4]
  40201a:	04da      	lsls	r2, r3, #19
  40201c:	81ab      	strh	r3, [r5, #12]
  40201e:	d43b      	bmi.n	402098 <__sflush_r+0xe4>
  402020:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402022:	f8c8 4000 	str.w	r4, [r8]
  402026:	b311      	cbz	r1, 40206e <__sflush_r+0xba>
  402028:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40202c:	4299      	cmp	r1, r3
  40202e:	d002      	beq.n	402036 <__sflush_r+0x82>
  402030:	4640      	mov	r0, r8
  402032:	f000 f9d5 	bl	4023e0 <_free_r>
  402036:	2000      	movs	r0, #0
  402038:	6328      	str	r0, [r5, #48]	; 0x30
  40203a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40203e:	692e      	ldr	r6, [r5, #16]
  402040:	b1ae      	cbz	r6, 40206e <__sflush_r+0xba>
  402042:	682c      	ldr	r4, [r5, #0]
  402044:	602e      	str	r6, [r5, #0]
  402046:	0791      	lsls	r1, r2, #30
  402048:	bf0c      	ite	eq
  40204a:	696b      	ldreq	r3, [r5, #20]
  40204c:	2300      	movne	r3, #0
  40204e:	1ba4      	subs	r4, r4, r6
  402050:	60ab      	str	r3, [r5, #8]
  402052:	e00a      	b.n	40206a <__sflush_r+0xb6>
  402054:	4632      	mov	r2, r6
  402056:	4623      	mov	r3, r4
  402058:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40205a:	69e9      	ldr	r1, [r5, #28]
  40205c:	4640      	mov	r0, r8
  40205e:	47b8      	blx	r7
  402060:	2800      	cmp	r0, #0
  402062:	eba4 0400 	sub.w	r4, r4, r0
  402066:	4406      	add	r6, r0
  402068:	dd04      	ble.n	402074 <__sflush_r+0xc0>
  40206a:	2c00      	cmp	r4, #0
  40206c:	dcf2      	bgt.n	402054 <__sflush_r+0xa0>
  40206e:	2000      	movs	r0, #0
  402070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402074:	89ab      	ldrh	r3, [r5, #12]
  402076:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40207a:	81ab      	strh	r3, [r5, #12]
  40207c:	f04f 30ff 	mov.w	r0, #4294967295
  402080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402084:	89ab      	ldrh	r3, [r5, #12]
  402086:	692a      	ldr	r2, [r5, #16]
  402088:	6069      	str	r1, [r5, #4]
  40208a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40208e:	b29b      	uxth	r3, r3
  402090:	81ab      	strh	r3, [r5, #12]
  402092:	04db      	lsls	r3, r3, #19
  402094:	602a      	str	r2, [r5, #0]
  402096:	d5c3      	bpl.n	402020 <__sflush_r+0x6c>
  402098:	6528      	str	r0, [r5, #80]	; 0x50
  40209a:	e7c1      	b.n	402020 <__sflush_r+0x6c>
  40209c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40209e:	2a00      	cmp	r2, #0
  4020a0:	dc96      	bgt.n	401fd0 <__sflush_r+0x1c>
  4020a2:	e7e4      	b.n	40206e <__sflush_r+0xba>
  4020a4:	2301      	movs	r3, #1
  4020a6:	4640      	mov	r0, r8
  4020a8:	69e9      	ldr	r1, [r5, #28]
  4020aa:	47b0      	blx	r6
  4020ac:	1c43      	adds	r3, r0, #1
  4020ae:	4602      	mov	r2, r0
  4020b0:	d019      	beq.n	4020e6 <__sflush_r+0x132>
  4020b2:	89ab      	ldrh	r3, [r5, #12]
  4020b4:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4020b6:	e79a      	b.n	401fee <__sflush_r+0x3a>
  4020b8:	f8d8 1000 	ldr.w	r1, [r8]
  4020bc:	2900      	cmp	r1, #0
  4020be:	d0e1      	beq.n	402084 <__sflush_r+0xd0>
  4020c0:	291d      	cmp	r1, #29
  4020c2:	d007      	beq.n	4020d4 <__sflush_r+0x120>
  4020c4:	2916      	cmp	r1, #22
  4020c6:	d005      	beq.n	4020d4 <__sflush_r+0x120>
  4020c8:	89ab      	ldrh	r3, [r5, #12]
  4020ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4020ce:	81ab      	strh	r3, [r5, #12]
  4020d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4020d4:	89ab      	ldrh	r3, [r5, #12]
  4020d6:	692a      	ldr	r2, [r5, #16]
  4020d8:	602a      	str	r2, [r5, #0]
  4020da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4020de:	2200      	movs	r2, #0
  4020e0:	81ab      	strh	r3, [r5, #12]
  4020e2:	606a      	str	r2, [r5, #4]
  4020e4:	e79c      	b.n	402020 <__sflush_r+0x6c>
  4020e6:	f8d8 3000 	ldr.w	r3, [r8]
  4020ea:	2b00      	cmp	r3, #0
  4020ec:	d0e1      	beq.n	4020b2 <__sflush_r+0xfe>
  4020ee:	2b1d      	cmp	r3, #29
  4020f0:	d007      	beq.n	402102 <__sflush_r+0x14e>
  4020f2:	2b16      	cmp	r3, #22
  4020f4:	d005      	beq.n	402102 <__sflush_r+0x14e>
  4020f6:	89ab      	ldrh	r3, [r5, #12]
  4020f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4020fc:	81ab      	strh	r3, [r5, #12]
  4020fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402102:	f8c8 4000 	str.w	r4, [r8]
  402106:	e7b2      	b.n	40206e <__sflush_r+0xba>

00402108 <_fflush_r>:
  402108:	b510      	push	{r4, lr}
  40210a:	4604      	mov	r4, r0
  40210c:	b082      	sub	sp, #8
  40210e:	b108      	cbz	r0, 402114 <_fflush_r+0xc>
  402110:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402112:	b153      	cbz	r3, 40212a <_fflush_r+0x22>
  402114:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  402118:	b908      	cbnz	r0, 40211e <_fflush_r+0x16>
  40211a:	b002      	add	sp, #8
  40211c:	bd10      	pop	{r4, pc}
  40211e:	4620      	mov	r0, r4
  402120:	b002      	add	sp, #8
  402122:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402126:	f7ff bf45 	b.w	401fb4 <__sflush_r>
  40212a:	9101      	str	r1, [sp, #4]
  40212c:	f000 f880 	bl	402230 <__sinit>
  402130:	9901      	ldr	r1, [sp, #4]
  402132:	e7ef      	b.n	402114 <_fflush_r+0xc>

00402134 <_cleanup_r>:
  402134:	4901      	ldr	r1, [pc, #4]	; (40213c <_cleanup_r+0x8>)
  402136:	f000 bbb7 	b.w	4028a8 <_fwalk_reent>
  40213a:	bf00      	nop
  40213c:	00403859 	.word	0x00403859

00402140 <__sinit.part.1>:
  402140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402144:	4b35      	ldr	r3, [pc, #212]	; (40221c <__sinit.part.1+0xdc>)
  402146:	6845      	ldr	r5, [r0, #4]
  402148:	63c3      	str	r3, [r0, #60]	; 0x3c
  40214a:	2400      	movs	r4, #0
  40214c:	4607      	mov	r7, r0
  40214e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  402152:	2304      	movs	r3, #4
  402154:	2103      	movs	r1, #3
  402156:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40215a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40215e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  402162:	b083      	sub	sp, #12
  402164:	602c      	str	r4, [r5, #0]
  402166:	606c      	str	r4, [r5, #4]
  402168:	60ac      	str	r4, [r5, #8]
  40216a:	666c      	str	r4, [r5, #100]	; 0x64
  40216c:	81ec      	strh	r4, [r5, #14]
  40216e:	612c      	str	r4, [r5, #16]
  402170:	616c      	str	r4, [r5, #20]
  402172:	61ac      	str	r4, [r5, #24]
  402174:	81ab      	strh	r3, [r5, #12]
  402176:	4621      	mov	r1, r4
  402178:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40217c:	2208      	movs	r2, #8
  40217e:	f7fe fef1 	bl	400f64 <memset>
  402182:	68be      	ldr	r6, [r7, #8]
  402184:	f8df b098 	ldr.w	fp, [pc, #152]	; 402220 <__sinit.part.1+0xe0>
  402188:	f8df a098 	ldr.w	sl, [pc, #152]	; 402224 <__sinit.part.1+0xe4>
  40218c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402228 <__sinit.part.1+0xe8>
  402190:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40222c <__sinit.part.1+0xec>
  402194:	f8c5 b020 	str.w	fp, [r5, #32]
  402198:	2301      	movs	r3, #1
  40219a:	2209      	movs	r2, #9
  40219c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4021a0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4021a4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4021a8:	61ed      	str	r5, [r5, #28]
  4021aa:	4621      	mov	r1, r4
  4021ac:	81f3      	strh	r3, [r6, #14]
  4021ae:	81b2      	strh	r2, [r6, #12]
  4021b0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4021b4:	6034      	str	r4, [r6, #0]
  4021b6:	6074      	str	r4, [r6, #4]
  4021b8:	60b4      	str	r4, [r6, #8]
  4021ba:	6674      	str	r4, [r6, #100]	; 0x64
  4021bc:	6134      	str	r4, [r6, #16]
  4021be:	6174      	str	r4, [r6, #20]
  4021c0:	61b4      	str	r4, [r6, #24]
  4021c2:	2208      	movs	r2, #8
  4021c4:	9301      	str	r3, [sp, #4]
  4021c6:	f7fe fecd 	bl	400f64 <memset>
  4021ca:	68fd      	ldr	r5, [r7, #12]
  4021cc:	61f6      	str	r6, [r6, #28]
  4021ce:	2012      	movs	r0, #18
  4021d0:	2202      	movs	r2, #2
  4021d2:	f8c6 b020 	str.w	fp, [r6, #32]
  4021d6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4021da:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4021de:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4021e2:	4621      	mov	r1, r4
  4021e4:	81a8      	strh	r0, [r5, #12]
  4021e6:	81ea      	strh	r2, [r5, #14]
  4021e8:	602c      	str	r4, [r5, #0]
  4021ea:	606c      	str	r4, [r5, #4]
  4021ec:	60ac      	str	r4, [r5, #8]
  4021ee:	666c      	str	r4, [r5, #100]	; 0x64
  4021f0:	612c      	str	r4, [r5, #16]
  4021f2:	616c      	str	r4, [r5, #20]
  4021f4:	61ac      	str	r4, [r5, #24]
  4021f6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4021fa:	2208      	movs	r2, #8
  4021fc:	f7fe feb2 	bl	400f64 <memset>
  402200:	9b01      	ldr	r3, [sp, #4]
  402202:	61ed      	str	r5, [r5, #28]
  402204:	f8c5 b020 	str.w	fp, [r5, #32]
  402208:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40220c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402210:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402214:	63bb      	str	r3, [r7, #56]	; 0x38
  402216:	b003      	add	sp, #12
  402218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40221c:	00402135 	.word	0x00402135
  402220:	004035cd 	.word	0x004035cd
  402224:	004035f1 	.word	0x004035f1
  402228:	00403629 	.word	0x00403629
  40222c:	00403649 	.word	0x00403649

00402230 <__sinit>:
  402230:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402232:	b103      	cbz	r3, 402236 <__sinit+0x6>
  402234:	4770      	bx	lr
  402236:	f7ff bf83 	b.w	402140 <__sinit.part.1>
  40223a:	bf00      	nop

0040223c <__sfp_lock_acquire>:
  40223c:	4770      	bx	lr
  40223e:	bf00      	nop

00402240 <__sfp_lock_release>:
  402240:	4770      	bx	lr
  402242:	bf00      	nop

00402244 <__libc_fini_array>:
  402244:	b538      	push	{r3, r4, r5, lr}
  402246:	4b08      	ldr	r3, [pc, #32]	; (402268 <__libc_fini_array+0x24>)
  402248:	4d08      	ldr	r5, [pc, #32]	; (40226c <__libc_fini_array+0x28>)
  40224a:	1aed      	subs	r5, r5, r3
  40224c:	10ac      	asrs	r4, r5, #2
  40224e:	bf18      	it	ne
  402250:	18ed      	addne	r5, r5, r3
  402252:	d005      	beq.n	402260 <__libc_fini_array+0x1c>
  402254:	3c01      	subs	r4, #1
  402256:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40225a:	4798      	blx	r3
  40225c:	2c00      	cmp	r4, #0
  40225e:	d1f9      	bne.n	402254 <__libc_fini_array+0x10>
  402260:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402264:	f001 bf7e 	b.w	404164 <_fini>
  402268:	00404170 	.word	0x00404170
  40226c:	00404174 	.word	0x00404174

00402270 <__fputwc>:
  402270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402274:	b082      	sub	sp, #8
  402276:	4607      	mov	r7, r0
  402278:	460e      	mov	r6, r1
  40227a:	4614      	mov	r4, r2
  40227c:	f000 fb42 	bl	402904 <__locale_mb_cur_max>
  402280:	2801      	cmp	r0, #1
  402282:	d041      	beq.n	402308 <__fputwc+0x98>
  402284:	4638      	mov	r0, r7
  402286:	a901      	add	r1, sp, #4
  402288:	4632      	mov	r2, r6
  40228a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40228e:	f001 fa33 	bl	4036f8 <_wcrtomb_r>
  402292:	f1b0 3fff 	cmp.w	r0, #4294967295
  402296:	4680      	mov	r8, r0
  402298:	d02f      	beq.n	4022fa <__fputwc+0x8a>
  40229a:	2800      	cmp	r0, #0
  40229c:	d03c      	beq.n	402318 <__fputwc+0xa8>
  40229e:	f89d 1004 	ldrb.w	r1, [sp, #4]
  4022a2:	2500      	movs	r5, #0
  4022a4:	e009      	b.n	4022ba <__fputwc+0x4a>
  4022a6:	6823      	ldr	r3, [r4, #0]
  4022a8:	7019      	strb	r1, [r3, #0]
  4022aa:	6823      	ldr	r3, [r4, #0]
  4022ac:	3301      	adds	r3, #1
  4022ae:	6023      	str	r3, [r4, #0]
  4022b0:	3501      	adds	r5, #1
  4022b2:	45a8      	cmp	r8, r5
  4022b4:	d930      	bls.n	402318 <__fputwc+0xa8>
  4022b6:	ab01      	add	r3, sp, #4
  4022b8:	5d59      	ldrb	r1, [r3, r5]
  4022ba:	68a3      	ldr	r3, [r4, #8]
  4022bc:	3b01      	subs	r3, #1
  4022be:	2b00      	cmp	r3, #0
  4022c0:	60a3      	str	r3, [r4, #8]
  4022c2:	daf0      	bge.n	4022a6 <__fputwc+0x36>
  4022c4:	69a2      	ldr	r2, [r4, #24]
  4022c6:	4293      	cmp	r3, r2
  4022c8:	db07      	blt.n	4022da <__fputwc+0x6a>
  4022ca:	6823      	ldr	r3, [r4, #0]
  4022cc:	7019      	strb	r1, [r3, #0]
  4022ce:	6823      	ldr	r3, [r4, #0]
  4022d0:	7819      	ldrb	r1, [r3, #0]
  4022d2:	290a      	cmp	r1, #10
  4022d4:	f103 0301 	add.w	r3, r3, #1
  4022d8:	d1e9      	bne.n	4022ae <__fputwc+0x3e>
  4022da:	4638      	mov	r0, r7
  4022dc:	4622      	mov	r2, r4
  4022de:	f001 f9b7 	bl	403650 <__swbuf_r>
  4022e2:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  4022e6:	fab0 f080 	clz	r0, r0
  4022ea:	0940      	lsrs	r0, r0, #5
  4022ec:	2800      	cmp	r0, #0
  4022ee:	d0df      	beq.n	4022b0 <__fputwc+0x40>
  4022f0:	f04f 30ff 	mov.w	r0, #4294967295
  4022f4:	b002      	add	sp, #8
  4022f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4022fa:	89a3      	ldrh	r3, [r4, #12]
  4022fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402300:	81a3      	strh	r3, [r4, #12]
  402302:	b002      	add	sp, #8
  402304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402308:	1e73      	subs	r3, r6, #1
  40230a:	2bfe      	cmp	r3, #254	; 0xfe
  40230c:	d8ba      	bhi.n	402284 <__fputwc+0x14>
  40230e:	b2f1      	uxtb	r1, r6
  402310:	4680      	mov	r8, r0
  402312:	f88d 1004 	strb.w	r1, [sp, #4]
  402316:	e7c4      	b.n	4022a2 <__fputwc+0x32>
  402318:	4630      	mov	r0, r6
  40231a:	b002      	add	sp, #8
  40231c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402320 <_fputwc_r>:
  402320:	8993      	ldrh	r3, [r2, #12]
  402322:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  402326:	d10b      	bne.n	402340 <_fputwc_r+0x20>
  402328:	b410      	push	{r4}
  40232a:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40232c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402330:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  402334:	6654      	str	r4, [r2, #100]	; 0x64
  402336:	8193      	strh	r3, [r2, #12]
  402338:	f85d 4b04 	ldr.w	r4, [sp], #4
  40233c:	f7ff bf98 	b.w	402270 <__fputwc>
  402340:	f7ff bf96 	b.w	402270 <__fputwc>

00402344 <_malloc_trim_r>:
  402344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402346:	4f23      	ldr	r7, [pc, #140]	; (4023d4 <_malloc_trim_r+0x90>)
  402348:	460c      	mov	r4, r1
  40234a:	4606      	mov	r6, r0
  40234c:	f000 ff32 	bl	4031b4 <__malloc_lock>
  402350:	68bb      	ldr	r3, [r7, #8]
  402352:	685d      	ldr	r5, [r3, #4]
  402354:	f025 0503 	bic.w	r5, r5, #3
  402358:	1b29      	subs	r1, r5, r4
  40235a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40235e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402362:	f021 010f 	bic.w	r1, r1, #15
  402366:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40236a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40236e:	db07      	blt.n	402380 <_malloc_trim_r+0x3c>
  402370:	4630      	mov	r0, r6
  402372:	2100      	movs	r1, #0
  402374:	f001 f918 	bl	4035a8 <_sbrk_r>
  402378:	68bb      	ldr	r3, [r7, #8]
  40237a:	442b      	add	r3, r5
  40237c:	4298      	cmp	r0, r3
  40237e:	d004      	beq.n	40238a <_malloc_trim_r+0x46>
  402380:	4630      	mov	r0, r6
  402382:	f000 ff19 	bl	4031b8 <__malloc_unlock>
  402386:	2000      	movs	r0, #0
  402388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40238a:	4630      	mov	r0, r6
  40238c:	4261      	negs	r1, r4
  40238e:	f001 f90b 	bl	4035a8 <_sbrk_r>
  402392:	3001      	adds	r0, #1
  402394:	d00d      	beq.n	4023b2 <_malloc_trim_r+0x6e>
  402396:	4b10      	ldr	r3, [pc, #64]	; (4023d8 <_malloc_trim_r+0x94>)
  402398:	68ba      	ldr	r2, [r7, #8]
  40239a:	6819      	ldr	r1, [r3, #0]
  40239c:	1b2d      	subs	r5, r5, r4
  40239e:	f045 0501 	orr.w	r5, r5, #1
  4023a2:	4630      	mov	r0, r6
  4023a4:	1b09      	subs	r1, r1, r4
  4023a6:	6055      	str	r5, [r2, #4]
  4023a8:	6019      	str	r1, [r3, #0]
  4023aa:	f000 ff05 	bl	4031b8 <__malloc_unlock>
  4023ae:	2001      	movs	r0, #1
  4023b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4023b2:	4630      	mov	r0, r6
  4023b4:	2100      	movs	r1, #0
  4023b6:	f001 f8f7 	bl	4035a8 <_sbrk_r>
  4023ba:	68ba      	ldr	r2, [r7, #8]
  4023bc:	1a83      	subs	r3, r0, r2
  4023be:	2b0f      	cmp	r3, #15
  4023c0:	ddde      	ble.n	402380 <_malloc_trim_r+0x3c>
  4023c2:	4c06      	ldr	r4, [pc, #24]	; (4023dc <_malloc_trim_r+0x98>)
  4023c4:	4904      	ldr	r1, [pc, #16]	; (4023d8 <_malloc_trim_r+0x94>)
  4023c6:	6824      	ldr	r4, [r4, #0]
  4023c8:	f043 0301 	orr.w	r3, r3, #1
  4023cc:	1b00      	subs	r0, r0, r4
  4023ce:	6053      	str	r3, [r2, #4]
  4023d0:	6008      	str	r0, [r1, #0]
  4023d2:	e7d5      	b.n	402380 <_malloc_trim_r+0x3c>
  4023d4:	20000458 	.word	0x20000458
  4023d8:	20000910 	.word	0x20000910
  4023dc:	20000864 	.word	0x20000864

004023e0 <_free_r>:
  4023e0:	2900      	cmp	r1, #0
  4023e2:	d04e      	beq.n	402482 <_free_r+0xa2>
  4023e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4023e8:	460c      	mov	r4, r1
  4023ea:	4680      	mov	r8, r0
  4023ec:	f000 fee2 	bl	4031b4 <__malloc_lock>
  4023f0:	f854 7c04 	ldr.w	r7, [r4, #-4]
  4023f4:	4962      	ldr	r1, [pc, #392]	; (402580 <_free_r+0x1a0>)
  4023f6:	f027 0201 	bic.w	r2, r7, #1
  4023fa:	f1a4 0508 	sub.w	r5, r4, #8
  4023fe:	18ab      	adds	r3, r5, r2
  402400:	688e      	ldr	r6, [r1, #8]
  402402:	6858      	ldr	r0, [r3, #4]
  402404:	429e      	cmp	r6, r3
  402406:	f020 0003 	bic.w	r0, r0, #3
  40240a:	d05a      	beq.n	4024c2 <_free_r+0xe2>
  40240c:	07fe      	lsls	r6, r7, #31
  40240e:	6058      	str	r0, [r3, #4]
  402410:	d40b      	bmi.n	40242a <_free_r+0x4a>
  402412:	f854 7c08 	ldr.w	r7, [r4, #-8]
  402416:	1bed      	subs	r5, r5, r7
  402418:	f101 0e08 	add.w	lr, r1, #8
  40241c:	68ac      	ldr	r4, [r5, #8]
  40241e:	4574      	cmp	r4, lr
  402420:	443a      	add	r2, r7
  402422:	d067      	beq.n	4024f4 <_free_r+0x114>
  402424:	68ef      	ldr	r7, [r5, #12]
  402426:	60e7      	str	r7, [r4, #12]
  402428:	60bc      	str	r4, [r7, #8]
  40242a:	181c      	adds	r4, r3, r0
  40242c:	6864      	ldr	r4, [r4, #4]
  40242e:	07e4      	lsls	r4, r4, #31
  402430:	d40c      	bmi.n	40244c <_free_r+0x6c>
  402432:	4f54      	ldr	r7, [pc, #336]	; (402584 <_free_r+0x1a4>)
  402434:	689c      	ldr	r4, [r3, #8]
  402436:	42bc      	cmp	r4, r7
  402438:	4402      	add	r2, r0
  40243a:	d07c      	beq.n	402536 <_free_r+0x156>
  40243c:	68d8      	ldr	r0, [r3, #12]
  40243e:	60e0      	str	r0, [r4, #12]
  402440:	f042 0301 	orr.w	r3, r2, #1
  402444:	6084      	str	r4, [r0, #8]
  402446:	606b      	str	r3, [r5, #4]
  402448:	50aa      	str	r2, [r5, r2]
  40244a:	e003      	b.n	402454 <_free_r+0x74>
  40244c:	f042 0301 	orr.w	r3, r2, #1
  402450:	606b      	str	r3, [r5, #4]
  402452:	50aa      	str	r2, [r5, r2]
  402454:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402458:	d214      	bcs.n	402484 <_free_r+0xa4>
  40245a:	08d2      	lsrs	r2, r2, #3
  40245c:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  402460:	6848      	ldr	r0, [r1, #4]
  402462:	689f      	ldr	r7, [r3, #8]
  402464:	60af      	str	r7, [r5, #8]
  402466:	1092      	asrs	r2, r2, #2
  402468:	2401      	movs	r4, #1
  40246a:	fa04 f202 	lsl.w	r2, r4, r2
  40246e:	4310      	orrs	r0, r2
  402470:	60eb      	str	r3, [r5, #12]
  402472:	6048      	str	r0, [r1, #4]
  402474:	609d      	str	r5, [r3, #8]
  402476:	60fd      	str	r5, [r7, #12]
  402478:	4640      	mov	r0, r8
  40247a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40247e:	f000 be9b 	b.w	4031b8 <__malloc_unlock>
  402482:	4770      	bx	lr
  402484:	0a53      	lsrs	r3, r2, #9
  402486:	2b04      	cmp	r3, #4
  402488:	d847      	bhi.n	40251a <_free_r+0x13a>
  40248a:	0993      	lsrs	r3, r2, #6
  40248c:	f103 0438 	add.w	r4, r3, #56	; 0x38
  402490:	0060      	lsls	r0, r4, #1
  402492:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  402496:	493a      	ldr	r1, [pc, #232]	; (402580 <_free_r+0x1a0>)
  402498:	6883      	ldr	r3, [r0, #8]
  40249a:	4283      	cmp	r3, r0
  40249c:	d043      	beq.n	402526 <_free_r+0x146>
  40249e:	6859      	ldr	r1, [r3, #4]
  4024a0:	f021 0103 	bic.w	r1, r1, #3
  4024a4:	4291      	cmp	r1, r2
  4024a6:	d902      	bls.n	4024ae <_free_r+0xce>
  4024a8:	689b      	ldr	r3, [r3, #8]
  4024aa:	4298      	cmp	r0, r3
  4024ac:	d1f7      	bne.n	40249e <_free_r+0xbe>
  4024ae:	68da      	ldr	r2, [r3, #12]
  4024b0:	60ea      	str	r2, [r5, #12]
  4024b2:	60ab      	str	r3, [r5, #8]
  4024b4:	4640      	mov	r0, r8
  4024b6:	6095      	str	r5, [r2, #8]
  4024b8:	60dd      	str	r5, [r3, #12]
  4024ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4024be:	f000 be7b 	b.w	4031b8 <__malloc_unlock>
  4024c2:	07ff      	lsls	r7, r7, #31
  4024c4:	4402      	add	r2, r0
  4024c6:	d407      	bmi.n	4024d8 <_free_r+0xf8>
  4024c8:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4024cc:	1aed      	subs	r5, r5, r3
  4024ce:	441a      	add	r2, r3
  4024d0:	68a8      	ldr	r0, [r5, #8]
  4024d2:	68eb      	ldr	r3, [r5, #12]
  4024d4:	60c3      	str	r3, [r0, #12]
  4024d6:	6098      	str	r0, [r3, #8]
  4024d8:	4b2b      	ldr	r3, [pc, #172]	; (402588 <_free_r+0x1a8>)
  4024da:	681b      	ldr	r3, [r3, #0]
  4024dc:	f042 0001 	orr.w	r0, r2, #1
  4024e0:	429a      	cmp	r2, r3
  4024e2:	6068      	str	r0, [r5, #4]
  4024e4:	608d      	str	r5, [r1, #8]
  4024e6:	d3c7      	bcc.n	402478 <_free_r+0x98>
  4024e8:	4b28      	ldr	r3, [pc, #160]	; (40258c <_free_r+0x1ac>)
  4024ea:	4640      	mov	r0, r8
  4024ec:	6819      	ldr	r1, [r3, #0]
  4024ee:	f7ff ff29 	bl	402344 <_malloc_trim_r>
  4024f2:	e7c1      	b.n	402478 <_free_r+0x98>
  4024f4:	1819      	adds	r1, r3, r0
  4024f6:	6849      	ldr	r1, [r1, #4]
  4024f8:	07c9      	lsls	r1, r1, #31
  4024fa:	d409      	bmi.n	402510 <_free_r+0x130>
  4024fc:	68d9      	ldr	r1, [r3, #12]
  4024fe:	689b      	ldr	r3, [r3, #8]
  402500:	4402      	add	r2, r0
  402502:	f042 0001 	orr.w	r0, r2, #1
  402506:	60d9      	str	r1, [r3, #12]
  402508:	608b      	str	r3, [r1, #8]
  40250a:	6068      	str	r0, [r5, #4]
  40250c:	50aa      	str	r2, [r5, r2]
  40250e:	e7b3      	b.n	402478 <_free_r+0x98>
  402510:	f042 0301 	orr.w	r3, r2, #1
  402514:	606b      	str	r3, [r5, #4]
  402516:	50aa      	str	r2, [r5, r2]
  402518:	e7ae      	b.n	402478 <_free_r+0x98>
  40251a:	2b14      	cmp	r3, #20
  40251c:	d814      	bhi.n	402548 <_free_r+0x168>
  40251e:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  402522:	0060      	lsls	r0, r4, #1
  402524:	e7b5      	b.n	402492 <_free_r+0xb2>
  402526:	684a      	ldr	r2, [r1, #4]
  402528:	10a4      	asrs	r4, r4, #2
  40252a:	2001      	movs	r0, #1
  40252c:	40a0      	lsls	r0, r4
  40252e:	4302      	orrs	r2, r0
  402530:	604a      	str	r2, [r1, #4]
  402532:	461a      	mov	r2, r3
  402534:	e7bc      	b.n	4024b0 <_free_r+0xd0>
  402536:	f042 0301 	orr.w	r3, r2, #1
  40253a:	614d      	str	r5, [r1, #20]
  40253c:	610d      	str	r5, [r1, #16]
  40253e:	60ec      	str	r4, [r5, #12]
  402540:	60ac      	str	r4, [r5, #8]
  402542:	606b      	str	r3, [r5, #4]
  402544:	50aa      	str	r2, [r5, r2]
  402546:	e797      	b.n	402478 <_free_r+0x98>
  402548:	2b54      	cmp	r3, #84	; 0x54
  40254a:	d804      	bhi.n	402556 <_free_r+0x176>
  40254c:	0b13      	lsrs	r3, r2, #12
  40254e:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  402552:	0060      	lsls	r0, r4, #1
  402554:	e79d      	b.n	402492 <_free_r+0xb2>
  402556:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40255a:	d804      	bhi.n	402566 <_free_r+0x186>
  40255c:	0bd3      	lsrs	r3, r2, #15
  40255e:	f103 0477 	add.w	r4, r3, #119	; 0x77
  402562:	0060      	lsls	r0, r4, #1
  402564:	e795      	b.n	402492 <_free_r+0xb2>
  402566:	f240 5054 	movw	r0, #1364	; 0x554
  40256a:	4283      	cmp	r3, r0
  40256c:	d804      	bhi.n	402578 <_free_r+0x198>
  40256e:	0c93      	lsrs	r3, r2, #18
  402570:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  402574:	0060      	lsls	r0, r4, #1
  402576:	e78c      	b.n	402492 <_free_r+0xb2>
  402578:	20fc      	movs	r0, #252	; 0xfc
  40257a:	247e      	movs	r4, #126	; 0x7e
  40257c:	e789      	b.n	402492 <_free_r+0xb2>
  40257e:	bf00      	nop
  402580:	20000458 	.word	0x20000458
  402584:	20000460 	.word	0x20000460
  402588:	20000860 	.word	0x20000860
  40258c:	2000090c 	.word	0x2000090c

00402590 <__sfvwrite_r>:
  402590:	6893      	ldr	r3, [r2, #8]
  402592:	2b00      	cmp	r3, #0
  402594:	d07a      	beq.n	40268c <__sfvwrite_r+0xfc>
  402596:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40259a:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40259e:	f01e 0f08 	tst.w	lr, #8
  4025a2:	b083      	sub	sp, #12
  4025a4:	460c      	mov	r4, r1
  4025a6:	4681      	mov	r9, r0
  4025a8:	4616      	mov	r6, r2
  4025aa:	d026      	beq.n	4025fa <__sfvwrite_r+0x6a>
  4025ac:	690b      	ldr	r3, [r1, #16]
  4025ae:	b323      	cbz	r3, 4025fa <__sfvwrite_r+0x6a>
  4025b0:	f00e 0802 	and.w	r8, lr, #2
  4025b4:	fa1f f088 	uxth.w	r0, r8
  4025b8:	6835      	ldr	r5, [r6, #0]
  4025ba:	b370      	cbz	r0, 40261a <__sfvwrite_r+0x8a>
  4025bc:	f04f 0a00 	mov.w	sl, #0
  4025c0:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 4028a4 <__sfvwrite_r+0x314>
  4025c4:	46d0      	mov	r8, sl
  4025c6:	45d8      	cmp	r8, fp
  4025c8:	4643      	mov	r3, r8
  4025ca:	4652      	mov	r2, sl
  4025cc:	bf28      	it	cs
  4025ce:	465b      	movcs	r3, fp
  4025d0:	4648      	mov	r0, r9
  4025d2:	f1b8 0f00 	cmp.w	r8, #0
  4025d6:	d053      	beq.n	402680 <__sfvwrite_r+0xf0>
  4025d8:	69e1      	ldr	r1, [r4, #28]
  4025da:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4025dc:	47b8      	blx	r7
  4025de:	2800      	cmp	r0, #0
  4025e0:	dd73      	ble.n	4026ca <__sfvwrite_r+0x13a>
  4025e2:	68b3      	ldr	r3, [r6, #8]
  4025e4:	1a1b      	subs	r3, r3, r0
  4025e6:	4482      	add	sl, r0
  4025e8:	ebc0 0808 	rsb	r8, r0, r8
  4025ec:	60b3      	str	r3, [r6, #8]
  4025ee:	2b00      	cmp	r3, #0
  4025f0:	d1e9      	bne.n	4025c6 <__sfvwrite_r+0x36>
  4025f2:	2000      	movs	r0, #0
  4025f4:	b003      	add	sp, #12
  4025f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4025fa:	4648      	mov	r0, r9
  4025fc:	4621      	mov	r1, r4
  4025fe:	f7ff fc67 	bl	401ed0 <__swsetup_r>
  402602:	2800      	cmp	r0, #0
  402604:	f040 8145 	bne.w	402892 <__sfvwrite_r+0x302>
  402608:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  40260c:	6835      	ldr	r5, [r6, #0]
  40260e:	f00e 0802 	and.w	r8, lr, #2
  402612:	fa1f f088 	uxth.w	r0, r8
  402616:	2800      	cmp	r0, #0
  402618:	d1d0      	bne.n	4025bc <__sfvwrite_r+0x2c>
  40261a:	f01e 0b01 	ands.w	fp, lr, #1
  40261e:	d15d      	bne.n	4026dc <__sfvwrite_r+0x14c>
  402620:	46d8      	mov	r8, fp
  402622:	f1b8 0f00 	cmp.w	r8, #0
  402626:	d025      	beq.n	402674 <__sfvwrite_r+0xe4>
  402628:	f41e 7f00 	tst.w	lr, #512	; 0x200
  40262c:	68a7      	ldr	r7, [r4, #8]
  40262e:	d02f      	beq.n	402690 <__sfvwrite_r+0x100>
  402630:	45b8      	cmp	r8, r7
  402632:	46ba      	mov	sl, r7
  402634:	f0c0 80a9 	bcc.w	40278a <__sfvwrite_r+0x1fa>
  402638:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  40263c:	f040 80b6 	bne.w	4027ac <__sfvwrite_r+0x21c>
  402640:	6820      	ldr	r0, [r4, #0]
  402642:	4652      	mov	r2, sl
  402644:	4659      	mov	r1, fp
  402646:	f000 fd51 	bl	4030ec <memmove>
  40264a:	68a0      	ldr	r0, [r4, #8]
  40264c:	6822      	ldr	r2, [r4, #0]
  40264e:	1bc0      	subs	r0, r0, r7
  402650:	eb02 030a 	add.w	r3, r2, sl
  402654:	60a0      	str	r0, [r4, #8]
  402656:	6023      	str	r3, [r4, #0]
  402658:	4640      	mov	r0, r8
  40265a:	68b3      	ldr	r3, [r6, #8]
  40265c:	1a1b      	subs	r3, r3, r0
  40265e:	4483      	add	fp, r0
  402660:	ebc0 0808 	rsb	r8, r0, r8
  402664:	60b3      	str	r3, [r6, #8]
  402666:	2b00      	cmp	r3, #0
  402668:	d0c3      	beq.n	4025f2 <__sfvwrite_r+0x62>
  40266a:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  40266e:	f1b8 0f00 	cmp.w	r8, #0
  402672:	d1d9      	bne.n	402628 <__sfvwrite_r+0x98>
  402674:	f8d5 b000 	ldr.w	fp, [r5]
  402678:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40267c:	3508      	adds	r5, #8
  40267e:	e7d0      	b.n	402622 <__sfvwrite_r+0x92>
  402680:	f8d5 a000 	ldr.w	sl, [r5]
  402684:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402688:	3508      	adds	r5, #8
  40268a:	e79c      	b.n	4025c6 <__sfvwrite_r+0x36>
  40268c:	2000      	movs	r0, #0
  40268e:	4770      	bx	lr
  402690:	6820      	ldr	r0, [r4, #0]
  402692:	6923      	ldr	r3, [r4, #16]
  402694:	4298      	cmp	r0, r3
  402696:	d803      	bhi.n	4026a0 <__sfvwrite_r+0x110>
  402698:	6962      	ldr	r2, [r4, #20]
  40269a:	4590      	cmp	r8, r2
  40269c:	f080 80b9 	bcs.w	402812 <__sfvwrite_r+0x282>
  4026a0:	4547      	cmp	r7, r8
  4026a2:	bf28      	it	cs
  4026a4:	4647      	movcs	r7, r8
  4026a6:	463a      	mov	r2, r7
  4026a8:	4659      	mov	r1, fp
  4026aa:	f000 fd1f 	bl	4030ec <memmove>
  4026ae:	68a3      	ldr	r3, [r4, #8]
  4026b0:	6822      	ldr	r2, [r4, #0]
  4026b2:	1bdb      	subs	r3, r3, r7
  4026b4:	443a      	add	r2, r7
  4026b6:	60a3      	str	r3, [r4, #8]
  4026b8:	6022      	str	r2, [r4, #0]
  4026ba:	2b00      	cmp	r3, #0
  4026bc:	d14a      	bne.n	402754 <__sfvwrite_r+0x1c4>
  4026be:	4648      	mov	r0, r9
  4026c0:	4621      	mov	r1, r4
  4026c2:	f7ff fd21 	bl	402108 <_fflush_r>
  4026c6:	2800      	cmp	r0, #0
  4026c8:	d044      	beq.n	402754 <__sfvwrite_r+0x1c4>
  4026ca:	89a3      	ldrh	r3, [r4, #12]
  4026cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4026d0:	f04f 30ff 	mov.w	r0, #4294967295
  4026d4:	81a3      	strh	r3, [r4, #12]
  4026d6:	b003      	add	sp, #12
  4026d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4026dc:	4680      	mov	r8, r0
  4026de:	9000      	str	r0, [sp, #0]
  4026e0:	4683      	mov	fp, r0
  4026e2:	4682      	mov	sl, r0
  4026e4:	f1ba 0f00 	cmp.w	sl, #0
  4026e8:	d02c      	beq.n	402744 <__sfvwrite_r+0x1b4>
  4026ea:	9b00      	ldr	r3, [sp, #0]
  4026ec:	2b00      	cmp	r3, #0
  4026ee:	d050      	beq.n	402792 <__sfvwrite_r+0x202>
  4026f0:	6820      	ldr	r0, [r4, #0]
  4026f2:	6921      	ldr	r1, [r4, #16]
  4026f4:	f8d4 e008 	ldr.w	lr, [r4, #8]
  4026f8:	6962      	ldr	r2, [r4, #20]
  4026fa:	45d0      	cmp	r8, sl
  4026fc:	4643      	mov	r3, r8
  4026fe:	bf28      	it	cs
  402700:	4653      	movcs	r3, sl
  402702:	4288      	cmp	r0, r1
  402704:	461f      	mov	r7, r3
  402706:	d904      	bls.n	402712 <__sfvwrite_r+0x182>
  402708:	eb0e 0c02 	add.w	ip, lr, r2
  40270c:	4563      	cmp	r3, ip
  40270e:	f300 8092 	bgt.w	402836 <__sfvwrite_r+0x2a6>
  402712:	4293      	cmp	r3, r2
  402714:	db20      	blt.n	402758 <__sfvwrite_r+0x1c8>
  402716:	4613      	mov	r3, r2
  402718:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40271a:	69e1      	ldr	r1, [r4, #28]
  40271c:	4648      	mov	r0, r9
  40271e:	465a      	mov	r2, fp
  402720:	47b8      	blx	r7
  402722:	1e07      	subs	r7, r0, #0
  402724:	ddd1      	ble.n	4026ca <__sfvwrite_r+0x13a>
  402726:	ebb8 0807 	subs.w	r8, r8, r7
  40272a:	d025      	beq.n	402778 <__sfvwrite_r+0x1e8>
  40272c:	68b3      	ldr	r3, [r6, #8]
  40272e:	1bdb      	subs	r3, r3, r7
  402730:	44bb      	add	fp, r7
  402732:	ebc7 0a0a 	rsb	sl, r7, sl
  402736:	60b3      	str	r3, [r6, #8]
  402738:	2b00      	cmp	r3, #0
  40273a:	f43f af5a 	beq.w	4025f2 <__sfvwrite_r+0x62>
  40273e:	f1ba 0f00 	cmp.w	sl, #0
  402742:	d1d2      	bne.n	4026ea <__sfvwrite_r+0x15a>
  402744:	2300      	movs	r3, #0
  402746:	f8d5 b000 	ldr.w	fp, [r5]
  40274a:	f8d5 a004 	ldr.w	sl, [r5, #4]
  40274e:	9300      	str	r3, [sp, #0]
  402750:	3508      	adds	r5, #8
  402752:	e7c7      	b.n	4026e4 <__sfvwrite_r+0x154>
  402754:	4638      	mov	r0, r7
  402756:	e780      	b.n	40265a <__sfvwrite_r+0xca>
  402758:	461a      	mov	r2, r3
  40275a:	4659      	mov	r1, fp
  40275c:	9301      	str	r3, [sp, #4]
  40275e:	f000 fcc5 	bl	4030ec <memmove>
  402762:	68a2      	ldr	r2, [r4, #8]
  402764:	6821      	ldr	r1, [r4, #0]
  402766:	9b01      	ldr	r3, [sp, #4]
  402768:	ebb8 0807 	subs.w	r8, r8, r7
  40276c:	eba2 0203 	sub.w	r2, r2, r3
  402770:	440b      	add	r3, r1
  402772:	60a2      	str	r2, [r4, #8]
  402774:	6023      	str	r3, [r4, #0]
  402776:	d1d9      	bne.n	40272c <__sfvwrite_r+0x19c>
  402778:	4648      	mov	r0, r9
  40277a:	4621      	mov	r1, r4
  40277c:	f7ff fcc4 	bl	402108 <_fflush_r>
  402780:	2800      	cmp	r0, #0
  402782:	d1a2      	bne.n	4026ca <__sfvwrite_r+0x13a>
  402784:	f8cd 8000 	str.w	r8, [sp]
  402788:	e7d0      	b.n	40272c <__sfvwrite_r+0x19c>
  40278a:	6820      	ldr	r0, [r4, #0]
  40278c:	4647      	mov	r7, r8
  40278e:	46c2      	mov	sl, r8
  402790:	e757      	b.n	402642 <__sfvwrite_r+0xb2>
  402792:	4658      	mov	r0, fp
  402794:	210a      	movs	r1, #10
  402796:	4652      	mov	r2, sl
  402798:	f000 fbc4 	bl	402f24 <memchr>
  40279c:	2800      	cmp	r0, #0
  40279e:	d073      	beq.n	402888 <__sfvwrite_r+0x2f8>
  4027a0:	3001      	adds	r0, #1
  4027a2:	2301      	movs	r3, #1
  4027a4:	ebcb 0800 	rsb	r8, fp, r0
  4027a8:	9300      	str	r3, [sp, #0]
  4027aa:	e7a1      	b.n	4026f0 <__sfvwrite_r+0x160>
  4027ac:	6967      	ldr	r7, [r4, #20]
  4027ae:	6921      	ldr	r1, [r4, #16]
  4027b0:	6823      	ldr	r3, [r4, #0]
  4027b2:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4027b6:	1a5b      	subs	r3, r3, r1
  4027b8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4027bc:	1c58      	adds	r0, r3, #1
  4027be:	107f      	asrs	r7, r7, #1
  4027c0:	4440      	add	r0, r8
  4027c2:	4287      	cmp	r7, r0
  4027c4:	463a      	mov	r2, r7
  4027c6:	bf3c      	itt	cc
  4027c8:	4607      	movcc	r7, r0
  4027ca:	463a      	movcc	r2, r7
  4027cc:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  4027d0:	9300      	str	r3, [sp, #0]
  4027d2:	d046      	beq.n	402862 <__sfvwrite_r+0x2d2>
  4027d4:	4611      	mov	r1, r2
  4027d6:	4648      	mov	r0, r9
  4027d8:	f000 f912 	bl	402a00 <_malloc_r>
  4027dc:	9b00      	ldr	r3, [sp, #0]
  4027de:	4682      	mov	sl, r0
  4027e0:	2800      	cmp	r0, #0
  4027e2:	d059      	beq.n	402898 <__sfvwrite_r+0x308>
  4027e4:	461a      	mov	r2, r3
  4027e6:	6921      	ldr	r1, [r4, #16]
  4027e8:	9300      	str	r3, [sp, #0]
  4027ea:	f000 fbe5 	bl	402fb8 <memcpy>
  4027ee:	89a2      	ldrh	r2, [r4, #12]
  4027f0:	9b00      	ldr	r3, [sp, #0]
  4027f2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4027f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4027fa:	81a2      	strh	r2, [r4, #12]
  4027fc:	eb0a 0003 	add.w	r0, sl, r3
  402800:	1afb      	subs	r3, r7, r3
  402802:	f8c4 a010 	str.w	sl, [r4, #16]
  402806:	6167      	str	r7, [r4, #20]
  402808:	6020      	str	r0, [r4, #0]
  40280a:	60a3      	str	r3, [r4, #8]
  40280c:	4647      	mov	r7, r8
  40280e:	46c2      	mov	sl, r8
  402810:	e717      	b.n	402642 <__sfvwrite_r+0xb2>
  402812:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  402816:	4543      	cmp	r3, r8
  402818:	bf28      	it	cs
  40281a:	4643      	movcs	r3, r8
  40281c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40281e:	fb93 f3f2 	sdiv	r3, r3, r2
  402822:	4648      	mov	r0, r9
  402824:	fb03 f302 	mul.w	r3, r3, r2
  402828:	69e1      	ldr	r1, [r4, #28]
  40282a:	465a      	mov	r2, fp
  40282c:	47b8      	blx	r7
  40282e:	2800      	cmp	r0, #0
  402830:	f73f af13 	bgt.w	40265a <__sfvwrite_r+0xca>
  402834:	e749      	b.n	4026ca <__sfvwrite_r+0x13a>
  402836:	4662      	mov	r2, ip
  402838:	4659      	mov	r1, fp
  40283a:	f8cd c004 	str.w	ip, [sp, #4]
  40283e:	f000 fc55 	bl	4030ec <memmove>
  402842:	6823      	ldr	r3, [r4, #0]
  402844:	f8dd c004 	ldr.w	ip, [sp, #4]
  402848:	4463      	add	r3, ip
  40284a:	6023      	str	r3, [r4, #0]
  40284c:	4648      	mov	r0, r9
  40284e:	4621      	mov	r1, r4
  402850:	f7ff fc5a 	bl	402108 <_fflush_r>
  402854:	f8dd c004 	ldr.w	ip, [sp, #4]
  402858:	2800      	cmp	r0, #0
  40285a:	f47f af36 	bne.w	4026ca <__sfvwrite_r+0x13a>
  40285e:	4667      	mov	r7, ip
  402860:	e761      	b.n	402726 <__sfvwrite_r+0x196>
  402862:	4648      	mov	r0, r9
  402864:	f000 fcaa 	bl	4031bc <_realloc_r>
  402868:	9b00      	ldr	r3, [sp, #0]
  40286a:	4682      	mov	sl, r0
  40286c:	2800      	cmp	r0, #0
  40286e:	d1c5      	bne.n	4027fc <__sfvwrite_r+0x26c>
  402870:	4648      	mov	r0, r9
  402872:	6921      	ldr	r1, [r4, #16]
  402874:	f7ff fdb4 	bl	4023e0 <_free_r>
  402878:	89a3      	ldrh	r3, [r4, #12]
  40287a:	220c      	movs	r2, #12
  40287c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402880:	b29b      	uxth	r3, r3
  402882:	f8c9 2000 	str.w	r2, [r9]
  402886:	e721      	b.n	4026cc <__sfvwrite_r+0x13c>
  402888:	2301      	movs	r3, #1
  40288a:	f10a 0801 	add.w	r8, sl, #1
  40288e:	9300      	str	r3, [sp, #0]
  402890:	e72e      	b.n	4026f0 <__sfvwrite_r+0x160>
  402892:	f04f 30ff 	mov.w	r0, #4294967295
  402896:	e6ad      	b.n	4025f4 <__sfvwrite_r+0x64>
  402898:	230c      	movs	r3, #12
  40289a:	f8c9 3000 	str.w	r3, [r9]
  40289e:	89a3      	ldrh	r3, [r4, #12]
  4028a0:	e714      	b.n	4026cc <__sfvwrite_r+0x13c>
  4028a2:	bf00      	nop
  4028a4:	7ffffc00 	.word	0x7ffffc00

004028a8 <_fwalk_reent>:
  4028a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4028ac:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4028b0:	d01f      	beq.n	4028f2 <_fwalk_reent+0x4a>
  4028b2:	4688      	mov	r8, r1
  4028b4:	4606      	mov	r6, r0
  4028b6:	f04f 0900 	mov.w	r9, #0
  4028ba:	687d      	ldr	r5, [r7, #4]
  4028bc:	68bc      	ldr	r4, [r7, #8]
  4028be:	3d01      	subs	r5, #1
  4028c0:	d411      	bmi.n	4028e6 <_fwalk_reent+0x3e>
  4028c2:	89a3      	ldrh	r3, [r4, #12]
  4028c4:	2b01      	cmp	r3, #1
  4028c6:	f105 35ff 	add.w	r5, r5, #4294967295
  4028ca:	d908      	bls.n	4028de <_fwalk_reent+0x36>
  4028cc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4028d0:	3301      	adds	r3, #1
  4028d2:	4621      	mov	r1, r4
  4028d4:	4630      	mov	r0, r6
  4028d6:	d002      	beq.n	4028de <_fwalk_reent+0x36>
  4028d8:	47c0      	blx	r8
  4028da:	ea49 0900 	orr.w	r9, r9, r0
  4028de:	1c6b      	adds	r3, r5, #1
  4028e0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4028e4:	d1ed      	bne.n	4028c2 <_fwalk_reent+0x1a>
  4028e6:	683f      	ldr	r7, [r7, #0]
  4028e8:	2f00      	cmp	r7, #0
  4028ea:	d1e6      	bne.n	4028ba <_fwalk_reent+0x12>
  4028ec:	4648      	mov	r0, r9
  4028ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4028f2:	46b9      	mov	r9, r7
  4028f4:	4648      	mov	r0, r9
  4028f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4028fa:	bf00      	nop

004028fc <__locale_charset>:
  4028fc:	4800      	ldr	r0, [pc, #0]	; (402900 <__locale_charset+0x4>)
  4028fe:	4770      	bx	lr
  402900:	20000434 	.word	0x20000434

00402904 <__locale_mb_cur_max>:
  402904:	4b01      	ldr	r3, [pc, #4]	; (40290c <__locale_mb_cur_max+0x8>)
  402906:	6818      	ldr	r0, [r3, #0]
  402908:	4770      	bx	lr
  40290a:	bf00      	nop
  40290c:	20000454 	.word	0x20000454

00402910 <__smakebuf_r>:
  402910:	898b      	ldrh	r3, [r1, #12]
  402912:	b29a      	uxth	r2, r3
  402914:	f012 0f02 	tst.w	r2, #2
  402918:	d13c      	bne.n	402994 <__smakebuf_r+0x84>
  40291a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40291c:	460c      	mov	r4, r1
  40291e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402922:	2900      	cmp	r1, #0
  402924:	b091      	sub	sp, #68	; 0x44
  402926:	4605      	mov	r5, r0
  402928:	db19      	blt.n	40295e <__smakebuf_r+0x4e>
  40292a:	aa01      	add	r2, sp, #4
  40292c:	f000 ffd6 	bl	4038dc <_fstat_r>
  402930:	2800      	cmp	r0, #0
  402932:	db12      	blt.n	40295a <__smakebuf_r+0x4a>
  402934:	9b02      	ldr	r3, [sp, #8]
  402936:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40293a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40293e:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  402942:	fab7 f787 	clz	r7, r7
  402946:	ea4f 1757 	mov.w	r7, r7, lsr #5
  40294a:	d02a      	beq.n	4029a2 <__smakebuf_r+0x92>
  40294c:	89a3      	ldrh	r3, [r4, #12]
  40294e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402952:	81a3      	strh	r3, [r4, #12]
  402954:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402958:	e00b      	b.n	402972 <__smakebuf_r+0x62>
  40295a:	89a3      	ldrh	r3, [r4, #12]
  40295c:	b29a      	uxth	r2, r3
  40295e:	f012 0f80 	tst.w	r2, #128	; 0x80
  402962:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402966:	81a3      	strh	r3, [r4, #12]
  402968:	bf0c      	ite	eq
  40296a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40296e:	2640      	movne	r6, #64	; 0x40
  402970:	2700      	movs	r7, #0
  402972:	4628      	mov	r0, r5
  402974:	4631      	mov	r1, r6
  402976:	f000 f843 	bl	402a00 <_malloc_r>
  40297a:	89a3      	ldrh	r3, [r4, #12]
  40297c:	b340      	cbz	r0, 4029d0 <__smakebuf_r+0xc0>
  40297e:	4a1a      	ldr	r2, [pc, #104]	; (4029e8 <__smakebuf_r+0xd8>)
  402980:	63ea      	str	r2, [r5, #60]	; 0x3c
  402982:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402986:	81a3      	strh	r3, [r4, #12]
  402988:	6020      	str	r0, [r4, #0]
  40298a:	6120      	str	r0, [r4, #16]
  40298c:	6166      	str	r6, [r4, #20]
  40298e:	b99f      	cbnz	r7, 4029b8 <__smakebuf_r+0xa8>
  402990:	b011      	add	sp, #68	; 0x44
  402992:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402994:	f101 0343 	add.w	r3, r1, #67	; 0x43
  402998:	2201      	movs	r2, #1
  40299a:	600b      	str	r3, [r1, #0]
  40299c:	610b      	str	r3, [r1, #16]
  40299e:	614a      	str	r2, [r1, #20]
  4029a0:	4770      	bx	lr
  4029a2:	4b12      	ldr	r3, [pc, #72]	; (4029ec <__smakebuf_r+0xdc>)
  4029a4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  4029a6:	429a      	cmp	r2, r3
  4029a8:	d1d0      	bne.n	40294c <__smakebuf_r+0x3c>
  4029aa:	89a3      	ldrh	r3, [r4, #12]
  4029ac:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4029b0:	4333      	orrs	r3, r6
  4029b2:	81a3      	strh	r3, [r4, #12]
  4029b4:	64e6      	str	r6, [r4, #76]	; 0x4c
  4029b6:	e7dc      	b.n	402972 <__smakebuf_r+0x62>
  4029b8:	4628      	mov	r0, r5
  4029ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4029be:	f000 ffa1 	bl	403904 <_isatty_r>
  4029c2:	2800      	cmp	r0, #0
  4029c4:	d0e4      	beq.n	402990 <__smakebuf_r+0x80>
  4029c6:	89a3      	ldrh	r3, [r4, #12]
  4029c8:	f043 0301 	orr.w	r3, r3, #1
  4029cc:	81a3      	strh	r3, [r4, #12]
  4029ce:	e7df      	b.n	402990 <__smakebuf_r+0x80>
  4029d0:	059a      	lsls	r2, r3, #22
  4029d2:	d4dd      	bmi.n	402990 <__smakebuf_r+0x80>
  4029d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4029d8:	f043 0302 	orr.w	r3, r3, #2
  4029dc:	2101      	movs	r1, #1
  4029de:	81a3      	strh	r3, [r4, #12]
  4029e0:	6022      	str	r2, [r4, #0]
  4029e2:	6122      	str	r2, [r4, #16]
  4029e4:	6161      	str	r1, [r4, #20]
  4029e6:	e7d3      	b.n	402990 <__smakebuf_r+0x80>
  4029e8:	00402135 	.word	0x00402135
  4029ec:	00403629 	.word	0x00403629

004029f0 <malloc>:
  4029f0:	4b02      	ldr	r3, [pc, #8]	; (4029fc <malloc+0xc>)
  4029f2:	4601      	mov	r1, r0
  4029f4:	6818      	ldr	r0, [r3, #0]
  4029f6:	f000 b803 	b.w	402a00 <_malloc_r>
  4029fa:	bf00      	nop
  4029fc:	20000430 	.word	0x20000430

00402a00 <_malloc_r>:
  402a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a04:	f101 050b 	add.w	r5, r1, #11
  402a08:	2d16      	cmp	r5, #22
  402a0a:	b083      	sub	sp, #12
  402a0c:	4606      	mov	r6, r0
  402a0e:	d927      	bls.n	402a60 <_malloc_r+0x60>
  402a10:	f035 0507 	bics.w	r5, r5, #7
  402a14:	f100 80b6 	bmi.w	402b84 <_malloc_r+0x184>
  402a18:	42a9      	cmp	r1, r5
  402a1a:	f200 80b3 	bhi.w	402b84 <_malloc_r+0x184>
  402a1e:	f000 fbc9 	bl	4031b4 <__malloc_lock>
  402a22:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402a26:	d222      	bcs.n	402a6e <_malloc_r+0x6e>
  402a28:	4fc2      	ldr	r7, [pc, #776]	; (402d34 <_malloc_r+0x334>)
  402a2a:	08e8      	lsrs	r0, r5, #3
  402a2c:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  402a30:	68dc      	ldr	r4, [r3, #12]
  402a32:	429c      	cmp	r4, r3
  402a34:	f000 81c8 	beq.w	402dc8 <_malloc_r+0x3c8>
  402a38:	6863      	ldr	r3, [r4, #4]
  402a3a:	68e1      	ldr	r1, [r4, #12]
  402a3c:	68a5      	ldr	r5, [r4, #8]
  402a3e:	f023 0303 	bic.w	r3, r3, #3
  402a42:	4423      	add	r3, r4
  402a44:	4630      	mov	r0, r6
  402a46:	685a      	ldr	r2, [r3, #4]
  402a48:	60e9      	str	r1, [r5, #12]
  402a4a:	f042 0201 	orr.w	r2, r2, #1
  402a4e:	608d      	str	r5, [r1, #8]
  402a50:	605a      	str	r2, [r3, #4]
  402a52:	f000 fbb1 	bl	4031b8 <__malloc_unlock>
  402a56:	3408      	adds	r4, #8
  402a58:	4620      	mov	r0, r4
  402a5a:	b003      	add	sp, #12
  402a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a60:	2910      	cmp	r1, #16
  402a62:	f200 808f 	bhi.w	402b84 <_malloc_r+0x184>
  402a66:	f000 fba5 	bl	4031b4 <__malloc_lock>
  402a6a:	2510      	movs	r5, #16
  402a6c:	e7dc      	b.n	402a28 <_malloc_r+0x28>
  402a6e:	0a68      	lsrs	r0, r5, #9
  402a70:	f000 808f 	beq.w	402b92 <_malloc_r+0x192>
  402a74:	2804      	cmp	r0, #4
  402a76:	f200 8154 	bhi.w	402d22 <_malloc_r+0x322>
  402a7a:	09a8      	lsrs	r0, r5, #6
  402a7c:	3038      	adds	r0, #56	; 0x38
  402a7e:	0041      	lsls	r1, r0, #1
  402a80:	4fac      	ldr	r7, [pc, #688]	; (402d34 <_malloc_r+0x334>)
  402a82:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  402a86:	68cc      	ldr	r4, [r1, #12]
  402a88:	42a1      	cmp	r1, r4
  402a8a:	d106      	bne.n	402a9a <_malloc_r+0x9a>
  402a8c:	e00c      	b.n	402aa8 <_malloc_r+0xa8>
  402a8e:	2a00      	cmp	r2, #0
  402a90:	f280 8082 	bge.w	402b98 <_malloc_r+0x198>
  402a94:	68e4      	ldr	r4, [r4, #12]
  402a96:	42a1      	cmp	r1, r4
  402a98:	d006      	beq.n	402aa8 <_malloc_r+0xa8>
  402a9a:	6863      	ldr	r3, [r4, #4]
  402a9c:	f023 0303 	bic.w	r3, r3, #3
  402aa0:	1b5a      	subs	r2, r3, r5
  402aa2:	2a0f      	cmp	r2, #15
  402aa4:	ddf3      	ble.n	402a8e <_malloc_r+0x8e>
  402aa6:	3801      	subs	r0, #1
  402aa8:	3001      	adds	r0, #1
  402aaa:	49a2      	ldr	r1, [pc, #648]	; (402d34 <_malloc_r+0x334>)
  402aac:	693c      	ldr	r4, [r7, #16]
  402aae:	f101 0e08 	add.w	lr, r1, #8
  402ab2:	4574      	cmp	r4, lr
  402ab4:	f000 817d 	beq.w	402db2 <_malloc_r+0x3b2>
  402ab8:	6863      	ldr	r3, [r4, #4]
  402aba:	f023 0303 	bic.w	r3, r3, #3
  402abe:	1b5a      	subs	r2, r3, r5
  402ac0:	2a0f      	cmp	r2, #15
  402ac2:	f300 8163 	bgt.w	402d8c <_malloc_r+0x38c>
  402ac6:	2a00      	cmp	r2, #0
  402ac8:	f8c1 e014 	str.w	lr, [r1, #20]
  402acc:	f8c1 e010 	str.w	lr, [r1, #16]
  402ad0:	da73      	bge.n	402bba <_malloc_r+0x1ba>
  402ad2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402ad6:	f080 8139 	bcs.w	402d4c <_malloc_r+0x34c>
  402ada:	08db      	lsrs	r3, r3, #3
  402adc:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  402ae0:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  402ae4:	684a      	ldr	r2, [r1, #4]
  402ae6:	f8d8 9008 	ldr.w	r9, [r8, #8]
  402aea:	f8c4 9008 	str.w	r9, [r4, #8]
  402aee:	2301      	movs	r3, #1
  402af0:	fa03 f30c 	lsl.w	r3, r3, ip
  402af4:	4313      	orrs	r3, r2
  402af6:	f8c4 800c 	str.w	r8, [r4, #12]
  402afa:	604b      	str	r3, [r1, #4]
  402afc:	f8c8 4008 	str.w	r4, [r8, #8]
  402b00:	f8c9 400c 	str.w	r4, [r9, #12]
  402b04:	1082      	asrs	r2, r0, #2
  402b06:	2401      	movs	r4, #1
  402b08:	4094      	lsls	r4, r2
  402b0a:	429c      	cmp	r4, r3
  402b0c:	d862      	bhi.n	402bd4 <_malloc_r+0x1d4>
  402b0e:	4223      	tst	r3, r4
  402b10:	d106      	bne.n	402b20 <_malloc_r+0x120>
  402b12:	f020 0003 	bic.w	r0, r0, #3
  402b16:	0064      	lsls	r4, r4, #1
  402b18:	4223      	tst	r3, r4
  402b1a:	f100 0004 	add.w	r0, r0, #4
  402b1e:	d0fa      	beq.n	402b16 <_malloc_r+0x116>
  402b20:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  402b24:	46c4      	mov	ip, r8
  402b26:	4681      	mov	r9, r0
  402b28:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402b2c:	459c      	cmp	ip, r3
  402b2e:	d107      	bne.n	402b40 <_malloc_r+0x140>
  402b30:	e141      	b.n	402db6 <_malloc_r+0x3b6>
  402b32:	2900      	cmp	r1, #0
  402b34:	f280 8151 	bge.w	402dda <_malloc_r+0x3da>
  402b38:	68db      	ldr	r3, [r3, #12]
  402b3a:	459c      	cmp	ip, r3
  402b3c:	f000 813b 	beq.w	402db6 <_malloc_r+0x3b6>
  402b40:	685a      	ldr	r2, [r3, #4]
  402b42:	f022 0203 	bic.w	r2, r2, #3
  402b46:	1b51      	subs	r1, r2, r5
  402b48:	290f      	cmp	r1, #15
  402b4a:	ddf2      	ble.n	402b32 <_malloc_r+0x132>
  402b4c:	461c      	mov	r4, r3
  402b4e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402b52:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402b56:	195a      	adds	r2, r3, r5
  402b58:	f045 0901 	orr.w	r9, r5, #1
  402b5c:	f041 0501 	orr.w	r5, r1, #1
  402b60:	f8c3 9004 	str.w	r9, [r3, #4]
  402b64:	4630      	mov	r0, r6
  402b66:	f8c8 c00c 	str.w	ip, [r8, #12]
  402b6a:	f8cc 8008 	str.w	r8, [ip, #8]
  402b6e:	617a      	str	r2, [r7, #20]
  402b70:	613a      	str	r2, [r7, #16]
  402b72:	f8c2 e00c 	str.w	lr, [r2, #12]
  402b76:	f8c2 e008 	str.w	lr, [r2, #8]
  402b7a:	6055      	str	r5, [r2, #4]
  402b7c:	5051      	str	r1, [r2, r1]
  402b7e:	f000 fb1b 	bl	4031b8 <__malloc_unlock>
  402b82:	e769      	b.n	402a58 <_malloc_r+0x58>
  402b84:	2400      	movs	r4, #0
  402b86:	230c      	movs	r3, #12
  402b88:	4620      	mov	r0, r4
  402b8a:	6033      	str	r3, [r6, #0]
  402b8c:	b003      	add	sp, #12
  402b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b92:	217e      	movs	r1, #126	; 0x7e
  402b94:	203f      	movs	r0, #63	; 0x3f
  402b96:	e773      	b.n	402a80 <_malloc_r+0x80>
  402b98:	4423      	add	r3, r4
  402b9a:	68e1      	ldr	r1, [r4, #12]
  402b9c:	685a      	ldr	r2, [r3, #4]
  402b9e:	68a5      	ldr	r5, [r4, #8]
  402ba0:	f042 0201 	orr.w	r2, r2, #1
  402ba4:	60e9      	str	r1, [r5, #12]
  402ba6:	4630      	mov	r0, r6
  402ba8:	608d      	str	r5, [r1, #8]
  402baa:	605a      	str	r2, [r3, #4]
  402bac:	f000 fb04 	bl	4031b8 <__malloc_unlock>
  402bb0:	3408      	adds	r4, #8
  402bb2:	4620      	mov	r0, r4
  402bb4:	b003      	add	sp, #12
  402bb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402bba:	4423      	add	r3, r4
  402bbc:	4630      	mov	r0, r6
  402bbe:	685a      	ldr	r2, [r3, #4]
  402bc0:	f042 0201 	orr.w	r2, r2, #1
  402bc4:	605a      	str	r2, [r3, #4]
  402bc6:	f000 faf7 	bl	4031b8 <__malloc_unlock>
  402bca:	3408      	adds	r4, #8
  402bcc:	4620      	mov	r0, r4
  402bce:	b003      	add	sp, #12
  402bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402bd4:	68bc      	ldr	r4, [r7, #8]
  402bd6:	6863      	ldr	r3, [r4, #4]
  402bd8:	f023 0803 	bic.w	r8, r3, #3
  402bdc:	4545      	cmp	r5, r8
  402bde:	d804      	bhi.n	402bea <_malloc_r+0x1ea>
  402be0:	ebc5 0308 	rsb	r3, r5, r8
  402be4:	2b0f      	cmp	r3, #15
  402be6:	f300 808c 	bgt.w	402d02 <_malloc_r+0x302>
  402bea:	4b53      	ldr	r3, [pc, #332]	; (402d38 <_malloc_r+0x338>)
  402bec:	f8df a158 	ldr.w	sl, [pc, #344]	; 402d48 <_malloc_r+0x348>
  402bf0:	681a      	ldr	r2, [r3, #0]
  402bf2:	f8da 3000 	ldr.w	r3, [sl]
  402bf6:	3301      	adds	r3, #1
  402bf8:	442a      	add	r2, r5
  402bfa:	eb04 0b08 	add.w	fp, r4, r8
  402bfe:	f000 8150 	beq.w	402ea2 <_malloc_r+0x4a2>
  402c02:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402c06:	320f      	adds	r2, #15
  402c08:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402c0c:	f022 020f 	bic.w	r2, r2, #15
  402c10:	4611      	mov	r1, r2
  402c12:	4630      	mov	r0, r6
  402c14:	9201      	str	r2, [sp, #4]
  402c16:	f000 fcc7 	bl	4035a8 <_sbrk_r>
  402c1a:	f1b0 3fff 	cmp.w	r0, #4294967295
  402c1e:	4681      	mov	r9, r0
  402c20:	9a01      	ldr	r2, [sp, #4]
  402c22:	f000 8147 	beq.w	402eb4 <_malloc_r+0x4b4>
  402c26:	4583      	cmp	fp, r0
  402c28:	f200 80ee 	bhi.w	402e08 <_malloc_r+0x408>
  402c2c:	4b43      	ldr	r3, [pc, #268]	; (402d3c <_malloc_r+0x33c>)
  402c2e:	6819      	ldr	r1, [r3, #0]
  402c30:	45cb      	cmp	fp, r9
  402c32:	4411      	add	r1, r2
  402c34:	6019      	str	r1, [r3, #0]
  402c36:	f000 8142 	beq.w	402ebe <_malloc_r+0x4be>
  402c3a:	f8da 0000 	ldr.w	r0, [sl]
  402c3e:	f8df e108 	ldr.w	lr, [pc, #264]	; 402d48 <_malloc_r+0x348>
  402c42:	3001      	adds	r0, #1
  402c44:	bf1b      	ittet	ne
  402c46:	ebcb 0b09 	rsbne	fp, fp, r9
  402c4a:	4459      	addne	r1, fp
  402c4c:	f8ce 9000 	streq.w	r9, [lr]
  402c50:	6019      	strne	r1, [r3, #0]
  402c52:	f019 0107 	ands.w	r1, r9, #7
  402c56:	f000 8107 	beq.w	402e68 <_malloc_r+0x468>
  402c5a:	f1c1 0008 	rsb	r0, r1, #8
  402c5e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402c62:	4481      	add	r9, r0
  402c64:	3108      	adds	r1, #8
  402c66:	444a      	add	r2, r9
  402c68:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402c6c:	ebc2 0a01 	rsb	sl, r2, r1
  402c70:	4651      	mov	r1, sl
  402c72:	4630      	mov	r0, r6
  402c74:	9301      	str	r3, [sp, #4]
  402c76:	f000 fc97 	bl	4035a8 <_sbrk_r>
  402c7a:	1c43      	adds	r3, r0, #1
  402c7c:	9b01      	ldr	r3, [sp, #4]
  402c7e:	f000 812c 	beq.w	402eda <_malloc_r+0x4da>
  402c82:	ebc9 0200 	rsb	r2, r9, r0
  402c86:	4452      	add	r2, sl
  402c88:	f042 0201 	orr.w	r2, r2, #1
  402c8c:	6819      	ldr	r1, [r3, #0]
  402c8e:	f8c7 9008 	str.w	r9, [r7, #8]
  402c92:	4451      	add	r1, sl
  402c94:	42bc      	cmp	r4, r7
  402c96:	f8c9 2004 	str.w	r2, [r9, #4]
  402c9a:	6019      	str	r1, [r3, #0]
  402c9c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 402d3c <_malloc_r+0x33c>
  402ca0:	d016      	beq.n	402cd0 <_malloc_r+0x2d0>
  402ca2:	f1b8 0f0f 	cmp.w	r8, #15
  402ca6:	f240 80ee 	bls.w	402e86 <_malloc_r+0x486>
  402caa:	6862      	ldr	r2, [r4, #4]
  402cac:	f1a8 030c 	sub.w	r3, r8, #12
  402cb0:	f023 0307 	bic.w	r3, r3, #7
  402cb4:	18e0      	adds	r0, r4, r3
  402cb6:	f002 0201 	and.w	r2, r2, #1
  402cba:	f04f 0e05 	mov.w	lr, #5
  402cbe:	431a      	orrs	r2, r3
  402cc0:	2b0f      	cmp	r3, #15
  402cc2:	6062      	str	r2, [r4, #4]
  402cc4:	f8c0 e004 	str.w	lr, [r0, #4]
  402cc8:	f8c0 e008 	str.w	lr, [r0, #8]
  402ccc:	f200 8109 	bhi.w	402ee2 <_malloc_r+0x4e2>
  402cd0:	4b1b      	ldr	r3, [pc, #108]	; (402d40 <_malloc_r+0x340>)
  402cd2:	68bc      	ldr	r4, [r7, #8]
  402cd4:	681a      	ldr	r2, [r3, #0]
  402cd6:	4291      	cmp	r1, r2
  402cd8:	bf88      	it	hi
  402cda:	6019      	strhi	r1, [r3, #0]
  402cdc:	4b19      	ldr	r3, [pc, #100]	; (402d44 <_malloc_r+0x344>)
  402cde:	681a      	ldr	r2, [r3, #0]
  402ce0:	4291      	cmp	r1, r2
  402ce2:	6862      	ldr	r2, [r4, #4]
  402ce4:	bf88      	it	hi
  402ce6:	6019      	strhi	r1, [r3, #0]
  402ce8:	f022 0203 	bic.w	r2, r2, #3
  402cec:	4295      	cmp	r5, r2
  402cee:	eba2 0305 	sub.w	r3, r2, r5
  402cf2:	d801      	bhi.n	402cf8 <_malloc_r+0x2f8>
  402cf4:	2b0f      	cmp	r3, #15
  402cf6:	dc04      	bgt.n	402d02 <_malloc_r+0x302>
  402cf8:	4630      	mov	r0, r6
  402cfa:	f000 fa5d 	bl	4031b8 <__malloc_unlock>
  402cfe:	2400      	movs	r4, #0
  402d00:	e6aa      	b.n	402a58 <_malloc_r+0x58>
  402d02:	1962      	adds	r2, r4, r5
  402d04:	f043 0301 	orr.w	r3, r3, #1
  402d08:	f045 0501 	orr.w	r5, r5, #1
  402d0c:	6065      	str	r5, [r4, #4]
  402d0e:	4630      	mov	r0, r6
  402d10:	60ba      	str	r2, [r7, #8]
  402d12:	6053      	str	r3, [r2, #4]
  402d14:	f000 fa50 	bl	4031b8 <__malloc_unlock>
  402d18:	3408      	adds	r4, #8
  402d1a:	4620      	mov	r0, r4
  402d1c:	b003      	add	sp, #12
  402d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d22:	2814      	cmp	r0, #20
  402d24:	d968      	bls.n	402df8 <_malloc_r+0x3f8>
  402d26:	2854      	cmp	r0, #84	; 0x54
  402d28:	f200 8097 	bhi.w	402e5a <_malloc_r+0x45a>
  402d2c:	0b28      	lsrs	r0, r5, #12
  402d2e:	306e      	adds	r0, #110	; 0x6e
  402d30:	0041      	lsls	r1, r0, #1
  402d32:	e6a5      	b.n	402a80 <_malloc_r+0x80>
  402d34:	20000458 	.word	0x20000458
  402d38:	2000090c 	.word	0x2000090c
  402d3c:	20000910 	.word	0x20000910
  402d40:	20000908 	.word	0x20000908
  402d44:	20000904 	.word	0x20000904
  402d48:	20000864 	.word	0x20000864
  402d4c:	0a5a      	lsrs	r2, r3, #9
  402d4e:	2a04      	cmp	r2, #4
  402d50:	d955      	bls.n	402dfe <_malloc_r+0x3fe>
  402d52:	2a14      	cmp	r2, #20
  402d54:	f200 80a7 	bhi.w	402ea6 <_malloc_r+0x4a6>
  402d58:	325b      	adds	r2, #91	; 0x5b
  402d5a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402d5e:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  402d62:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 402f20 <_malloc_r+0x520>
  402d66:	f8dc 1008 	ldr.w	r1, [ip, #8]
  402d6a:	4561      	cmp	r1, ip
  402d6c:	d07f      	beq.n	402e6e <_malloc_r+0x46e>
  402d6e:	684a      	ldr	r2, [r1, #4]
  402d70:	f022 0203 	bic.w	r2, r2, #3
  402d74:	4293      	cmp	r3, r2
  402d76:	d202      	bcs.n	402d7e <_malloc_r+0x37e>
  402d78:	6889      	ldr	r1, [r1, #8]
  402d7a:	458c      	cmp	ip, r1
  402d7c:	d1f7      	bne.n	402d6e <_malloc_r+0x36e>
  402d7e:	68ca      	ldr	r2, [r1, #12]
  402d80:	687b      	ldr	r3, [r7, #4]
  402d82:	60e2      	str	r2, [r4, #12]
  402d84:	60a1      	str	r1, [r4, #8]
  402d86:	6094      	str	r4, [r2, #8]
  402d88:	60cc      	str	r4, [r1, #12]
  402d8a:	e6bb      	b.n	402b04 <_malloc_r+0x104>
  402d8c:	1963      	adds	r3, r4, r5
  402d8e:	f042 0701 	orr.w	r7, r2, #1
  402d92:	f045 0501 	orr.w	r5, r5, #1
  402d96:	6065      	str	r5, [r4, #4]
  402d98:	4630      	mov	r0, r6
  402d9a:	614b      	str	r3, [r1, #20]
  402d9c:	610b      	str	r3, [r1, #16]
  402d9e:	f8c3 e00c 	str.w	lr, [r3, #12]
  402da2:	f8c3 e008 	str.w	lr, [r3, #8]
  402da6:	605f      	str	r7, [r3, #4]
  402da8:	509a      	str	r2, [r3, r2]
  402daa:	3408      	adds	r4, #8
  402dac:	f000 fa04 	bl	4031b8 <__malloc_unlock>
  402db0:	e652      	b.n	402a58 <_malloc_r+0x58>
  402db2:	684b      	ldr	r3, [r1, #4]
  402db4:	e6a6      	b.n	402b04 <_malloc_r+0x104>
  402db6:	f109 0901 	add.w	r9, r9, #1
  402dba:	f019 0f03 	tst.w	r9, #3
  402dbe:	f10c 0c08 	add.w	ip, ip, #8
  402dc2:	f47f aeb1 	bne.w	402b28 <_malloc_r+0x128>
  402dc6:	e02c      	b.n	402e22 <_malloc_r+0x422>
  402dc8:	f104 0308 	add.w	r3, r4, #8
  402dcc:	6964      	ldr	r4, [r4, #20]
  402dce:	42a3      	cmp	r3, r4
  402dd0:	bf08      	it	eq
  402dd2:	3002      	addeq	r0, #2
  402dd4:	f43f ae69 	beq.w	402aaa <_malloc_r+0xaa>
  402dd8:	e62e      	b.n	402a38 <_malloc_r+0x38>
  402dda:	441a      	add	r2, r3
  402ddc:	461c      	mov	r4, r3
  402dde:	6851      	ldr	r1, [r2, #4]
  402de0:	68db      	ldr	r3, [r3, #12]
  402de2:	f854 5f08 	ldr.w	r5, [r4, #8]!
  402de6:	f041 0101 	orr.w	r1, r1, #1
  402dea:	6051      	str	r1, [r2, #4]
  402dec:	4630      	mov	r0, r6
  402dee:	60eb      	str	r3, [r5, #12]
  402df0:	609d      	str	r5, [r3, #8]
  402df2:	f000 f9e1 	bl	4031b8 <__malloc_unlock>
  402df6:	e62f      	b.n	402a58 <_malloc_r+0x58>
  402df8:	305b      	adds	r0, #91	; 0x5b
  402dfa:	0041      	lsls	r1, r0, #1
  402dfc:	e640      	b.n	402a80 <_malloc_r+0x80>
  402dfe:	099a      	lsrs	r2, r3, #6
  402e00:	3238      	adds	r2, #56	; 0x38
  402e02:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402e06:	e7aa      	b.n	402d5e <_malloc_r+0x35e>
  402e08:	42bc      	cmp	r4, r7
  402e0a:	4b45      	ldr	r3, [pc, #276]	; (402f20 <_malloc_r+0x520>)
  402e0c:	f43f af0e 	beq.w	402c2c <_malloc_r+0x22c>
  402e10:	689c      	ldr	r4, [r3, #8]
  402e12:	6862      	ldr	r2, [r4, #4]
  402e14:	f022 0203 	bic.w	r2, r2, #3
  402e18:	e768      	b.n	402cec <_malloc_r+0x2ec>
  402e1a:	f8d8 8000 	ldr.w	r8, [r8]
  402e1e:	4598      	cmp	r8, r3
  402e20:	d17c      	bne.n	402f1c <_malloc_r+0x51c>
  402e22:	f010 0f03 	tst.w	r0, #3
  402e26:	f1a8 0308 	sub.w	r3, r8, #8
  402e2a:	f100 30ff 	add.w	r0, r0, #4294967295
  402e2e:	d1f4      	bne.n	402e1a <_malloc_r+0x41a>
  402e30:	687b      	ldr	r3, [r7, #4]
  402e32:	ea23 0304 	bic.w	r3, r3, r4
  402e36:	607b      	str	r3, [r7, #4]
  402e38:	0064      	lsls	r4, r4, #1
  402e3a:	429c      	cmp	r4, r3
  402e3c:	f63f aeca 	bhi.w	402bd4 <_malloc_r+0x1d4>
  402e40:	2c00      	cmp	r4, #0
  402e42:	f43f aec7 	beq.w	402bd4 <_malloc_r+0x1d4>
  402e46:	4223      	tst	r3, r4
  402e48:	4648      	mov	r0, r9
  402e4a:	f47f ae69 	bne.w	402b20 <_malloc_r+0x120>
  402e4e:	0064      	lsls	r4, r4, #1
  402e50:	4223      	tst	r3, r4
  402e52:	f100 0004 	add.w	r0, r0, #4
  402e56:	d0fa      	beq.n	402e4e <_malloc_r+0x44e>
  402e58:	e662      	b.n	402b20 <_malloc_r+0x120>
  402e5a:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  402e5e:	d818      	bhi.n	402e92 <_malloc_r+0x492>
  402e60:	0be8      	lsrs	r0, r5, #15
  402e62:	3077      	adds	r0, #119	; 0x77
  402e64:	0041      	lsls	r1, r0, #1
  402e66:	e60b      	b.n	402a80 <_malloc_r+0x80>
  402e68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402e6c:	e6fb      	b.n	402c66 <_malloc_r+0x266>
  402e6e:	f8d8 3004 	ldr.w	r3, [r8, #4]
  402e72:	1092      	asrs	r2, r2, #2
  402e74:	f04f 0c01 	mov.w	ip, #1
  402e78:	fa0c f202 	lsl.w	r2, ip, r2
  402e7c:	4313      	orrs	r3, r2
  402e7e:	f8c8 3004 	str.w	r3, [r8, #4]
  402e82:	460a      	mov	r2, r1
  402e84:	e77d      	b.n	402d82 <_malloc_r+0x382>
  402e86:	2301      	movs	r3, #1
  402e88:	f8c9 3004 	str.w	r3, [r9, #4]
  402e8c:	464c      	mov	r4, r9
  402e8e:	2200      	movs	r2, #0
  402e90:	e72c      	b.n	402cec <_malloc_r+0x2ec>
  402e92:	f240 5354 	movw	r3, #1364	; 0x554
  402e96:	4298      	cmp	r0, r3
  402e98:	d81c      	bhi.n	402ed4 <_malloc_r+0x4d4>
  402e9a:	0ca8      	lsrs	r0, r5, #18
  402e9c:	307c      	adds	r0, #124	; 0x7c
  402e9e:	0041      	lsls	r1, r0, #1
  402ea0:	e5ee      	b.n	402a80 <_malloc_r+0x80>
  402ea2:	3210      	adds	r2, #16
  402ea4:	e6b4      	b.n	402c10 <_malloc_r+0x210>
  402ea6:	2a54      	cmp	r2, #84	; 0x54
  402ea8:	d823      	bhi.n	402ef2 <_malloc_r+0x4f2>
  402eaa:	0b1a      	lsrs	r2, r3, #12
  402eac:	326e      	adds	r2, #110	; 0x6e
  402eae:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402eb2:	e754      	b.n	402d5e <_malloc_r+0x35e>
  402eb4:	68bc      	ldr	r4, [r7, #8]
  402eb6:	6862      	ldr	r2, [r4, #4]
  402eb8:	f022 0203 	bic.w	r2, r2, #3
  402ebc:	e716      	b.n	402cec <_malloc_r+0x2ec>
  402ebe:	f3cb 000b 	ubfx	r0, fp, #0, #12
  402ec2:	2800      	cmp	r0, #0
  402ec4:	f47f aeb9 	bne.w	402c3a <_malloc_r+0x23a>
  402ec8:	4442      	add	r2, r8
  402eca:	68bb      	ldr	r3, [r7, #8]
  402ecc:	f042 0201 	orr.w	r2, r2, #1
  402ed0:	605a      	str	r2, [r3, #4]
  402ed2:	e6fd      	b.n	402cd0 <_malloc_r+0x2d0>
  402ed4:	21fc      	movs	r1, #252	; 0xfc
  402ed6:	207e      	movs	r0, #126	; 0x7e
  402ed8:	e5d2      	b.n	402a80 <_malloc_r+0x80>
  402eda:	2201      	movs	r2, #1
  402edc:	f04f 0a00 	mov.w	sl, #0
  402ee0:	e6d4      	b.n	402c8c <_malloc_r+0x28c>
  402ee2:	f104 0108 	add.w	r1, r4, #8
  402ee6:	4630      	mov	r0, r6
  402ee8:	f7ff fa7a 	bl	4023e0 <_free_r>
  402eec:	f8da 1000 	ldr.w	r1, [sl]
  402ef0:	e6ee      	b.n	402cd0 <_malloc_r+0x2d0>
  402ef2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402ef6:	d804      	bhi.n	402f02 <_malloc_r+0x502>
  402ef8:	0bda      	lsrs	r2, r3, #15
  402efa:	3277      	adds	r2, #119	; 0x77
  402efc:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402f00:	e72d      	b.n	402d5e <_malloc_r+0x35e>
  402f02:	f240 5154 	movw	r1, #1364	; 0x554
  402f06:	428a      	cmp	r2, r1
  402f08:	d804      	bhi.n	402f14 <_malloc_r+0x514>
  402f0a:	0c9a      	lsrs	r2, r3, #18
  402f0c:	327c      	adds	r2, #124	; 0x7c
  402f0e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402f12:	e724      	b.n	402d5e <_malloc_r+0x35e>
  402f14:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  402f18:	227e      	movs	r2, #126	; 0x7e
  402f1a:	e720      	b.n	402d5e <_malloc_r+0x35e>
  402f1c:	687b      	ldr	r3, [r7, #4]
  402f1e:	e78b      	b.n	402e38 <_malloc_r+0x438>
  402f20:	20000458 	.word	0x20000458

00402f24 <memchr>:
  402f24:	0783      	lsls	r3, r0, #30
  402f26:	b470      	push	{r4, r5, r6}
  402f28:	b2c9      	uxtb	r1, r1
  402f2a:	d040      	beq.n	402fae <memchr+0x8a>
  402f2c:	1e54      	subs	r4, r2, #1
  402f2e:	2a00      	cmp	r2, #0
  402f30:	d03f      	beq.n	402fb2 <memchr+0x8e>
  402f32:	7803      	ldrb	r3, [r0, #0]
  402f34:	428b      	cmp	r3, r1
  402f36:	bf18      	it	ne
  402f38:	1c43      	addne	r3, r0, #1
  402f3a:	d106      	bne.n	402f4a <memchr+0x26>
  402f3c:	e01d      	b.n	402f7a <memchr+0x56>
  402f3e:	b1f4      	cbz	r4, 402f7e <memchr+0x5a>
  402f40:	7802      	ldrb	r2, [r0, #0]
  402f42:	428a      	cmp	r2, r1
  402f44:	f104 34ff 	add.w	r4, r4, #4294967295
  402f48:	d017      	beq.n	402f7a <memchr+0x56>
  402f4a:	f013 0f03 	tst.w	r3, #3
  402f4e:	4618      	mov	r0, r3
  402f50:	f103 0301 	add.w	r3, r3, #1
  402f54:	d1f3      	bne.n	402f3e <memchr+0x1a>
  402f56:	2c03      	cmp	r4, #3
  402f58:	d814      	bhi.n	402f84 <memchr+0x60>
  402f5a:	b184      	cbz	r4, 402f7e <memchr+0x5a>
  402f5c:	7803      	ldrb	r3, [r0, #0]
  402f5e:	428b      	cmp	r3, r1
  402f60:	d00b      	beq.n	402f7a <memchr+0x56>
  402f62:	1905      	adds	r5, r0, r4
  402f64:	1c43      	adds	r3, r0, #1
  402f66:	e002      	b.n	402f6e <memchr+0x4a>
  402f68:	7802      	ldrb	r2, [r0, #0]
  402f6a:	428a      	cmp	r2, r1
  402f6c:	d005      	beq.n	402f7a <memchr+0x56>
  402f6e:	42ab      	cmp	r3, r5
  402f70:	4618      	mov	r0, r3
  402f72:	f103 0301 	add.w	r3, r3, #1
  402f76:	d1f7      	bne.n	402f68 <memchr+0x44>
  402f78:	2000      	movs	r0, #0
  402f7a:	bc70      	pop	{r4, r5, r6}
  402f7c:	4770      	bx	lr
  402f7e:	4620      	mov	r0, r4
  402f80:	bc70      	pop	{r4, r5, r6}
  402f82:	4770      	bx	lr
  402f84:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  402f88:	4602      	mov	r2, r0
  402f8a:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  402f8e:	4610      	mov	r0, r2
  402f90:	3204      	adds	r2, #4
  402f92:	6803      	ldr	r3, [r0, #0]
  402f94:	4073      	eors	r3, r6
  402f96:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  402f9a:	ea25 0303 	bic.w	r3, r5, r3
  402f9e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  402fa2:	d1da      	bne.n	402f5a <memchr+0x36>
  402fa4:	3c04      	subs	r4, #4
  402fa6:	2c03      	cmp	r4, #3
  402fa8:	4610      	mov	r0, r2
  402faa:	d8f0      	bhi.n	402f8e <memchr+0x6a>
  402fac:	e7d5      	b.n	402f5a <memchr+0x36>
  402fae:	4614      	mov	r4, r2
  402fb0:	e7d1      	b.n	402f56 <memchr+0x32>
  402fb2:	4610      	mov	r0, r2
  402fb4:	e7e1      	b.n	402f7a <memchr+0x56>
  402fb6:	bf00      	nop

00402fb8 <memcpy>:
  402fb8:	4684      	mov	ip, r0
  402fba:	ea41 0300 	orr.w	r3, r1, r0
  402fbe:	f013 0303 	ands.w	r3, r3, #3
  402fc2:	d16d      	bne.n	4030a0 <memcpy+0xe8>
  402fc4:	3a40      	subs	r2, #64	; 0x40
  402fc6:	d341      	bcc.n	40304c <memcpy+0x94>
  402fc8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fcc:	f840 3b04 	str.w	r3, [r0], #4
  402fd0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fd4:	f840 3b04 	str.w	r3, [r0], #4
  402fd8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fdc:	f840 3b04 	str.w	r3, [r0], #4
  402fe0:	f851 3b04 	ldr.w	r3, [r1], #4
  402fe4:	f840 3b04 	str.w	r3, [r0], #4
  402fe8:	f851 3b04 	ldr.w	r3, [r1], #4
  402fec:	f840 3b04 	str.w	r3, [r0], #4
  402ff0:	f851 3b04 	ldr.w	r3, [r1], #4
  402ff4:	f840 3b04 	str.w	r3, [r0], #4
  402ff8:	f851 3b04 	ldr.w	r3, [r1], #4
  402ffc:	f840 3b04 	str.w	r3, [r0], #4
  403000:	f851 3b04 	ldr.w	r3, [r1], #4
  403004:	f840 3b04 	str.w	r3, [r0], #4
  403008:	f851 3b04 	ldr.w	r3, [r1], #4
  40300c:	f840 3b04 	str.w	r3, [r0], #4
  403010:	f851 3b04 	ldr.w	r3, [r1], #4
  403014:	f840 3b04 	str.w	r3, [r0], #4
  403018:	f851 3b04 	ldr.w	r3, [r1], #4
  40301c:	f840 3b04 	str.w	r3, [r0], #4
  403020:	f851 3b04 	ldr.w	r3, [r1], #4
  403024:	f840 3b04 	str.w	r3, [r0], #4
  403028:	f851 3b04 	ldr.w	r3, [r1], #4
  40302c:	f840 3b04 	str.w	r3, [r0], #4
  403030:	f851 3b04 	ldr.w	r3, [r1], #4
  403034:	f840 3b04 	str.w	r3, [r0], #4
  403038:	f851 3b04 	ldr.w	r3, [r1], #4
  40303c:	f840 3b04 	str.w	r3, [r0], #4
  403040:	f851 3b04 	ldr.w	r3, [r1], #4
  403044:	f840 3b04 	str.w	r3, [r0], #4
  403048:	3a40      	subs	r2, #64	; 0x40
  40304a:	d2bd      	bcs.n	402fc8 <memcpy+0x10>
  40304c:	3230      	adds	r2, #48	; 0x30
  40304e:	d311      	bcc.n	403074 <memcpy+0xbc>
  403050:	f851 3b04 	ldr.w	r3, [r1], #4
  403054:	f840 3b04 	str.w	r3, [r0], #4
  403058:	f851 3b04 	ldr.w	r3, [r1], #4
  40305c:	f840 3b04 	str.w	r3, [r0], #4
  403060:	f851 3b04 	ldr.w	r3, [r1], #4
  403064:	f840 3b04 	str.w	r3, [r0], #4
  403068:	f851 3b04 	ldr.w	r3, [r1], #4
  40306c:	f840 3b04 	str.w	r3, [r0], #4
  403070:	3a10      	subs	r2, #16
  403072:	d2ed      	bcs.n	403050 <memcpy+0x98>
  403074:	320c      	adds	r2, #12
  403076:	d305      	bcc.n	403084 <memcpy+0xcc>
  403078:	f851 3b04 	ldr.w	r3, [r1], #4
  40307c:	f840 3b04 	str.w	r3, [r0], #4
  403080:	3a04      	subs	r2, #4
  403082:	d2f9      	bcs.n	403078 <memcpy+0xc0>
  403084:	3204      	adds	r2, #4
  403086:	d008      	beq.n	40309a <memcpy+0xe2>
  403088:	07d2      	lsls	r2, r2, #31
  40308a:	bf1c      	itt	ne
  40308c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403090:	f800 3b01 	strbne.w	r3, [r0], #1
  403094:	d301      	bcc.n	40309a <memcpy+0xe2>
  403096:	880b      	ldrh	r3, [r1, #0]
  403098:	8003      	strh	r3, [r0, #0]
  40309a:	4660      	mov	r0, ip
  40309c:	4770      	bx	lr
  40309e:	bf00      	nop
  4030a0:	2a08      	cmp	r2, #8
  4030a2:	d313      	bcc.n	4030cc <memcpy+0x114>
  4030a4:	078b      	lsls	r3, r1, #30
  4030a6:	d08d      	beq.n	402fc4 <memcpy+0xc>
  4030a8:	f010 0303 	ands.w	r3, r0, #3
  4030ac:	d08a      	beq.n	402fc4 <memcpy+0xc>
  4030ae:	f1c3 0304 	rsb	r3, r3, #4
  4030b2:	1ad2      	subs	r2, r2, r3
  4030b4:	07db      	lsls	r3, r3, #31
  4030b6:	bf1c      	itt	ne
  4030b8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4030bc:	f800 3b01 	strbne.w	r3, [r0], #1
  4030c0:	d380      	bcc.n	402fc4 <memcpy+0xc>
  4030c2:	f831 3b02 	ldrh.w	r3, [r1], #2
  4030c6:	f820 3b02 	strh.w	r3, [r0], #2
  4030ca:	e77b      	b.n	402fc4 <memcpy+0xc>
  4030cc:	3a04      	subs	r2, #4
  4030ce:	d3d9      	bcc.n	403084 <memcpy+0xcc>
  4030d0:	3a01      	subs	r2, #1
  4030d2:	f811 3b01 	ldrb.w	r3, [r1], #1
  4030d6:	f800 3b01 	strb.w	r3, [r0], #1
  4030da:	d2f9      	bcs.n	4030d0 <memcpy+0x118>
  4030dc:	780b      	ldrb	r3, [r1, #0]
  4030de:	7003      	strb	r3, [r0, #0]
  4030e0:	784b      	ldrb	r3, [r1, #1]
  4030e2:	7043      	strb	r3, [r0, #1]
  4030e4:	788b      	ldrb	r3, [r1, #2]
  4030e6:	7083      	strb	r3, [r0, #2]
  4030e8:	4660      	mov	r0, ip
  4030ea:	4770      	bx	lr

004030ec <memmove>:
  4030ec:	4288      	cmp	r0, r1
  4030ee:	b5f0      	push	{r4, r5, r6, r7, lr}
  4030f0:	d90d      	bls.n	40310e <memmove+0x22>
  4030f2:	188b      	adds	r3, r1, r2
  4030f4:	4298      	cmp	r0, r3
  4030f6:	d20a      	bcs.n	40310e <memmove+0x22>
  4030f8:	1881      	adds	r1, r0, r2
  4030fa:	2a00      	cmp	r2, #0
  4030fc:	d054      	beq.n	4031a8 <memmove+0xbc>
  4030fe:	1a9a      	subs	r2, r3, r2
  403100:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403104:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403108:	4293      	cmp	r3, r2
  40310a:	d1f9      	bne.n	403100 <memmove+0x14>
  40310c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40310e:	2a0f      	cmp	r2, #15
  403110:	d948      	bls.n	4031a4 <memmove+0xb8>
  403112:	ea40 0301 	orr.w	r3, r0, r1
  403116:	079b      	lsls	r3, r3, #30
  403118:	d147      	bne.n	4031aa <memmove+0xbe>
  40311a:	f100 0410 	add.w	r4, r0, #16
  40311e:	f101 0310 	add.w	r3, r1, #16
  403122:	4615      	mov	r5, r2
  403124:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403128:	f844 6c10 	str.w	r6, [r4, #-16]
  40312c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403130:	f844 6c0c 	str.w	r6, [r4, #-12]
  403134:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403138:	f844 6c08 	str.w	r6, [r4, #-8]
  40313c:	3d10      	subs	r5, #16
  40313e:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403142:	f844 6c04 	str.w	r6, [r4, #-4]
  403146:	2d0f      	cmp	r5, #15
  403148:	f103 0310 	add.w	r3, r3, #16
  40314c:	f104 0410 	add.w	r4, r4, #16
  403150:	d8e8      	bhi.n	403124 <memmove+0x38>
  403152:	f1a2 0310 	sub.w	r3, r2, #16
  403156:	f023 030f 	bic.w	r3, r3, #15
  40315a:	f002 0e0f 	and.w	lr, r2, #15
  40315e:	3310      	adds	r3, #16
  403160:	f1be 0f03 	cmp.w	lr, #3
  403164:	4419      	add	r1, r3
  403166:	4403      	add	r3, r0
  403168:	d921      	bls.n	4031ae <memmove+0xc2>
  40316a:	1f1e      	subs	r6, r3, #4
  40316c:	460d      	mov	r5, r1
  40316e:	4674      	mov	r4, lr
  403170:	3c04      	subs	r4, #4
  403172:	f855 7b04 	ldr.w	r7, [r5], #4
  403176:	f846 7f04 	str.w	r7, [r6, #4]!
  40317a:	2c03      	cmp	r4, #3
  40317c:	d8f8      	bhi.n	403170 <memmove+0x84>
  40317e:	f1ae 0404 	sub.w	r4, lr, #4
  403182:	f024 0403 	bic.w	r4, r4, #3
  403186:	3404      	adds	r4, #4
  403188:	4423      	add	r3, r4
  40318a:	4421      	add	r1, r4
  40318c:	f002 0203 	and.w	r2, r2, #3
  403190:	b152      	cbz	r2, 4031a8 <memmove+0xbc>
  403192:	3b01      	subs	r3, #1
  403194:	440a      	add	r2, r1
  403196:	f811 4b01 	ldrb.w	r4, [r1], #1
  40319a:	f803 4f01 	strb.w	r4, [r3, #1]!
  40319e:	4291      	cmp	r1, r2
  4031a0:	d1f9      	bne.n	403196 <memmove+0xaa>
  4031a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4031a4:	4603      	mov	r3, r0
  4031a6:	e7f3      	b.n	403190 <memmove+0xa4>
  4031a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4031aa:	4603      	mov	r3, r0
  4031ac:	e7f1      	b.n	403192 <memmove+0xa6>
  4031ae:	4672      	mov	r2, lr
  4031b0:	e7ee      	b.n	403190 <memmove+0xa4>
  4031b2:	bf00      	nop

004031b4 <__malloc_lock>:
  4031b4:	4770      	bx	lr
  4031b6:	bf00      	nop

004031b8 <__malloc_unlock>:
  4031b8:	4770      	bx	lr
  4031ba:	bf00      	nop

004031bc <_realloc_r>:
  4031bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4031c0:	4617      	mov	r7, r2
  4031c2:	b083      	sub	sp, #12
  4031c4:	460e      	mov	r6, r1
  4031c6:	2900      	cmp	r1, #0
  4031c8:	f000 80e7 	beq.w	40339a <_realloc_r+0x1de>
  4031cc:	4681      	mov	r9, r0
  4031ce:	f107 050b 	add.w	r5, r7, #11
  4031d2:	f7ff ffef 	bl	4031b4 <__malloc_lock>
  4031d6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4031da:	2d16      	cmp	r5, #22
  4031dc:	f023 0403 	bic.w	r4, r3, #3
  4031e0:	f1a6 0808 	sub.w	r8, r6, #8
  4031e4:	d84c      	bhi.n	403280 <_realloc_r+0xc4>
  4031e6:	2210      	movs	r2, #16
  4031e8:	4615      	mov	r5, r2
  4031ea:	42af      	cmp	r7, r5
  4031ec:	d84d      	bhi.n	40328a <_realloc_r+0xce>
  4031ee:	4294      	cmp	r4, r2
  4031f0:	f280 8084 	bge.w	4032fc <_realloc_r+0x140>
  4031f4:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 4035a4 <_realloc_r+0x3e8>
  4031f8:	f8db 0008 	ldr.w	r0, [fp, #8]
  4031fc:	eb08 0104 	add.w	r1, r8, r4
  403200:	4288      	cmp	r0, r1
  403202:	f000 80d6 	beq.w	4033b2 <_realloc_r+0x1f6>
  403206:	6848      	ldr	r0, [r1, #4]
  403208:	f020 0e01 	bic.w	lr, r0, #1
  40320c:	448e      	add	lr, r1
  40320e:	f8de e004 	ldr.w	lr, [lr, #4]
  403212:	f01e 0f01 	tst.w	lr, #1
  403216:	d13f      	bne.n	403298 <_realloc_r+0xdc>
  403218:	f020 0003 	bic.w	r0, r0, #3
  40321c:	4420      	add	r0, r4
  40321e:	4290      	cmp	r0, r2
  403220:	f280 80c1 	bge.w	4033a6 <_realloc_r+0x1ea>
  403224:	07db      	lsls	r3, r3, #31
  403226:	f100 808f 	bmi.w	403348 <_realloc_r+0x18c>
  40322a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40322e:	ebc3 0a08 	rsb	sl, r3, r8
  403232:	f8da 3004 	ldr.w	r3, [sl, #4]
  403236:	f023 0303 	bic.w	r3, r3, #3
  40323a:	eb00 0e03 	add.w	lr, r0, r3
  40323e:	4596      	cmp	lr, r2
  403240:	db34      	blt.n	4032ac <_realloc_r+0xf0>
  403242:	68cb      	ldr	r3, [r1, #12]
  403244:	688a      	ldr	r2, [r1, #8]
  403246:	4657      	mov	r7, sl
  403248:	60d3      	str	r3, [r2, #12]
  40324a:	609a      	str	r2, [r3, #8]
  40324c:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403250:	f8da 300c 	ldr.w	r3, [sl, #12]
  403254:	60cb      	str	r3, [r1, #12]
  403256:	1f22      	subs	r2, r4, #4
  403258:	2a24      	cmp	r2, #36	; 0x24
  40325a:	6099      	str	r1, [r3, #8]
  40325c:	f200 8136 	bhi.w	4034cc <_realloc_r+0x310>
  403260:	2a13      	cmp	r2, #19
  403262:	f240 80fd 	bls.w	403460 <_realloc_r+0x2a4>
  403266:	6833      	ldr	r3, [r6, #0]
  403268:	f8ca 3008 	str.w	r3, [sl, #8]
  40326c:	6873      	ldr	r3, [r6, #4]
  40326e:	f8ca 300c 	str.w	r3, [sl, #12]
  403272:	2a1b      	cmp	r2, #27
  403274:	f200 8140 	bhi.w	4034f8 <_realloc_r+0x33c>
  403278:	3608      	adds	r6, #8
  40327a:	f10a 0310 	add.w	r3, sl, #16
  40327e:	e0f0      	b.n	403462 <_realloc_r+0x2a6>
  403280:	f025 0507 	bic.w	r5, r5, #7
  403284:	2d00      	cmp	r5, #0
  403286:	462a      	mov	r2, r5
  403288:	daaf      	bge.n	4031ea <_realloc_r+0x2e>
  40328a:	230c      	movs	r3, #12
  40328c:	2000      	movs	r0, #0
  40328e:	f8c9 3000 	str.w	r3, [r9]
  403292:	b003      	add	sp, #12
  403294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403298:	07d9      	lsls	r1, r3, #31
  40329a:	d455      	bmi.n	403348 <_realloc_r+0x18c>
  40329c:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4032a0:	ebc3 0a08 	rsb	sl, r3, r8
  4032a4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4032a8:	f023 0303 	bic.w	r3, r3, #3
  4032ac:	4423      	add	r3, r4
  4032ae:	4293      	cmp	r3, r2
  4032b0:	db4a      	blt.n	403348 <_realloc_r+0x18c>
  4032b2:	4657      	mov	r7, sl
  4032b4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4032b8:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4032bc:	1f22      	subs	r2, r4, #4
  4032be:	2a24      	cmp	r2, #36	; 0x24
  4032c0:	60c1      	str	r1, [r0, #12]
  4032c2:	6088      	str	r0, [r1, #8]
  4032c4:	f200 810e 	bhi.w	4034e4 <_realloc_r+0x328>
  4032c8:	2a13      	cmp	r2, #19
  4032ca:	f240 8109 	bls.w	4034e0 <_realloc_r+0x324>
  4032ce:	6831      	ldr	r1, [r6, #0]
  4032d0:	f8ca 1008 	str.w	r1, [sl, #8]
  4032d4:	6871      	ldr	r1, [r6, #4]
  4032d6:	f8ca 100c 	str.w	r1, [sl, #12]
  4032da:	2a1b      	cmp	r2, #27
  4032dc:	f200 8121 	bhi.w	403522 <_realloc_r+0x366>
  4032e0:	3608      	adds	r6, #8
  4032e2:	f10a 0210 	add.w	r2, sl, #16
  4032e6:	6831      	ldr	r1, [r6, #0]
  4032e8:	6011      	str	r1, [r2, #0]
  4032ea:	6871      	ldr	r1, [r6, #4]
  4032ec:	6051      	str	r1, [r2, #4]
  4032ee:	68b1      	ldr	r1, [r6, #8]
  4032f0:	6091      	str	r1, [r2, #8]
  4032f2:	461c      	mov	r4, r3
  4032f4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4032f8:	463e      	mov	r6, r7
  4032fa:	46d0      	mov	r8, sl
  4032fc:	1b62      	subs	r2, r4, r5
  4032fe:	2a0f      	cmp	r2, #15
  403300:	f003 0301 	and.w	r3, r3, #1
  403304:	d80e      	bhi.n	403324 <_realloc_r+0x168>
  403306:	4323      	orrs	r3, r4
  403308:	4444      	add	r4, r8
  40330a:	f8c8 3004 	str.w	r3, [r8, #4]
  40330e:	6863      	ldr	r3, [r4, #4]
  403310:	f043 0301 	orr.w	r3, r3, #1
  403314:	6063      	str	r3, [r4, #4]
  403316:	4648      	mov	r0, r9
  403318:	f7ff ff4e 	bl	4031b8 <__malloc_unlock>
  40331c:	4630      	mov	r0, r6
  40331e:	b003      	add	sp, #12
  403320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403324:	eb08 0105 	add.w	r1, r8, r5
  403328:	431d      	orrs	r5, r3
  40332a:	f042 0301 	orr.w	r3, r2, #1
  40332e:	440a      	add	r2, r1
  403330:	f8c8 5004 	str.w	r5, [r8, #4]
  403334:	604b      	str	r3, [r1, #4]
  403336:	6853      	ldr	r3, [r2, #4]
  403338:	f043 0301 	orr.w	r3, r3, #1
  40333c:	3108      	adds	r1, #8
  40333e:	6053      	str	r3, [r2, #4]
  403340:	4648      	mov	r0, r9
  403342:	f7ff f84d 	bl	4023e0 <_free_r>
  403346:	e7e6      	b.n	403316 <_realloc_r+0x15a>
  403348:	4639      	mov	r1, r7
  40334a:	4648      	mov	r0, r9
  40334c:	f7ff fb58 	bl	402a00 <_malloc_r>
  403350:	4607      	mov	r7, r0
  403352:	b1d8      	cbz	r0, 40338c <_realloc_r+0x1d0>
  403354:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403358:	f023 0201 	bic.w	r2, r3, #1
  40335c:	4442      	add	r2, r8
  40335e:	f1a0 0108 	sub.w	r1, r0, #8
  403362:	4291      	cmp	r1, r2
  403364:	f000 80ac 	beq.w	4034c0 <_realloc_r+0x304>
  403368:	1f22      	subs	r2, r4, #4
  40336a:	2a24      	cmp	r2, #36	; 0x24
  40336c:	f200 8099 	bhi.w	4034a2 <_realloc_r+0x2e6>
  403370:	2a13      	cmp	r2, #19
  403372:	d86a      	bhi.n	40344a <_realloc_r+0x28e>
  403374:	4603      	mov	r3, r0
  403376:	4632      	mov	r2, r6
  403378:	6811      	ldr	r1, [r2, #0]
  40337a:	6019      	str	r1, [r3, #0]
  40337c:	6851      	ldr	r1, [r2, #4]
  40337e:	6059      	str	r1, [r3, #4]
  403380:	6892      	ldr	r2, [r2, #8]
  403382:	609a      	str	r2, [r3, #8]
  403384:	4631      	mov	r1, r6
  403386:	4648      	mov	r0, r9
  403388:	f7ff f82a 	bl	4023e0 <_free_r>
  40338c:	4648      	mov	r0, r9
  40338e:	f7ff ff13 	bl	4031b8 <__malloc_unlock>
  403392:	4638      	mov	r0, r7
  403394:	b003      	add	sp, #12
  403396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40339a:	4611      	mov	r1, r2
  40339c:	b003      	add	sp, #12
  40339e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033a2:	f7ff bb2d 	b.w	402a00 <_malloc_r>
  4033a6:	68ca      	ldr	r2, [r1, #12]
  4033a8:	6889      	ldr	r1, [r1, #8]
  4033aa:	4604      	mov	r4, r0
  4033ac:	60ca      	str	r2, [r1, #12]
  4033ae:	6091      	str	r1, [r2, #8]
  4033b0:	e7a4      	b.n	4032fc <_realloc_r+0x140>
  4033b2:	6841      	ldr	r1, [r0, #4]
  4033b4:	f021 0103 	bic.w	r1, r1, #3
  4033b8:	4421      	add	r1, r4
  4033ba:	f105 0010 	add.w	r0, r5, #16
  4033be:	4281      	cmp	r1, r0
  4033c0:	da5b      	bge.n	40347a <_realloc_r+0x2be>
  4033c2:	07db      	lsls	r3, r3, #31
  4033c4:	d4c0      	bmi.n	403348 <_realloc_r+0x18c>
  4033c6:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4033ca:	ebc3 0a08 	rsb	sl, r3, r8
  4033ce:	f8da 3004 	ldr.w	r3, [sl, #4]
  4033d2:	f023 0303 	bic.w	r3, r3, #3
  4033d6:	eb01 0c03 	add.w	ip, r1, r3
  4033da:	4560      	cmp	r0, ip
  4033dc:	f73f af66 	bgt.w	4032ac <_realloc_r+0xf0>
  4033e0:	4657      	mov	r7, sl
  4033e2:	f8da 300c 	ldr.w	r3, [sl, #12]
  4033e6:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4033ea:	1f22      	subs	r2, r4, #4
  4033ec:	2a24      	cmp	r2, #36	; 0x24
  4033ee:	60cb      	str	r3, [r1, #12]
  4033f0:	6099      	str	r1, [r3, #8]
  4033f2:	f200 80b8 	bhi.w	403566 <_realloc_r+0x3aa>
  4033f6:	2a13      	cmp	r2, #19
  4033f8:	f240 80a9 	bls.w	40354e <_realloc_r+0x392>
  4033fc:	6833      	ldr	r3, [r6, #0]
  4033fe:	f8ca 3008 	str.w	r3, [sl, #8]
  403402:	6873      	ldr	r3, [r6, #4]
  403404:	f8ca 300c 	str.w	r3, [sl, #12]
  403408:	2a1b      	cmp	r2, #27
  40340a:	f200 80b5 	bhi.w	403578 <_realloc_r+0x3bc>
  40340e:	3608      	adds	r6, #8
  403410:	f10a 0310 	add.w	r3, sl, #16
  403414:	6832      	ldr	r2, [r6, #0]
  403416:	601a      	str	r2, [r3, #0]
  403418:	6872      	ldr	r2, [r6, #4]
  40341a:	605a      	str	r2, [r3, #4]
  40341c:	68b2      	ldr	r2, [r6, #8]
  40341e:	609a      	str	r2, [r3, #8]
  403420:	eb0a 0205 	add.w	r2, sl, r5
  403424:	ebc5 030c 	rsb	r3, r5, ip
  403428:	f043 0301 	orr.w	r3, r3, #1
  40342c:	f8cb 2008 	str.w	r2, [fp, #8]
  403430:	6053      	str	r3, [r2, #4]
  403432:	f8da 3004 	ldr.w	r3, [sl, #4]
  403436:	f003 0301 	and.w	r3, r3, #1
  40343a:	431d      	orrs	r5, r3
  40343c:	4648      	mov	r0, r9
  40343e:	f8ca 5004 	str.w	r5, [sl, #4]
  403442:	f7ff feb9 	bl	4031b8 <__malloc_unlock>
  403446:	4638      	mov	r0, r7
  403448:	e769      	b.n	40331e <_realloc_r+0x162>
  40344a:	6833      	ldr	r3, [r6, #0]
  40344c:	6003      	str	r3, [r0, #0]
  40344e:	6873      	ldr	r3, [r6, #4]
  403450:	6043      	str	r3, [r0, #4]
  403452:	2a1b      	cmp	r2, #27
  403454:	d829      	bhi.n	4034aa <_realloc_r+0x2ee>
  403456:	f100 0308 	add.w	r3, r0, #8
  40345a:	f106 0208 	add.w	r2, r6, #8
  40345e:	e78b      	b.n	403378 <_realloc_r+0x1bc>
  403460:	463b      	mov	r3, r7
  403462:	6832      	ldr	r2, [r6, #0]
  403464:	601a      	str	r2, [r3, #0]
  403466:	6872      	ldr	r2, [r6, #4]
  403468:	605a      	str	r2, [r3, #4]
  40346a:	68b2      	ldr	r2, [r6, #8]
  40346c:	609a      	str	r2, [r3, #8]
  40346e:	463e      	mov	r6, r7
  403470:	4674      	mov	r4, lr
  403472:	f8da 3004 	ldr.w	r3, [sl, #4]
  403476:	46d0      	mov	r8, sl
  403478:	e740      	b.n	4032fc <_realloc_r+0x140>
  40347a:	eb08 0205 	add.w	r2, r8, r5
  40347e:	1b4b      	subs	r3, r1, r5
  403480:	f043 0301 	orr.w	r3, r3, #1
  403484:	f8cb 2008 	str.w	r2, [fp, #8]
  403488:	6053      	str	r3, [r2, #4]
  40348a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40348e:	f003 0301 	and.w	r3, r3, #1
  403492:	431d      	orrs	r5, r3
  403494:	4648      	mov	r0, r9
  403496:	f846 5c04 	str.w	r5, [r6, #-4]
  40349a:	f7ff fe8d 	bl	4031b8 <__malloc_unlock>
  40349e:	4630      	mov	r0, r6
  4034a0:	e73d      	b.n	40331e <_realloc_r+0x162>
  4034a2:	4631      	mov	r1, r6
  4034a4:	f7ff fe22 	bl	4030ec <memmove>
  4034a8:	e76c      	b.n	403384 <_realloc_r+0x1c8>
  4034aa:	68b3      	ldr	r3, [r6, #8]
  4034ac:	6083      	str	r3, [r0, #8]
  4034ae:	68f3      	ldr	r3, [r6, #12]
  4034b0:	60c3      	str	r3, [r0, #12]
  4034b2:	2a24      	cmp	r2, #36	; 0x24
  4034b4:	d02c      	beq.n	403510 <_realloc_r+0x354>
  4034b6:	f100 0310 	add.w	r3, r0, #16
  4034ba:	f106 0210 	add.w	r2, r6, #16
  4034be:	e75b      	b.n	403378 <_realloc_r+0x1bc>
  4034c0:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4034c4:	f022 0203 	bic.w	r2, r2, #3
  4034c8:	4414      	add	r4, r2
  4034ca:	e717      	b.n	4032fc <_realloc_r+0x140>
  4034cc:	4631      	mov	r1, r6
  4034ce:	4638      	mov	r0, r7
  4034d0:	4674      	mov	r4, lr
  4034d2:	463e      	mov	r6, r7
  4034d4:	f7ff fe0a 	bl	4030ec <memmove>
  4034d8:	46d0      	mov	r8, sl
  4034da:	f8da 3004 	ldr.w	r3, [sl, #4]
  4034de:	e70d      	b.n	4032fc <_realloc_r+0x140>
  4034e0:	463a      	mov	r2, r7
  4034e2:	e700      	b.n	4032e6 <_realloc_r+0x12a>
  4034e4:	4631      	mov	r1, r6
  4034e6:	4638      	mov	r0, r7
  4034e8:	461c      	mov	r4, r3
  4034ea:	463e      	mov	r6, r7
  4034ec:	f7ff fdfe 	bl	4030ec <memmove>
  4034f0:	46d0      	mov	r8, sl
  4034f2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4034f6:	e701      	b.n	4032fc <_realloc_r+0x140>
  4034f8:	68b3      	ldr	r3, [r6, #8]
  4034fa:	f8ca 3010 	str.w	r3, [sl, #16]
  4034fe:	68f3      	ldr	r3, [r6, #12]
  403500:	f8ca 3014 	str.w	r3, [sl, #20]
  403504:	2a24      	cmp	r2, #36	; 0x24
  403506:	d018      	beq.n	40353a <_realloc_r+0x37e>
  403508:	3610      	adds	r6, #16
  40350a:	f10a 0318 	add.w	r3, sl, #24
  40350e:	e7a8      	b.n	403462 <_realloc_r+0x2a6>
  403510:	6933      	ldr	r3, [r6, #16]
  403512:	6103      	str	r3, [r0, #16]
  403514:	6973      	ldr	r3, [r6, #20]
  403516:	6143      	str	r3, [r0, #20]
  403518:	f106 0218 	add.w	r2, r6, #24
  40351c:	f100 0318 	add.w	r3, r0, #24
  403520:	e72a      	b.n	403378 <_realloc_r+0x1bc>
  403522:	68b1      	ldr	r1, [r6, #8]
  403524:	f8ca 1010 	str.w	r1, [sl, #16]
  403528:	68f1      	ldr	r1, [r6, #12]
  40352a:	f8ca 1014 	str.w	r1, [sl, #20]
  40352e:	2a24      	cmp	r2, #36	; 0x24
  403530:	d00f      	beq.n	403552 <_realloc_r+0x396>
  403532:	3610      	adds	r6, #16
  403534:	f10a 0218 	add.w	r2, sl, #24
  403538:	e6d5      	b.n	4032e6 <_realloc_r+0x12a>
  40353a:	6933      	ldr	r3, [r6, #16]
  40353c:	f8ca 3018 	str.w	r3, [sl, #24]
  403540:	6973      	ldr	r3, [r6, #20]
  403542:	f8ca 301c 	str.w	r3, [sl, #28]
  403546:	3618      	adds	r6, #24
  403548:	f10a 0320 	add.w	r3, sl, #32
  40354c:	e789      	b.n	403462 <_realloc_r+0x2a6>
  40354e:	463b      	mov	r3, r7
  403550:	e760      	b.n	403414 <_realloc_r+0x258>
  403552:	6932      	ldr	r2, [r6, #16]
  403554:	f8ca 2018 	str.w	r2, [sl, #24]
  403558:	6972      	ldr	r2, [r6, #20]
  40355a:	f8ca 201c 	str.w	r2, [sl, #28]
  40355e:	3618      	adds	r6, #24
  403560:	f10a 0220 	add.w	r2, sl, #32
  403564:	e6bf      	b.n	4032e6 <_realloc_r+0x12a>
  403566:	4631      	mov	r1, r6
  403568:	4638      	mov	r0, r7
  40356a:	f8cd c004 	str.w	ip, [sp, #4]
  40356e:	f7ff fdbd 	bl	4030ec <memmove>
  403572:	f8dd c004 	ldr.w	ip, [sp, #4]
  403576:	e753      	b.n	403420 <_realloc_r+0x264>
  403578:	68b3      	ldr	r3, [r6, #8]
  40357a:	f8ca 3010 	str.w	r3, [sl, #16]
  40357e:	68f3      	ldr	r3, [r6, #12]
  403580:	f8ca 3014 	str.w	r3, [sl, #20]
  403584:	2a24      	cmp	r2, #36	; 0x24
  403586:	d003      	beq.n	403590 <_realloc_r+0x3d4>
  403588:	3610      	adds	r6, #16
  40358a:	f10a 0318 	add.w	r3, sl, #24
  40358e:	e741      	b.n	403414 <_realloc_r+0x258>
  403590:	6933      	ldr	r3, [r6, #16]
  403592:	f8ca 3018 	str.w	r3, [sl, #24]
  403596:	6973      	ldr	r3, [r6, #20]
  403598:	f8ca 301c 	str.w	r3, [sl, #28]
  40359c:	3618      	adds	r6, #24
  40359e:	f10a 0320 	add.w	r3, sl, #32
  4035a2:	e737      	b.n	403414 <_realloc_r+0x258>
  4035a4:	20000458 	.word	0x20000458

004035a8 <_sbrk_r>:
  4035a8:	b538      	push	{r3, r4, r5, lr}
  4035aa:	4c07      	ldr	r4, [pc, #28]	; (4035c8 <_sbrk_r+0x20>)
  4035ac:	2300      	movs	r3, #0
  4035ae:	4605      	mov	r5, r0
  4035b0:	4608      	mov	r0, r1
  4035b2:	6023      	str	r3, [r4, #0]
  4035b4:	f7fd fa66 	bl	400a84 <_sbrk>
  4035b8:	1c43      	adds	r3, r0, #1
  4035ba:	d000      	beq.n	4035be <_sbrk_r+0x16>
  4035bc:	bd38      	pop	{r3, r4, r5, pc}
  4035be:	6823      	ldr	r3, [r4, #0]
  4035c0:	2b00      	cmp	r3, #0
  4035c2:	d0fb      	beq.n	4035bc <_sbrk_r+0x14>
  4035c4:	602b      	str	r3, [r5, #0]
  4035c6:	bd38      	pop	{r3, r4, r5, pc}
  4035c8:	2000094c 	.word	0x2000094c

004035cc <__sread>:
  4035cc:	b510      	push	{r4, lr}
  4035ce:	460c      	mov	r4, r1
  4035d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4035d4:	f000 f9bc 	bl	403950 <_read_r>
  4035d8:	2800      	cmp	r0, #0
  4035da:	db03      	blt.n	4035e4 <__sread+0x18>
  4035dc:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4035de:	4403      	add	r3, r0
  4035e0:	6523      	str	r3, [r4, #80]	; 0x50
  4035e2:	bd10      	pop	{r4, pc}
  4035e4:	89a3      	ldrh	r3, [r4, #12]
  4035e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4035ea:	81a3      	strh	r3, [r4, #12]
  4035ec:	bd10      	pop	{r4, pc}
  4035ee:	bf00      	nop

004035f0 <__swrite>:
  4035f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4035f4:	4616      	mov	r6, r2
  4035f6:	898a      	ldrh	r2, [r1, #12]
  4035f8:	461d      	mov	r5, r3
  4035fa:	05d3      	lsls	r3, r2, #23
  4035fc:	460c      	mov	r4, r1
  4035fe:	4607      	mov	r7, r0
  403600:	d506      	bpl.n	403610 <__swrite+0x20>
  403602:	2200      	movs	r2, #0
  403604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403608:	2302      	movs	r3, #2
  40360a:	f000 f98d 	bl	403928 <_lseek_r>
  40360e:	89a2      	ldrh	r2, [r4, #12]
  403610:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403614:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403618:	81a2      	strh	r2, [r4, #12]
  40361a:	4638      	mov	r0, r7
  40361c:	4632      	mov	r2, r6
  40361e:	462b      	mov	r3, r5
  403620:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403624:	f000 b8a0 	b.w	403768 <_write_r>

00403628 <__sseek>:
  403628:	b510      	push	{r4, lr}
  40362a:	460c      	mov	r4, r1
  40362c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403630:	f000 f97a 	bl	403928 <_lseek_r>
  403634:	89a3      	ldrh	r3, [r4, #12]
  403636:	1c42      	adds	r2, r0, #1
  403638:	bf0e      	itee	eq
  40363a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40363e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403642:	6520      	strne	r0, [r4, #80]	; 0x50
  403644:	81a3      	strh	r3, [r4, #12]
  403646:	bd10      	pop	{r4, pc}

00403648 <__sclose>:
  403648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40364c:	f000 b8f2 	b.w	403834 <_close_r>

00403650 <__swbuf_r>:
  403650:	b570      	push	{r4, r5, r6, lr}
  403652:	460d      	mov	r5, r1
  403654:	4614      	mov	r4, r2
  403656:	4606      	mov	r6, r0
  403658:	b110      	cbz	r0, 403660 <__swbuf_r+0x10>
  40365a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40365c:	2b00      	cmp	r3, #0
  40365e:	d048      	beq.n	4036f2 <__swbuf_r+0xa2>
  403660:	89a2      	ldrh	r2, [r4, #12]
  403662:	69a3      	ldr	r3, [r4, #24]
  403664:	60a3      	str	r3, [r4, #8]
  403666:	b291      	uxth	r1, r2
  403668:	0708      	lsls	r0, r1, #28
  40366a:	d538      	bpl.n	4036de <__swbuf_r+0x8e>
  40366c:	6923      	ldr	r3, [r4, #16]
  40366e:	2b00      	cmp	r3, #0
  403670:	d035      	beq.n	4036de <__swbuf_r+0x8e>
  403672:	0489      	lsls	r1, r1, #18
  403674:	b2ed      	uxtb	r5, r5
  403676:	d515      	bpl.n	4036a4 <__swbuf_r+0x54>
  403678:	6822      	ldr	r2, [r4, #0]
  40367a:	6961      	ldr	r1, [r4, #20]
  40367c:	1ad3      	subs	r3, r2, r3
  40367e:	428b      	cmp	r3, r1
  403680:	da1c      	bge.n	4036bc <__swbuf_r+0x6c>
  403682:	3301      	adds	r3, #1
  403684:	68a1      	ldr	r1, [r4, #8]
  403686:	1c50      	adds	r0, r2, #1
  403688:	3901      	subs	r1, #1
  40368a:	60a1      	str	r1, [r4, #8]
  40368c:	6020      	str	r0, [r4, #0]
  40368e:	7015      	strb	r5, [r2, #0]
  403690:	6962      	ldr	r2, [r4, #20]
  403692:	429a      	cmp	r2, r3
  403694:	d01a      	beq.n	4036cc <__swbuf_r+0x7c>
  403696:	89a3      	ldrh	r3, [r4, #12]
  403698:	07db      	lsls	r3, r3, #31
  40369a:	d501      	bpl.n	4036a0 <__swbuf_r+0x50>
  40369c:	2d0a      	cmp	r5, #10
  40369e:	d015      	beq.n	4036cc <__swbuf_r+0x7c>
  4036a0:	4628      	mov	r0, r5
  4036a2:	bd70      	pop	{r4, r5, r6, pc}
  4036a4:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4036a6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4036aa:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4036ae:	81a2      	strh	r2, [r4, #12]
  4036b0:	6822      	ldr	r2, [r4, #0]
  4036b2:	6661      	str	r1, [r4, #100]	; 0x64
  4036b4:	6961      	ldr	r1, [r4, #20]
  4036b6:	1ad3      	subs	r3, r2, r3
  4036b8:	428b      	cmp	r3, r1
  4036ba:	dbe2      	blt.n	403682 <__swbuf_r+0x32>
  4036bc:	4630      	mov	r0, r6
  4036be:	4621      	mov	r1, r4
  4036c0:	f7fe fd22 	bl	402108 <_fflush_r>
  4036c4:	b940      	cbnz	r0, 4036d8 <__swbuf_r+0x88>
  4036c6:	6822      	ldr	r2, [r4, #0]
  4036c8:	2301      	movs	r3, #1
  4036ca:	e7db      	b.n	403684 <__swbuf_r+0x34>
  4036cc:	4630      	mov	r0, r6
  4036ce:	4621      	mov	r1, r4
  4036d0:	f7fe fd1a 	bl	402108 <_fflush_r>
  4036d4:	2800      	cmp	r0, #0
  4036d6:	d0e3      	beq.n	4036a0 <__swbuf_r+0x50>
  4036d8:	f04f 30ff 	mov.w	r0, #4294967295
  4036dc:	bd70      	pop	{r4, r5, r6, pc}
  4036de:	4630      	mov	r0, r6
  4036e0:	4621      	mov	r1, r4
  4036e2:	f7fe fbf5 	bl	401ed0 <__swsetup_r>
  4036e6:	2800      	cmp	r0, #0
  4036e8:	d1f6      	bne.n	4036d8 <__swbuf_r+0x88>
  4036ea:	89a2      	ldrh	r2, [r4, #12]
  4036ec:	6923      	ldr	r3, [r4, #16]
  4036ee:	b291      	uxth	r1, r2
  4036f0:	e7bf      	b.n	403672 <__swbuf_r+0x22>
  4036f2:	f7fe fd9d 	bl	402230 <__sinit>
  4036f6:	e7b3      	b.n	403660 <__swbuf_r+0x10>

004036f8 <_wcrtomb_r>:
  4036f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4036fc:	4605      	mov	r5, r0
  4036fe:	b086      	sub	sp, #24
  403700:	461e      	mov	r6, r3
  403702:	460c      	mov	r4, r1
  403704:	b1a1      	cbz	r1, 403730 <_wcrtomb_r+0x38>
  403706:	4b10      	ldr	r3, [pc, #64]	; (403748 <_wcrtomb_r+0x50>)
  403708:	4617      	mov	r7, r2
  40370a:	f8d3 8000 	ldr.w	r8, [r3]
  40370e:	f7ff f8f5 	bl	4028fc <__locale_charset>
  403712:	9600      	str	r6, [sp, #0]
  403714:	4603      	mov	r3, r0
  403716:	4621      	mov	r1, r4
  403718:	463a      	mov	r2, r7
  40371a:	4628      	mov	r0, r5
  40371c:	47c0      	blx	r8
  40371e:	1c43      	adds	r3, r0, #1
  403720:	d103      	bne.n	40372a <_wcrtomb_r+0x32>
  403722:	2200      	movs	r2, #0
  403724:	238a      	movs	r3, #138	; 0x8a
  403726:	6032      	str	r2, [r6, #0]
  403728:	602b      	str	r3, [r5, #0]
  40372a:	b006      	add	sp, #24
  40372c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403730:	4b05      	ldr	r3, [pc, #20]	; (403748 <_wcrtomb_r+0x50>)
  403732:	681f      	ldr	r7, [r3, #0]
  403734:	f7ff f8e2 	bl	4028fc <__locale_charset>
  403738:	9600      	str	r6, [sp, #0]
  40373a:	4603      	mov	r3, r0
  40373c:	4622      	mov	r2, r4
  40373e:	4628      	mov	r0, r5
  403740:	a903      	add	r1, sp, #12
  403742:	47b8      	blx	r7
  403744:	e7eb      	b.n	40371e <_wcrtomb_r+0x26>
  403746:	bf00      	nop
  403748:	20000868 	.word	0x20000868

0040374c <__ascii_wctomb>:
  40374c:	b121      	cbz	r1, 403758 <__ascii_wctomb+0xc>
  40374e:	2aff      	cmp	r2, #255	; 0xff
  403750:	d804      	bhi.n	40375c <__ascii_wctomb+0x10>
  403752:	700a      	strb	r2, [r1, #0]
  403754:	2001      	movs	r0, #1
  403756:	4770      	bx	lr
  403758:	4608      	mov	r0, r1
  40375a:	4770      	bx	lr
  40375c:	238a      	movs	r3, #138	; 0x8a
  40375e:	6003      	str	r3, [r0, #0]
  403760:	f04f 30ff 	mov.w	r0, #4294967295
  403764:	4770      	bx	lr
  403766:	bf00      	nop

00403768 <_write_r>:
  403768:	b570      	push	{r4, r5, r6, lr}
  40376a:	4c08      	ldr	r4, [pc, #32]	; (40378c <_write_r+0x24>)
  40376c:	4606      	mov	r6, r0
  40376e:	2500      	movs	r5, #0
  403770:	4608      	mov	r0, r1
  403772:	4611      	mov	r1, r2
  403774:	461a      	mov	r2, r3
  403776:	6025      	str	r5, [r4, #0]
  403778:	f7fc fd26 	bl	4001c8 <_write>
  40377c:	1c43      	adds	r3, r0, #1
  40377e:	d000      	beq.n	403782 <_write_r+0x1a>
  403780:	bd70      	pop	{r4, r5, r6, pc}
  403782:	6823      	ldr	r3, [r4, #0]
  403784:	2b00      	cmp	r3, #0
  403786:	d0fb      	beq.n	403780 <_write_r+0x18>
  403788:	6033      	str	r3, [r6, #0]
  40378a:	bd70      	pop	{r4, r5, r6, pc}
  40378c:	2000094c 	.word	0x2000094c

00403790 <__register_exitproc>:
  403790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403794:	4c25      	ldr	r4, [pc, #148]	; (40382c <__register_exitproc+0x9c>)
  403796:	6825      	ldr	r5, [r4, #0]
  403798:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40379c:	4606      	mov	r6, r0
  40379e:	4688      	mov	r8, r1
  4037a0:	4692      	mov	sl, r2
  4037a2:	4699      	mov	r9, r3
  4037a4:	b3cc      	cbz	r4, 40381a <__register_exitproc+0x8a>
  4037a6:	6860      	ldr	r0, [r4, #4]
  4037a8:	281f      	cmp	r0, #31
  4037aa:	dc18      	bgt.n	4037de <__register_exitproc+0x4e>
  4037ac:	1c43      	adds	r3, r0, #1
  4037ae:	b17e      	cbz	r6, 4037d0 <__register_exitproc+0x40>
  4037b0:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4037b4:	2101      	movs	r1, #1
  4037b6:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4037ba:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  4037be:	fa01 f200 	lsl.w	r2, r1, r0
  4037c2:	4317      	orrs	r7, r2
  4037c4:	2e02      	cmp	r6, #2
  4037c6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4037ca:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4037ce:	d01e      	beq.n	40380e <__register_exitproc+0x7e>
  4037d0:	3002      	adds	r0, #2
  4037d2:	6063      	str	r3, [r4, #4]
  4037d4:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4037d8:	2000      	movs	r0, #0
  4037da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4037de:	4b14      	ldr	r3, [pc, #80]	; (403830 <__register_exitproc+0xa0>)
  4037e0:	b303      	cbz	r3, 403824 <__register_exitproc+0x94>
  4037e2:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4037e6:	f7ff f903 	bl	4029f0 <malloc>
  4037ea:	4604      	mov	r4, r0
  4037ec:	b1d0      	cbz	r0, 403824 <__register_exitproc+0x94>
  4037ee:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4037f2:	2700      	movs	r7, #0
  4037f4:	e880 0088 	stmia.w	r0, {r3, r7}
  4037f8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4037fc:	4638      	mov	r0, r7
  4037fe:	2301      	movs	r3, #1
  403800:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403804:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403808:	2e00      	cmp	r6, #0
  40380a:	d0e1      	beq.n	4037d0 <__register_exitproc+0x40>
  40380c:	e7d0      	b.n	4037b0 <__register_exitproc+0x20>
  40380e:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403812:	430a      	orrs	r2, r1
  403814:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403818:	e7da      	b.n	4037d0 <__register_exitproc+0x40>
  40381a:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40381e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403822:	e7c0      	b.n	4037a6 <__register_exitproc+0x16>
  403824:	f04f 30ff 	mov.w	r0, #4294967295
  403828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40382c:	004040f8 	.word	0x004040f8
  403830:	004029f1 	.word	0x004029f1

00403834 <_close_r>:
  403834:	b538      	push	{r3, r4, r5, lr}
  403836:	4c07      	ldr	r4, [pc, #28]	; (403854 <_close_r+0x20>)
  403838:	2300      	movs	r3, #0
  40383a:	4605      	mov	r5, r0
  40383c:	4608      	mov	r0, r1
  40383e:	6023      	str	r3, [r4, #0]
  403840:	f7fd f93a 	bl	400ab8 <_close>
  403844:	1c43      	adds	r3, r0, #1
  403846:	d000      	beq.n	40384a <_close_r+0x16>
  403848:	bd38      	pop	{r3, r4, r5, pc}
  40384a:	6823      	ldr	r3, [r4, #0]
  40384c:	2b00      	cmp	r3, #0
  40384e:	d0fb      	beq.n	403848 <_close_r+0x14>
  403850:	602b      	str	r3, [r5, #0]
  403852:	bd38      	pop	{r3, r4, r5, pc}
  403854:	2000094c 	.word	0x2000094c

00403858 <_fclose_r>:
  403858:	2900      	cmp	r1, #0
  40385a:	d03d      	beq.n	4038d8 <_fclose_r+0x80>
  40385c:	b570      	push	{r4, r5, r6, lr}
  40385e:	4605      	mov	r5, r0
  403860:	460c      	mov	r4, r1
  403862:	b108      	cbz	r0, 403868 <_fclose_r+0x10>
  403864:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403866:	b37b      	cbz	r3, 4038c8 <_fclose_r+0x70>
  403868:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40386c:	b90b      	cbnz	r3, 403872 <_fclose_r+0x1a>
  40386e:	2000      	movs	r0, #0
  403870:	bd70      	pop	{r4, r5, r6, pc}
  403872:	4628      	mov	r0, r5
  403874:	4621      	mov	r1, r4
  403876:	f7fe fb9d 	bl	401fb4 <__sflush_r>
  40387a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40387c:	4606      	mov	r6, r0
  40387e:	b133      	cbz	r3, 40388e <_fclose_r+0x36>
  403880:	4628      	mov	r0, r5
  403882:	69e1      	ldr	r1, [r4, #28]
  403884:	4798      	blx	r3
  403886:	2800      	cmp	r0, #0
  403888:	bfb8      	it	lt
  40388a:	f04f 36ff 	movlt.w	r6, #4294967295
  40388e:	89a3      	ldrh	r3, [r4, #12]
  403890:	061b      	lsls	r3, r3, #24
  403892:	d41c      	bmi.n	4038ce <_fclose_r+0x76>
  403894:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403896:	b141      	cbz	r1, 4038aa <_fclose_r+0x52>
  403898:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40389c:	4299      	cmp	r1, r3
  40389e:	d002      	beq.n	4038a6 <_fclose_r+0x4e>
  4038a0:	4628      	mov	r0, r5
  4038a2:	f7fe fd9d 	bl	4023e0 <_free_r>
  4038a6:	2300      	movs	r3, #0
  4038a8:	6323      	str	r3, [r4, #48]	; 0x30
  4038aa:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4038ac:	b121      	cbz	r1, 4038b8 <_fclose_r+0x60>
  4038ae:	4628      	mov	r0, r5
  4038b0:	f7fe fd96 	bl	4023e0 <_free_r>
  4038b4:	2300      	movs	r3, #0
  4038b6:	6463      	str	r3, [r4, #68]	; 0x44
  4038b8:	f7fe fcc0 	bl	40223c <__sfp_lock_acquire>
  4038bc:	2300      	movs	r3, #0
  4038be:	81a3      	strh	r3, [r4, #12]
  4038c0:	f7fe fcbe 	bl	402240 <__sfp_lock_release>
  4038c4:	4630      	mov	r0, r6
  4038c6:	bd70      	pop	{r4, r5, r6, pc}
  4038c8:	f7fe fcb2 	bl	402230 <__sinit>
  4038cc:	e7cc      	b.n	403868 <_fclose_r+0x10>
  4038ce:	4628      	mov	r0, r5
  4038d0:	6921      	ldr	r1, [r4, #16]
  4038d2:	f7fe fd85 	bl	4023e0 <_free_r>
  4038d6:	e7dd      	b.n	403894 <_fclose_r+0x3c>
  4038d8:	2000      	movs	r0, #0
  4038da:	4770      	bx	lr

004038dc <_fstat_r>:
  4038dc:	b538      	push	{r3, r4, r5, lr}
  4038de:	4c08      	ldr	r4, [pc, #32]	; (403900 <_fstat_r+0x24>)
  4038e0:	2300      	movs	r3, #0
  4038e2:	4605      	mov	r5, r0
  4038e4:	4608      	mov	r0, r1
  4038e6:	4611      	mov	r1, r2
  4038e8:	6023      	str	r3, [r4, #0]
  4038ea:	f7fd f8e9 	bl	400ac0 <_fstat>
  4038ee:	1c43      	adds	r3, r0, #1
  4038f0:	d000      	beq.n	4038f4 <_fstat_r+0x18>
  4038f2:	bd38      	pop	{r3, r4, r5, pc}
  4038f4:	6823      	ldr	r3, [r4, #0]
  4038f6:	2b00      	cmp	r3, #0
  4038f8:	d0fb      	beq.n	4038f2 <_fstat_r+0x16>
  4038fa:	602b      	str	r3, [r5, #0]
  4038fc:	bd38      	pop	{r3, r4, r5, pc}
  4038fe:	bf00      	nop
  403900:	2000094c 	.word	0x2000094c

00403904 <_isatty_r>:
  403904:	b538      	push	{r3, r4, r5, lr}
  403906:	4c07      	ldr	r4, [pc, #28]	; (403924 <_isatty_r+0x20>)
  403908:	2300      	movs	r3, #0
  40390a:	4605      	mov	r5, r0
  40390c:	4608      	mov	r0, r1
  40390e:	6023      	str	r3, [r4, #0]
  403910:	f7fd f8dc 	bl	400acc <_isatty>
  403914:	1c43      	adds	r3, r0, #1
  403916:	d000      	beq.n	40391a <_isatty_r+0x16>
  403918:	bd38      	pop	{r3, r4, r5, pc}
  40391a:	6823      	ldr	r3, [r4, #0]
  40391c:	2b00      	cmp	r3, #0
  40391e:	d0fb      	beq.n	403918 <_isatty_r+0x14>
  403920:	602b      	str	r3, [r5, #0]
  403922:	bd38      	pop	{r3, r4, r5, pc}
  403924:	2000094c 	.word	0x2000094c

00403928 <_lseek_r>:
  403928:	b570      	push	{r4, r5, r6, lr}
  40392a:	4c08      	ldr	r4, [pc, #32]	; (40394c <_lseek_r+0x24>)
  40392c:	4606      	mov	r6, r0
  40392e:	2500      	movs	r5, #0
  403930:	4608      	mov	r0, r1
  403932:	4611      	mov	r1, r2
  403934:	461a      	mov	r2, r3
  403936:	6025      	str	r5, [r4, #0]
  403938:	f7fd f8ca 	bl	400ad0 <_lseek>
  40393c:	1c43      	adds	r3, r0, #1
  40393e:	d000      	beq.n	403942 <_lseek_r+0x1a>
  403940:	bd70      	pop	{r4, r5, r6, pc}
  403942:	6823      	ldr	r3, [r4, #0]
  403944:	2b00      	cmp	r3, #0
  403946:	d0fb      	beq.n	403940 <_lseek_r+0x18>
  403948:	6033      	str	r3, [r6, #0]
  40394a:	bd70      	pop	{r4, r5, r6, pc}
  40394c:	2000094c 	.word	0x2000094c

00403950 <_read_r>:
  403950:	b570      	push	{r4, r5, r6, lr}
  403952:	4c08      	ldr	r4, [pc, #32]	; (403974 <_read_r+0x24>)
  403954:	4606      	mov	r6, r0
  403956:	2500      	movs	r5, #0
  403958:	4608      	mov	r0, r1
  40395a:	4611      	mov	r1, r2
  40395c:	461a      	mov	r2, r3
  40395e:	6025      	str	r5, [r4, #0]
  403960:	f7fc fc14 	bl	40018c <_read>
  403964:	1c43      	adds	r3, r0, #1
  403966:	d000      	beq.n	40396a <_read_r+0x1a>
  403968:	bd70      	pop	{r4, r5, r6, pc}
  40396a:	6823      	ldr	r3, [r4, #0]
  40396c:	2b00      	cmp	r3, #0
  40396e:	d0fb      	beq.n	403968 <_read_r+0x18>
  403970:	6033      	str	r3, [r6, #0]
  403972:	bd70      	pop	{r4, r5, r6, pc}
  403974:	2000094c 	.word	0x2000094c

00403978 <__aeabi_uldivmod>:
  403978:	b953      	cbnz	r3, 403990 <__aeabi_uldivmod+0x18>
  40397a:	b94a      	cbnz	r2, 403990 <__aeabi_uldivmod+0x18>
  40397c:	2900      	cmp	r1, #0
  40397e:	bf08      	it	eq
  403980:	2800      	cmpeq	r0, #0
  403982:	bf1c      	itt	ne
  403984:	f04f 31ff 	movne.w	r1, #4294967295
  403988:	f04f 30ff 	movne.w	r0, #4294967295
  40398c:	f000 b83c 	b.w	403a08 <__aeabi_idiv0>
  403990:	b082      	sub	sp, #8
  403992:	46ec      	mov	ip, sp
  403994:	e92d 5000 	stmdb	sp!, {ip, lr}
  403998:	f000 f81e 	bl	4039d8 <__gnu_uldivmod_helper>
  40399c:	f8dd e004 	ldr.w	lr, [sp, #4]
  4039a0:	b002      	add	sp, #8
  4039a2:	bc0c      	pop	{r2, r3}
  4039a4:	4770      	bx	lr
  4039a6:	bf00      	nop

004039a8 <__gnu_ldivmod_helper>:
  4039a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4039ac:	9c06      	ldr	r4, [sp, #24]
  4039ae:	4615      	mov	r5, r2
  4039b0:	4606      	mov	r6, r0
  4039b2:	460f      	mov	r7, r1
  4039b4:	4698      	mov	r8, r3
  4039b6:	f000 f829 	bl	403a0c <__divdi3>
  4039ba:	fb05 f301 	mul.w	r3, r5, r1
  4039be:	fb00 3808 	mla	r8, r0, r8, r3
  4039c2:	fba5 2300 	umull	r2, r3, r5, r0
  4039c6:	1ab2      	subs	r2, r6, r2
  4039c8:	4443      	add	r3, r8
  4039ca:	eb67 0303 	sbc.w	r3, r7, r3
  4039ce:	e9c4 2300 	strd	r2, r3, [r4]
  4039d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4039d6:	bf00      	nop

004039d8 <__gnu_uldivmod_helper>:
  4039d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4039dc:	9c06      	ldr	r4, [sp, #24]
  4039de:	4690      	mov	r8, r2
  4039e0:	4606      	mov	r6, r0
  4039e2:	460f      	mov	r7, r1
  4039e4:	461d      	mov	r5, r3
  4039e6:	f000 f95f 	bl	403ca8 <__udivdi3>
  4039ea:	fb00 f505 	mul.w	r5, r0, r5
  4039ee:	fba0 2308 	umull	r2, r3, r0, r8
  4039f2:	fb08 5501 	mla	r5, r8, r1, r5
  4039f6:	1ab2      	subs	r2, r6, r2
  4039f8:	442b      	add	r3, r5
  4039fa:	eb67 0303 	sbc.w	r3, r7, r3
  4039fe:	e9c4 2300 	strd	r2, r3, [r4]
  403a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403a06:	bf00      	nop

00403a08 <__aeabi_idiv0>:
  403a08:	4770      	bx	lr
  403a0a:	bf00      	nop

00403a0c <__divdi3>:
  403a0c:	2900      	cmp	r1, #0
  403a0e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403a12:	f2c0 80a6 	blt.w	403b62 <__divdi3+0x156>
  403a16:	2600      	movs	r6, #0
  403a18:	2b00      	cmp	r3, #0
  403a1a:	f2c0 809c 	blt.w	403b56 <__divdi3+0x14a>
  403a1e:	4688      	mov	r8, r1
  403a20:	4694      	mov	ip, r2
  403a22:	469e      	mov	lr, r3
  403a24:	4615      	mov	r5, r2
  403a26:	4604      	mov	r4, r0
  403a28:	460f      	mov	r7, r1
  403a2a:	2b00      	cmp	r3, #0
  403a2c:	d13d      	bne.n	403aaa <__divdi3+0x9e>
  403a2e:	428a      	cmp	r2, r1
  403a30:	d959      	bls.n	403ae6 <__divdi3+0xda>
  403a32:	fab2 f382 	clz	r3, r2
  403a36:	b13b      	cbz	r3, 403a48 <__divdi3+0x3c>
  403a38:	f1c3 0220 	rsb	r2, r3, #32
  403a3c:	409f      	lsls	r7, r3
  403a3e:	fa20 f202 	lsr.w	r2, r0, r2
  403a42:	409d      	lsls	r5, r3
  403a44:	4317      	orrs	r7, r2
  403a46:	409c      	lsls	r4, r3
  403a48:	0c29      	lsrs	r1, r5, #16
  403a4a:	0c22      	lsrs	r2, r4, #16
  403a4c:	fbb7 fef1 	udiv	lr, r7, r1
  403a50:	b2a8      	uxth	r0, r5
  403a52:	fb01 771e 	mls	r7, r1, lr, r7
  403a56:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  403a5a:	fb00 f30e 	mul.w	r3, r0, lr
  403a5e:	42bb      	cmp	r3, r7
  403a60:	d90a      	bls.n	403a78 <__divdi3+0x6c>
  403a62:	197f      	adds	r7, r7, r5
  403a64:	f10e 32ff 	add.w	r2, lr, #4294967295
  403a68:	f080 8105 	bcs.w	403c76 <__divdi3+0x26a>
  403a6c:	42bb      	cmp	r3, r7
  403a6e:	f240 8102 	bls.w	403c76 <__divdi3+0x26a>
  403a72:	f1ae 0e02 	sub.w	lr, lr, #2
  403a76:	442f      	add	r7, r5
  403a78:	1aff      	subs	r7, r7, r3
  403a7a:	b2a4      	uxth	r4, r4
  403a7c:	fbb7 f3f1 	udiv	r3, r7, r1
  403a80:	fb01 7713 	mls	r7, r1, r3, r7
  403a84:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403a88:	fb00 f003 	mul.w	r0, r0, r3
  403a8c:	42b8      	cmp	r0, r7
  403a8e:	d908      	bls.n	403aa2 <__divdi3+0x96>
  403a90:	197f      	adds	r7, r7, r5
  403a92:	f103 32ff 	add.w	r2, r3, #4294967295
  403a96:	f080 80f0 	bcs.w	403c7a <__divdi3+0x26e>
  403a9a:	42b8      	cmp	r0, r7
  403a9c:	f240 80ed 	bls.w	403c7a <__divdi3+0x26e>
  403aa0:	3b02      	subs	r3, #2
  403aa2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  403aa6:	2200      	movs	r2, #0
  403aa8:	e003      	b.n	403ab2 <__divdi3+0xa6>
  403aaa:	428b      	cmp	r3, r1
  403aac:	d90f      	bls.n	403ace <__divdi3+0xc2>
  403aae:	2200      	movs	r2, #0
  403ab0:	4613      	mov	r3, r2
  403ab2:	1c34      	adds	r4, r6, #0
  403ab4:	bf18      	it	ne
  403ab6:	2401      	movne	r4, #1
  403ab8:	4260      	negs	r0, r4
  403aba:	f04f 0500 	mov.w	r5, #0
  403abe:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  403ac2:	4058      	eors	r0, r3
  403ac4:	4051      	eors	r1, r2
  403ac6:	1900      	adds	r0, r0, r4
  403ac8:	4169      	adcs	r1, r5
  403aca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403ace:	fab3 f283 	clz	r2, r3
  403ad2:	2a00      	cmp	r2, #0
  403ad4:	f040 8086 	bne.w	403be4 <__divdi3+0x1d8>
  403ad8:	428b      	cmp	r3, r1
  403ada:	d302      	bcc.n	403ae2 <__divdi3+0xd6>
  403adc:	4584      	cmp	ip, r0
  403ade:	f200 80db 	bhi.w	403c98 <__divdi3+0x28c>
  403ae2:	2301      	movs	r3, #1
  403ae4:	e7e5      	b.n	403ab2 <__divdi3+0xa6>
  403ae6:	b912      	cbnz	r2, 403aee <__divdi3+0xe2>
  403ae8:	2301      	movs	r3, #1
  403aea:	fbb3 f5f2 	udiv	r5, r3, r2
  403aee:	fab5 f085 	clz	r0, r5
  403af2:	2800      	cmp	r0, #0
  403af4:	d13b      	bne.n	403b6e <__divdi3+0x162>
  403af6:	1b78      	subs	r0, r7, r5
  403af8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403afc:	fa1f fc85 	uxth.w	ip, r5
  403b00:	2201      	movs	r2, #1
  403b02:	fbb0 f8fe 	udiv	r8, r0, lr
  403b06:	0c21      	lsrs	r1, r4, #16
  403b08:	fb0e 0718 	mls	r7, lr, r8, r0
  403b0c:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  403b10:	fb0c f308 	mul.w	r3, ip, r8
  403b14:	42bb      	cmp	r3, r7
  403b16:	d907      	bls.n	403b28 <__divdi3+0x11c>
  403b18:	197f      	adds	r7, r7, r5
  403b1a:	f108 31ff 	add.w	r1, r8, #4294967295
  403b1e:	d202      	bcs.n	403b26 <__divdi3+0x11a>
  403b20:	42bb      	cmp	r3, r7
  403b22:	f200 80bd 	bhi.w	403ca0 <__divdi3+0x294>
  403b26:	4688      	mov	r8, r1
  403b28:	1aff      	subs	r7, r7, r3
  403b2a:	b2a4      	uxth	r4, r4
  403b2c:	fbb7 f3fe 	udiv	r3, r7, lr
  403b30:	fb0e 7713 	mls	r7, lr, r3, r7
  403b34:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403b38:	fb0c fc03 	mul.w	ip, ip, r3
  403b3c:	45bc      	cmp	ip, r7
  403b3e:	d907      	bls.n	403b50 <__divdi3+0x144>
  403b40:	197f      	adds	r7, r7, r5
  403b42:	f103 31ff 	add.w	r1, r3, #4294967295
  403b46:	d202      	bcs.n	403b4e <__divdi3+0x142>
  403b48:	45bc      	cmp	ip, r7
  403b4a:	f200 80a7 	bhi.w	403c9c <__divdi3+0x290>
  403b4e:	460b      	mov	r3, r1
  403b50:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403b54:	e7ad      	b.n	403ab2 <__divdi3+0xa6>
  403b56:	4252      	negs	r2, r2
  403b58:	ea6f 0606 	mvn.w	r6, r6
  403b5c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403b60:	e75d      	b.n	403a1e <__divdi3+0x12>
  403b62:	4240      	negs	r0, r0
  403b64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403b68:	f04f 36ff 	mov.w	r6, #4294967295
  403b6c:	e754      	b.n	403a18 <__divdi3+0xc>
  403b6e:	f1c0 0220 	rsb	r2, r0, #32
  403b72:	fa24 f102 	lsr.w	r1, r4, r2
  403b76:	fa07 f300 	lsl.w	r3, r7, r0
  403b7a:	4085      	lsls	r5, r0
  403b7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403b80:	40d7      	lsrs	r7, r2
  403b82:	4319      	orrs	r1, r3
  403b84:	fbb7 f2fe 	udiv	r2, r7, lr
  403b88:	0c0b      	lsrs	r3, r1, #16
  403b8a:	fb0e 7712 	mls	r7, lr, r2, r7
  403b8e:	fa1f fc85 	uxth.w	ip, r5
  403b92:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  403b96:	fb0c f702 	mul.w	r7, ip, r2
  403b9a:	429f      	cmp	r7, r3
  403b9c:	fa04 f400 	lsl.w	r4, r4, r0
  403ba0:	d907      	bls.n	403bb2 <__divdi3+0x1a6>
  403ba2:	195b      	adds	r3, r3, r5
  403ba4:	f102 30ff 	add.w	r0, r2, #4294967295
  403ba8:	d274      	bcs.n	403c94 <__divdi3+0x288>
  403baa:	429f      	cmp	r7, r3
  403bac:	d972      	bls.n	403c94 <__divdi3+0x288>
  403bae:	3a02      	subs	r2, #2
  403bb0:	442b      	add	r3, r5
  403bb2:	1bdf      	subs	r7, r3, r7
  403bb4:	b289      	uxth	r1, r1
  403bb6:	fbb7 f8fe 	udiv	r8, r7, lr
  403bba:	fb0e 7318 	mls	r3, lr, r8, r7
  403bbe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  403bc2:	fb0c f708 	mul.w	r7, ip, r8
  403bc6:	429f      	cmp	r7, r3
  403bc8:	d908      	bls.n	403bdc <__divdi3+0x1d0>
  403bca:	195b      	adds	r3, r3, r5
  403bcc:	f108 31ff 	add.w	r1, r8, #4294967295
  403bd0:	d25c      	bcs.n	403c8c <__divdi3+0x280>
  403bd2:	429f      	cmp	r7, r3
  403bd4:	d95a      	bls.n	403c8c <__divdi3+0x280>
  403bd6:	f1a8 0802 	sub.w	r8, r8, #2
  403bda:	442b      	add	r3, r5
  403bdc:	1bd8      	subs	r0, r3, r7
  403bde:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  403be2:	e78e      	b.n	403b02 <__divdi3+0xf6>
  403be4:	f1c2 0320 	rsb	r3, r2, #32
  403be8:	fa2c f103 	lsr.w	r1, ip, r3
  403bec:	fa0e fe02 	lsl.w	lr, lr, r2
  403bf0:	fa20 f703 	lsr.w	r7, r0, r3
  403bf4:	ea41 0e0e 	orr.w	lr, r1, lr
  403bf8:	fa08 f002 	lsl.w	r0, r8, r2
  403bfc:	fa28 f103 	lsr.w	r1, r8, r3
  403c00:	ea4f 451e 	mov.w	r5, lr, lsr #16
  403c04:	4338      	orrs	r0, r7
  403c06:	fbb1 f8f5 	udiv	r8, r1, r5
  403c0a:	0c03      	lsrs	r3, r0, #16
  403c0c:	fb05 1118 	mls	r1, r5, r8, r1
  403c10:	fa1f f78e 	uxth.w	r7, lr
  403c14:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403c18:	fb07 f308 	mul.w	r3, r7, r8
  403c1c:	428b      	cmp	r3, r1
  403c1e:	fa0c fc02 	lsl.w	ip, ip, r2
  403c22:	d909      	bls.n	403c38 <__divdi3+0x22c>
  403c24:	eb11 010e 	adds.w	r1, r1, lr
  403c28:	f108 39ff 	add.w	r9, r8, #4294967295
  403c2c:	d230      	bcs.n	403c90 <__divdi3+0x284>
  403c2e:	428b      	cmp	r3, r1
  403c30:	d92e      	bls.n	403c90 <__divdi3+0x284>
  403c32:	f1a8 0802 	sub.w	r8, r8, #2
  403c36:	4471      	add	r1, lr
  403c38:	1ac9      	subs	r1, r1, r3
  403c3a:	b280      	uxth	r0, r0
  403c3c:	fbb1 f3f5 	udiv	r3, r1, r5
  403c40:	fb05 1113 	mls	r1, r5, r3, r1
  403c44:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403c48:	fb07 f703 	mul.w	r7, r7, r3
  403c4c:	428f      	cmp	r7, r1
  403c4e:	d908      	bls.n	403c62 <__divdi3+0x256>
  403c50:	eb11 010e 	adds.w	r1, r1, lr
  403c54:	f103 30ff 	add.w	r0, r3, #4294967295
  403c58:	d216      	bcs.n	403c88 <__divdi3+0x27c>
  403c5a:	428f      	cmp	r7, r1
  403c5c:	d914      	bls.n	403c88 <__divdi3+0x27c>
  403c5e:	3b02      	subs	r3, #2
  403c60:	4471      	add	r1, lr
  403c62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403c66:	1bc9      	subs	r1, r1, r7
  403c68:	fba3 890c 	umull	r8, r9, r3, ip
  403c6c:	4549      	cmp	r1, r9
  403c6e:	d309      	bcc.n	403c84 <__divdi3+0x278>
  403c70:	d005      	beq.n	403c7e <__divdi3+0x272>
  403c72:	2200      	movs	r2, #0
  403c74:	e71d      	b.n	403ab2 <__divdi3+0xa6>
  403c76:	4696      	mov	lr, r2
  403c78:	e6fe      	b.n	403a78 <__divdi3+0x6c>
  403c7a:	4613      	mov	r3, r2
  403c7c:	e711      	b.n	403aa2 <__divdi3+0x96>
  403c7e:	4094      	lsls	r4, r2
  403c80:	4544      	cmp	r4, r8
  403c82:	d2f6      	bcs.n	403c72 <__divdi3+0x266>
  403c84:	3b01      	subs	r3, #1
  403c86:	e7f4      	b.n	403c72 <__divdi3+0x266>
  403c88:	4603      	mov	r3, r0
  403c8a:	e7ea      	b.n	403c62 <__divdi3+0x256>
  403c8c:	4688      	mov	r8, r1
  403c8e:	e7a5      	b.n	403bdc <__divdi3+0x1d0>
  403c90:	46c8      	mov	r8, r9
  403c92:	e7d1      	b.n	403c38 <__divdi3+0x22c>
  403c94:	4602      	mov	r2, r0
  403c96:	e78c      	b.n	403bb2 <__divdi3+0x1a6>
  403c98:	4613      	mov	r3, r2
  403c9a:	e70a      	b.n	403ab2 <__divdi3+0xa6>
  403c9c:	3b02      	subs	r3, #2
  403c9e:	e757      	b.n	403b50 <__divdi3+0x144>
  403ca0:	f1a8 0802 	sub.w	r8, r8, #2
  403ca4:	442f      	add	r7, r5
  403ca6:	e73f      	b.n	403b28 <__divdi3+0x11c>

00403ca8 <__udivdi3>:
  403ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403cac:	2b00      	cmp	r3, #0
  403cae:	d144      	bne.n	403d3a <__udivdi3+0x92>
  403cb0:	428a      	cmp	r2, r1
  403cb2:	4615      	mov	r5, r2
  403cb4:	4604      	mov	r4, r0
  403cb6:	d94f      	bls.n	403d58 <__udivdi3+0xb0>
  403cb8:	fab2 f782 	clz	r7, r2
  403cbc:	460e      	mov	r6, r1
  403cbe:	b14f      	cbz	r7, 403cd4 <__udivdi3+0x2c>
  403cc0:	f1c7 0320 	rsb	r3, r7, #32
  403cc4:	40b9      	lsls	r1, r7
  403cc6:	fa20 f603 	lsr.w	r6, r0, r3
  403cca:	fa02 f507 	lsl.w	r5, r2, r7
  403cce:	430e      	orrs	r6, r1
  403cd0:	fa00 f407 	lsl.w	r4, r0, r7
  403cd4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403cd8:	0c23      	lsrs	r3, r4, #16
  403cda:	fbb6 f0fe 	udiv	r0, r6, lr
  403cde:	b2af      	uxth	r7, r5
  403ce0:	fb0e 6110 	mls	r1, lr, r0, r6
  403ce4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  403ce8:	fb07 f100 	mul.w	r1, r7, r0
  403cec:	4299      	cmp	r1, r3
  403cee:	d909      	bls.n	403d04 <__udivdi3+0x5c>
  403cf0:	195b      	adds	r3, r3, r5
  403cf2:	f100 32ff 	add.w	r2, r0, #4294967295
  403cf6:	f080 80ec 	bcs.w	403ed2 <__udivdi3+0x22a>
  403cfa:	4299      	cmp	r1, r3
  403cfc:	f240 80e9 	bls.w	403ed2 <__udivdi3+0x22a>
  403d00:	3802      	subs	r0, #2
  403d02:	442b      	add	r3, r5
  403d04:	1a5a      	subs	r2, r3, r1
  403d06:	b2a4      	uxth	r4, r4
  403d08:	fbb2 f3fe 	udiv	r3, r2, lr
  403d0c:	fb0e 2213 	mls	r2, lr, r3, r2
  403d10:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  403d14:	fb07 f703 	mul.w	r7, r7, r3
  403d18:	4297      	cmp	r7, r2
  403d1a:	d908      	bls.n	403d2e <__udivdi3+0x86>
  403d1c:	1952      	adds	r2, r2, r5
  403d1e:	f103 31ff 	add.w	r1, r3, #4294967295
  403d22:	f080 80d8 	bcs.w	403ed6 <__udivdi3+0x22e>
  403d26:	4297      	cmp	r7, r2
  403d28:	f240 80d5 	bls.w	403ed6 <__udivdi3+0x22e>
  403d2c:	3b02      	subs	r3, #2
  403d2e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403d32:	2600      	movs	r6, #0
  403d34:	4631      	mov	r1, r6
  403d36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d3a:	428b      	cmp	r3, r1
  403d3c:	d847      	bhi.n	403dce <__udivdi3+0x126>
  403d3e:	fab3 f683 	clz	r6, r3
  403d42:	2e00      	cmp	r6, #0
  403d44:	d148      	bne.n	403dd8 <__udivdi3+0x130>
  403d46:	428b      	cmp	r3, r1
  403d48:	d302      	bcc.n	403d50 <__udivdi3+0xa8>
  403d4a:	4282      	cmp	r2, r0
  403d4c:	f200 80cd 	bhi.w	403eea <__udivdi3+0x242>
  403d50:	2001      	movs	r0, #1
  403d52:	4631      	mov	r1, r6
  403d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403d58:	b912      	cbnz	r2, 403d60 <__udivdi3+0xb8>
  403d5a:	2501      	movs	r5, #1
  403d5c:	fbb5 f5f2 	udiv	r5, r5, r2
  403d60:	fab5 f885 	clz	r8, r5
  403d64:	f1b8 0f00 	cmp.w	r8, #0
  403d68:	d177      	bne.n	403e5a <__udivdi3+0x1b2>
  403d6a:	1b4a      	subs	r2, r1, r5
  403d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403d70:	b2af      	uxth	r7, r5
  403d72:	2601      	movs	r6, #1
  403d74:	fbb2 f0fe 	udiv	r0, r2, lr
  403d78:	0c23      	lsrs	r3, r4, #16
  403d7a:	fb0e 2110 	mls	r1, lr, r0, r2
  403d7e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403d82:	fb07 f300 	mul.w	r3, r7, r0
  403d86:	428b      	cmp	r3, r1
  403d88:	d907      	bls.n	403d9a <__udivdi3+0xf2>
  403d8a:	1949      	adds	r1, r1, r5
  403d8c:	f100 32ff 	add.w	r2, r0, #4294967295
  403d90:	d202      	bcs.n	403d98 <__udivdi3+0xf0>
  403d92:	428b      	cmp	r3, r1
  403d94:	f200 80ba 	bhi.w	403f0c <__udivdi3+0x264>
  403d98:	4610      	mov	r0, r2
  403d9a:	1ac9      	subs	r1, r1, r3
  403d9c:	b2a4      	uxth	r4, r4
  403d9e:	fbb1 f3fe 	udiv	r3, r1, lr
  403da2:	fb0e 1113 	mls	r1, lr, r3, r1
  403da6:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  403daa:	fb07 f703 	mul.w	r7, r7, r3
  403dae:	42a7      	cmp	r7, r4
  403db0:	d908      	bls.n	403dc4 <__udivdi3+0x11c>
  403db2:	1964      	adds	r4, r4, r5
  403db4:	f103 32ff 	add.w	r2, r3, #4294967295
  403db8:	f080 808f 	bcs.w	403eda <__udivdi3+0x232>
  403dbc:	42a7      	cmp	r7, r4
  403dbe:	f240 808c 	bls.w	403eda <__udivdi3+0x232>
  403dc2:	3b02      	subs	r3, #2
  403dc4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403dc8:	4631      	mov	r1, r6
  403dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403dce:	2600      	movs	r6, #0
  403dd0:	4630      	mov	r0, r6
  403dd2:	4631      	mov	r1, r6
  403dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403dd8:	f1c6 0420 	rsb	r4, r6, #32
  403ddc:	fa22 f504 	lsr.w	r5, r2, r4
  403de0:	40b3      	lsls	r3, r6
  403de2:	432b      	orrs	r3, r5
  403de4:	fa20 fc04 	lsr.w	ip, r0, r4
  403de8:	fa01 f706 	lsl.w	r7, r1, r6
  403dec:	fa21 f504 	lsr.w	r5, r1, r4
  403df0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  403df4:	ea4c 0707 	orr.w	r7, ip, r7
  403df8:	fbb5 f8fe 	udiv	r8, r5, lr
  403dfc:	0c39      	lsrs	r1, r7, #16
  403dfe:	fb0e 5518 	mls	r5, lr, r8, r5
  403e02:	fa1f fc83 	uxth.w	ip, r3
  403e06:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  403e0a:	fb0c f108 	mul.w	r1, ip, r8
  403e0e:	42a9      	cmp	r1, r5
  403e10:	fa02 f206 	lsl.w	r2, r2, r6
  403e14:	d904      	bls.n	403e20 <__udivdi3+0x178>
  403e16:	18ed      	adds	r5, r5, r3
  403e18:	f108 34ff 	add.w	r4, r8, #4294967295
  403e1c:	d367      	bcc.n	403eee <__udivdi3+0x246>
  403e1e:	46a0      	mov	r8, r4
  403e20:	1a6d      	subs	r5, r5, r1
  403e22:	b2bf      	uxth	r7, r7
  403e24:	fbb5 f4fe 	udiv	r4, r5, lr
  403e28:	fb0e 5514 	mls	r5, lr, r4, r5
  403e2c:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  403e30:	fb0c fc04 	mul.w	ip, ip, r4
  403e34:	458c      	cmp	ip, r1
  403e36:	d904      	bls.n	403e42 <__udivdi3+0x19a>
  403e38:	18c9      	adds	r1, r1, r3
  403e3a:	f104 35ff 	add.w	r5, r4, #4294967295
  403e3e:	d35c      	bcc.n	403efa <__udivdi3+0x252>
  403e40:	462c      	mov	r4, r5
  403e42:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  403e46:	ebcc 0101 	rsb	r1, ip, r1
  403e4a:	fba4 2302 	umull	r2, r3, r4, r2
  403e4e:	4299      	cmp	r1, r3
  403e50:	d348      	bcc.n	403ee4 <__udivdi3+0x23c>
  403e52:	d044      	beq.n	403ede <__udivdi3+0x236>
  403e54:	4620      	mov	r0, r4
  403e56:	2600      	movs	r6, #0
  403e58:	e76c      	b.n	403d34 <__udivdi3+0x8c>
  403e5a:	f1c8 0420 	rsb	r4, r8, #32
  403e5e:	fa01 f308 	lsl.w	r3, r1, r8
  403e62:	fa05 f508 	lsl.w	r5, r5, r8
  403e66:	fa20 f704 	lsr.w	r7, r0, r4
  403e6a:	40e1      	lsrs	r1, r4
  403e6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403e70:	431f      	orrs	r7, r3
  403e72:	fbb1 f6fe 	udiv	r6, r1, lr
  403e76:	0c3a      	lsrs	r2, r7, #16
  403e78:	fb0e 1116 	mls	r1, lr, r6, r1
  403e7c:	fa1f fc85 	uxth.w	ip, r5
  403e80:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  403e84:	fb0c f206 	mul.w	r2, ip, r6
  403e88:	429a      	cmp	r2, r3
  403e8a:	fa00 f408 	lsl.w	r4, r0, r8
  403e8e:	d907      	bls.n	403ea0 <__udivdi3+0x1f8>
  403e90:	195b      	adds	r3, r3, r5
  403e92:	f106 31ff 	add.w	r1, r6, #4294967295
  403e96:	d237      	bcs.n	403f08 <__udivdi3+0x260>
  403e98:	429a      	cmp	r2, r3
  403e9a:	d935      	bls.n	403f08 <__udivdi3+0x260>
  403e9c:	3e02      	subs	r6, #2
  403e9e:	442b      	add	r3, r5
  403ea0:	1a9b      	subs	r3, r3, r2
  403ea2:	b2bf      	uxth	r7, r7
  403ea4:	fbb3 f0fe 	udiv	r0, r3, lr
  403ea8:	fb0e 3310 	mls	r3, lr, r0, r3
  403eac:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  403eb0:	fb0c f100 	mul.w	r1, ip, r0
  403eb4:	4299      	cmp	r1, r3
  403eb6:	d907      	bls.n	403ec8 <__udivdi3+0x220>
  403eb8:	195b      	adds	r3, r3, r5
  403eba:	f100 32ff 	add.w	r2, r0, #4294967295
  403ebe:	d221      	bcs.n	403f04 <__udivdi3+0x25c>
  403ec0:	4299      	cmp	r1, r3
  403ec2:	d91f      	bls.n	403f04 <__udivdi3+0x25c>
  403ec4:	3802      	subs	r0, #2
  403ec6:	442b      	add	r3, r5
  403ec8:	1a5a      	subs	r2, r3, r1
  403eca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  403ece:	4667      	mov	r7, ip
  403ed0:	e750      	b.n	403d74 <__udivdi3+0xcc>
  403ed2:	4610      	mov	r0, r2
  403ed4:	e716      	b.n	403d04 <__udivdi3+0x5c>
  403ed6:	460b      	mov	r3, r1
  403ed8:	e729      	b.n	403d2e <__udivdi3+0x86>
  403eda:	4613      	mov	r3, r2
  403edc:	e772      	b.n	403dc4 <__udivdi3+0x11c>
  403ede:	40b0      	lsls	r0, r6
  403ee0:	4290      	cmp	r0, r2
  403ee2:	d2b7      	bcs.n	403e54 <__udivdi3+0x1ac>
  403ee4:	1e60      	subs	r0, r4, #1
  403ee6:	2600      	movs	r6, #0
  403ee8:	e724      	b.n	403d34 <__udivdi3+0x8c>
  403eea:	4630      	mov	r0, r6
  403eec:	e722      	b.n	403d34 <__udivdi3+0x8c>
  403eee:	42a9      	cmp	r1, r5
  403ef0:	d995      	bls.n	403e1e <__udivdi3+0x176>
  403ef2:	f1a8 0802 	sub.w	r8, r8, #2
  403ef6:	441d      	add	r5, r3
  403ef8:	e792      	b.n	403e20 <__udivdi3+0x178>
  403efa:	458c      	cmp	ip, r1
  403efc:	d9a0      	bls.n	403e40 <__udivdi3+0x198>
  403efe:	3c02      	subs	r4, #2
  403f00:	4419      	add	r1, r3
  403f02:	e79e      	b.n	403e42 <__udivdi3+0x19a>
  403f04:	4610      	mov	r0, r2
  403f06:	e7df      	b.n	403ec8 <__udivdi3+0x220>
  403f08:	460e      	mov	r6, r1
  403f0a:	e7c9      	b.n	403ea0 <__udivdi3+0x1f8>
  403f0c:	3802      	subs	r0, #2
  403f0e:	4429      	add	r1, r5
  403f10:	e743      	b.n	403d9a <__udivdi3+0xf2>
  403f12:	bf00      	nop
  403f14:	2d2d2d20 	.word	0x2d2d2d20
  403f18:	2d2d2d2d 	.word	0x2d2d2d2d
  403f1c:	2d2d2d2d 	.word	0x2d2d2d2d
  403f20:	2d2d2d2d 	.word	0x2d2d2d2d
  403f24:	2d2d2d2d 	.word	0x2d2d2d2d
  403f28:	2d2d2d2d 	.word	0x2d2d2d2d
  403f2c:	2d2d2d2d 	.word	0x2d2d2d2d
  403f30:	0d0a202d 	.word	0x0d0a202d
  403f34:	6d654220 	.word	0x6d654220
  403f38:	6e697620 	.word	0x6e697620
  403f3c:	74206f64 	.word	0x74206f64
  403f40:	61727265 	.word	0x61727265
  403f44:	6f697571 	.word	0x6f697571
  403f48:	09092120 	.word	0x09092120
  403f4c:	2d200d0a 	.word	0x2d200d0a
  403f50:	2d2d2d2d 	.word	0x2d2d2d2d
  403f54:	2d2d2d2d 	.word	0x2d2d2d2d
  403f58:	2d2d2d2d 	.word	0x2d2d2d2d
  403f5c:	2d2d2d2d 	.word	0x2d2d2d2d
  403f60:	2d2d2d2d 	.word	0x2d2d2d2d
  403f64:	2d2d2d2d 	.word	0x2d2d2d2d
  403f68:	202d2d2d 	.word	0x202d2d2d
  403f6c:	00000d0a 	.word	0x00000d0a
  403f70:	3a203120 	.word	0x3a203120
  403f74:	69786520 	.word	0x69786520
  403f78:	6e206562 	.word	0x6e206562
  403f7c:	6d61766f 	.word	0x6d61766f
  403f80:	65746e65 	.word	0x65746e65
  403f84:	73736520 	.word	0x73736520
  403f88:	656d2065 	.word	0x656d2065
  403f8c:	0a20756e 	.word	0x0a20756e
  403f90:	2032200d 	.word	0x2032200d
  403f94:	7441203a 	.word	0x7441203a
  403f98:	20617669 	.word	0x20617669
  403f9c:	454c206f 	.word	0x454c206f
  403fa0:	45562044 	.word	0x45562044
  403fa4:	4c454d52 	.word	0x4c454d52
  403fa8:	0a204f48 	.word	0x0a204f48
  403fac:	2033200d 	.word	0x2033200d
  403fb0:	7441203a 	.word	0x7441203a
  403fb4:	20617669 	.word	0x20617669
  403fb8:	454c206f 	.word	0x454c206f
  403fbc:	45562044 	.word	0x45562044
  403fc0:	20454452 	.word	0x20454452
  403fc4:	34200d0a 	.word	0x34200d0a
  403fc8:	41203a20 	.word	0x41203a20
  403fcc:	61766974 	.word	0x61766974
  403fd0:	4c206f20 	.word	0x4c206f20
  403fd4:	41204445 	.word	0x41204445
  403fd8:	204c555a 	.word	0x204c555a
  403fdc:	35200d0a 	.word	0x35200d0a
  403fe0:	44203a20 	.word	0x44203a20
  403fe4:	696c7365 	.word	0x696c7365
  403fe8:	6f206167 	.word	0x6f206167
  403fec:	44454c20 	.word	0x44454c20
  403ff0:	52455620 	.word	0x52455620
  403ff4:	484c454d 	.word	0x484c454d
  403ff8:	0d0a204f 	.word	0x0d0a204f
  403ffc:	20362020 	.word	0x20362020
  404000:	6544203a 	.word	0x6544203a
  404004:	67696c73 	.word	0x67696c73
  404008:	206f2061 	.word	0x206f2061
  40400c:	2044454c 	.word	0x2044454c
  404010:	44524556 	.word	0x44524556
  404014:	0d0a2045 	.word	0x0d0a2045
  404018:	20372020 	.word	0x20372020
  40401c:	6544203a 	.word	0x6544203a
  404020:	67696c73 	.word	0x67696c73
  404024:	206f2061 	.word	0x206f2061
  404028:	2044454c 	.word	0x2044454c
  40402c:	4c555a41 	.word	0x4c555a41
  404030:	200d0a20 	.word	0x200d0a20
  404034:	3a203820 	.word	0x3a203820
  404038:	746c4120 	.word	0x746c4120
  40403c:	20617265 	.word	0x20617265
  404040:	65762061 	.word	0x65762061
  404044:	69636f6c 	.word	0x69636f6c
  404048:	65646164 	.word	0x65646164
  40404c:	200d0a20 	.word	0x200d0a20
  404050:	00000000 	.word	0x00000000
  404054:	2064654c 	.word	0x2064654c
  404058:	20444552 	.word	0x20444552
  40405c:	0a204e4f 	.word	0x0a204e4f
  404060:	0000000d 	.word	0x0000000d
  404064:	2064654c 	.word	0x2064654c
  404068:	45455247 	.word	0x45455247
  40406c:	4e4f204e 	.word	0x4e4f204e
  404070:	000d0a20 	.word	0x000d0a20
  404074:	2064654c 	.word	0x2064654c
  404078:	45554c42 	.word	0x45554c42
  40407c:	204e4f20 	.word	0x204e4f20
  404080:	00000d0a 	.word	0x00000d0a
  404084:	2064654c 	.word	0x2064654c
  404088:	20444552 	.word	0x20444552
  40408c:	2046464f 	.word	0x2046464f
  404090:	00000d0a 	.word	0x00000d0a
  404094:	2064654c 	.word	0x2064654c
  404098:	45455247 	.word	0x45455247
  40409c:	464f204e 	.word	0x464f204e
  4040a0:	0d0a2046 	.word	0x0d0a2046
  4040a4:	00000000 	.word	0x00000000
  4040a8:	2064654c 	.word	0x2064654c
  4040ac:	45554c42 	.word	0x45554c42
  4040b0:	46464f20 	.word	0x46464f20
  4040b4:	000d0a20 	.word	0x000d0a20
  4040b8:	69676944 	.word	0x69676944
  4040bc:	61206574 	.word	0x61206574
  4040c0:	6c657620 	.word	0x6c657620
  4040c4:	6469636f 	.word	0x6469636f
  4040c8:	20656461 	.word	0x20656461
  4040cc:	20736f64 	.word	0x20736f64
  4040d0:	7364656c 	.word	0x7364656c
  4040d4:	00000000 	.word	0x00000000
  4040d8:	6163704f 	.word	0x6163704f
  4040dc:	616e206f 	.word	0x616e206f
  4040e0:	6564206f 	.word	0x6564206f
  4040e4:	696e6966 	.word	0x696e6966
  4040e8:	203a6164 	.word	0x203a6164
  4040ec:	0a206425 	.word	0x0a206425
  4040f0:	0000000d 	.word	0x0000000d
  4040f4:	00000043 	.word	0x00000043

004040f8 <_global_impure_ptr>:
  4040f8:	20000008 0000000a                       ... ....

00404100 <zeroes.6869>:
  404100:	30303030 30303030 30303030 30303030     0000000000000000
  404110:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404120:	00000000 33323130 37363534 62613938     ....0123456789ab
  404130:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00404140 <blanks.6868>:
  404140:	20202020 20202020 20202020 20202020                     

00404150 <_init>:
  404150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404152:	bf00      	nop
  404154:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404156:	bc08      	pop	{r3}
  404158:	469e      	mov	lr, r3
  40415a:	4770      	bx	lr

0040415c <__init_array_start>:
  40415c:	00401f95 	.word	0x00401f95

00404160 <__frame_dummy_init_array_entry>:
  404160:	004000f1                                ..@.

00404164 <_fini>:
  404164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404166:	bf00      	nop
  404168:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40416a:	bc08      	pop	{r3}
  40416c:	469e      	mov	lr, r3
  40416e:	4770      	bx	lr

00404170 <__fini_array_start>:
  404170:	004000cd 	.word	0x004000cd
