Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 26 11:26:47 2024
| Host         : EEE-R448-22 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Filter_wrapper_control_sets_placed.rpt
| Design       : Filter_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   356 |
|    Minimum number of control sets                        |   356 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   356 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |    48 |
| >= 6 to < 8        |    27 |
| >= 8 to < 10       |    56 |
| >= 10 to < 12      |    40 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     5 |
| >= 16              |   134 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2120 |          558 |
| No           | No                    | Yes                    |             127 |           41 |
| No           | Yes                   | No                     |             463 |          213 |
| Yes          | No                    | No                     |            3955 |          959 |
| Yes          | No                    | Yes                    |             160 |           37 |
| Yes          | Yes                   | No                     |            2659 |          728 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |                                                                                                                                                       Enable Signal                                                                                                                                                      |                                                                                                                                                   Set/Reset Signal                                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                             | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                               |                1 |              1 |         1.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                                                                | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                                                                                   |                1 |              1 |         1.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                      | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf0                                                                                                                                                     | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                               |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                               |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[0]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[1]                                                                                                          | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                               |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset__0                                                                                                           |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                                         |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                              | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                    |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]                                                                           |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                        |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                              |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                         |                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                          |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                              |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                          |                1 |              2 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                2 |              3 |         1.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                          |                1 |              3 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                            |                1 |              3 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                               | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                                                                |                1 |              3 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                |                2 |              3 |         1.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                           |                1 |              3 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                            |                1 |              3 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                  | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                            | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                     | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                                                                                         | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                               | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                        |                4 |              4 |         1.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                       | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                                          |                4 |              4 |         1.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                   | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                   |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                  | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                      | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                    | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                  |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                              | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                |                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                     | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/S_AXI_WREADY_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                  | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                             | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                         | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[9]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0                                                                                                                                                           | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                               |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/p_0_in                                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                     |                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                            | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                            | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                         | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                             | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                |                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                           | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                       | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                                                             | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                2 |              6 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                                                         |                3 |              6 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                | Filter_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_index_reg_d0                                                                                                                                        |                                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                                    | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                2 |              6 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/axi_arready0                                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/p_0_in                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/axi_awready0                                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/p_0_in                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                2 |              6 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                |                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[4][7]_i_2_n_0                                                                                                                                                                                                                                        | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[4][7]_i_1_n_0                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[6][7]_i_2_n_0                                                                                                                                                                                                                                        | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[6][7]_i_1_n_0                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                   | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[7][7]_i_2_n_0                                                                                                                                                                                                                                        | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[7][7]_i_1_n_0                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[3][7]_i_2_n_0                                                                                                                                                                                                                                        | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[3][7]_i_1_n_0                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[2][7]_i_2_n_0                                                                                                                                                                                                                                        | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[2][7]_i_1_n_0                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                                                            | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/si_burst_reg[0][0]                                                                                                                      | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/FSM_sequential_si_state_reg[0]_0[0]                                                                                                 |                2 |              7 |         3.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                                                            | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[1][7]_i_2_n_0                                                                                                                                                                                                                                        | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[1][7]_i_1_n_0                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[5][7]_i_2_n_0                                                                                                                                                                                                                                        | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[5][7]_i_1_n_0                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_2_n_0                                                                                                                                           | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0                                                                                                                                       |                3 |              7 |         2.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[8][7]_i_2_n_0                                                                                                                                                                                                                                        | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[8][7]_i_1_n_0                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                              | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                3 |              7 |         2.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[0][7]_i_2_n_0                                                                                                                                                                                                                                        | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[0][7]_i_1_n_0                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[9][7]_i_2_n_0                                                                                                                                                                                                                                        | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[9][7]_i_1_n_0                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[8][31]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[8][31]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[9][23]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[9][23]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[9][15]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[9][15]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[0][23]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[0][23]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[0][15]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[0][15]_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[1][15]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[1][15]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[1][23]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[1][23]_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[1][31]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[1][31]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[0][31]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[0][31]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[2][15]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[2][15]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[3][15]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[3][15]_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[2][23]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[2][23]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[2][31]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[2][31]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[3][31]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[3][31]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[3][23]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[3][23]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[4][23]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[4][23]_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[4][15]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[4][15]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[4][31]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[4][31]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[5][23]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[5][23]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[5][31]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[5][31]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[6][15]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[6][15]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[5][15]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[5][15]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[6][23]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[6][23]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[6][31]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[6][31]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[7][23]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[7][23]_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[7][31]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[7][31]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[7][15]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[7][15]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                               | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_tlast_out_reg[0]                                                                                                                                           |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                               | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                                                         |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                                           | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                                           | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                                               | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                        | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[8][15]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[8][15]_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             |                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                        |                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be[7]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |                8 |              8 |         1.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt[7]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2                                                                                                                                            | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                               |                3 |              8 |         2.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                     | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                        | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[9][31]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[9][31]_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[8][23]_i_2_n_0                                                                                                                                                                                                                                       | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_array[8][23]_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                            | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                  |                3 |              9 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                3 |              9 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                            | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                  |                3 |              9 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                                                | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                                                                   |                4 |              9 |         2.25 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                                                                | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                                                                                   |                2 |              9 |         4.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                            | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                  |                3 |              9 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                            | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                  |                3 |              9 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                     | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg[0]                                                                                          |                3 |              9 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                     | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |                3 |              9 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                               | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |                3 |              9 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                                                | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                                                                                   |                3 |              9 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                4 |             10 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                          |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_2[0]                                                                                                                                      | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                    |                3 |             10 |         3.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                                                                                         |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                           | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                3 |             10 |         3.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                                                         |                4 |             10 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                3 |             10 |         3.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                3 |             10 |         3.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                           | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                                                                                           | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1__0_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0]                                                                         |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db1_reg_0[0]                                                              |                3 |             10 |         3.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                        | Filter_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                            | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                              | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                    |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                3 |             10 |         3.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                                                  | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                                                                     |                3 |             10 |         3.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                                                  | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                                                                                     |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                                                  | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                                                                     |                3 |             10 |         3.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_3[0]                                                                                                                                      | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                                    |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                          |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                          |                3 |             10 |         3.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0]                                                                         |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                              | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                    |                4 |             10 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                        | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                               |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |                5 |             10 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                    | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                    |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                               | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                               |                2 |             10 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3_4[0]                                                                                                                                      | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                                                        |                3 |             10 |         3.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                                         | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                                                        |                5 |             10 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                |                3 |             11 |         3.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                 |                7 |             11 |         1.57 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                    |                3 |             12 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                               |                3 |             12 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                          |                2 |             12 |         6.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                                                                           | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                     | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                 |                2 |             13 |         6.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                               |                8 |             13 |         1.62 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                                           | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                               |                6 |             13 |         2.17 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                               |                                                                                                                                                                                                                                                                                                                      |                3 |             13 |         4.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |                2 |             13 |         6.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                    |                6 |             14 |         2.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_last_d1                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                      | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                         | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                         | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/SR[0]                                                                                                                               |                9 |             17 |         1.89 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                                | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                4 |             18 |         4.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                               |                4 |             18 |         4.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                           |                4 |             18 |         4.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                           | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                               |                4 |             18 |         4.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                4 |             18 |         4.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                                                                               | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                                                                      | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                          |                4 |             18 |         4.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                      |                4 |             20 |         5.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_struct/dut/master_fifo/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/fd_prim_array[0].bit_is_0.fdre_comp[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_struct/dut/master_fifo/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                      |                8 |             20 |         2.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tvalid[0][0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                                      |                5 |             20 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                      |                7 |             21 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             22 |         3.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                       | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             22 |         3.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                                                                      |                4 |             22 |         5.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_next                                                                                                                                                |                                                                                                                                                                                                                                                                                                                      |                7 |             23 |         3.29 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                         | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                6 |             23 |         3.83 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                               | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                6 |             23 |         3.83 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                     |                                                                                                                                                                                                                                                                                                                      |                3 |             24 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                       |                                                                                                                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |               14 |             24 |         1.71 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                      |               10 |             24 |         2.40 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_struct/dut/slave_fifo/fifo/comp1.core_instance1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                             | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                           |                9 |             25 |         2.78 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                |                7 |             25 |         3.57 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_struct/dut/master_fifo/fifo/comp0.core_instance0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                               |                9 |             25 |         2.78 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                                   | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                                                                               | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                | Filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                 |               13 |             26 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                                                                           | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |                4 |             28 |         7.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                   | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                   |                8 |             29 |         3.62 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                            | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |                9 |             29 |         3.22 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                                                                                      |                4 |             29 |         7.25 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                  | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                      |                9 |             29 |         3.22 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |               13 |             30 |         2.31 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                        |                                                                                                                                                                                                                                                                                                                      |                5 |             31 |         6.20 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                                                                                              | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |                7 |             31 |         4.43 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                              | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                   |               12 |             32 |         2.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                                            | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                            | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                              | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/slv_reg_rden__0                                                                                                                                                                                                                                                    | Filter_i/filter_0/inst/filter_axi_lite_interface/inst/p_0_in                                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                   | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                   | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                9 |             33 |         3.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                                 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                   |               13 |             33 |         2.54 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                                  | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1[0]                                                                                                                                                |                6 |             33 |         5.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                                                                  | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |                9 |             33 |         3.67 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                      |               11 |             35 |         3.18 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                   | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                                              |                6 |             35 |         5.83 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |                8 |             36 |         4.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                       | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                                  |                7 |             36 |         5.14 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                     |               14 |             36 |         2.57 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                      |                8 |             36 |         4.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                      |               10 |             36 |         3.60 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                      |                7 |             37 |         5.29 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                |               18 |             37 |         2.06 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                                       |               11 |             41 |         3.73 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |               13 |             41 |         3.15 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                                                           | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |               15 |             41 |         2.73 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                     | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                   |               14 |             42 |         3.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                    |                                                                                                                                                                                                                                                                                                                      |                6 |             43 |         7.17 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                    |                                                                                                                                                                                                                                                                                                                      |                6 |             44 |         7.33 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                      |                8 |             44 |         5.50 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/sr_awvalid                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                      |               10 |             44 |         4.40 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                            | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                    |               11 |             44 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                      |               11 |             45 |         4.09 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                      |               11 |             45 |         4.09 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                              | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                               |                8 |             46 |         5.75 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                    | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                                 |                7 |             47 |         6.71 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                      |               11 |             47 |         4.27 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |                8 |             47 |         5.88 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                      |                8 |             47 |         5.88 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                      |                9 |             47 |         5.22 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |               12 |             48 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |               12 |             48 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |               12 |             48 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |               11 |             48 |         4.36 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               11 |             48 |         4.36 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                      |               17 |             48 |         2.82 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                   | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                                                                     |               17 |             52 |         3.06 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[50]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                      |               11 |             53 |         4.82 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[50]_i_1__0_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               12 |             53 |         4.42 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |               28 |             56 |         2.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                        | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |               14 |             57 |         4.07 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[61]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                                                      |               13 |             57 |         4.38 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                                                            |                                                                                                                                                                                                                                                                                                                      |               11 |             57 |         5.18 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |               15 |             57 |         3.80 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               14 |             58 |         4.14 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               11 |             58 |         5.27 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |               18 |             58 |         3.22 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                        | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                     |               13 |             58 |         4.46 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               11 |             58 |         5.27 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |               14 |             58 |         4.14 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                      |               17 |             58 |         3.41 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                                                      | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                                                                   |               10 |             59 |         5.90 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                                                                   | Filter_i/axi_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                                                                       |               14 |             59 |         4.21 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]_0[0] |                                                                                                                                                                                                                                                                                                                      |               11 |             60 |         5.45 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                     | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                |               16 |             60 |         3.75 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0[0]                                                                                                                                                                   | Filter_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                |               16 |             60 |         3.75 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0[0]                                                                                                      |                                                                                                                                                                                                                                                                                                                      |               17 |             67 |         3.94 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                      |               12 |             67 |         5.58 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                      |               12 |             67 |         5.58 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                      |               17 |             68 |         4.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                              |                                                                                                                                                                                                                                                                                                                      |               15 |             68 |         4.53 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |               13 |             68 |         5.23 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |               16 |             68 |         4.25 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                      |               10 |             68 |         6.80 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                                                             |                                                                                                                                                                                                                                                                                                                      |               14 |             72 |         5.14 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                      |               14 |             74 |         5.29 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |               13 |             74 |         5.69 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |               19 |             86 |         4.53 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                          | Filter_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                           |               18 |             86 |         4.78 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                                                      |               11 |             88 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                      |               11 |             88 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                                      |               11 |             88 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |               11 |             88 |         8.00 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 | Filter_i/filter_0/inst/filter_struct/dut/algorithm/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/q[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                      |              258 |           1960 |         7.60 |
|  Filter_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                      |              559 |           2126 |         3.80 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


