#! /nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x12be400c0 .scope module, "Mux16bit_test" "Mux16bit_test" 2 6;
 .timescale 0 0;
v0x12bf9cb80_0 .var "a", 15 0;
v0x12bf9cc30_0 .var "b", 15 0;
v0x12bf9cce0_0 .net "out", 15 0, L_0x12bfc61d0;  1 drivers
v0x12bf9cdb0_0 .var "sel", 0 0;
S_0x12bf09340 .scope module, "uut" "Mux16bit" 2 15, 3 6 0, S_0x12be400c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 16 "out";
v0x12bf9c8f0_0 .net "a", 15 0, v0x12bf9cb80_0;  1 drivers
v0x12bf9c980_0 .net "b", 15 0, v0x12bf9cc30_0;  1 drivers
v0x12bf9ca10_0 .net "out", 15 0, L_0x12bfc61d0;  alias, 1 drivers
v0x12bf9caa0_0 .net "sel", 0 0, v0x12bf9cdb0_0;  1 drivers
L_0x12bfa75d0 .part v0x12bf9cb80_0, 0, 1;
L_0x12bfa76b0 .part v0x12bf9cc30_0, 0, 1;
L_0x12bfa9790 .part v0x12bf9cb80_0, 1, 1;
L_0x12bfa9830 .part v0x12bf9cc30_0, 1, 1;
L_0x12bfab620 .part v0x12bf9cb80_0, 2, 1;
L_0x12bfab740 .part v0x12bf9cc30_0, 2, 1;
L_0x12bfad710 .part v0x12bf9cb80_0, 3, 1;
L_0x12bfad7f0 .part v0x12bf9cc30_0, 3, 1;
L_0x12bfaf7a0 .part v0x12bf9cb80_0, 4, 1;
L_0x12bfaf890 .part v0x12bf9cc30_0, 4, 1;
L_0x12bfb1820 .part v0x12bf9cb80_0, 5, 1;
L_0x12bfb1920 .part v0x12bf9cc30_0, 5, 1;
L_0x12bfb38b0 .part v0x12bf9cb80_0, 6, 1;
L_0x12bfb3ac0 .part v0x12bf9cc30_0, 6, 1;
L_0x12bfb5a40 .part v0x12bf9cb80_0, 7, 1;
L_0x12bfb5b60 .part v0x12bf9cc30_0, 7, 1;
L_0x12bfb7ac0 .part v0x12bf9cb80_0, 8, 1;
L_0x12bfb7bf0 .part v0x12bf9cc30_0, 8, 1;
L_0x12bfb9b40 .part v0x12bf9cb80_0, 9, 1;
L_0x12bfb9c80 .part v0x12bf9cc30_0, 9, 1;
L_0x12bfbbbd0 .part v0x12bf9cb80_0, 10, 1;
L_0x12bfb9be0 .part v0x12bf9cc30_0, 10, 1;
L_0x12bfbdc50 .part v0x12bf9cb80_0, 11, 1;
L_0x12bfbddb0 .part v0x12bf9cc30_0, 11, 1;
L_0x12bfbfce0 .part v0x12bf9cb80_0, 12, 1;
L_0x12bfbfe50 .part v0x12bf9cc30_0, 12, 1;
L_0x12bfc1d60 .part v0x12bf9cb80_0, 13, 1;
L_0x12bfc1ee0 .part v0x12bf9cc30_0, 13, 1;
L_0x12bfc3de0 .part v0x12bf9cb80_0, 14, 1;
L_0x12bfc4080 .part v0x12bf9cc30_0, 14, 1;
L_0x12bfc6090 .part v0x12bf9cb80_0, 15, 1;
L_0x12bfc6130 .part v0x12bf9cc30_0, 15, 1;
RS_0x120008d60 .resolv tri, L_0x12bfa7340, L_0x12bfa73f0, L_0x12bfa7520;
RS_0x120009c90 .resolv tri, L_0x12bfa9500, L_0x12bfa95b0, L_0x12bfa96e0;
RS_0x12000abc0 .resolv tri, L_0x12bfab390, L_0x12bfab440, L_0x12bfab570;
RS_0x12000baf0 .resolv tri, L_0x12bfad480, L_0x12bfad530, L_0x12bfad660;
LS_0x12bfc61d0_0_0 .concat8 [ 1 1 1 1], RS_0x120008d60, RS_0x120009c90, RS_0x12000abc0, RS_0x12000baf0;
RS_0x12000ca20 .resolv tri, L_0x12bfaf510, L_0x12bfaf5c0, L_0x12bfaf6f0;
RS_0x12000d950 .resolv tri, L_0x12bfb1590, L_0x12bfb1640, L_0x12bfb1770;
RS_0x12000e880 .resolv tri, L_0x12bfb3620, L_0x12bfb36d0, L_0x12bfb3800;
RS_0x12000f7b0 .resolv tri, L_0x12bfb57b0, L_0x12bfb5860, L_0x12bfb5990;
LS_0x12bfc61d0_0_4 .concat8 [ 1 1 1 1], RS_0x12000ca20, RS_0x12000d950, RS_0x12000e880, RS_0x12000f7b0;
RS_0x1200106e0 .resolv tri, L_0x12bfb7830, L_0x12bfb78e0, L_0x12bfb7a10;
RS_0x120011610 .resolv tri, L_0x12bfb98b0, L_0x12bfb9960, L_0x12bfb9a90;
RS_0x120012540 .resolv tri, L_0x12bfbb940, L_0x12bfbb9f0, L_0x12bfbbb20;
RS_0x120013470 .resolv tri, L_0x12bfbd9c0, L_0x12bfbda70, L_0x12bfbdba0;
LS_0x12bfc61d0_0_8 .concat8 [ 1 1 1 1], RS_0x1200106e0, RS_0x120011610, RS_0x120012540, RS_0x120013470;
RS_0x1200143a0 .resolv tri, L_0x12bfbfa50, L_0x12bfbfb00, L_0x12bfbfc30;
RS_0x1200152d0 .resolv tri, L_0x12bfc1ad0, L_0x12bfc1b80, L_0x12bfc1cb0;
RS_0x120016200 .resolv tri, L_0x12bfc3b50, L_0x12bfc3c00, L_0x12bfc3d30;
RS_0x120017130 .resolv tri, L_0x12bfc5e00, L_0x12bfc5eb0, L_0x12bfc5fe0;
LS_0x12bfc61d0_0_12 .concat8 [ 1 1 1 1], RS_0x1200143a0, RS_0x1200152d0, RS_0x120016200, RS_0x120017130;
L_0x12bfc61d0 .concat8 [ 4 4 4 4], LS_0x12bfc61d0_0_0, LS_0x12bfc61d0_0_4, LS_0x12bfc61d0_0_8, LS_0x12bfc61d0_0_12;
S_0x12bf094b0 .scope module, "mux00" "Mux" 3 14, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf4ce70_0 .net "a", 0 0, L_0x12bfa75d0;  1 drivers
v0x12bf4cf40_0 .net "b", 0 0, L_0x12bfa76b0;  1 drivers
RS_0x1200080d0 .resolv tri, L_0x12bfa56b0, L_0x12bfa5760, L_0x12bfa5830;
v0x12bf4d010_0 .net8 "nsel", 0 0, RS_0x1200080d0;  3 drivers, strength-aware
v0x12bf4d120_0 .net8 "out", 0 0, RS_0x120008d60;  3 drivers, strength-aware
RS_0x1200082b0 .resolv tri, L_0x12bfa5ea0, L_0x12bfa6050, L_0x12bfa60e0;
v0x12bf4d1b0_0 .net8 "out1", 0 0, RS_0x1200082b0;  3 drivers, strength-aware
RS_0x1200086a0 .resolv tri, L_0x12bfa6720, L_0x12bfa68d0, L_0x12bfa6960;
v0x12bf4d280_0 .net8 "out2", 0 0, RS_0x1200086a0;  3 drivers, strength-aware
v0x12bf4d310_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf06590 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf094b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf49110_0 .net "a", 0 0, L_0x12bfa75d0;  alias, 1 drivers
v0x12bf491b0_0 .net8 "b", 0 0, RS_0x1200080d0;  alias, 3 drivers, strength-aware
RS_0x120008130 .resolv tri, L_0x12bf4d0a0, L_0x12bfa5b90, L_0x12bfa5d00;
v0x12bf49260_0 .net8 "nand_out", 0 0, RS_0x120008130;  3 drivers, strength-aware
v0x12bf49310_0 .net8 "out", 0 0, RS_0x1200082b0;  alias, 3 drivers, strength-aware
S_0x12bf06700 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf06590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa5900 .functor NMOS 1, L_0x1200400e8, RS_0x1200080d0, C4<0>, C4<0>;
L_0x12bf4d0a0 .functor NMOS 1, L_0x12bfa5900, L_0x12bfa75d0, C4<0>, C4<0>;
L_0x120040130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa5b90 .functor PMOS 1, L_0x120040130, L_0x12bfa75d0, C4<0>, C4<0>;
L_0x120040178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa5d00 .functor PMOS 1, L_0x120040178, RS_0x1200080d0, C4<0>, C4<0>;
v0x12bf07fb0_0 .net/2s *"_ivl_0", 0 0, L_0x1200400e8;  1 drivers
v0x12bf485a0_0 .net/2s *"_ivl_2", 0 0, L_0x120040130;  1 drivers
v0x12bf48640_0 .net/2s *"_ivl_4", 0 0, L_0x120040178;  1 drivers
v0x12bf486e0_0 .net "a", 0 0, L_0x12bfa75d0;  alias, 1 drivers
v0x12bf48780_0 .net8 "b", 0 0, RS_0x1200080d0;  alias, 3 drivers, strength-aware
v0x12bf48860_0 .net8 "o1", 0 0, L_0x12bfa5900;  1 drivers, strength-aware
v0x12bf48900_0 .net8 "out", 0 0, RS_0x120008130;  alias, 3 drivers, strength-aware
S_0x12bf489d0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf06590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa5db0 .functor NMOS 1, L_0x1200401c0, RS_0x120008130, C4<0>, C4<0>;
L_0x12bfa5ea0 .functor NMOS 1, L_0x12bfa5db0, RS_0x120008130, C4<0>, C4<0>;
L_0x120040208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa6050 .functor PMOS 1, L_0x120040208, RS_0x120008130, C4<0>, C4<0>;
L_0x120040250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa60e0 .functor PMOS 1, L_0x120040250, RS_0x120008130, C4<0>, C4<0>;
v0x12bf48bf0_0 .net/2s *"_ivl_0", 0 0, L_0x1200401c0;  1 drivers
v0x12bf48ca0_0 .net/2s *"_ivl_2", 0 0, L_0x120040208;  1 drivers
v0x12bf48d50_0 .net/2s *"_ivl_4", 0 0, L_0x120040250;  1 drivers
v0x12bf48e10_0 .net8 "a", 0 0, RS_0x120008130;  alias, 3 drivers, strength-aware
v0x12bf48ec0_0 .net8 "b", 0 0, RS_0x120008130;  alias, 3 drivers, strength-aware
v0x12bf48fd0_0 .net8 "o1", 0 0, L_0x12bfa5db0;  1 drivers, strength-aware
v0x12bf49060_0 .net8 "out", 0 0, RS_0x1200082b0;  alias, 3 drivers, strength-aware
S_0x12bf493e0 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf094b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf4a480_0 .net "a", 0 0, L_0x12bfa76b0;  alias, 1 drivers
v0x12bf4a520_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x120008520 .resolv tri, L_0x12bfa6340, L_0x12bfa6430, L_0x12bfa6560;
v0x12bf4a5d0_0 .net8 "nand_out", 0 0, RS_0x120008520;  3 drivers, strength-aware
v0x12bf4a680_0 .net8 "out", 0 0, RS_0x1200086a0;  alias, 3 drivers, strength-aware
S_0x12bf495f0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf493e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa62d0 .functor NMOS 1, L_0x120040298, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfa6340 .functor NMOS 1, L_0x12bfa62d0, L_0x12bfa76b0, C4<0>, C4<0>;
L_0x1200402e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa6430 .functor PMOS 1, L_0x1200402e0, L_0x12bfa76b0, C4<0>, C4<0>;
L_0x120040328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa6560 .functor PMOS 1, L_0x120040328, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf49820_0 .net/2s *"_ivl_0", 0 0, L_0x120040298;  1 drivers
v0x12bf498e0_0 .net/2s *"_ivl_2", 0 0, L_0x1200402e0;  1 drivers
v0x12bf49990_0 .net/2s *"_ivl_4", 0 0, L_0x120040328;  1 drivers
v0x12bf49a50_0 .net "a", 0 0, L_0x12bfa76b0;  alias, 1 drivers
v0x12bf49af0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf49bd0_0 .net8 "o1", 0 0, L_0x12bfa62d0;  1 drivers, strength-aware
v0x12bf49c70_0 .net8 "out", 0 0, RS_0x120008520;  alias, 3 drivers, strength-aware
S_0x12bf49d40 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf493e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa6630 .functor NMOS 1, L_0x120040370, RS_0x120008520, C4<0>, C4<0>;
L_0x12bfa6720 .functor NMOS 1, L_0x12bfa6630, RS_0x120008520, C4<0>, C4<0>;
L_0x1200403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa68d0 .functor PMOS 1, L_0x1200403b8, RS_0x120008520, C4<0>, C4<0>;
L_0x120040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa6960 .functor PMOS 1, L_0x120040400, RS_0x120008520, C4<0>, C4<0>;
v0x12bf49f60_0 .net/2s *"_ivl_0", 0 0, L_0x120040370;  1 drivers
v0x12bf4a010_0 .net/2s *"_ivl_2", 0 0, L_0x1200403b8;  1 drivers
v0x12bf4a0c0_0 .net/2s *"_ivl_4", 0 0, L_0x120040400;  1 drivers
v0x12bf4a180_0 .net8 "a", 0 0, RS_0x120008520;  alias, 3 drivers, strength-aware
v0x12bf4a230_0 .net8 "b", 0 0, RS_0x120008520;  alias, 3 drivers, strength-aware
v0x12bf4a340_0 .net8 "o1", 0 0, L_0x12bfa6630;  1 drivers, strength-aware
v0x12bf4a3d0_0 .net8 "out", 0 0, RS_0x1200086a0;  alias, 3 drivers, strength-aware
S_0x12bf4a750 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf094b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf4b0a0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf4b1c0_0 .net8 "out", 0 0, RS_0x1200080d0;  alias, 3 drivers, strength-aware
S_0x12bf4a940 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf4a750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa5600 .functor NMOS 1, L_0x120040010, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfa56b0 .functor NMOS 1, L_0x12bfa5600, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120040058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa5760 .functor PMOS 1, L_0x120040058, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x1200400a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa5830 .functor PMOS 1, L_0x1200400a0, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf4ab70_0 .net/2s *"_ivl_0", 0 0, L_0x120040010;  1 drivers
v0x12bf4ac30_0 .net/2s *"_ivl_2", 0 0, L_0x120040058;  1 drivers
v0x12bf4ace0_0 .net/2s *"_ivl_4", 0 0, L_0x1200400a0;  1 drivers
v0x12bf4ada0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf4ae70_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf4af40_0 .net8 "o1", 0 0, L_0x12bfa5600;  1 drivers, strength-aware
v0x12bf4afd0_0 .net8 "out", 0 0, RS_0x1200080d0;  alias, 3 drivers, strength-aware
S_0x12bf4b250 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf094b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf4ca10_0 .net8 "a", 0 0, RS_0x1200082b0;  alias, 3 drivers, strength-aware
v0x12bf4cb30_0 .net8 "b", 0 0, RS_0x1200086a0;  alias, 3 drivers, strength-aware
RS_0x120008a60 .resolv tri, L_0x12bfa6b80, L_0x12bfa6c30, L_0x12bfa6e80;
v0x12bf4cc40_0 .net8 "nand_out1", 0 0, RS_0x120008a60;  3 drivers, strength-aware
RS_0x120008be0 .resolv tri, L_0x12bfa6fa0, L_0x12bfa7050, L_0x12bfa71a0;
v0x12bf4ccd0_0 .net8 "nand_out2", 0 0, RS_0x120008be0;  3 drivers, strength-aware
v0x12bf4cda0_0 .net8 "out", 0 0, RS_0x120008d60;  alias, 3 drivers, strength-aware
S_0x12bf4b460 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf4b250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa6ad0 .functor NMOS 1, L_0x120040448, RS_0x1200082b0, C4<0>, C4<0>;
L_0x12bfa6b80 .functor NMOS 1, L_0x12bfa6ad0, RS_0x1200082b0, C4<0>, C4<0>;
L_0x120040490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa6c30 .functor PMOS 1, L_0x120040490, RS_0x1200082b0, C4<0>, C4<0>;
L_0x1200404d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa6e80 .functor PMOS 1, L_0x1200404d8, RS_0x1200082b0, C4<0>, C4<0>;
v0x12bf4b690_0 .net/2s *"_ivl_0", 0 0, L_0x120040448;  1 drivers
v0x12bf4b740_0 .net/2s *"_ivl_2", 0 0, L_0x120040490;  1 drivers
v0x12bf4b7f0_0 .net/2s *"_ivl_4", 0 0, L_0x1200404d8;  1 drivers
v0x12bf4b8b0_0 .net8 "a", 0 0, RS_0x1200082b0;  alias, 3 drivers, strength-aware
v0x12bf4b980_0 .net8 "b", 0 0, RS_0x1200082b0;  alias, 3 drivers, strength-aware
v0x12bf4ba50_0 .net8 "o1", 0 0, L_0x12bfa6ad0;  1 drivers, strength-aware
v0x12bf4bae0_0 .net8 "out", 0 0, RS_0x120008a60;  alias, 3 drivers, strength-aware
S_0x12bf4bba0 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf4b250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa6ef0 .functor NMOS 1, L_0x120040520, RS_0x1200086a0, C4<0>, C4<0>;
L_0x12bfa6fa0 .functor NMOS 1, L_0x12bfa6ef0, RS_0x1200086a0, C4<0>, C4<0>;
L_0x120040568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa7050 .functor PMOS 1, L_0x120040568, RS_0x1200086a0, C4<0>, C4<0>;
L_0x1200405b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa71a0 .functor PMOS 1, L_0x1200405b0, RS_0x1200086a0, C4<0>, C4<0>;
v0x12bf4bdc0_0 .net/2s *"_ivl_0", 0 0, L_0x120040520;  1 drivers
v0x12bf4be70_0 .net/2s *"_ivl_2", 0 0, L_0x120040568;  1 drivers
v0x12bf4bf20_0 .net/2s *"_ivl_4", 0 0, L_0x1200405b0;  1 drivers
v0x12bf4bfe0_0 .net8 "a", 0 0, RS_0x1200086a0;  alias, 3 drivers, strength-aware
v0x12bf4c0b0_0 .net8 "b", 0 0, RS_0x1200086a0;  alias, 3 drivers, strength-aware
v0x12bf4c180_0 .net8 "o1", 0 0, L_0x12bfa6ef0;  1 drivers, strength-aware
v0x12bf4c210_0 .net8 "out", 0 0, RS_0x120008be0;  alias, 3 drivers, strength-aware
S_0x12bf4c2d0 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf4b250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200405f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa7250 .functor NMOS 1, L_0x1200405f8, RS_0x120008be0, C4<0>, C4<0>;
L_0x12bfa7340 .functor NMOS 1, L_0x12bfa7250, RS_0x120008a60, C4<0>, C4<0>;
L_0x120040640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa73f0 .functor PMOS 1, L_0x120040640, RS_0x120008a60, C4<0>, C4<0>;
L_0x120040688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa7520 .functor PMOS 1, L_0x120040688, RS_0x120008be0, C4<0>, C4<0>;
v0x12bf4c500_0 .net/2s *"_ivl_0", 0 0, L_0x1200405f8;  1 drivers
v0x12bf4c5b0_0 .net/2s *"_ivl_2", 0 0, L_0x120040640;  1 drivers
v0x12bf4c660_0 .net/2s *"_ivl_4", 0 0, L_0x120040688;  1 drivers
v0x12bf4c720_0 .net8 "a", 0 0, RS_0x120008a60;  alias, 3 drivers, strength-aware
v0x12bf4c7d0_0 .net8 "b", 0 0, RS_0x120008be0;  alias, 3 drivers, strength-aware
v0x12bf4c8a0_0 .net8 "o1", 0 0, L_0x12bfa7250;  1 drivers, strength-aware
v0x12bf4c930_0 .net8 "out", 0 0, RS_0x120008d60;  alias, 3 drivers, strength-aware
S_0x12bf4d3a0 .scope module, "mux01" "Mux" 3 15, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf52390_0 .net "a", 0 0, L_0x12bfa9790;  1 drivers
v0x12bf52460_0 .net "b", 0 0, L_0x12bfa9830;  1 drivers
RS_0x120009030 .resolv tri, L_0x12bfa7840, L_0x12bfa78f0, L_0x12bfa79e0;
v0x12bf52530_0 .net8 "nsel", 0 0, RS_0x120009030;  3 drivers, strength-aware
v0x12bf52640_0 .net8 "out", 0 0, RS_0x120009c90;  3 drivers, strength-aware
RS_0x120009210 .resolv tri, L_0x12bfa8010, L_0x12bfa81c0, L_0x12bfa8250;
v0x12bf526d0_0 .net8 "out1", 0 0, RS_0x120009210;  3 drivers, strength-aware
RS_0x1200095d0 .resolv tri, L_0x12bfa8960, L_0x12bfa8b10, L_0x12bfa8ba0;
v0x12bf527a0_0 .net8 "out2", 0 0, RS_0x1200095d0;  3 drivers, strength-aware
v0x12bf52830_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf4d5c0 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf4d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf4e630_0 .net "a", 0 0, L_0x12bfa9790;  alias, 1 drivers
v0x12bf4e6d0_0 .net8 "b", 0 0, RS_0x120009030;  alias, 3 drivers, strength-aware
RS_0x120009090 .resolv tri, L_0x12bf525c0, L_0x12bfa7d20, L_0x12bfa7e50;
v0x12bf4e780_0 .net8 "nand_out", 0 0, RS_0x120009090;  3 drivers, strength-aware
v0x12bf4e830_0 .net8 "out", 0 0, RS_0x120009210;  alias, 3 drivers, strength-aware
S_0x12bf4d7d0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf4d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200407a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa7ab0 .functor NMOS 1, L_0x1200407a8, RS_0x120009030, C4<0>, C4<0>;
L_0x12bf525c0 .functor NMOS 1, L_0x12bfa7ab0, L_0x12bfa9790, C4<0>, C4<0>;
L_0x1200407f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa7d20 .functor PMOS 1, L_0x1200407f0, L_0x12bfa9790, C4<0>, C4<0>;
L_0x120040838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa7e50 .functor PMOS 1, L_0x120040838, RS_0x120009030, C4<0>, C4<0>;
v0x12bf4d9e0_0 .net/2s *"_ivl_0", 0 0, L_0x1200407a8;  1 drivers
v0x12bf4da90_0 .net/2s *"_ivl_2", 0 0, L_0x1200407f0;  1 drivers
v0x12bf4db40_0 .net/2s *"_ivl_4", 0 0, L_0x120040838;  1 drivers
v0x12bf4dc00_0 .net "a", 0 0, L_0x12bfa9790;  alias, 1 drivers
v0x12bf4dca0_0 .net8 "b", 0 0, RS_0x120009030;  alias, 3 drivers, strength-aware
v0x12bf4dd80_0 .net8 "o1", 0 0, L_0x12bfa7ab0;  1 drivers, strength-aware
v0x12bf4de20_0 .net8 "out", 0 0, RS_0x120009090;  alias, 3 drivers, strength-aware
S_0x12bf4def0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf4d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa7f20 .functor NMOS 1, L_0x120040880, RS_0x120009090, C4<0>, C4<0>;
L_0x12bfa8010 .functor NMOS 1, L_0x12bfa7f20, RS_0x120009090, C4<0>, C4<0>;
L_0x1200408c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa81c0 .functor PMOS 1, L_0x1200408c8, RS_0x120009090, C4<0>, C4<0>;
L_0x120040910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa8250 .functor PMOS 1, L_0x120040910, RS_0x120009090, C4<0>, C4<0>;
v0x12bf4e110_0 .net/2s *"_ivl_0", 0 0, L_0x120040880;  1 drivers
v0x12bf4e1c0_0 .net/2s *"_ivl_2", 0 0, L_0x1200408c8;  1 drivers
v0x12bf4e270_0 .net/2s *"_ivl_4", 0 0, L_0x120040910;  1 drivers
v0x12bf4e330_0 .net8 "a", 0 0, RS_0x120009090;  alias, 3 drivers, strength-aware
v0x12bf4e3e0_0 .net8 "b", 0 0, RS_0x120009090;  alias, 3 drivers, strength-aware
v0x12bf4e4f0_0 .net8 "o1", 0 0, L_0x12bfa7f20;  1 drivers, strength-aware
v0x12bf4e580_0 .net8 "out", 0 0, RS_0x120009210;  alias, 3 drivers, strength-aware
S_0x12bf4e900 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf4d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf4f990_0 .net "a", 0 0, L_0x12bfa9830;  alias, 1 drivers
v0x12bf4fa30_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x120009450 .resolv tri, L_0x12bfa85c0, L_0x12bfa86b0, L_0x12bfa87a0;
v0x12bf4fac0_0 .net8 "nand_out", 0 0, RS_0x120009450;  3 drivers, strength-aware
v0x12bf4fb70_0 .net8 "out", 0 0, RS_0x1200095d0;  alias, 3 drivers, strength-aware
S_0x12bf4eb10 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf4e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa6d80 .functor NMOS 1, L_0x120040958, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfa85c0 .functor NMOS 1, L_0x12bfa6d80, L_0x12bfa9830, C4<0>, C4<0>;
L_0x1200409a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa86b0 .functor PMOS 1, L_0x1200409a0, L_0x12bfa9830, C4<0>, C4<0>;
L_0x1200409e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa87a0 .functor PMOS 1, L_0x1200409e8, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf4ed40_0 .net/2s *"_ivl_0", 0 0, L_0x120040958;  1 drivers
v0x12bf4ee00_0 .net/2s *"_ivl_2", 0 0, L_0x1200409a0;  1 drivers
v0x12bf4eeb0_0 .net/2s *"_ivl_4", 0 0, L_0x1200409e8;  1 drivers
v0x12bf4ef70_0 .net "a", 0 0, L_0x12bfa9830;  alias, 1 drivers
v0x12bf4f010_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf4f0e0_0 .net8 "o1", 0 0, L_0x12bfa6d80;  1 drivers, strength-aware
v0x12bf4f180_0 .net8 "out", 0 0, RS_0x120009450;  alias, 3 drivers, strength-aware
S_0x12bf4f250 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf4e900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa8870 .functor NMOS 1, L_0x120040a30, RS_0x120009450, C4<0>, C4<0>;
L_0x12bfa8960 .functor NMOS 1, L_0x12bfa8870, RS_0x120009450, C4<0>, C4<0>;
L_0x120040a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa8b10 .functor PMOS 1, L_0x120040a78, RS_0x120009450, C4<0>, C4<0>;
L_0x120040ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa8ba0 .functor PMOS 1, L_0x120040ac0, RS_0x120009450, C4<0>, C4<0>;
v0x12bf4f470_0 .net/2s *"_ivl_0", 0 0, L_0x120040a30;  1 drivers
v0x12bf4f520_0 .net/2s *"_ivl_2", 0 0, L_0x120040a78;  1 drivers
v0x12bf4f5d0_0 .net/2s *"_ivl_4", 0 0, L_0x120040ac0;  1 drivers
v0x12bf4f690_0 .net8 "a", 0 0, RS_0x120009450;  alias, 3 drivers, strength-aware
v0x12bf4f740_0 .net8 "b", 0 0, RS_0x120009450;  alias, 3 drivers, strength-aware
v0x12bf4f850_0 .net8 "o1", 0 0, L_0x12bfa8870;  1 drivers, strength-aware
v0x12bf4f8e0_0 .net8 "out", 0 0, RS_0x1200095d0;  alias, 3 drivers, strength-aware
S_0x12bf4fc40 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf4d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf50620_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf506b0_0 .net8 "out", 0 0, RS_0x120009030;  alias, 3 drivers, strength-aware
S_0x12bf4fe30 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf4fc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200406d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa7790 .functor NMOS 1, L_0x1200406d0, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfa7840 .functor NMOS 1, L_0x12bfa7790, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120040718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa78f0 .functor PMOS 1, L_0x120040718, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120040760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa79e0 .functor PMOS 1, L_0x120040760, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf50070_0 .net/2s *"_ivl_0", 0 0, L_0x1200406d0;  1 drivers
v0x12bf50130_0 .net/2s *"_ivl_2", 0 0, L_0x120040718;  1 drivers
v0x12bf501e0_0 .net/2s *"_ivl_4", 0 0, L_0x120040760;  1 drivers
v0x12bf502a0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf50430_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf50500_0 .net8 "o1", 0 0, L_0x12bfa7790;  1 drivers, strength-aware
v0x12bf50590_0 .net8 "out", 0 0, RS_0x120009030;  alias, 3 drivers, strength-aware
S_0x12bf50740 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf4d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf51f30_0 .net8 "a", 0 0, RS_0x120009210;  alias, 3 drivers, strength-aware
v0x12bf52050_0 .net8 "b", 0 0, RS_0x1200095d0;  alias, 3 drivers, strength-aware
RS_0x120009990 .resolv tri, L_0x12bfa8dc0, L_0x12bfa8e70, L_0x12bfa8fc0;
v0x12bf52160_0 .net8 "nand_out1", 0 0, RS_0x120009990;  3 drivers, strength-aware
RS_0x120009b10 .resolv tri, L_0x12bfa9160, L_0x12bfa9210, L_0x12bfa9360;
v0x12bf521f0_0 .net8 "nand_out2", 0 0, RS_0x120009b10;  3 drivers, strength-aware
v0x12bf522c0_0 .net8 "out", 0 0, RS_0x120009c90;  alias, 3 drivers, strength-aware
S_0x12bf50970 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf50740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa8d10 .functor NMOS 1, L_0x120040b08, RS_0x120009210, C4<0>, C4<0>;
L_0x12bfa8dc0 .functor NMOS 1, L_0x12bfa8d10, RS_0x120009210, C4<0>, C4<0>;
L_0x120040b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa8e70 .functor PMOS 1, L_0x120040b50, RS_0x120009210, C4<0>, C4<0>;
L_0x120040b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa8fc0 .functor PMOS 1, L_0x120040b98, RS_0x120009210, C4<0>, C4<0>;
v0x12bf50ba0_0 .net/2s *"_ivl_0", 0 0, L_0x120040b08;  1 drivers
v0x12bf50c60_0 .net/2s *"_ivl_2", 0 0, L_0x120040b50;  1 drivers
v0x12bf50d10_0 .net/2s *"_ivl_4", 0 0, L_0x120040b98;  1 drivers
v0x12bf50dd0_0 .net8 "a", 0 0, RS_0x120009210;  alias, 3 drivers, strength-aware
v0x12bf50ea0_0 .net8 "b", 0 0, RS_0x120009210;  alias, 3 drivers, strength-aware
v0x12bf50f70_0 .net8 "o1", 0 0, L_0x12bfa8d10;  1 drivers, strength-aware
v0x12bf51000_0 .net8 "out", 0 0, RS_0x120009990;  alias, 3 drivers, strength-aware
S_0x12bf510c0 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf50740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa9070 .functor NMOS 1, L_0x120040be0, RS_0x1200095d0, C4<0>, C4<0>;
L_0x12bfa9160 .functor NMOS 1, L_0x12bfa9070, RS_0x1200095d0, C4<0>, C4<0>;
L_0x120040c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa9210 .functor PMOS 1, L_0x120040c28, RS_0x1200095d0, C4<0>, C4<0>;
L_0x120040c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa9360 .functor PMOS 1, L_0x120040c70, RS_0x1200095d0, C4<0>, C4<0>;
v0x12bf512e0_0 .net/2s *"_ivl_0", 0 0, L_0x120040be0;  1 drivers
v0x12bf51390_0 .net/2s *"_ivl_2", 0 0, L_0x120040c28;  1 drivers
v0x12bf51440_0 .net/2s *"_ivl_4", 0 0, L_0x120040c70;  1 drivers
v0x12bf51500_0 .net8 "a", 0 0, RS_0x1200095d0;  alias, 3 drivers, strength-aware
v0x12bf515d0_0 .net8 "b", 0 0, RS_0x1200095d0;  alias, 3 drivers, strength-aware
v0x12bf516a0_0 .net8 "o1", 0 0, L_0x12bfa9070;  1 drivers, strength-aware
v0x12bf51730_0 .net8 "out", 0 0, RS_0x120009b10;  alias, 3 drivers, strength-aware
S_0x12bf517f0 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf50740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa9410 .functor NMOS 1, L_0x120040cb8, RS_0x120009b10, C4<0>, C4<0>;
L_0x12bfa9500 .functor NMOS 1, L_0x12bfa9410, RS_0x120009990, C4<0>, C4<0>;
L_0x120040d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa95b0 .functor PMOS 1, L_0x120040d00, RS_0x120009990, C4<0>, C4<0>;
L_0x120040d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa96e0 .functor PMOS 1, L_0x120040d48, RS_0x120009b10, C4<0>, C4<0>;
v0x12bf51a20_0 .net/2s *"_ivl_0", 0 0, L_0x120040cb8;  1 drivers
v0x12bf51ad0_0 .net/2s *"_ivl_2", 0 0, L_0x120040d00;  1 drivers
v0x12bf51b80_0 .net/2s *"_ivl_4", 0 0, L_0x120040d48;  1 drivers
v0x12bf51c40_0 .net8 "a", 0 0, RS_0x120009990;  alias, 3 drivers, strength-aware
v0x12bf51cf0_0 .net8 "b", 0 0, RS_0x120009b10;  alias, 3 drivers, strength-aware
v0x12bf51dc0_0 .net8 "o1", 0 0, L_0x12bfa9410;  1 drivers, strength-aware
v0x12bf51e50_0 .net8 "out", 0 0, RS_0x120009c90;  alias, 3 drivers, strength-aware
S_0x12bf528c0 .scope module, "mux02" "Mux" 3 16, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf57940_0 .net "a", 0 0, L_0x12bfab620;  1 drivers
v0x12bf57a10_0 .net "b", 0 0, L_0x12bfab740;  1 drivers
RS_0x120009f60 .resolv tri, L_0x12bfa99e0, L_0x12bfa9a90, L_0x12bfa9b80;
v0x12bf57ae0_0 .net8 "nsel", 0 0, RS_0x120009f60;  3 drivers, strength-aware
v0x12bf57bf0_0 .net8 "out", 0 0, RS_0x12000abc0;  3 drivers, strength-aware
RS_0x12000a140 .resolv tri, L_0x12bfaa1b0, L_0x12bfaa360, L_0x12bfaa3f0;
v0x12bf57c80_0 .net8 "out1", 0 0, RS_0x12000a140;  3 drivers, strength-aware
RS_0x12000a500 .resolv tri, L_0x12bfaa9f0, L_0x12bfaaba0, L_0x12bfaac30;
v0x12bf57d50_0 .net8 "out2", 0 0, RS_0x12000a500;  3 drivers, strength-aware
v0x12bf57de0_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf52ae0 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf528c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf53b60_0 .net "a", 0 0, L_0x12bfab620;  alias, 1 drivers
v0x12bf53c00_0 .net8 "b", 0 0, RS_0x120009f60;  alias, 3 drivers, strength-aware
RS_0x120009fc0 .resolv tri, L_0x12bf57b70, L_0x12bfa9ec0, L_0x12bfa9ff0;
v0x12bf53cb0_0 .net8 "nand_out", 0 0, RS_0x120009fc0;  3 drivers, strength-aware
v0x12bf53d60_0 .net8 "out", 0 0, RS_0x12000a140;  alias, 3 drivers, strength-aware
S_0x12bf52cf0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf52ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa9c50 .functor NMOS 1, L_0x120040e68, RS_0x120009f60, C4<0>, C4<0>;
L_0x12bf57b70 .functor NMOS 1, L_0x12bfa9c50, L_0x12bfab620, C4<0>, C4<0>;
L_0x120040eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa9ec0 .functor PMOS 1, L_0x120040eb0, L_0x12bfab620, C4<0>, C4<0>;
L_0x120040ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa9ff0 .functor PMOS 1, L_0x120040ef8, RS_0x120009f60, C4<0>, C4<0>;
v0x12bf52f00_0 .net/2s *"_ivl_0", 0 0, L_0x120040e68;  1 drivers
v0x12bf52fc0_0 .net/2s *"_ivl_2", 0 0, L_0x120040eb0;  1 drivers
v0x12bf53070_0 .net/2s *"_ivl_4", 0 0, L_0x120040ef8;  1 drivers
v0x12bf53130_0 .net "a", 0 0, L_0x12bfab620;  alias, 1 drivers
v0x12bf531d0_0 .net8 "b", 0 0, RS_0x120009f60;  alias, 3 drivers, strength-aware
v0x12bf532b0_0 .net8 "o1", 0 0, L_0x12bfa9c50;  1 drivers, strength-aware
v0x12bf53350_0 .net8 "out", 0 0, RS_0x120009fc0;  alias, 3 drivers, strength-aware
S_0x12bf53420 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf52ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfaa0c0 .functor NMOS 1, L_0x120040f40, RS_0x120009fc0, C4<0>, C4<0>;
L_0x12bfaa1b0 .functor NMOS 1, L_0x12bfaa0c0, RS_0x120009fc0, C4<0>, C4<0>;
L_0x120040f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaa360 .functor PMOS 1, L_0x120040f88, RS_0x120009fc0, C4<0>, C4<0>;
L_0x120040fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaa3f0 .functor PMOS 1, L_0x120040fd0, RS_0x120009fc0, C4<0>, C4<0>;
v0x12bf53640_0 .net/2s *"_ivl_0", 0 0, L_0x120040f40;  1 drivers
v0x12bf536f0_0 .net/2s *"_ivl_2", 0 0, L_0x120040f88;  1 drivers
v0x12bf537a0_0 .net/2s *"_ivl_4", 0 0, L_0x120040fd0;  1 drivers
v0x12bf53860_0 .net8 "a", 0 0, RS_0x120009fc0;  alias, 3 drivers, strength-aware
v0x12bf53910_0 .net8 "b", 0 0, RS_0x120009fc0;  alias, 3 drivers, strength-aware
v0x12bf53a20_0 .net8 "o1", 0 0, L_0x12bfaa0c0;  1 drivers, strength-aware
v0x12bf53ab0_0 .net8 "out", 0 0, RS_0x12000a140;  alias, 3 drivers, strength-aware
S_0x12bf53e30 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf528c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf54ec0_0 .net "a", 0 0, L_0x12bfab740;  alias, 1 drivers
v0x12bf54f60_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x12000a380 .resolv tri, L_0x12bfaa610, L_0x12bfaa700, L_0x12bfaa830;
v0x12bf54ff0_0 .net8 "nand_out", 0 0, RS_0x12000a380;  3 drivers, strength-aware
v0x12bf550a0_0 .net8 "out", 0 0, RS_0x12000a500;  alias, 3 drivers, strength-aware
S_0x12bf54040 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf53e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfaa560 .functor NMOS 1, L_0x120041018, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfaa610 .functor NMOS 1, L_0x12bfaa560, L_0x12bfab740, C4<0>, C4<0>;
L_0x120041060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaa700 .functor PMOS 1, L_0x120041060, L_0x12bfab740, C4<0>, C4<0>;
L_0x1200410a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaa830 .functor PMOS 1, L_0x1200410a8, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf54270_0 .net/2s *"_ivl_0", 0 0, L_0x120041018;  1 drivers
v0x12bf54330_0 .net/2s *"_ivl_2", 0 0, L_0x120041060;  1 drivers
v0x12bf543e0_0 .net/2s *"_ivl_4", 0 0, L_0x1200410a8;  1 drivers
v0x12bf544a0_0 .net "a", 0 0, L_0x12bfab740;  alias, 1 drivers
v0x12bf54540_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf54610_0 .net8 "o1", 0 0, L_0x12bfaa560;  1 drivers, strength-aware
v0x12bf546b0_0 .net8 "out", 0 0, RS_0x12000a380;  alias, 3 drivers, strength-aware
S_0x12bf54780 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf53e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200410f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfaa900 .functor NMOS 1, L_0x1200410f0, RS_0x12000a380, C4<0>, C4<0>;
L_0x12bfaa9f0 .functor NMOS 1, L_0x12bfaa900, RS_0x12000a380, C4<0>, C4<0>;
L_0x120041138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaaba0 .functor PMOS 1, L_0x120041138, RS_0x12000a380, C4<0>, C4<0>;
L_0x120041180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaac30 .functor PMOS 1, L_0x120041180, RS_0x12000a380, C4<0>, C4<0>;
v0x12bf549a0_0 .net/2s *"_ivl_0", 0 0, L_0x1200410f0;  1 drivers
v0x12bf54a50_0 .net/2s *"_ivl_2", 0 0, L_0x120041138;  1 drivers
v0x12bf54b00_0 .net/2s *"_ivl_4", 0 0, L_0x120041180;  1 drivers
v0x12bf54bc0_0 .net8 "a", 0 0, RS_0x12000a380;  alias, 3 drivers, strength-aware
v0x12bf54c70_0 .net8 "b", 0 0, RS_0x12000a380;  alias, 3 drivers, strength-aware
v0x12bf54d80_0 .net8 "o1", 0 0, L_0x12bfaa900;  1 drivers, strength-aware
v0x12bf54e10_0 .net8 "out", 0 0, RS_0x12000a500;  alias, 3 drivers, strength-aware
S_0x12bf55170 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf528c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf55ab0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf50330_0 .net8 "out", 0 0, RS_0x120009f60;  alias, 3 drivers, strength-aware
S_0x12bf55360 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf55170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120040d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa98d0 .functor NMOS 1, L_0x120040d90, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfa99e0 .functor NMOS 1, L_0x12bfa98d0, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120040dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa9a90 .functor PMOS 1, L_0x120040dd8, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120040e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa9b80 .functor PMOS 1, L_0x120040e20, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf555a0_0 .net/2s *"_ivl_0", 0 0, L_0x120040d90;  1 drivers
v0x12bf55660_0 .net/2s *"_ivl_2", 0 0, L_0x120040dd8;  1 drivers
v0x12bf55710_0 .net/2s *"_ivl_4", 0 0, L_0x120040e20;  1 drivers
v0x12bf557d0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf55860_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf55930_0 .net8 "o1", 0 0, L_0x12bfa98d0;  1 drivers, strength-aware
v0x12bf559d0_0 .net8 "out", 0 0, RS_0x120009f60;  alias, 3 drivers, strength-aware
S_0x12bf55d50 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf528c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf574e0_0 .net8 "a", 0 0, RS_0x12000a140;  alias, 3 drivers, strength-aware
v0x12bf57600_0 .net8 "b", 0 0, RS_0x12000a500;  alias, 3 drivers, strength-aware
RS_0x12000a8c0 .resolv tri, L_0x12bfaae50, L_0x12bfaaf00, L_0x12bfa83c0;
v0x12bf57710_0 .net8 "nand_out1", 0 0, RS_0x12000a8c0;  3 drivers, strength-aware
RS_0x12000aa40 .resolv tri, L_0x12bfab050, L_0x12bfab0c0, L_0x12bfab1f0;
v0x12bf577a0_0 .net8 "nand_out2", 0 0, RS_0x12000aa40;  3 drivers, strength-aware
v0x12bf57870_0 .net8 "out", 0 0, RS_0x12000abc0;  alias, 3 drivers, strength-aware
S_0x12bf55f30 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf55d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200411c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfaada0 .functor NMOS 1, L_0x1200411c8, RS_0x12000a140, C4<0>, C4<0>;
L_0x12bfaae50 .functor NMOS 1, L_0x12bfaada0, RS_0x12000a140, C4<0>, C4<0>;
L_0x120041210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaaf00 .functor PMOS 1, L_0x120041210, RS_0x12000a140, C4<0>, C4<0>;
L_0x120041258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfa83c0 .functor PMOS 1, L_0x120041258, RS_0x12000a140, C4<0>, C4<0>;
v0x12bf56160_0 .net/2s *"_ivl_0", 0 0, L_0x1200411c8;  1 drivers
v0x12bf56210_0 .net/2s *"_ivl_2", 0 0, L_0x120041210;  1 drivers
v0x12bf562c0_0 .net/2s *"_ivl_4", 0 0, L_0x120041258;  1 drivers
v0x12bf56380_0 .net8 "a", 0 0, RS_0x12000a140;  alias, 3 drivers, strength-aware
v0x12bf56450_0 .net8 "b", 0 0, RS_0x12000a140;  alias, 3 drivers, strength-aware
v0x12bf56520_0 .net8 "o1", 0 0, L_0x12bfaada0;  1 drivers, strength-aware
v0x12bf565b0_0 .net8 "out", 0 0, RS_0x12000a8c0;  alias, 3 drivers, strength-aware
S_0x12bf56670 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf55d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfa8470 .functor NMOS 1, L_0x1200412a0, RS_0x12000a500, C4<0>, C4<0>;
L_0x12bfab050 .functor NMOS 1, L_0x12bfa8470, RS_0x12000a500, C4<0>, C4<0>;
L_0x1200412e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfab0c0 .functor PMOS 1, L_0x1200412e8, RS_0x12000a500, C4<0>, C4<0>;
L_0x120041330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfab1f0 .functor PMOS 1, L_0x120041330, RS_0x12000a500, C4<0>, C4<0>;
v0x12bf56890_0 .net/2s *"_ivl_0", 0 0, L_0x1200412a0;  1 drivers
v0x12bf56940_0 .net/2s *"_ivl_2", 0 0, L_0x1200412e8;  1 drivers
v0x12bf569f0_0 .net/2s *"_ivl_4", 0 0, L_0x120041330;  1 drivers
v0x12bf56ab0_0 .net8 "a", 0 0, RS_0x12000a500;  alias, 3 drivers, strength-aware
v0x12bf56b80_0 .net8 "b", 0 0, RS_0x12000a500;  alias, 3 drivers, strength-aware
v0x12bf56c50_0 .net8 "o1", 0 0, L_0x12bfa8470;  1 drivers, strength-aware
v0x12bf56ce0_0 .net8 "out", 0 0, RS_0x12000aa40;  alias, 3 drivers, strength-aware
S_0x12bf56da0 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf55d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfab2a0 .functor NMOS 1, L_0x120041378, RS_0x12000aa40, C4<0>, C4<0>;
L_0x12bfab390 .functor NMOS 1, L_0x12bfab2a0, RS_0x12000a8c0, C4<0>, C4<0>;
L_0x1200413c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfab440 .functor PMOS 1, L_0x1200413c0, RS_0x12000a8c0, C4<0>, C4<0>;
L_0x120041408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfab570 .functor PMOS 1, L_0x120041408, RS_0x12000aa40, C4<0>, C4<0>;
v0x12bf56fd0_0 .net/2s *"_ivl_0", 0 0, L_0x120041378;  1 drivers
v0x12bf57080_0 .net/2s *"_ivl_2", 0 0, L_0x1200413c0;  1 drivers
v0x12bf57130_0 .net/2s *"_ivl_4", 0 0, L_0x120041408;  1 drivers
v0x12bf571f0_0 .net8 "a", 0 0, RS_0x12000a8c0;  alias, 3 drivers, strength-aware
v0x12bf572a0_0 .net8 "b", 0 0, RS_0x12000aa40;  alias, 3 drivers, strength-aware
v0x12bf57370_0 .net8 "o1", 0 0, L_0x12bfab2a0;  1 drivers, strength-aware
v0x12bf57400_0 .net8 "out", 0 0, RS_0x12000abc0;  alias, 3 drivers, strength-aware
S_0x12bf57e70 .scope module, "mux03" "Mux" 3 17, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf5cde0_0 .net "a", 0 0, L_0x12bfad710;  1 drivers
v0x12bf5ceb0_0 .net "b", 0 0, L_0x12bfad7f0;  1 drivers
RS_0x12000ae90 .resolv tri, L_0x12bfab8d0, L_0x12bfab980, L_0x12bfaba70;
v0x12bf5cf80_0 .net8 "nsel", 0 0, RS_0x12000ae90;  3 drivers, strength-aware
v0x12bf5d090_0 .net8 "out", 0 0, RS_0x12000baf0;  3 drivers, strength-aware
RS_0x12000b070 .resolv tri, L_0x12bfac0a0, L_0x12bfac250, L_0x12bfac2e0;
v0x12bf5d120_0 .net8 "out1", 0 0, RS_0x12000b070;  3 drivers, strength-aware
RS_0x12000b430 .resolv tri, L_0x12bfac8e0, L_0x12bfaca90, L_0x12bfacb20;
v0x12bf5d1f0_0 .net8 "out2", 0 0, RS_0x12000b430;  3 drivers, strength-aware
v0x12bf5d280_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf58090 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf57e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf59100_0 .net "a", 0 0, L_0x12bfad710;  alias, 1 drivers
v0x12bf591a0_0 .net8 "b", 0 0, RS_0x12000ae90;  alias, 3 drivers, strength-aware
RS_0x12000aef0 .resolv tri, L_0x12bf5d010, L_0x12bfabdb0, L_0x12bfabee0;
v0x12bf59250_0 .net8 "nand_out", 0 0, RS_0x12000aef0;  3 drivers, strength-aware
v0x12bf59300_0 .net8 "out", 0 0, RS_0x12000b070;  alias, 3 drivers, strength-aware
S_0x12bf582a0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf58090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfabb40 .functor NMOS 1, L_0x120041528, RS_0x12000ae90, C4<0>, C4<0>;
L_0x12bf5d010 .functor NMOS 1, L_0x12bfabb40, L_0x12bfad710, C4<0>, C4<0>;
L_0x120041570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfabdb0 .functor PMOS 1, L_0x120041570, L_0x12bfad710, C4<0>, C4<0>;
L_0x1200415b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfabee0 .functor PMOS 1, L_0x1200415b8, RS_0x12000ae90, C4<0>, C4<0>;
v0x12bf584b0_0 .net/2s *"_ivl_0", 0 0, L_0x120041528;  1 drivers
v0x12bf58560_0 .net/2s *"_ivl_2", 0 0, L_0x120041570;  1 drivers
v0x12bf58610_0 .net/2s *"_ivl_4", 0 0, L_0x1200415b8;  1 drivers
v0x12bf586d0_0 .net "a", 0 0, L_0x12bfad710;  alias, 1 drivers
v0x12bf58770_0 .net8 "b", 0 0, RS_0x12000ae90;  alias, 3 drivers, strength-aware
v0x12bf58850_0 .net8 "o1", 0 0, L_0x12bfabb40;  1 drivers, strength-aware
v0x12bf588f0_0 .net8 "out", 0 0, RS_0x12000aef0;  alias, 3 drivers, strength-aware
S_0x12bf589c0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf58090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfabfb0 .functor NMOS 1, L_0x120041600, RS_0x12000aef0, C4<0>, C4<0>;
L_0x12bfac0a0 .functor NMOS 1, L_0x12bfabfb0, RS_0x12000aef0, C4<0>, C4<0>;
L_0x120041648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfac250 .functor PMOS 1, L_0x120041648, RS_0x12000aef0, C4<0>, C4<0>;
L_0x120041690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfac2e0 .functor PMOS 1, L_0x120041690, RS_0x12000aef0, C4<0>, C4<0>;
v0x12bf58be0_0 .net/2s *"_ivl_0", 0 0, L_0x120041600;  1 drivers
v0x12bf58c90_0 .net/2s *"_ivl_2", 0 0, L_0x120041648;  1 drivers
v0x12bf58d40_0 .net/2s *"_ivl_4", 0 0, L_0x120041690;  1 drivers
v0x12bf58e00_0 .net8 "a", 0 0, RS_0x12000aef0;  alias, 3 drivers, strength-aware
v0x12bf58eb0_0 .net8 "b", 0 0, RS_0x12000aef0;  alias, 3 drivers, strength-aware
v0x12bf58fc0_0 .net8 "o1", 0 0, L_0x12bfabfb0;  1 drivers, strength-aware
v0x12bf59050_0 .net8 "out", 0 0, RS_0x12000b070;  alias, 3 drivers, strength-aware
S_0x12bf593d0 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf57e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf5a460_0 .net "a", 0 0, L_0x12bfad7f0;  alias, 1 drivers
v0x12bf5a500_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x12000b2b0 .resolv tri, L_0x12bfac500, L_0x12bfac5f0, L_0x12bfac720;
v0x12bf5a590_0 .net8 "nand_out", 0 0, RS_0x12000b2b0;  3 drivers, strength-aware
v0x12bf5a640_0 .net8 "out", 0 0, RS_0x12000b430;  alias, 3 drivers, strength-aware
S_0x12bf595e0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf593d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200416d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfac450 .functor NMOS 1, L_0x1200416d8, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfac500 .functor NMOS 1, L_0x12bfac450, L_0x12bfad7f0, C4<0>, C4<0>;
L_0x120041720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfac5f0 .functor PMOS 1, L_0x120041720, L_0x12bfad7f0, C4<0>, C4<0>;
L_0x120041768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfac720 .functor PMOS 1, L_0x120041768, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf59810_0 .net/2s *"_ivl_0", 0 0, L_0x1200416d8;  1 drivers
v0x12bf598d0_0 .net/2s *"_ivl_2", 0 0, L_0x120041720;  1 drivers
v0x12bf59980_0 .net/2s *"_ivl_4", 0 0, L_0x120041768;  1 drivers
v0x12bf59a40_0 .net "a", 0 0, L_0x12bfad7f0;  alias, 1 drivers
v0x12bf59ae0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf59bb0_0 .net8 "o1", 0 0, L_0x12bfac450;  1 drivers, strength-aware
v0x12bf59c50_0 .net8 "out", 0 0, RS_0x12000b2b0;  alias, 3 drivers, strength-aware
S_0x12bf59d20 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf593d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200417b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfac7f0 .functor NMOS 1, L_0x1200417b0, RS_0x12000b2b0, C4<0>, C4<0>;
L_0x12bfac8e0 .functor NMOS 1, L_0x12bfac7f0, RS_0x12000b2b0, C4<0>, C4<0>;
L_0x1200417f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaca90 .functor PMOS 1, L_0x1200417f8, RS_0x12000b2b0, C4<0>, C4<0>;
L_0x120041840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfacb20 .functor PMOS 1, L_0x120041840, RS_0x12000b2b0, C4<0>, C4<0>;
v0x12bf59f40_0 .net/2s *"_ivl_0", 0 0, L_0x1200417b0;  1 drivers
v0x12bf59ff0_0 .net/2s *"_ivl_2", 0 0, L_0x1200417f8;  1 drivers
v0x12bf5a0a0_0 .net/2s *"_ivl_4", 0 0, L_0x120041840;  1 drivers
v0x12bf5a160_0 .net8 "a", 0 0, RS_0x12000b2b0;  alias, 3 drivers, strength-aware
v0x12bf5a210_0 .net8 "b", 0 0, RS_0x12000b2b0;  alias, 3 drivers, strength-aware
v0x12bf5a320_0 .net8 "o1", 0 0, L_0x12bfac7f0;  1 drivers, strength-aware
v0x12bf5a3b0_0 .net8 "out", 0 0, RS_0x12000b430;  alias, 3 drivers, strength-aware
S_0x12bf5a710 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf57e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf5b050_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf5b0f0_0 .net8 "out", 0 0, RS_0x12000ae90;  alias, 3 drivers, strength-aware
S_0x12bf5a900 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf5a710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfab860 .functor NMOS 1, L_0x120041450, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfab8d0 .functor NMOS 1, L_0x12bfab860, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120041498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfab980 .functor PMOS 1, L_0x120041498, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x1200414e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaba70 .functor PMOS 1, L_0x1200414e0, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf5ab40_0 .net/2s *"_ivl_0", 0 0, L_0x120041450;  1 drivers
v0x12bf5ac00_0 .net/2s *"_ivl_2", 0 0, L_0x120041498;  1 drivers
v0x12bf5acb0_0 .net/2s *"_ivl_4", 0 0, L_0x1200414e0;  1 drivers
v0x12bf5ad70_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf5ae00_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf5aed0_0 .net8 "o1", 0 0, L_0x12bfab860;  1 drivers, strength-aware
v0x12bf5af70_0 .net8 "out", 0 0, RS_0x12000ae90;  alias, 3 drivers, strength-aware
S_0x12bf5b190 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf57e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf5c980_0 .net8 "a", 0 0, RS_0x12000b070;  alias, 3 drivers, strength-aware
v0x12bf5caa0_0 .net8 "b", 0 0, RS_0x12000b430;  alias, 3 drivers, strength-aware
RS_0x12000b7f0 .resolv tri, L_0x12bfacd40, L_0x12bfacdf0, L_0x12bfacf40;
v0x12bf5cbb0_0 .net8 "nand_out1", 0 0, RS_0x12000b7f0;  3 drivers, strength-aware
RS_0x12000b970 .resolv tri, L_0x12bfad0e0, L_0x12bfad190, L_0x12bfad2e0;
v0x12bf5cc40_0 .net8 "nand_out2", 0 0, RS_0x12000b970;  3 drivers, strength-aware
v0x12bf5cd10_0 .net8 "out", 0 0, RS_0x12000baf0;  alias, 3 drivers, strength-aware
S_0x12bf5b3c0 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf5b190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfacc90 .functor NMOS 1, L_0x120041888, RS_0x12000b070, C4<0>, C4<0>;
L_0x12bfacd40 .functor NMOS 1, L_0x12bfacc90, RS_0x12000b070, C4<0>, C4<0>;
L_0x1200418d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfacdf0 .functor PMOS 1, L_0x1200418d0, RS_0x12000b070, C4<0>, C4<0>;
L_0x120041918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfacf40 .functor PMOS 1, L_0x120041918, RS_0x12000b070, C4<0>, C4<0>;
v0x12bf5b5f0_0 .net/2s *"_ivl_0", 0 0, L_0x120041888;  1 drivers
v0x12bf5b6b0_0 .net/2s *"_ivl_2", 0 0, L_0x1200418d0;  1 drivers
v0x12bf5b760_0 .net/2s *"_ivl_4", 0 0, L_0x120041918;  1 drivers
v0x12bf5b820_0 .net8 "a", 0 0, RS_0x12000b070;  alias, 3 drivers, strength-aware
v0x12bf5b8f0_0 .net8 "b", 0 0, RS_0x12000b070;  alias, 3 drivers, strength-aware
v0x12bf5b9c0_0 .net8 "o1", 0 0, L_0x12bfacc90;  1 drivers, strength-aware
v0x12bf5ba50_0 .net8 "out", 0 0, RS_0x12000b7f0;  alias, 3 drivers, strength-aware
S_0x12bf5bb10 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf5b190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfacff0 .functor NMOS 1, L_0x120041960, RS_0x12000b430, C4<0>, C4<0>;
L_0x12bfad0e0 .functor NMOS 1, L_0x12bfacff0, RS_0x12000b430, C4<0>, C4<0>;
L_0x1200419a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfad190 .functor PMOS 1, L_0x1200419a8, RS_0x12000b430, C4<0>, C4<0>;
L_0x1200419f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfad2e0 .functor PMOS 1, L_0x1200419f0, RS_0x12000b430, C4<0>, C4<0>;
v0x12bf5bd30_0 .net/2s *"_ivl_0", 0 0, L_0x120041960;  1 drivers
v0x12bf5bde0_0 .net/2s *"_ivl_2", 0 0, L_0x1200419a8;  1 drivers
v0x12bf5be90_0 .net/2s *"_ivl_4", 0 0, L_0x1200419f0;  1 drivers
v0x12bf5bf50_0 .net8 "a", 0 0, RS_0x12000b430;  alias, 3 drivers, strength-aware
v0x12bf5c020_0 .net8 "b", 0 0, RS_0x12000b430;  alias, 3 drivers, strength-aware
v0x12bf5c0f0_0 .net8 "o1", 0 0, L_0x12bfacff0;  1 drivers, strength-aware
v0x12bf5c180_0 .net8 "out", 0 0, RS_0x12000b970;  alias, 3 drivers, strength-aware
S_0x12bf5c240 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf5b190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfad390 .functor NMOS 1, L_0x120041a38, RS_0x12000b970, C4<0>, C4<0>;
L_0x12bfad480 .functor NMOS 1, L_0x12bfad390, RS_0x12000b7f0, C4<0>, C4<0>;
L_0x120041a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfad530 .functor PMOS 1, L_0x120041a80, RS_0x12000b7f0, C4<0>, C4<0>;
L_0x120041ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfad660 .functor PMOS 1, L_0x120041ac8, RS_0x12000b970, C4<0>, C4<0>;
v0x12bf5c470_0 .net/2s *"_ivl_0", 0 0, L_0x120041a38;  1 drivers
v0x12bf5c520_0 .net/2s *"_ivl_2", 0 0, L_0x120041a80;  1 drivers
v0x12bf5c5d0_0 .net/2s *"_ivl_4", 0 0, L_0x120041ac8;  1 drivers
v0x12bf5c690_0 .net8 "a", 0 0, RS_0x12000b7f0;  alias, 3 drivers, strength-aware
v0x12bf5c740_0 .net8 "b", 0 0, RS_0x12000b970;  alias, 3 drivers, strength-aware
v0x12bf5c810_0 .net8 "o1", 0 0, L_0x12bfad390;  1 drivers, strength-aware
v0x12bf5c8a0_0 .net8 "out", 0 0, RS_0x12000baf0;  alias, 3 drivers, strength-aware
S_0x12bf5d310 .scope module, "mux04" "Mux" 3 18, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf622a0_0 .net "a", 0 0, L_0x12bfaf7a0;  1 drivers
v0x12bf62370_0 .net "b", 0 0, L_0x12bfaf890;  1 drivers
RS_0x12000bdc0 .resolv tri, L_0x12bfad960, L_0x12bfada10, L_0x12bfadb00;
v0x12bf62440_0 .net8 "nsel", 0 0, RS_0x12000bdc0;  3 drivers, strength-aware
v0x12bf62550_0 .net8 "out", 0 0, RS_0x12000ca20;  3 drivers, strength-aware
RS_0x12000bfa0 .resolv tri, L_0x12bfae130, L_0x12bfae2e0, L_0x12bfae370;
v0x12bf625e0_0 .net8 "out1", 0 0, RS_0x12000bfa0;  3 drivers, strength-aware
RS_0x12000c360 .resolv tri, L_0x12bfae970, L_0x12bfaeb20, L_0x12bfaebb0;
v0x12bf626b0_0 .net8 "out2", 0 0, RS_0x12000c360;  3 drivers, strength-aware
v0x12bf62740_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf5d530 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf5d310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf5e5c0_0 .net "a", 0 0, L_0x12bfaf7a0;  alias, 1 drivers
v0x12bf5e660_0 .net8 "b", 0 0, RS_0x12000bdc0;  alias, 3 drivers, strength-aware
RS_0x12000be20 .resolv tri, L_0x12bf624d0, L_0x12bfade40, L_0x12bfadf70;
v0x12bf5e710_0 .net8 "nand_out", 0 0, RS_0x12000be20;  3 drivers, strength-aware
v0x12bf5e7c0_0 .net8 "out", 0 0, RS_0x12000bfa0;  alias, 3 drivers, strength-aware
S_0x12bf5d740 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf5d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfadbd0 .functor NMOS 1, L_0x120041be8, RS_0x12000bdc0, C4<0>, C4<0>;
L_0x12bf624d0 .functor NMOS 1, L_0x12bfadbd0, L_0x12bfaf7a0, C4<0>, C4<0>;
L_0x120041c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfade40 .functor PMOS 1, L_0x120041c30, L_0x12bfaf7a0, C4<0>, C4<0>;
L_0x120041c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfadf70 .functor PMOS 1, L_0x120041c78, RS_0x12000bdc0, C4<0>, C4<0>;
v0x12bf5d970_0 .net/2s *"_ivl_0", 0 0, L_0x120041be8;  1 drivers
v0x12bf5da20_0 .net/2s *"_ivl_2", 0 0, L_0x120041c30;  1 drivers
v0x12bf5dad0_0 .net/2s *"_ivl_4", 0 0, L_0x120041c78;  1 drivers
v0x12bf5db90_0 .net "a", 0 0, L_0x12bfaf7a0;  alias, 1 drivers
v0x12bf5dc30_0 .net8 "b", 0 0, RS_0x12000bdc0;  alias, 3 drivers, strength-aware
v0x12bf5dd10_0 .net8 "o1", 0 0, L_0x12bfadbd0;  1 drivers, strength-aware
v0x12bf5ddb0_0 .net8 "out", 0 0, RS_0x12000be20;  alias, 3 drivers, strength-aware
S_0x12bf5de80 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf5d530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfae040 .functor NMOS 1, L_0x120041cc0, RS_0x12000be20, C4<0>, C4<0>;
L_0x12bfae130 .functor NMOS 1, L_0x12bfae040, RS_0x12000be20, C4<0>, C4<0>;
L_0x120041d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfae2e0 .functor PMOS 1, L_0x120041d08, RS_0x12000be20, C4<0>, C4<0>;
L_0x120041d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfae370 .functor PMOS 1, L_0x120041d50, RS_0x12000be20, C4<0>, C4<0>;
v0x12bf5e0a0_0 .net/2s *"_ivl_0", 0 0, L_0x120041cc0;  1 drivers
v0x12bf5e150_0 .net/2s *"_ivl_2", 0 0, L_0x120041d08;  1 drivers
v0x12bf5e200_0 .net/2s *"_ivl_4", 0 0, L_0x120041d50;  1 drivers
v0x12bf5e2c0_0 .net8 "a", 0 0, RS_0x12000be20;  alias, 3 drivers, strength-aware
v0x12bf5e370_0 .net8 "b", 0 0, RS_0x12000be20;  alias, 3 drivers, strength-aware
v0x12bf5e480_0 .net8 "o1", 0 0, L_0x12bfae040;  1 drivers, strength-aware
v0x12bf5e510_0 .net8 "out", 0 0, RS_0x12000bfa0;  alias, 3 drivers, strength-aware
S_0x12bf5e890 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf5d310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf5f920_0 .net "a", 0 0, L_0x12bfaf890;  alias, 1 drivers
v0x12bf5f9c0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x12000c1e0 .resolv tri, L_0x12bfae590, L_0x12bfae680, L_0x12bfae7b0;
v0x12bf5fa50_0 .net8 "nand_out", 0 0, RS_0x12000c1e0;  3 drivers, strength-aware
v0x12bf5fb00_0 .net8 "out", 0 0, RS_0x12000c360;  alias, 3 drivers, strength-aware
S_0x12bf5eaa0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf5e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfae4e0 .functor NMOS 1, L_0x120041d98, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfae590 .functor NMOS 1, L_0x12bfae4e0, L_0x12bfaf890, C4<0>, C4<0>;
L_0x120041de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfae680 .functor PMOS 1, L_0x120041de0, L_0x12bfaf890, C4<0>, C4<0>;
L_0x120041e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfae7b0 .functor PMOS 1, L_0x120041e28, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf5ecd0_0 .net/2s *"_ivl_0", 0 0, L_0x120041d98;  1 drivers
v0x12bf5ed90_0 .net/2s *"_ivl_2", 0 0, L_0x120041de0;  1 drivers
v0x12bf5ee40_0 .net/2s *"_ivl_4", 0 0, L_0x120041e28;  1 drivers
v0x12bf5ef00_0 .net "a", 0 0, L_0x12bfaf890;  alias, 1 drivers
v0x12bf5efa0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf5f070_0 .net8 "o1", 0 0, L_0x12bfae4e0;  1 drivers, strength-aware
v0x12bf5f110_0 .net8 "out", 0 0, RS_0x12000c1e0;  alias, 3 drivers, strength-aware
S_0x12bf5f1e0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf5e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfae880 .functor NMOS 1, L_0x120041e70, RS_0x12000c1e0, C4<0>, C4<0>;
L_0x12bfae970 .functor NMOS 1, L_0x12bfae880, RS_0x12000c1e0, C4<0>, C4<0>;
L_0x120041eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaeb20 .functor PMOS 1, L_0x120041eb8, RS_0x12000c1e0, C4<0>, C4<0>;
L_0x120041f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaebb0 .functor PMOS 1, L_0x120041f00, RS_0x12000c1e0, C4<0>, C4<0>;
v0x12bf5f400_0 .net/2s *"_ivl_0", 0 0, L_0x120041e70;  1 drivers
v0x12bf5f4b0_0 .net/2s *"_ivl_2", 0 0, L_0x120041eb8;  1 drivers
v0x12bf5f560_0 .net/2s *"_ivl_4", 0 0, L_0x120041f00;  1 drivers
v0x12bf5f620_0 .net8 "a", 0 0, RS_0x12000c1e0;  alias, 3 drivers, strength-aware
v0x12bf5f6d0_0 .net8 "b", 0 0, RS_0x12000c1e0;  alias, 3 drivers, strength-aware
v0x12bf5f7e0_0 .net8 "o1", 0 0, L_0x12bfae880;  1 drivers, strength-aware
v0x12bf5f870_0 .net8 "out", 0 0, RS_0x12000c360;  alias, 3 drivers, strength-aware
S_0x12bf5fbd0 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf5d310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf60510_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf605b0_0 .net8 "out", 0 0, RS_0x12000bdc0;  alias, 3 drivers, strength-aware
S_0x12bf5fdc0 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf5fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfad890 .functor NMOS 1, L_0x120041b10, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfad960 .functor NMOS 1, L_0x12bfad890, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120041b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfada10 .functor PMOS 1, L_0x120041b58, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120041ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfadb00 .functor PMOS 1, L_0x120041ba0, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf60000_0 .net/2s *"_ivl_0", 0 0, L_0x120041b10;  1 drivers
v0x12bf600c0_0 .net/2s *"_ivl_2", 0 0, L_0x120041b58;  1 drivers
v0x12bf60170_0 .net/2s *"_ivl_4", 0 0, L_0x120041ba0;  1 drivers
v0x12bf60230_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf602c0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf60390_0 .net8 "o1", 0 0, L_0x12bfad890;  1 drivers, strength-aware
v0x12bf60430_0 .net8 "out", 0 0, RS_0x12000bdc0;  alias, 3 drivers, strength-aware
S_0x12bf60650 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf5d310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf61e40_0 .net8 "a", 0 0, RS_0x12000bfa0;  alias, 3 drivers, strength-aware
v0x12bf61f60_0 .net8 "b", 0 0, RS_0x12000c360;  alias, 3 drivers, strength-aware
RS_0x12000c720 .resolv tri, L_0x12bfaedd0, L_0x12bfaee80, L_0x12bfaefd0;
v0x12bf62070_0 .net8 "nand_out1", 0 0, RS_0x12000c720;  3 drivers, strength-aware
RS_0x12000c8a0 .resolv tri, L_0x12bfaf170, L_0x12bfaf220, L_0x12bfaf370;
v0x12bf62100_0 .net8 "nand_out2", 0 0, RS_0x12000c8a0;  3 drivers, strength-aware
v0x12bf621d0_0 .net8 "out", 0 0, RS_0x12000ca20;  alias, 3 drivers, strength-aware
S_0x12bf60880 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf60650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120041f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfaed20 .functor NMOS 1, L_0x120041f48, RS_0x12000bfa0, C4<0>, C4<0>;
L_0x12bfaedd0 .functor NMOS 1, L_0x12bfaed20, RS_0x12000bfa0, C4<0>, C4<0>;
L_0x120041f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaee80 .functor PMOS 1, L_0x120041f90, RS_0x12000bfa0, C4<0>, C4<0>;
L_0x120041fd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaefd0 .functor PMOS 1, L_0x120041fd8, RS_0x12000bfa0, C4<0>, C4<0>;
v0x12bf60ab0_0 .net/2s *"_ivl_0", 0 0, L_0x120041f48;  1 drivers
v0x12bf60b70_0 .net/2s *"_ivl_2", 0 0, L_0x120041f90;  1 drivers
v0x12bf60c20_0 .net/2s *"_ivl_4", 0 0, L_0x120041fd8;  1 drivers
v0x12bf60ce0_0 .net8 "a", 0 0, RS_0x12000bfa0;  alias, 3 drivers, strength-aware
v0x12bf60db0_0 .net8 "b", 0 0, RS_0x12000bfa0;  alias, 3 drivers, strength-aware
v0x12bf60e80_0 .net8 "o1", 0 0, L_0x12bfaed20;  1 drivers, strength-aware
v0x12bf60f10_0 .net8 "out", 0 0, RS_0x12000c720;  alias, 3 drivers, strength-aware
S_0x12bf60fd0 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf60650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfaf080 .functor NMOS 1, L_0x120042020, RS_0x12000c360, C4<0>, C4<0>;
L_0x12bfaf170 .functor NMOS 1, L_0x12bfaf080, RS_0x12000c360, C4<0>, C4<0>;
L_0x120042068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaf220 .functor PMOS 1, L_0x120042068, RS_0x12000c360, C4<0>, C4<0>;
L_0x1200420b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaf370 .functor PMOS 1, L_0x1200420b0, RS_0x12000c360, C4<0>, C4<0>;
v0x12bf611f0_0 .net/2s *"_ivl_0", 0 0, L_0x120042020;  1 drivers
v0x12bf612a0_0 .net/2s *"_ivl_2", 0 0, L_0x120042068;  1 drivers
v0x12bf61350_0 .net/2s *"_ivl_4", 0 0, L_0x1200420b0;  1 drivers
v0x12bf61410_0 .net8 "a", 0 0, RS_0x12000c360;  alias, 3 drivers, strength-aware
v0x12bf614e0_0 .net8 "b", 0 0, RS_0x12000c360;  alias, 3 drivers, strength-aware
v0x12bf615b0_0 .net8 "o1", 0 0, L_0x12bfaf080;  1 drivers, strength-aware
v0x12bf61640_0 .net8 "out", 0 0, RS_0x12000c8a0;  alias, 3 drivers, strength-aware
S_0x12bf61700 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf60650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200420f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfaf420 .functor NMOS 1, L_0x1200420f8, RS_0x12000c8a0, C4<0>, C4<0>;
L_0x12bfaf510 .functor NMOS 1, L_0x12bfaf420, RS_0x12000c720, C4<0>, C4<0>;
L_0x120042140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaf5c0 .functor PMOS 1, L_0x120042140, RS_0x12000c720, C4<0>, C4<0>;
L_0x120042188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfaf6f0 .functor PMOS 1, L_0x120042188, RS_0x12000c8a0, C4<0>, C4<0>;
v0x12bf61930_0 .net/2s *"_ivl_0", 0 0, L_0x1200420f8;  1 drivers
v0x12bf619e0_0 .net/2s *"_ivl_2", 0 0, L_0x120042140;  1 drivers
v0x12bf61a90_0 .net/2s *"_ivl_4", 0 0, L_0x120042188;  1 drivers
v0x12bf61b50_0 .net8 "a", 0 0, RS_0x12000c720;  alias, 3 drivers, strength-aware
v0x12bf61c00_0 .net8 "b", 0 0, RS_0x12000c8a0;  alias, 3 drivers, strength-aware
v0x12bf61cd0_0 .net8 "o1", 0 0, L_0x12bfaf420;  1 drivers, strength-aware
v0x12bf61d60_0 .net8 "out", 0 0, RS_0x12000ca20;  alias, 3 drivers, strength-aware
S_0x12bf627d0 .scope module, "mux05" "Mux" 3 19, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf67540_0 .net "a", 0 0, L_0x12bfb1820;  1 drivers
v0x12bf67610_0 .net "b", 0 0, L_0x12bfb1920;  1 drivers
RS_0x12000ccf0 .resolv tri, L_0x12bfafa00, L_0x12bfafab0, L_0x12bfafb80;
v0x12bf676e0_0 .net8 "nsel", 0 0, RS_0x12000ccf0;  3 drivers, strength-aware
v0x12bf677f0_0 .net8 "out", 0 0, RS_0x12000d950;  3 drivers, strength-aware
RS_0x12000ced0 .resolv tri, L_0x12bfb01b0, L_0x12bfb0360, L_0x12bfb03f0;
v0x12bf67880_0 .net8 "out1", 0 0, RS_0x12000ced0;  3 drivers, strength-aware
RS_0x12000d290 .resolv tri, L_0x12bfb09f0, L_0x12bfb0ba0, L_0x12bfb0c30;
v0x12bf67950_0 .net8 "out2", 0 0, RS_0x12000d290;  3 drivers, strength-aware
v0x12bf679e0_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf629f0 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf627d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf63a60_0 .net "a", 0 0, L_0x12bfb1820;  alias, 1 drivers
v0x12bf63b00_0 .net8 "b", 0 0, RS_0x12000ccf0;  alias, 3 drivers, strength-aware
RS_0x12000cd50 .resolv tri, L_0x12bf67770, L_0x12bfafec0, L_0x12bfafff0;
v0x12bf63bb0_0 .net8 "nand_out", 0 0, RS_0x12000cd50;  3 drivers, strength-aware
v0x12bf63c60_0 .net8 "out", 0 0, RS_0x12000ced0;  alias, 3 drivers, strength-aware
S_0x12bf62c00 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf629f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200422a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfafc50 .functor NMOS 1, L_0x1200422a8, RS_0x12000ccf0, C4<0>, C4<0>;
L_0x12bf67770 .functor NMOS 1, L_0x12bfafc50, L_0x12bfb1820, C4<0>, C4<0>;
L_0x1200422f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfafec0 .functor PMOS 1, L_0x1200422f0, L_0x12bfb1820, C4<0>, C4<0>;
L_0x120042338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfafff0 .functor PMOS 1, L_0x120042338, RS_0x12000ccf0, C4<0>, C4<0>;
v0x12bf62e10_0 .net/2s *"_ivl_0", 0 0, L_0x1200422a8;  1 drivers
v0x12bf62ec0_0 .net/2s *"_ivl_2", 0 0, L_0x1200422f0;  1 drivers
v0x12bf62f70_0 .net/2s *"_ivl_4", 0 0, L_0x120042338;  1 drivers
v0x12bf63030_0 .net "a", 0 0, L_0x12bfb1820;  alias, 1 drivers
v0x12bf630d0_0 .net8 "b", 0 0, RS_0x12000ccf0;  alias, 3 drivers, strength-aware
v0x12bf631b0_0 .net8 "o1", 0 0, L_0x12bfafc50;  1 drivers, strength-aware
v0x12bf63250_0 .net8 "out", 0 0, RS_0x12000cd50;  alias, 3 drivers, strength-aware
S_0x12bf63320 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf629f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb00c0 .functor NMOS 1, L_0x120042380, RS_0x12000cd50, C4<0>, C4<0>;
L_0x12bfb01b0 .functor NMOS 1, L_0x12bfb00c0, RS_0x12000cd50, C4<0>, C4<0>;
L_0x1200423c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb0360 .functor PMOS 1, L_0x1200423c8, RS_0x12000cd50, C4<0>, C4<0>;
L_0x120042410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb03f0 .functor PMOS 1, L_0x120042410, RS_0x12000cd50, C4<0>, C4<0>;
v0x12bf63540_0 .net/2s *"_ivl_0", 0 0, L_0x120042380;  1 drivers
v0x12bf635f0_0 .net/2s *"_ivl_2", 0 0, L_0x1200423c8;  1 drivers
v0x12bf636a0_0 .net/2s *"_ivl_4", 0 0, L_0x120042410;  1 drivers
v0x12bf63760_0 .net8 "a", 0 0, RS_0x12000cd50;  alias, 3 drivers, strength-aware
v0x12bf63810_0 .net8 "b", 0 0, RS_0x12000cd50;  alias, 3 drivers, strength-aware
v0x12bf63920_0 .net8 "o1", 0 0, L_0x12bfb00c0;  1 drivers, strength-aware
v0x12bf639b0_0 .net8 "out", 0 0, RS_0x12000ced0;  alias, 3 drivers, strength-aware
S_0x12bf63d30 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf627d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf64dc0_0 .net "a", 0 0, L_0x12bfb1920;  alias, 1 drivers
v0x12bf64e60_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x12000d110 .resolv tri, L_0x12bfb0610, L_0x12bfb0700, L_0x12bfb0830;
v0x12bf64ef0_0 .net8 "nand_out", 0 0, RS_0x12000d110;  3 drivers, strength-aware
v0x12bf64fa0_0 .net8 "out", 0 0, RS_0x12000d290;  alias, 3 drivers, strength-aware
S_0x12bf63f40 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf63d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb0560 .functor NMOS 1, L_0x120042458, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfb0610 .functor NMOS 1, L_0x12bfb0560, L_0x12bfb1920, C4<0>, C4<0>;
L_0x1200424a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb0700 .functor PMOS 1, L_0x1200424a0, L_0x12bfb1920, C4<0>, C4<0>;
L_0x1200424e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb0830 .functor PMOS 1, L_0x1200424e8, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf64170_0 .net/2s *"_ivl_0", 0 0, L_0x120042458;  1 drivers
v0x12bf64230_0 .net/2s *"_ivl_2", 0 0, L_0x1200424a0;  1 drivers
v0x12bf642e0_0 .net/2s *"_ivl_4", 0 0, L_0x1200424e8;  1 drivers
v0x12bf643a0_0 .net "a", 0 0, L_0x12bfb1920;  alias, 1 drivers
v0x12bf64440_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf64510_0 .net8 "o1", 0 0, L_0x12bfb0560;  1 drivers, strength-aware
v0x12bf645b0_0 .net8 "out", 0 0, RS_0x12000d110;  alias, 3 drivers, strength-aware
S_0x12bf64680 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf63d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb0900 .functor NMOS 1, L_0x120042530, RS_0x12000d110, C4<0>, C4<0>;
L_0x12bfb09f0 .functor NMOS 1, L_0x12bfb0900, RS_0x12000d110, C4<0>, C4<0>;
L_0x120042578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb0ba0 .functor PMOS 1, L_0x120042578, RS_0x12000d110, C4<0>, C4<0>;
L_0x1200425c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb0c30 .functor PMOS 1, L_0x1200425c0, RS_0x12000d110, C4<0>, C4<0>;
v0x12bf648a0_0 .net/2s *"_ivl_0", 0 0, L_0x120042530;  1 drivers
v0x12bf64950_0 .net/2s *"_ivl_2", 0 0, L_0x120042578;  1 drivers
v0x12bf64a00_0 .net/2s *"_ivl_4", 0 0, L_0x1200425c0;  1 drivers
v0x12bf64ac0_0 .net8 "a", 0 0, RS_0x12000d110;  alias, 3 drivers, strength-aware
v0x12bf64b70_0 .net8 "b", 0 0, RS_0x12000d110;  alias, 3 drivers, strength-aware
v0x12bf64c80_0 .net8 "o1", 0 0, L_0x12bfb0900;  1 drivers, strength-aware
v0x12bf64d10_0 .net8 "out", 0 0, RS_0x12000d290;  alias, 3 drivers, strength-aware
S_0x12bf65070 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf627d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf657b0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf65850_0 .net8 "out", 0 0, RS_0x12000ccf0;  alias, 3 drivers, strength-aware
S_0x12bf65260 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf65070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200421d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfaf930 .functor NMOS 1, L_0x1200421d0, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfafa00 .functor NMOS 1, L_0x12bfaf930, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120042218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfafab0 .functor PMOS 1, L_0x120042218, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120042260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfafb80 .functor PMOS 1, L_0x120042260, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf654a0_0 .net/2s *"_ivl_0", 0 0, L_0x1200421d0;  1 drivers
v0x12bf65560_0 .net/2s *"_ivl_2", 0 0, L_0x120042218;  1 drivers
v0x12bf65610_0 .net/2s *"_ivl_4", 0 0, L_0x120042260;  1 drivers
v0x12bf656d0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf55b50_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf55c20_0 .net8 "o1", 0 0, L_0x12bfaf930;  1 drivers, strength-aware
v0x12bf55cc0_0 .net8 "out", 0 0, RS_0x12000ccf0;  alias, 3 drivers, strength-aware
S_0x12bf658f0 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf627d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf670e0_0 .net8 "a", 0 0, RS_0x12000ced0;  alias, 3 drivers, strength-aware
v0x12bf67200_0 .net8 "b", 0 0, RS_0x12000d290;  alias, 3 drivers, strength-aware
RS_0x12000d650 .resolv tri, L_0x12bfb0e50, L_0x12bfb0f00, L_0x12bfb1050;
v0x12bf67310_0 .net8 "nand_out1", 0 0, RS_0x12000d650;  3 drivers, strength-aware
RS_0x12000d7d0 .resolv tri, L_0x12bfb11f0, L_0x12bfb12a0, L_0x12bfb13f0;
v0x12bf673a0_0 .net8 "nand_out2", 0 0, RS_0x12000d7d0;  3 drivers, strength-aware
v0x12bf67470_0 .net8 "out", 0 0, RS_0x12000d950;  alias, 3 drivers, strength-aware
S_0x12bf65b20 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf658f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb0da0 .functor NMOS 1, L_0x120042608, RS_0x12000ced0, C4<0>, C4<0>;
L_0x12bfb0e50 .functor NMOS 1, L_0x12bfb0da0, RS_0x12000ced0, C4<0>, C4<0>;
L_0x120042650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb0f00 .functor PMOS 1, L_0x120042650, RS_0x12000ced0, C4<0>, C4<0>;
L_0x120042698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb1050 .functor PMOS 1, L_0x120042698, RS_0x12000ced0, C4<0>, C4<0>;
v0x12bf65d50_0 .net/2s *"_ivl_0", 0 0, L_0x120042608;  1 drivers
v0x12bf65e10_0 .net/2s *"_ivl_2", 0 0, L_0x120042650;  1 drivers
v0x12bf65ec0_0 .net/2s *"_ivl_4", 0 0, L_0x120042698;  1 drivers
v0x12bf65f80_0 .net8 "a", 0 0, RS_0x12000ced0;  alias, 3 drivers, strength-aware
v0x12bf66050_0 .net8 "b", 0 0, RS_0x12000ced0;  alias, 3 drivers, strength-aware
v0x12bf66120_0 .net8 "o1", 0 0, L_0x12bfb0da0;  1 drivers, strength-aware
v0x12bf661b0_0 .net8 "out", 0 0, RS_0x12000d650;  alias, 3 drivers, strength-aware
S_0x12bf66270 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf658f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200426e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb1100 .functor NMOS 1, L_0x1200426e0, RS_0x12000d290, C4<0>, C4<0>;
L_0x12bfb11f0 .functor NMOS 1, L_0x12bfb1100, RS_0x12000d290, C4<0>, C4<0>;
L_0x120042728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb12a0 .functor PMOS 1, L_0x120042728, RS_0x12000d290, C4<0>, C4<0>;
L_0x120042770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb13f0 .functor PMOS 1, L_0x120042770, RS_0x12000d290, C4<0>, C4<0>;
v0x12bf66490_0 .net/2s *"_ivl_0", 0 0, L_0x1200426e0;  1 drivers
v0x12bf66540_0 .net/2s *"_ivl_2", 0 0, L_0x120042728;  1 drivers
v0x12bf665f0_0 .net/2s *"_ivl_4", 0 0, L_0x120042770;  1 drivers
v0x12bf666b0_0 .net8 "a", 0 0, RS_0x12000d290;  alias, 3 drivers, strength-aware
v0x12bf66780_0 .net8 "b", 0 0, RS_0x12000d290;  alias, 3 drivers, strength-aware
v0x12bf66850_0 .net8 "o1", 0 0, L_0x12bfb1100;  1 drivers, strength-aware
v0x12bf668e0_0 .net8 "out", 0 0, RS_0x12000d7d0;  alias, 3 drivers, strength-aware
S_0x12bf669a0 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf658f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200427b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb14a0 .functor NMOS 1, L_0x1200427b8, RS_0x12000d7d0, C4<0>, C4<0>;
L_0x12bfb1590 .functor NMOS 1, L_0x12bfb14a0, RS_0x12000d650, C4<0>, C4<0>;
L_0x120042800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb1640 .functor PMOS 1, L_0x120042800, RS_0x12000d650, C4<0>, C4<0>;
L_0x120042848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb1770 .functor PMOS 1, L_0x120042848, RS_0x12000d7d0, C4<0>, C4<0>;
v0x12bf66bd0_0 .net/2s *"_ivl_0", 0 0, L_0x1200427b8;  1 drivers
v0x12bf66c80_0 .net/2s *"_ivl_2", 0 0, L_0x120042800;  1 drivers
v0x12bf66d30_0 .net/2s *"_ivl_4", 0 0, L_0x120042848;  1 drivers
v0x12bf66df0_0 .net8 "a", 0 0, RS_0x12000d650;  alias, 3 drivers, strength-aware
v0x12bf66ea0_0 .net8 "b", 0 0, RS_0x12000d7d0;  alias, 3 drivers, strength-aware
v0x12bf66f70_0 .net8 "o1", 0 0, L_0x12bfb14a0;  1 drivers, strength-aware
v0x12bf67000_0 .net8 "out", 0 0, RS_0x12000d950;  alias, 3 drivers, strength-aware
S_0x12bf67a70 .scope module, "mux06" "Mux" 3 20, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf6c9e0_0 .net "a", 0 0, L_0x12bfb38b0;  1 drivers
v0x12bf6cab0_0 .net "b", 0 0, L_0x12bfb3ac0;  1 drivers
RS_0x12000dc20 .resolv tri, L_0x12bfb1a90, L_0x12bfb1b40, L_0x12bfb1c10;
v0x12bf6cb80_0 .net8 "nsel", 0 0, RS_0x12000dc20;  3 drivers, strength-aware
v0x12bf6cc90_0 .net8 "out", 0 0, RS_0x12000e880;  3 drivers, strength-aware
RS_0x12000de00 .resolv tri, L_0x12bfb2240, L_0x12bfb23f0, L_0x12bfb2480;
v0x12bf6cd20_0 .net8 "out1", 0 0, RS_0x12000de00;  3 drivers, strength-aware
RS_0x12000e1c0 .resolv tri, L_0x12bfb2a80, L_0x12bfb2c30, L_0x12bfb2cc0;
v0x12bf6cdf0_0 .net8 "out2", 0 0, RS_0x12000e1c0;  3 drivers, strength-aware
v0x12bf6ce80_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf67c90 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf67a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf68d00_0 .net "a", 0 0, L_0x12bfb38b0;  alias, 1 drivers
v0x12bf68da0_0 .net8 "b", 0 0, RS_0x12000dc20;  alias, 3 drivers, strength-aware
RS_0x12000dc80 .resolv tri, L_0x12bf6cc10, L_0x12bfb1f50, L_0x12bfb2080;
v0x12bf68e50_0 .net8 "nand_out", 0 0, RS_0x12000dc80;  3 drivers, strength-aware
v0x12bf68f00_0 .net8 "out", 0 0, RS_0x12000de00;  alias, 3 drivers, strength-aware
S_0x12bf67ea0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf67c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb1ce0 .functor NMOS 1, L_0x120042968, RS_0x12000dc20, C4<0>, C4<0>;
L_0x12bf6cc10 .functor NMOS 1, L_0x12bfb1ce0, L_0x12bfb38b0, C4<0>, C4<0>;
L_0x1200429b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb1f50 .functor PMOS 1, L_0x1200429b0, L_0x12bfb38b0, C4<0>, C4<0>;
L_0x1200429f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb2080 .functor PMOS 1, L_0x1200429f8, RS_0x12000dc20, C4<0>, C4<0>;
v0x12bf680b0_0 .net/2s *"_ivl_0", 0 0, L_0x120042968;  1 drivers
v0x12bf68160_0 .net/2s *"_ivl_2", 0 0, L_0x1200429b0;  1 drivers
v0x12bf68210_0 .net/2s *"_ivl_4", 0 0, L_0x1200429f8;  1 drivers
v0x12bf682d0_0 .net "a", 0 0, L_0x12bfb38b0;  alias, 1 drivers
v0x12bf68370_0 .net8 "b", 0 0, RS_0x12000dc20;  alias, 3 drivers, strength-aware
v0x12bf68450_0 .net8 "o1", 0 0, L_0x12bfb1ce0;  1 drivers, strength-aware
v0x12bf684f0_0 .net8 "out", 0 0, RS_0x12000dc80;  alias, 3 drivers, strength-aware
S_0x12bf685c0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf67c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb2150 .functor NMOS 1, L_0x120042a40, RS_0x12000dc80, C4<0>, C4<0>;
L_0x12bfb2240 .functor NMOS 1, L_0x12bfb2150, RS_0x12000dc80, C4<0>, C4<0>;
L_0x120042a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb23f0 .functor PMOS 1, L_0x120042a88, RS_0x12000dc80, C4<0>, C4<0>;
L_0x120042ad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb2480 .functor PMOS 1, L_0x120042ad0, RS_0x12000dc80, C4<0>, C4<0>;
v0x12bf687e0_0 .net/2s *"_ivl_0", 0 0, L_0x120042a40;  1 drivers
v0x12bf68890_0 .net/2s *"_ivl_2", 0 0, L_0x120042a88;  1 drivers
v0x12bf68940_0 .net/2s *"_ivl_4", 0 0, L_0x120042ad0;  1 drivers
v0x12bf68a00_0 .net8 "a", 0 0, RS_0x12000dc80;  alias, 3 drivers, strength-aware
v0x12bf68ab0_0 .net8 "b", 0 0, RS_0x12000dc80;  alias, 3 drivers, strength-aware
v0x12bf68bc0_0 .net8 "o1", 0 0, L_0x12bfb2150;  1 drivers, strength-aware
v0x12bf68c50_0 .net8 "out", 0 0, RS_0x12000de00;  alias, 3 drivers, strength-aware
S_0x12bf68fd0 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf67a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf6a060_0 .net "a", 0 0, L_0x12bfb3ac0;  alias, 1 drivers
v0x12bf6a100_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x12000e040 .resolv tri, L_0x12bfb26a0, L_0x12bfb2790, L_0x12bfb28c0;
v0x12bf6a190_0 .net8 "nand_out", 0 0, RS_0x12000e040;  3 drivers, strength-aware
v0x12bf6a240_0 .net8 "out", 0 0, RS_0x12000e1c0;  alias, 3 drivers, strength-aware
S_0x12bf691e0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf68fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb25f0 .functor NMOS 1, L_0x120042b18, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfb26a0 .functor NMOS 1, L_0x12bfb25f0, L_0x12bfb3ac0, C4<0>, C4<0>;
L_0x120042b60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb2790 .functor PMOS 1, L_0x120042b60, L_0x12bfb3ac0, C4<0>, C4<0>;
L_0x120042ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb28c0 .functor PMOS 1, L_0x120042ba8, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf69410_0 .net/2s *"_ivl_0", 0 0, L_0x120042b18;  1 drivers
v0x12bf694d0_0 .net/2s *"_ivl_2", 0 0, L_0x120042b60;  1 drivers
v0x12bf69580_0 .net/2s *"_ivl_4", 0 0, L_0x120042ba8;  1 drivers
v0x12bf69640_0 .net "a", 0 0, L_0x12bfb3ac0;  alias, 1 drivers
v0x12bf696e0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf697b0_0 .net8 "o1", 0 0, L_0x12bfb25f0;  1 drivers, strength-aware
v0x12bf69850_0 .net8 "out", 0 0, RS_0x12000e040;  alias, 3 drivers, strength-aware
S_0x12bf69920 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf68fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb2990 .functor NMOS 1, L_0x120042bf0, RS_0x12000e040, C4<0>, C4<0>;
L_0x12bfb2a80 .functor NMOS 1, L_0x12bfb2990, RS_0x12000e040, C4<0>, C4<0>;
L_0x120042c38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb2c30 .functor PMOS 1, L_0x120042c38, RS_0x12000e040, C4<0>, C4<0>;
L_0x120042c80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb2cc0 .functor PMOS 1, L_0x120042c80, RS_0x12000e040, C4<0>, C4<0>;
v0x12bf69b40_0 .net/2s *"_ivl_0", 0 0, L_0x120042bf0;  1 drivers
v0x12bf69bf0_0 .net/2s *"_ivl_2", 0 0, L_0x120042c38;  1 drivers
v0x12bf69ca0_0 .net/2s *"_ivl_4", 0 0, L_0x120042c80;  1 drivers
v0x12bf69d60_0 .net8 "a", 0 0, RS_0x12000e040;  alias, 3 drivers, strength-aware
v0x12bf69e10_0 .net8 "b", 0 0, RS_0x12000e040;  alias, 3 drivers, strength-aware
v0x12bf69f20_0 .net8 "o1", 0 0, L_0x12bfb2990;  1 drivers, strength-aware
v0x12bf69fb0_0 .net8 "out", 0 0, RS_0x12000e1c0;  alias, 3 drivers, strength-aware
S_0x12bf6a310 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf67a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf6ac50_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf6acf0_0 .net8 "out", 0 0, RS_0x12000dc20;  alias, 3 drivers, strength-aware
S_0x12bf6a500 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf6a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb19c0 .functor NMOS 1, L_0x120042890, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfb1a90 .functor NMOS 1, L_0x12bfb19c0, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x1200428d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb1b40 .functor PMOS 1, L_0x1200428d8, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120042920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb1c10 .functor PMOS 1, L_0x120042920, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf6a740_0 .net/2s *"_ivl_0", 0 0, L_0x120042890;  1 drivers
v0x12bf6a800_0 .net/2s *"_ivl_2", 0 0, L_0x1200428d8;  1 drivers
v0x12bf6a8b0_0 .net/2s *"_ivl_4", 0 0, L_0x120042920;  1 drivers
v0x12bf6a970_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf6aa00_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf6aad0_0 .net8 "o1", 0 0, L_0x12bfb19c0;  1 drivers, strength-aware
v0x12bf6ab70_0 .net8 "out", 0 0, RS_0x12000dc20;  alias, 3 drivers, strength-aware
S_0x12bf6ad90 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf67a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf6c580_0 .net8 "a", 0 0, RS_0x12000de00;  alias, 3 drivers, strength-aware
v0x12bf6c6a0_0 .net8 "b", 0 0, RS_0x12000e1c0;  alias, 3 drivers, strength-aware
RS_0x12000e580 .resolv tri, L_0x12bfb2ee0, L_0x12bfb2f90, L_0x12bfb30e0;
v0x12bf6c7b0_0 .net8 "nand_out1", 0 0, RS_0x12000e580;  3 drivers, strength-aware
RS_0x12000e700 .resolv tri, L_0x12bfb3280, L_0x12bfb3330, L_0x12bfb3480;
v0x12bf6c840_0 .net8 "nand_out2", 0 0, RS_0x12000e700;  3 drivers, strength-aware
v0x12bf6c910_0 .net8 "out", 0 0, RS_0x12000e880;  alias, 3 drivers, strength-aware
S_0x12bf6afc0 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf6ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb2e30 .functor NMOS 1, L_0x120042cc8, RS_0x12000de00, C4<0>, C4<0>;
L_0x12bfb2ee0 .functor NMOS 1, L_0x12bfb2e30, RS_0x12000de00, C4<0>, C4<0>;
L_0x120042d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb2f90 .functor PMOS 1, L_0x120042d10, RS_0x12000de00, C4<0>, C4<0>;
L_0x120042d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb30e0 .functor PMOS 1, L_0x120042d58, RS_0x12000de00, C4<0>, C4<0>;
v0x12bf6b1f0_0 .net/2s *"_ivl_0", 0 0, L_0x120042cc8;  1 drivers
v0x12bf6b2b0_0 .net/2s *"_ivl_2", 0 0, L_0x120042d10;  1 drivers
v0x12bf6b360_0 .net/2s *"_ivl_4", 0 0, L_0x120042d58;  1 drivers
v0x12bf6b420_0 .net8 "a", 0 0, RS_0x12000de00;  alias, 3 drivers, strength-aware
v0x12bf6b4f0_0 .net8 "b", 0 0, RS_0x12000de00;  alias, 3 drivers, strength-aware
v0x12bf6b5c0_0 .net8 "o1", 0 0, L_0x12bfb2e30;  1 drivers, strength-aware
v0x12bf6b650_0 .net8 "out", 0 0, RS_0x12000e580;  alias, 3 drivers, strength-aware
S_0x12bf6b710 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf6ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb3190 .functor NMOS 1, L_0x120042da0, RS_0x12000e1c0, C4<0>, C4<0>;
L_0x12bfb3280 .functor NMOS 1, L_0x12bfb3190, RS_0x12000e1c0, C4<0>, C4<0>;
L_0x120042de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb3330 .functor PMOS 1, L_0x120042de8, RS_0x12000e1c0, C4<0>, C4<0>;
L_0x120042e30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb3480 .functor PMOS 1, L_0x120042e30, RS_0x12000e1c0, C4<0>, C4<0>;
v0x12bf6b930_0 .net/2s *"_ivl_0", 0 0, L_0x120042da0;  1 drivers
v0x12bf6b9e0_0 .net/2s *"_ivl_2", 0 0, L_0x120042de8;  1 drivers
v0x12bf6ba90_0 .net/2s *"_ivl_4", 0 0, L_0x120042e30;  1 drivers
v0x12bf6bb50_0 .net8 "a", 0 0, RS_0x12000e1c0;  alias, 3 drivers, strength-aware
v0x12bf6bc20_0 .net8 "b", 0 0, RS_0x12000e1c0;  alias, 3 drivers, strength-aware
v0x12bf6bcf0_0 .net8 "o1", 0 0, L_0x12bfb3190;  1 drivers, strength-aware
v0x12bf6bd80_0 .net8 "out", 0 0, RS_0x12000e700;  alias, 3 drivers, strength-aware
S_0x12bf6be40 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf6ad90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb3530 .functor NMOS 1, L_0x120042e78, RS_0x12000e700, C4<0>, C4<0>;
L_0x12bfb3620 .functor NMOS 1, L_0x12bfb3530, RS_0x12000e580, C4<0>, C4<0>;
L_0x120042ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb36d0 .functor PMOS 1, L_0x120042ec0, RS_0x12000e580, C4<0>, C4<0>;
L_0x120042f08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb3800 .functor PMOS 1, L_0x120042f08, RS_0x12000e700, C4<0>, C4<0>;
v0x12bf6c070_0 .net/2s *"_ivl_0", 0 0, L_0x120042e78;  1 drivers
v0x12bf6c120_0 .net/2s *"_ivl_2", 0 0, L_0x120042ec0;  1 drivers
v0x12bf6c1d0_0 .net/2s *"_ivl_4", 0 0, L_0x120042f08;  1 drivers
v0x12bf6c290_0 .net8 "a", 0 0, RS_0x12000e580;  alias, 3 drivers, strength-aware
v0x12bf6c340_0 .net8 "b", 0 0, RS_0x12000e700;  alias, 3 drivers, strength-aware
v0x12bf6c410_0 .net8 "o1", 0 0, L_0x12bfb3530;  1 drivers, strength-aware
v0x12bf6c4a0_0 .net8 "out", 0 0, RS_0x12000e880;  alias, 3 drivers, strength-aware
S_0x12bf6cf10 .scope module, "mux07" "Mux" 3 21, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf71e80_0 .net "a", 0 0, L_0x12bfb5a40;  1 drivers
v0x12bf71f50_0 .net "b", 0 0, L_0x12bfb5b60;  1 drivers
RS_0x12000eb50 .resolv tri, L_0x12bfb3c60, L_0x12bfb3cd0, L_0x12bfb3da0;
v0x12bf72020_0 .net8 "nsel", 0 0, RS_0x12000eb50;  3 drivers, strength-aware
v0x12bf72130_0 .net8 "out", 0 0, RS_0x12000f7b0;  3 drivers, strength-aware
RS_0x12000ed30 .resolv tri, L_0x12bfb43d0, L_0x12bfb4580, L_0x12bfb4610;
v0x12bf721c0_0 .net8 "out1", 0 0, RS_0x12000ed30;  3 drivers, strength-aware
RS_0x12000f0f0 .resolv tri, L_0x12bfb4c10, L_0x12bfb4dc0, L_0x12bfb4e50;
v0x12bf72290_0 .net8 "out2", 0 0, RS_0x12000f0f0;  3 drivers, strength-aware
v0x12bf72320_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf6d130 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf6cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf6e1a0_0 .net "a", 0 0, L_0x12bfb5a40;  alias, 1 drivers
v0x12bf6e240_0 .net8 "b", 0 0, RS_0x12000eb50;  alias, 3 drivers, strength-aware
RS_0x12000ebb0 .resolv tri, L_0x12bf720b0, L_0x12bfb40e0, L_0x12bfb4210;
v0x12bf6e2f0_0 .net8 "nand_out", 0 0, RS_0x12000ebb0;  3 drivers, strength-aware
v0x12bf6e3a0_0 .net8 "out", 0 0, RS_0x12000ed30;  alias, 3 drivers, strength-aware
S_0x12bf6d340 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf6d130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb3e70 .functor NMOS 1, L_0x120043028, RS_0x12000eb50, C4<0>, C4<0>;
L_0x12bf720b0 .functor NMOS 1, L_0x12bfb3e70, L_0x12bfb5a40, C4<0>, C4<0>;
L_0x120043070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb40e0 .functor PMOS 1, L_0x120043070, L_0x12bfb5a40, C4<0>, C4<0>;
L_0x1200430b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb4210 .functor PMOS 1, L_0x1200430b8, RS_0x12000eb50, C4<0>, C4<0>;
v0x12bf6d550_0 .net/2s *"_ivl_0", 0 0, L_0x120043028;  1 drivers
v0x12bf6d600_0 .net/2s *"_ivl_2", 0 0, L_0x120043070;  1 drivers
v0x12bf6d6b0_0 .net/2s *"_ivl_4", 0 0, L_0x1200430b8;  1 drivers
v0x12bf6d770_0 .net "a", 0 0, L_0x12bfb5a40;  alias, 1 drivers
v0x12bf6d810_0 .net8 "b", 0 0, RS_0x12000eb50;  alias, 3 drivers, strength-aware
v0x12bf6d8f0_0 .net8 "o1", 0 0, L_0x12bfb3e70;  1 drivers, strength-aware
v0x12bf6d990_0 .net8 "out", 0 0, RS_0x12000ebb0;  alias, 3 drivers, strength-aware
S_0x12bf6da60 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf6d130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb42e0 .functor NMOS 1, L_0x120043100, RS_0x12000ebb0, C4<0>, C4<0>;
L_0x12bfb43d0 .functor NMOS 1, L_0x12bfb42e0, RS_0x12000ebb0, C4<0>, C4<0>;
L_0x120043148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb4580 .functor PMOS 1, L_0x120043148, RS_0x12000ebb0, C4<0>, C4<0>;
L_0x120043190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb4610 .functor PMOS 1, L_0x120043190, RS_0x12000ebb0, C4<0>, C4<0>;
v0x12bf6dc80_0 .net/2s *"_ivl_0", 0 0, L_0x120043100;  1 drivers
v0x12bf6dd30_0 .net/2s *"_ivl_2", 0 0, L_0x120043148;  1 drivers
v0x12bf6dde0_0 .net/2s *"_ivl_4", 0 0, L_0x120043190;  1 drivers
v0x12bf6dea0_0 .net8 "a", 0 0, RS_0x12000ebb0;  alias, 3 drivers, strength-aware
v0x12bf6df50_0 .net8 "b", 0 0, RS_0x12000ebb0;  alias, 3 drivers, strength-aware
v0x12bf6e060_0 .net8 "o1", 0 0, L_0x12bfb42e0;  1 drivers, strength-aware
v0x12bf6e0f0_0 .net8 "out", 0 0, RS_0x12000ed30;  alias, 3 drivers, strength-aware
S_0x12bf6e470 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf6cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf6f500_0 .net "a", 0 0, L_0x12bfb5b60;  alias, 1 drivers
v0x12bf6f5a0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x12000ef70 .resolv tri, L_0x12bfb4830, L_0x12bfb4920, L_0x12bfb4a50;
v0x12bf6f630_0 .net8 "nand_out", 0 0, RS_0x12000ef70;  3 drivers, strength-aware
v0x12bf6f6e0_0 .net8 "out", 0 0, RS_0x12000f0f0;  alias, 3 drivers, strength-aware
S_0x12bf6e680 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf6e470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200431d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb4780 .functor NMOS 1, L_0x1200431d8, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfb4830 .functor NMOS 1, L_0x12bfb4780, L_0x12bfb5b60, C4<0>, C4<0>;
L_0x120043220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb4920 .functor PMOS 1, L_0x120043220, L_0x12bfb5b60, C4<0>, C4<0>;
L_0x120043268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb4a50 .functor PMOS 1, L_0x120043268, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf6e8b0_0 .net/2s *"_ivl_0", 0 0, L_0x1200431d8;  1 drivers
v0x12bf6e970_0 .net/2s *"_ivl_2", 0 0, L_0x120043220;  1 drivers
v0x12bf6ea20_0 .net/2s *"_ivl_4", 0 0, L_0x120043268;  1 drivers
v0x12bf6eae0_0 .net "a", 0 0, L_0x12bfb5b60;  alias, 1 drivers
v0x12bf6eb80_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf6ec50_0 .net8 "o1", 0 0, L_0x12bfb4780;  1 drivers, strength-aware
v0x12bf6ecf0_0 .net8 "out", 0 0, RS_0x12000ef70;  alias, 3 drivers, strength-aware
S_0x12bf6edc0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf6e470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200432b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb4b20 .functor NMOS 1, L_0x1200432b0, RS_0x12000ef70, C4<0>, C4<0>;
L_0x12bfb4c10 .functor NMOS 1, L_0x12bfb4b20, RS_0x12000ef70, C4<0>, C4<0>;
L_0x1200432f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb4dc0 .functor PMOS 1, L_0x1200432f8, RS_0x12000ef70, C4<0>, C4<0>;
L_0x120043340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb4e50 .functor PMOS 1, L_0x120043340, RS_0x12000ef70, C4<0>, C4<0>;
v0x12bf6efe0_0 .net/2s *"_ivl_0", 0 0, L_0x1200432b0;  1 drivers
v0x12bf6f090_0 .net/2s *"_ivl_2", 0 0, L_0x1200432f8;  1 drivers
v0x12bf6f140_0 .net/2s *"_ivl_4", 0 0, L_0x120043340;  1 drivers
v0x12bf6f200_0 .net8 "a", 0 0, RS_0x12000ef70;  alias, 3 drivers, strength-aware
v0x12bf6f2b0_0 .net8 "b", 0 0, RS_0x12000ef70;  alias, 3 drivers, strength-aware
v0x12bf6f3c0_0 .net8 "o1", 0 0, L_0x12bfb4b20;  1 drivers, strength-aware
v0x12bf6f450_0 .net8 "out", 0 0, RS_0x12000f0f0;  alias, 3 drivers, strength-aware
S_0x12bf6f7b0 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf6cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf700f0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf70190_0 .net8 "out", 0 0, RS_0x12000eb50;  alias, 3 drivers, strength-aware
S_0x12bf6f9a0 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf6f7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120042f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfab6c0 .functor NMOS 1, L_0x120042f50, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfb3c60 .functor NMOS 1, L_0x12bfab6c0, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120042f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb3cd0 .functor PMOS 1, L_0x120042f98, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120042fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb3da0 .functor PMOS 1, L_0x120042fe0, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf6fbe0_0 .net/2s *"_ivl_0", 0 0, L_0x120042f50;  1 drivers
v0x12bf6fca0_0 .net/2s *"_ivl_2", 0 0, L_0x120042f98;  1 drivers
v0x12bf6fd50_0 .net/2s *"_ivl_4", 0 0, L_0x120042fe0;  1 drivers
v0x12bf6fe10_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf6fea0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf6ff70_0 .net8 "o1", 0 0, L_0x12bfab6c0;  1 drivers, strength-aware
v0x12bf70010_0 .net8 "out", 0 0, RS_0x12000eb50;  alias, 3 drivers, strength-aware
S_0x12bf70230 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf6cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf71a20_0 .net8 "a", 0 0, RS_0x12000ed30;  alias, 3 drivers, strength-aware
v0x12bf71b40_0 .net8 "b", 0 0, RS_0x12000f0f0;  alias, 3 drivers, strength-aware
RS_0x12000f4b0 .resolv tri, L_0x12bfb5070, L_0x12bfb5120, L_0x12bfb5270;
v0x12bf71c50_0 .net8 "nand_out1", 0 0, RS_0x12000f4b0;  3 drivers, strength-aware
RS_0x12000f630 .resolv tri, L_0x12bfb5410, L_0x12bfb54c0, L_0x12bfb5610;
v0x12bf71ce0_0 .net8 "nand_out2", 0 0, RS_0x12000f630;  3 drivers, strength-aware
v0x12bf71db0_0 .net8 "out", 0 0, RS_0x12000f7b0;  alias, 3 drivers, strength-aware
S_0x12bf70460 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf70230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb4fc0 .functor NMOS 1, L_0x120043388, RS_0x12000ed30, C4<0>, C4<0>;
L_0x12bfb5070 .functor NMOS 1, L_0x12bfb4fc0, RS_0x12000ed30, C4<0>, C4<0>;
L_0x1200433d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb5120 .functor PMOS 1, L_0x1200433d0, RS_0x12000ed30, C4<0>, C4<0>;
L_0x120043418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb5270 .functor PMOS 1, L_0x120043418, RS_0x12000ed30, C4<0>, C4<0>;
v0x12bf70690_0 .net/2s *"_ivl_0", 0 0, L_0x120043388;  1 drivers
v0x12bf70750_0 .net/2s *"_ivl_2", 0 0, L_0x1200433d0;  1 drivers
v0x12bf70800_0 .net/2s *"_ivl_4", 0 0, L_0x120043418;  1 drivers
v0x12bf708c0_0 .net8 "a", 0 0, RS_0x12000ed30;  alias, 3 drivers, strength-aware
v0x12bf70990_0 .net8 "b", 0 0, RS_0x12000ed30;  alias, 3 drivers, strength-aware
v0x12bf70a60_0 .net8 "o1", 0 0, L_0x12bfb4fc0;  1 drivers, strength-aware
v0x12bf70af0_0 .net8 "out", 0 0, RS_0x12000f4b0;  alias, 3 drivers, strength-aware
S_0x12bf70bb0 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf70230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb5320 .functor NMOS 1, L_0x120043460, RS_0x12000f0f0, C4<0>, C4<0>;
L_0x12bfb5410 .functor NMOS 1, L_0x12bfb5320, RS_0x12000f0f0, C4<0>, C4<0>;
L_0x1200434a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb54c0 .functor PMOS 1, L_0x1200434a8, RS_0x12000f0f0, C4<0>, C4<0>;
L_0x1200434f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb5610 .functor PMOS 1, L_0x1200434f0, RS_0x12000f0f0, C4<0>, C4<0>;
v0x12bf70dd0_0 .net/2s *"_ivl_0", 0 0, L_0x120043460;  1 drivers
v0x12bf70e80_0 .net/2s *"_ivl_2", 0 0, L_0x1200434a8;  1 drivers
v0x12bf70f30_0 .net/2s *"_ivl_4", 0 0, L_0x1200434f0;  1 drivers
v0x12bf70ff0_0 .net8 "a", 0 0, RS_0x12000f0f0;  alias, 3 drivers, strength-aware
v0x12bf710c0_0 .net8 "b", 0 0, RS_0x12000f0f0;  alias, 3 drivers, strength-aware
v0x12bf71190_0 .net8 "o1", 0 0, L_0x12bfb5320;  1 drivers, strength-aware
v0x12bf71220_0 .net8 "out", 0 0, RS_0x12000f630;  alias, 3 drivers, strength-aware
S_0x12bf712e0 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf70230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb56c0 .functor NMOS 1, L_0x120043538, RS_0x12000f630, C4<0>, C4<0>;
L_0x12bfb57b0 .functor NMOS 1, L_0x12bfb56c0, RS_0x12000f4b0, C4<0>, C4<0>;
L_0x120043580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb5860 .functor PMOS 1, L_0x120043580, RS_0x12000f4b0, C4<0>, C4<0>;
L_0x1200435c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb5990 .functor PMOS 1, L_0x1200435c8, RS_0x12000f630, C4<0>, C4<0>;
v0x12bf71510_0 .net/2s *"_ivl_0", 0 0, L_0x120043538;  1 drivers
v0x12bf715c0_0 .net/2s *"_ivl_2", 0 0, L_0x120043580;  1 drivers
v0x12bf71670_0 .net/2s *"_ivl_4", 0 0, L_0x1200435c8;  1 drivers
v0x12bf71730_0 .net8 "a", 0 0, RS_0x12000f4b0;  alias, 3 drivers, strength-aware
v0x12bf717e0_0 .net8 "b", 0 0, RS_0x12000f630;  alias, 3 drivers, strength-aware
v0x12bf718b0_0 .net8 "o1", 0 0, L_0x12bfb56c0;  1 drivers, strength-aware
v0x12bf71940_0 .net8 "out", 0 0, RS_0x12000f7b0;  alias, 3 drivers, strength-aware
S_0x12bf723b0 .scope module, "mux08" "Mux" 3 22, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf77360_0 .net "a", 0 0, L_0x12bfb7ac0;  1 drivers
v0x12bf77430_0 .net "b", 0 0, L_0x12bfb7bf0;  1 drivers
RS_0x12000fa80 .resolv tri, L_0x12bfb5c80, L_0x12bfb5d30, L_0x12bfb5e20;
v0x12bf77500_0 .net8 "nsel", 0 0, RS_0x12000fa80;  3 drivers, strength-aware
v0x12bf77610_0 .net8 "out", 0 0, RS_0x1200106e0;  3 drivers, strength-aware
RS_0x12000fc60 .resolv tri, L_0x12bfb6450, L_0x12bfb6600, L_0x12bfb6690;
v0x12bf776a0_0 .net8 "out1", 0 0, RS_0x12000fc60;  3 drivers, strength-aware
RS_0x120010020 .resolv tri, L_0x12bfb6c90, L_0x12bfb6e40, L_0x12bfb6ed0;
v0x12bf77770_0 .net8 "out2", 0 0, RS_0x120010020;  3 drivers, strength-aware
v0x12bf77800_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf72650 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf723b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf73680_0 .net "a", 0 0, L_0x12bfb7ac0;  alias, 1 drivers
v0x12bf73720_0 .net8 "b", 0 0, RS_0x12000fa80;  alias, 3 drivers, strength-aware
RS_0x12000fae0 .resolv tri, L_0x12bf77590, L_0x12bfb6160, L_0x12bfb6290;
v0x12bf737d0_0 .net8 "nand_out", 0 0, RS_0x12000fae0;  3 drivers, strength-aware
v0x12bf73880_0 .net8 "out", 0 0, RS_0x12000fc60;  alias, 3 drivers, strength-aware
S_0x12bf72860 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf72650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200436e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb5ef0 .functor NMOS 1, L_0x1200436e8, RS_0x12000fa80, C4<0>, C4<0>;
L_0x12bf77590 .functor NMOS 1, L_0x12bfb5ef0, L_0x12bfb7ac0, C4<0>, C4<0>;
L_0x120043730 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb6160 .functor PMOS 1, L_0x120043730, L_0x12bfb7ac0, C4<0>, C4<0>;
L_0x120043778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb6290 .functor PMOS 1, L_0x120043778, RS_0x12000fa80, C4<0>, C4<0>;
v0x12bf72a70_0 .net/2s *"_ivl_0", 0 0, L_0x1200436e8;  1 drivers
v0x12bf72b20_0 .net/2s *"_ivl_2", 0 0, L_0x120043730;  1 drivers
v0x12bf72bc0_0 .net/2s *"_ivl_4", 0 0, L_0x120043778;  1 drivers
v0x12bf72c50_0 .net "a", 0 0, L_0x12bfb7ac0;  alias, 1 drivers
v0x12bf72cf0_0 .net8 "b", 0 0, RS_0x12000fa80;  alias, 3 drivers, strength-aware
v0x12bf72dd0_0 .net8 "o1", 0 0, L_0x12bfb5ef0;  1 drivers, strength-aware
v0x12bf72e70_0 .net8 "out", 0 0, RS_0x12000fae0;  alias, 3 drivers, strength-aware
S_0x12bf72f40 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf72650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200437c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb6360 .functor NMOS 1, L_0x1200437c0, RS_0x12000fae0, C4<0>, C4<0>;
L_0x12bfb6450 .functor NMOS 1, L_0x12bfb6360, RS_0x12000fae0, C4<0>, C4<0>;
L_0x120043808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb6600 .functor PMOS 1, L_0x120043808, RS_0x12000fae0, C4<0>, C4<0>;
L_0x120043850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb6690 .functor PMOS 1, L_0x120043850, RS_0x12000fae0, C4<0>, C4<0>;
v0x12bf73160_0 .net/2s *"_ivl_0", 0 0, L_0x1200437c0;  1 drivers
v0x12bf73210_0 .net/2s *"_ivl_2", 0 0, L_0x120043808;  1 drivers
v0x12bf732c0_0 .net/2s *"_ivl_4", 0 0, L_0x120043850;  1 drivers
v0x12bf73380_0 .net8 "a", 0 0, RS_0x12000fae0;  alias, 3 drivers, strength-aware
v0x12bf73430_0 .net8 "b", 0 0, RS_0x12000fae0;  alias, 3 drivers, strength-aware
v0x12bf73540_0 .net8 "o1", 0 0, L_0x12bfb6360;  1 drivers, strength-aware
v0x12bf735d0_0 .net8 "out", 0 0, RS_0x12000fc60;  alias, 3 drivers, strength-aware
S_0x12bf73950 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf723b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf749e0_0 .net "a", 0 0, L_0x12bfb7bf0;  alias, 1 drivers
v0x12bf74a80_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x12000fea0 .resolv tri, L_0x12bfb68b0, L_0x12bfb69a0, L_0x12bfb6ad0;
v0x12bf74b10_0 .net8 "nand_out", 0 0, RS_0x12000fea0;  3 drivers, strength-aware
v0x12bf74bc0_0 .net8 "out", 0 0, RS_0x120010020;  alias, 3 drivers, strength-aware
S_0x12bf73b60 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf73950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb6800 .functor NMOS 1, L_0x120043898, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfb68b0 .functor NMOS 1, L_0x12bfb6800, L_0x12bfb7bf0, C4<0>, C4<0>;
L_0x1200438e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb69a0 .functor PMOS 1, L_0x1200438e0, L_0x12bfb7bf0, C4<0>, C4<0>;
L_0x120043928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb6ad0 .functor PMOS 1, L_0x120043928, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf73d90_0 .net/2s *"_ivl_0", 0 0, L_0x120043898;  1 drivers
v0x12bf73e50_0 .net/2s *"_ivl_2", 0 0, L_0x1200438e0;  1 drivers
v0x12bf73f00_0 .net/2s *"_ivl_4", 0 0, L_0x120043928;  1 drivers
v0x12bf73fc0_0 .net "a", 0 0, L_0x12bfb7bf0;  alias, 1 drivers
v0x12bf74060_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf74130_0 .net8 "o1", 0 0, L_0x12bfb6800;  1 drivers, strength-aware
v0x12bf741d0_0 .net8 "out", 0 0, RS_0x12000fea0;  alias, 3 drivers, strength-aware
S_0x12bf742a0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf73950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb6ba0 .functor NMOS 1, L_0x120043970, RS_0x12000fea0, C4<0>, C4<0>;
L_0x12bfb6c90 .functor NMOS 1, L_0x12bfb6ba0, RS_0x12000fea0, C4<0>, C4<0>;
L_0x1200439b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb6e40 .functor PMOS 1, L_0x1200439b8, RS_0x12000fea0, C4<0>, C4<0>;
L_0x120043a00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb6ed0 .functor PMOS 1, L_0x120043a00, RS_0x12000fea0, C4<0>, C4<0>;
v0x12bf744c0_0 .net/2s *"_ivl_0", 0 0, L_0x120043970;  1 drivers
v0x12bf74570_0 .net/2s *"_ivl_2", 0 0, L_0x1200439b8;  1 drivers
v0x12bf74620_0 .net/2s *"_ivl_4", 0 0, L_0x120043a00;  1 drivers
v0x12bf746e0_0 .net8 "a", 0 0, RS_0x12000fea0;  alias, 3 drivers, strength-aware
v0x12bf74790_0 .net8 "b", 0 0, RS_0x12000fea0;  alias, 3 drivers, strength-aware
v0x12bf748a0_0 .net8 "o1", 0 0, L_0x12bfb6ba0;  1 drivers, strength-aware
v0x12bf74930_0 .net8 "out", 0 0, RS_0x120010020;  alias, 3 drivers, strength-aware
S_0x12bf74c90 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf723b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf755d0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf75670_0 .net8 "out", 0 0, RS_0x12000fa80;  alias, 3 drivers, strength-aware
S_0x12bf74e80 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf74c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb3a50 .functor NMOS 1, L_0x120043610, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfb5c80 .functor NMOS 1, L_0x12bfb3a50, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120043658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb5d30 .functor PMOS 1, L_0x120043658, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x1200436a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb5e20 .functor PMOS 1, L_0x1200436a0, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf750c0_0 .net/2s *"_ivl_0", 0 0, L_0x120043610;  1 drivers
v0x12bf75180_0 .net/2s *"_ivl_2", 0 0, L_0x120043658;  1 drivers
v0x12bf75230_0 .net/2s *"_ivl_4", 0 0, L_0x1200436a0;  1 drivers
v0x12bf752f0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf75380_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf75450_0 .net8 "o1", 0 0, L_0x12bfb3a50;  1 drivers, strength-aware
v0x12bf754f0_0 .net8 "out", 0 0, RS_0x12000fa80;  alias, 3 drivers, strength-aware
S_0x12bf75710 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf723b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf76f00_0 .net8 "a", 0 0, RS_0x12000fc60;  alias, 3 drivers, strength-aware
v0x12bf77020_0 .net8 "b", 0 0, RS_0x120010020;  alias, 3 drivers, strength-aware
RS_0x1200103e0 .resolv tri, L_0x12bfb70f0, L_0x12bfb71a0, L_0x12bfb72f0;
v0x12bf77130_0 .net8 "nand_out1", 0 0, RS_0x1200103e0;  3 drivers, strength-aware
RS_0x120010560 .resolv tri, L_0x12bfb7490, L_0x12bfb7540, L_0x12bfb7690;
v0x12bf771c0_0 .net8 "nand_out2", 0 0, RS_0x120010560;  3 drivers, strength-aware
v0x12bf77290_0 .net8 "out", 0 0, RS_0x1200106e0;  alias, 3 drivers, strength-aware
S_0x12bf75940 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf75710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043a48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb7040 .functor NMOS 1, L_0x120043a48, RS_0x12000fc60, C4<0>, C4<0>;
L_0x12bfb70f0 .functor NMOS 1, L_0x12bfb7040, RS_0x12000fc60, C4<0>, C4<0>;
L_0x120043a90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb71a0 .functor PMOS 1, L_0x120043a90, RS_0x12000fc60, C4<0>, C4<0>;
L_0x120043ad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb72f0 .functor PMOS 1, L_0x120043ad8, RS_0x12000fc60, C4<0>, C4<0>;
v0x12bf75b70_0 .net/2s *"_ivl_0", 0 0, L_0x120043a48;  1 drivers
v0x12bf75c30_0 .net/2s *"_ivl_2", 0 0, L_0x120043a90;  1 drivers
v0x12bf75ce0_0 .net/2s *"_ivl_4", 0 0, L_0x120043ad8;  1 drivers
v0x12bf75da0_0 .net8 "a", 0 0, RS_0x12000fc60;  alias, 3 drivers, strength-aware
v0x12bf75e70_0 .net8 "b", 0 0, RS_0x12000fc60;  alias, 3 drivers, strength-aware
v0x12bf75f40_0 .net8 "o1", 0 0, L_0x12bfb7040;  1 drivers, strength-aware
v0x12bf75fd0_0 .net8 "out", 0 0, RS_0x1200103e0;  alias, 3 drivers, strength-aware
S_0x12bf76090 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf75710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043b20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb73a0 .functor NMOS 1, L_0x120043b20, RS_0x120010020, C4<0>, C4<0>;
L_0x12bfb7490 .functor NMOS 1, L_0x12bfb73a0, RS_0x120010020, C4<0>, C4<0>;
L_0x120043b68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb7540 .functor PMOS 1, L_0x120043b68, RS_0x120010020, C4<0>, C4<0>;
L_0x120043bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb7690 .functor PMOS 1, L_0x120043bb0, RS_0x120010020, C4<0>, C4<0>;
v0x12bf762b0_0 .net/2s *"_ivl_0", 0 0, L_0x120043b20;  1 drivers
v0x12bf76360_0 .net/2s *"_ivl_2", 0 0, L_0x120043b68;  1 drivers
v0x12bf76410_0 .net/2s *"_ivl_4", 0 0, L_0x120043bb0;  1 drivers
v0x12bf764d0_0 .net8 "a", 0 0, RS_0x120010020;  alias, 3 drivers, strength-aware
v0x12bf765a0_0 .net8 "b", 0 0, RS_0x120010020;  alias, 3 drivers, strength-aware
v0x12bf76670_0 .net8 "o1", 0 0, L_0x12bfb73a0;  1 drivers, strength-aware
v0x12bf76700_0 .net8 "out", 0 0, RS_0x120010560;  alias, 3 drivers, strength-aware
S_0x12bf767c0 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf75710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043bf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb7740 .functor NMOS 1, L_0x120043bf8, RS_0x120010560, C4<0>, C4<0>;
L_0x12bfb7830 .functor NMOS 1, L_0x12bfb7740, RS_0x1200103e0, C4<0>, C4<0>;
L_0x120043c40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb78e0 .functor PMOS 1, L_0x120043c40, RS_0x1200103e0, C4<0>, C4<0>;
L_0x120043c88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb7a10 .functor PMOS 1, L_0x120043c88, RS_0x120010560, C4<0>, C4<0>;
v0x12bf769f0_0 .net/2s *"_ivl_0", 0 0, L_0x120043bf8;  1 drivers
v0x12bf76aa0_0 .net/2s *"_ivl_2", 0 0, L_0x120043c40;  1 drivers
v0x12bf76b50_0 .net/2s *"_ivl_4", 0 0, L_0x120043c88;  1 drivers
v0x12bf76c10_0 .net8 "a", 0 0, RS_0x1200103e0;  alias, 3 drivers, strength-aware
v0x12bf76cc0_0 .net8 "b", 0 0, RS_0x120010560;  alias, 3 drivers, strength-aware
v0x12bf76d90_0 .net8 "o1", 0 0, L_0x12bfb7740;  1 drivers, strength-aware
v0x12bf76e20_0 .net8 "out", 0 0, RS_0x1200106e0;  alias, 3 drivers, strength-aware
S_0x12bf77890 .scope module, "mux09" "Mux" 3 23, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf7c800_0 .net "a", 0 0, L_0x12bfb9b40;  1 drivers
v0x12bf7c8d0_0 .net "b", 0 0, L_0x12bfb9c80;  1 drivers
RS_0x1200109b0 .resolv tri, L_0x12bfb7d20, L_0x12bfb7dd0, L_0x12bfb7ea0;
v0x12bf7c9a0_0 .net8 "nsel", 0 0, RS_0x1200109b0;  3 drivers, strength-aware
v0x12bf7cab0_0 .net8 "out", 0 0, RS_0x120011610;  3 drivers, strength-aware
RS_0x120010b90 .resolv tri, L_0x12bfb84d0, L_0x12bfb8680, L_0x12bfb8710;
v0x12bf7cb40_0 .net8 "out1", 0 0, RS_0x120010b90;  3 drivers, strength-aware
RS_0x120010f50 .resolv tri, L_0x12bfb8d10, L_0x12bfb8ec0, L_0x12bfb8f50;
v0x12bf7cc10_0 .net8 "out2", 0 0, RS_0x120010f50;  3 drivers, strength-aware
v0x12bf7cca0_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf77ab0 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf77890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf78b20_0 .net "a", 0 0, L_0x12bfb9b40;  alias, 1 drivers
v0x12bf78bc0_0 .net8 "b", 0 0, RS_0x1200109b0;  alias, 3 drivers, strength-aware
RS_0x120010a10 .resolv tri, L_0x12bf7ca30, L_0x12bfb81e0, L_0x12bfb8310;
v0x12bf78c70_0 .net8 "nand_out", 0 0, RS_0x120010a10;  3 drivers, strength-aware
v0x12bf78d20_0 .net8 "out", 0 0, RS_0x120010b90;  alias, 3 drivers, strength-aware
S_0x12bf77cc0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf77ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb7f70 .functor NMOS 1, L_0x120043da8, RS_0x1200109b0, C4<0>, C4<0>;
L_0x12bf7ca30 .functor NMOS 1, L_0x12bfb7f70, L_0x12bfb9b40, C4<0>, C4<0>;
L_0x120043df0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb81e0 .functor PMOS 1, L_0x120043df0, L_0x12bfb9b40, C4<0>, C4<0>;
L_0x120043e38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb8310 .functor PMOS 1, L_0x120043e38, RS_0x1200109b0, C4<0>, C4<0>;
v0x12bf77ed0_0 .net/2s *"_ivl_0", 0 0, L_0x120043da8;  1 drivers
v0x12bf77f80_0 .net/2s *"_ivl_2", 0 0, L_0x120043df0;  1 drivers
v0x12bf78030_0 .net/2s *"_ivl_4", 0 0, L_0x120043e38;  1 drivers
v0x12bf780f0_0 .net "a", 0 0, L_0x12bfb9b40;  alias, 1 drivers
v0x12bf78190_0 .net8 "b", 0 0, RS_0x1200109b0;  alias, 3 drivers, strength-aware
v0x12bf78270_0 .net8 "o1", 0 0, L_0x12bfb7f70;  1 drivers, strength-aware
v0x12bf78310_0 .net8 "out", 0 0, RS_0x120010a10;  alias, 3 drivers, strength-aware
S_0x12bf783e0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf77ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043e80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb83e0 .functor NMOS 1, L_0x120043e80, RS_0x120010a10, C4<0>, C4<0>;
L_0x12bfb84d0 .functor NMOS 1, L_0x12bfb83e0, RS_0x120010a10, C4<0>, C4<0>;
L_0x120043ec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb8680 .functor PMOS 1, L_0x120043ec8, RS_0x120010a10, C4<0>, C4<0>;
L_0x120043f10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb8710 .functor PMOS 1, L_0x120043f10, RS_0x120010a10, C4<0>, C4<0>;
v0x12bf78600_0 .net/2s *"_ivl_0", 0 0, L_0x120043e80;  1 drivers
v0x12bf786b0_0 .net/2s *"_ivl_2", 0 0, L_0x120043ec8;  1 drivers
v0x12bf78760_0 .net/2s *"_ivl_4", 0 0, L_0x120043f10;  1 drivers
v0x12bf78820_0 .net8 "a", 0 0, RS_0x120010a10;  alias, 3 drivers, strength-aware
v0x12bf788d0_0 .net8 "b", 0 0, RS_0x120010a10;  alias, 3 drivers, strength-aware
v0x12bf789e0_0 .net8 "o1", 0 0, L_0x12bfb83e0;  1 drivers, strength-aware
v0x12bf78a70_0 .net8 "out", 0 0, RS_0x120010b90;  alias, 3 drivers, strength-aware
S_0x12bf78df0 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf77890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf79e80_0 .net "a", 0 0, L_0x12bfb9c80;  alias, 1 drivers
v0x12bf79f20_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x120010dd0 .resolv tri, L_0x12bfb8930, L_0x12bfb8a20, L_0x12bfb8b50;
v0x12bf79fb0_0 .net8 "nand_out", 0 0, RS_0x120010dd0;  3 drivers, strength-aware
v0x12bf7a060_0 .net8 "out", 0 0, RS_0x120010f50;  alias, 3 drivers, strength-aware
S_0x12bf79000 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf78df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb8880 .functor NMOS 1, L_0x120043f58, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfb8930 .functor NMOS 1, L_0x12bfb8880, L_0x12bfb9c80, C4<0>, C4<0>;
L_0x120043fa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb8a20 .functor PMOS 1, L_0x120043fa0, L_0x12bfb9c80, C4<0>, C4<0>;
L_0x120043fe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb8b50 .functor PMOS 1, L_0x120043fe8, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf79230_0 .net/2s *"_ivl_0", 0 0, L_0x120043f58;  1 drivers
v0x12bf792f0_0 .net/2s *"_ivl_2", 0 0, L_0x120043fa0;  1 drivers
v0x12bf793a0_0 .net/2s *"_ivl_4", 0 0, L_0x120043fe8;  1 drivers
v0x12bf79460_0 .net "a", 0 0, L_0x12bfb9c80;  alias, 1 drivers
v0x12bf79500_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf795d0_0 .net8 "o1", 0 0, L_0x12bfb8880;  1 drivers, strength-aware
v0x12bf79670_0 .net8 "out", 0 0, RS_0x120010dd0;  alias, 3 drivers, strength-aware
S_0x12bf79740 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf78df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb8c20 .functor NMOS 1, L_0x120044030, RS_0x120010dd0, C4<0>, C4<0>;
L_0x12bfb8d10 .functor NMOS 1, L_0x12bfb8c20, RS_0x120010dd0, C4<0>, C4<0>;
L_0x120044078 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb8ec0 .functor PMOS 1, L_0x120044078, RS_0x120010dd0, C4<0>, C4<0>;
L_0x1200440c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb8f50 .functor PMOS 1, L_0x1200440c0, RS_0x120010dd0, C4<0>, C4<0>;
v0x12bf79960_0 .net/2s *"_ivl_0", 0 0, L_0x120044030;  1 drivers
v0x12bf79a10_0 .net/2s *"_ivl_2", 0 0, L_0x120044078;  1 drivers
v0x12bf79ac0_0 .net/2s *"_ivl_4", 0 0, L_0x1200440c0;  1 drivers
v0x12bf79b80_0 .net8 "a", 0 0, RS_0x120010dd0;  alias, 3 drivers, strength-aware
v0x12bf79c30_0 .net8 "b", 0 0, RS_0x120010dd0;  alias, 3 drivers, strength-aware
v0x12bf79d40_0 .net8 "o1", 0 0, L_0x12bfb8c20;  1 drivers, strength-aware
v0x12bf79dd0_0 .net8 "out", 0 0, RS_0x120010f50;  alias, 3 drivers, strength-aware
S_0x12bf7a130 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf77890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf7aa70_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf7ab10_0 .net8 "out", 0 0, RS_0x1200109b0;  alias, 3 drivers, strength-aware
S_0x12bf7a320 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf7a130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120043cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb7c90 .functor NMOS 1, L_0x120043cd0, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfb7d20 .functor NMOS 1, L_0x12bfb7c90, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120043d18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb7dd0 .functor PMOS 1, L_0x120043d18, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120043d60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb7ea0 .functor PMOS 1, L_0x120043d60, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf7a560_0 .net/2s *"_ivl_0", 0 0, L_0x120043cd0;  1 drivers
v0x12bf7a620_0 .net/2s *"_ivl_2", 0 0, L_0x120043d18;  1 drivers
v0x12bf7a6d0_0 .net/2s *"_ivl_4", 0 0, L_0x120043d60;  1 drivers
v0x12bf7a790_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf7a820_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf7a8f0_0 .net8 "o1", 0 0, L_0x12bfb7c90;  1 drivers, strength-aware
v0x12bf7a990_0 .net8 "out", 0 0, RS_0x1200109b0;  alias, 3 drivers, strength-aware
S_0x12bf7abb0 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf77890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf7c3a0_0 .net8 "a", 0 0, RS_0x120010b90;  alias, 3 drivers, strength-aware
v0x12bf7c4c0_0 .net8 "b", 0 0, RS_0x120010f50;  alias, 3 drivers, strength-aware
RS_0x120011310 .resolv tri, L_0x12bfb9170, L_0x12bfb9220, L_0x12bfb9370;
v0x12bf7c5d0_0 .net8 "nand_out1", 0 0, RS_0x120011310;  3 drivers, strength-aware
RS_0x120011490 .resolv tri, L_0x12bfb9510, L_0x12bfb95c0, L_0x12bfb9710;
v0x12bf7c660_0 .net8 "nand_out2", 0 0, RS_0x120011490;  3 drivers, strength-aware
v0x12bf7c730_0 .net8 "out", 0 0, RS_0x120011610;  alias, 3 drivers, strength-aware
S_0x12bf7ade0 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf7abb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb90c0 .functor NMOS 1, L_0x120044108, RS_0x120010b90, C4<0>, C4<0>;
L_0x12bfb9170 .functor NMOS 1, L_0x12bfb90c0, RS_0x120010b90, C4<0>, C4<0>;
L_0x120044150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb9220 .functor PMOS 1, L_0x120044150, RS_0x120010b90, C4<0>, C4<0>;
L_0x120044198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb9370 .functor PMOS 1, L_0x120044198, RS_0x120010b90, C4<0>, C4<0>;
v0x12bf7b010_0 .net/2s *"_ivl_0", 0 0, L_0x120044108;  1 drivers
v0x12bf7b0d0_0 .net/2s *"_ivl_2", 0 0, L_0x120044150;  1 drivers
v0x12bf7b180_0 .net/2s *"_ivl_4", 0 0, L_0x120044198;  1 drivers
v0x12bf7b240_0 .net8 "a", 0 0, RS_0x120010b90;  alias, 3 drivers, strength-aware
v0x12bf7b310_0 .net8 "b", 0 0, RS_0x120010b90;  alias, 3 drivers, strength-aware
v0x12bf7b3e0_0 .net8 "o1", 0 0, L_0x12bfb90c0;  1 drivers, strength-aware
v0x12bf7b470_0 .net8 "out", 0 0, RS_0x120011310;  alias, 3 drivers, strength-aware
S_0x12bf7b530 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf7abb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200441e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb9420 .functor NMOS 1, L_0x1200441e0, RS_0x120010f50, C4<0>, C4<0>;
L_0x12bfb9510 .functor NMOS 1, L_0x12bfb9420, RS_0x120010f50, C4<0>, C4<0>;
L_0x120044228 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb95c0 .functor PMOS 1, L_0x120044228, RS_0x120010f50, C4<0>, C4<0>;
L_0x120044270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb9710 .functor PMOS 1, L_0x120044270, RS_0x120010f50, C4<0>, C4<0>;
v0x12bf7b750_0 .net/2s *"_ivl_0", 0 0, L_0x1200441e0;  1 drivers
v0x12bf7b800_0 .net/2s *"_ivl_2", 0 0, L_0x120044228;  1 drivers
v0x12bf7b8b0_0 .net/2s *"_ivl_4", 0 0, L_0x120044270;  1 drivers
v0x12bf7b970_0 .net8 "a", 0 0, RS_0x120010f50;  alias, 3 drivers, strength-aware
v0x12bf7ba40_0 .net8 "b", 0 0, RS_0x120010f50;  alias, 3 drivers, strength-aware
v0x12bf7bb10_0 .net8 "o1", 0 0, L_0x12bfb9420;  1 drivers, strength-aware
v0x12bf7bba0_0 .net8 "out", 0 0, RS_0x120011490;  alias, 3 drivers, strength-aware
S_0x12bf7bc60 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf7abb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200442b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb97c0 .functor NMOS 1, L_0x1200442b8, RS_0x120011490, C4<0>, C4<0>;
L_0x12bfb98b0 .functor NMOS 1, L_0x12bfb97c0, RS_0x120011310, C4<0>, C4<0>;
L_0x120044300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb9960 .functor PMOS 1, L_0x120044300, RS_0x120011310, C4<0>, C4<0>;
L_0x120044348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb9a90 .functor PMOS 1, L_0x120044348, RS_0x120011490, C4<0>, C4<0>;
v0x12bf7be90_0 .net/2s *"_ivl_0", 0 0, L_0x1200442b8;  1 drivers
v0x12bf7bf40_0 .net/2s *"_ivl_2", 0 0, L_0x120044300;  1 drivers
v0x12bf7bff0_0 .net/2s *"_ivl_4", 0 0, L_0x120044348;  1 drivers
v0x12bf7c0b0_0 .net8 "a", 0 0, RS_0x120011310;  alias, 3 drivers, strength-aware
v0x12bf7c160_0 .net8 "b", 0 0, RS_0x120011490;  alias, 3 drivers, strength-aware
v0x12bf7c230_0 .net8 "o1", 0 0, L_0x12bfb97c0;  1 drivers, strength-aware
v0x12bf7c2c0_0 .net8 "out", 0 0, RS_0x120011610;  alias, 3 drivers, strength-aware
S_0x12bf7cd30 .scope module, "mux10" "Mux" 3 24, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf81ca0_0 .net "a", 0 0, L_0x12bfbbbd0;  1 drivers
v0x12bf81d70_0 .net "b", 0 0, L_0x12bfb9be0;  1 drivers
RS_0x1200118e0 .resolv tri, L_0x12bfb9db0, L_0x12bfb9e60, L_0x12bfb9f30;
v0x12bf81e40_0 .net8 "nsel", 0 0, RS_0x1200118e0;  3 drivers, strength-aware
v0x12bf81f50_0 .net8 "out", 0 0, RS_0x120012540;  3 drivers, strength-aware
RS_0x120011ac0 .resolv tri, L_0x12bfba560, L_0x12bfba710, L_0x12bfba7a0;
v0x12bf81fe0_0 .net8 "out1", 0 0, RS_0x120011ac0;  3 drivers, strength-aware
RS_0x120011e80 .resolv tri, L_0x12bfbada0, L_0x12bfbaf50, L_0x12bfbafe0;
v0x12bf820b0_0 .net8 "out2", 0 0, RS_0x120011e80;  3 drivers, strength-aware
v0x12bf82140_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf7cf50 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf7cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf7dfc0_0 .net "a", 0 0, L_0x12bfbbbd0;  alias, 1 drivers
v0x12bf7e060_0 .net8 "b", 0 0, RS_0x1200118e0;  alias, 3 drivers, strength-aware
RS_0x120011940 .resolv tri, L_0x12bf81ed0, L_0x12bfba270, L_0x12bfba3a0;
v0x12bf7e110_0 .net8 "nand_out", 0 0, RS_0x120011940;  3 drivers, strength-aware
v0x12bf7e1c0_0 .net8 "out", 0 0, RS_0x120011ac0;  alias, 3 drivers, strength-aware
S_0x12bf7d160 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf7cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfba000 .functor NMOS 1, L_0x120044468, RS_0x1200118e0, C4<0>, C4<0>;
L_0x12bf81ed0 .functor NMOS 1, L_0x12bfba000, L_0x12bfbbbd0, C4<0>, C4<0>;
L_0x1200444b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfba270 .functor PMOS 1, L_0x1200444b0, L_0x12bfbbbd0, C4<0>, C4<0>;
L_0x1200444f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfba3a0 .functor PMOS 1, L_0x1200444f8, RS_0x1200118e0, C4<0>, C4<0>;
v0x12bf7d370_0 .net/2s *"_ivl_0", 0 0, L_0x120044468;  1 drivers
v0x12bf7d420_0 .net/2s *"_ivl_2", 0 0, L_0x1200444b0;  1 drivers
v0x12bf7d4d0_0 .net/2s *"_ivl_4", 0 0, L_0x1200444f8;  1 drivers
v0x12bf7d590_0 .net "a", 0 0, L_0x12bfbbbd0;  alias, 1 drivers
v0x12bf7d630_0 .net8 "b", 0 0, RS_0x1200118e0;  alias, 3 drivers, strength-aware
v0x12bf7d710_0 .net8 "o1", 0 0, L_0x12bfba000;  1 drivers, strength-aware
v0x12bf7d7b0_0 .net8 "out", 0 0, RS_0x120011940;  alias, 3 drivers, strength-aware
S_0x12bf7d880 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf7cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfba470 .functor NMOS 1, L_0x120044540, RS_0x120011940, C4<0>, C4<0>;
L_0x12bfba560 .functor NMOS 1, L_0x12bfba470, RS_0x120011940, C4<0>, C4<0>;
L_0x120044588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfba710 .functor PMOS 1, L_0x120044588, RS_0x120011940, C4<0>, C4<0>;
L_0x1200445d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfba7a0 .functor PMOS 1, L_0x1200445d0, RS_0x120011940, C4<0>, C4<0>;
v0x12bf7daa0_0 .net/2s *"_ivl_0", 0 0, L_0x120044540;  1 drivers
v0x12bf7db50_0 .net/2s *"_ivl_2", 0 0, L_0x120044588;  1 drivers
v0x12bf7dc00_0 .net/2s *"_ivl_4", 0 0, L_0x1200445d0;  1 drivers
v0x12bf7dcc0_0 .net8 "a", 0 0, RS_0x120011940;  alias, 3 drivers, strength-aware
v0x12bf7dd70_0 .net8 "b", 0 0, RS_0x120011940;  alias, 3 drivers, strength-aware
v0x12bf7de80_0 .net8 "o1", 0 0, L_0x12bfba470;  1 drivers, strength-aware
v0x12bf7df10_0 .net8 "out", 0 0, RS_0x120011ac0;  alias, 3 drivers, strength-aware
S_0x12bf7e290 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf7cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf7f320_0 .net "a", 0 0, L_0x12bfb9be0;  alias, 1 drivers
v0x12bf7f3c0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x120011d00 .resolv tri, L_0x12bfba9c0, L_0x12bfbaab0, L_0x12bfbabe0;
v0x12bf7f450_0 .net8 "nand_out", 0 0, RS_0x120011d00;  3 drivers, strength-aware
v0x12bf7f500_0 .net8 "out", 0 0, RS_0x120011e80;  alias, 3 drivers, strength-aware
S_0x12bf7e4a0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf7e290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfba910 .functor NMOS 1, L_0x120044618, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfba9c0 .functor NMOS 1, L_0x12bfba910, L_0x12bfb9be0, C4<0>, C4<0>;
L_0x120044660 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbaab0 .functor PMOS 1, L_0x120044660, L_0x12bfb9be0, C4<0>, C4<0>;
L_0x1200446a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbabe0 .functor PMOS 1, L_0x1200446a8, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf7e6d0_0 .net/2s *"_ivl_0", 0 0, L_0x120044618;  1 drivers
v0x12bf7e790_0 .net/2s *"_ivl_2", 0 0, L_0x120044660;  1 drivers
v0x12bf7e840_0 .net/2s *"_ivl_4", 0 0, L_0x1200446a8;  1 drivers
v0x12bf7e900_0 .net "a", 0 0, L_0x12bfb9be0;  alias, 1 drivers
v0x12bf7e9a0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf7ea70_0 .net8 "o1", 0 0, L_0x12bfba910;  1 drivers, strength-aware
v0x12bf7eb10_0 .net8 "out", 0 0, RS_0x120011d00;  alias, 3 drivers, strength-aware
S_0x12bf7ebe0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf7e290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200446f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbacb0 .functor NMOS 1, L_0x1200446f0, RS_0x120011d00, C4<0>, C4<0>;
L_0x12bfbada0 .functor NMOS 1, L_0x12bfbacb0, RS_0x120011d00, C4<0>, C4<0>;
L_0x120044738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbaf50 .functor PMOS 1, L_0x120044738, RS_0x120011d00, C4<0>, C4<0>;
L_0x120044780 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbafe0 .functor PMOS 1, L_0x120044780, RS_0x120011d00, C4<0>, C4<0>;
v0x12bf7ee00_0 .net/2s *"_ivl_0", 0 0, L_0x1200446f0;  1 drivers
v0x12bf7eeb0_0 .net/2s *"_ivl_2", 0 0, L_0x120044738;  1 drivers
v0x12bf7ef60_0 .net/2s *"_ivl_4", 0 0, L_0x120044780;  1 drivers
v0x12bf7f020_0 .net8 "a", 0 0, RS_0x120011d00;  alias, 3 drivers, strength-aware
v0x12bf7f0d0_0 .net8 "b", 0 0, RS_0x120011d00;  alias, 3 drivers, strength-aware
v0x12bf7f1e0_0 .net8 "o1", 0 0, L_0x12bfbacb0;  1 drivers, strength-aware
v0x12bf7f270_0 .net8 "out", 0 0, RS_0x120011e80;  alias, 3 drivers, strength-aware
S_0x12bf7f5d0 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf7cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf7ff10_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf7ffb0_0 .net8 "out", 0 0, RS_0x1200118e0;  alias, 3 drivers, strength-aware
S_0x12bf7f7c0 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf7f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb9d20 .functor NMOS 1, L_0x120044390, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfb9db0 .functor NMOS 1, L_0x12bfb9d20, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x1200443d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb9e60 .functor PMOS 1, L_0x1200443d8, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120044420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfb9f30 .functor PMOS 1, L_0x120044420, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf7fa00_0 .net/2s *"_ivl_0", 0 0, L_0x120044390;  1 drivers
v0x12bf7fac0_0 .net/2s *"_ivl_2", 0 0, L_0x1200443d8;  1 drivers
v0x12bf7fb70_0 .net/2s *"_ivl_4", 0 0, L_0x120044420;  1 drivers
v0x12bf7fc30_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf7fcc0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf7fd90_0 .net8 "o1", 0 0, L_0x12bfb9d20;  1 drivers, strength-aware
v0x12bf7fe30_0 .net8 "out", 0 0, RS_0x1200118e0;  alias, 3 drivers, strength-aware
S_0x12bf80050 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf7cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf81840_0 .net8 "a", 0 0, RS_0x120011ac0;  alias, 3 drivers, strength-aware
v0x12bf81960_0 .net8 "b", 0 0, RS_0x120011e80;  alias, 3 drivers, strength-aware
RS_0x120012240 .resolv tri, L_0x12bfbb200, L_0x12bfbb2b0, L_0x12bfbb400;
v0x12bf81a70_0 .net8 "nand_out1", 0 0, RS_0x120012240;  3 drivers, strength-aware
RS_0x1200123c0 .resolv tri, L_0x12bfbb5a0, L_0x12bfbb650, L_0x12bfbb7a0;
v0x12bf81b00_0 .net8 "nand_out2", 0 0, RS_0x1200123c0;  3 drivers, strength-aware
v0x12bf81bd0_0 .net8 "out", 0 0, RS_0x120012540;  alias, 3 drivers, strength-aware
S_0x12bf80280 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf80050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200447c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbb150 .functor NMOS 1, L_0x1200447c8, RS_0x120011ac0, C4<0>, C4<0>;
L_0x12bfbb200 .functor NMOS 1, L_0x12bfbb150, RS_0x120011ac0, C4<0>, C4<0>;
L_0x120044810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbb2b0 .functor PMOS 1, L_0x120044810, RS_0x120011ac0, C4<0>, C4<0>;
L_0x120044858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbb400 .functor PMOS 1, L_0x120044858, RS_0x120011ac0, C4<0>, C4<0>;
v0x12bf804b0_0 .net/2s *"_ivl_0", 0 0, L_0x1200447c8;  1 drivers
v0x12bf80570_0 .net/2s *"_ivl_2", 0 0, L_0x120044810;  1 drivers
v0x12bf80620_0 .net/2s *"_ivl_4", 0 0, L_0x120044858;  1 drivers
v0x12bf806e0_0 .net8 "a", 0 0, RS_0x120011ac0;  alias, 3 drivers, strength-aware
v0x12bf807b0_0 .net8 "b", 0 0, RS_0x120011ac0;  alias, 3 drivers, strength-aware
v0x12bf80880_0 .net8 "o1", 0 0, L_0x12bfbb150;  1 drivers, strength-aware
v0x12bf80910_0 .net8 "out", 0 0, RS_0x120012240;  alias, 3 drivers, strength-aware
S_0x12bf809d0 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf80050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200448a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbb4b0 .functor NMOS 1, L_0x1200448a0, RS_0x120011e80, C4<0>, C4<0>;
L_0x12bfbb5a0 .functor NMOS 1, L_0x12bfbb4b0, RS_0x120011e80, C4<0>, C4<0>;
L_0x1200448e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbb650 .functor PMOS 1, L_0x1200448e8, RS_0x120011e80, C4<0>, C4<0>;
L_0x120044930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbb7a0 .functor PMOS 1, L_0x120044930, RS_0x120011e80, C4<0>, C4<0>;
v0x12bf80bf0_0 .net/2s *"_ivl_0", 0 0, L_0x1200448a0;  1 drivers
v0x12bf80ca0_0 .net/2s *"_ivl_2", 0 0, L_0x1200448e8;  1 drivers
v0x12bf80d50_0 .net/2s *"_ivl_4", 0 0, L_0x120044930;  1 drivers
v0x12bf80e10_0 .net8 "a", 0 0, RS_0x120011e80;  alias, 3 drivers, strength-aware
v0x12bf80ee0_0 .net8 "b", 0 0, RS_0x120011e80;  alias, 3 drivers, strength-aware
v0x12bf80fb0_0 .net8 "o1", 0 0, L_0x12bfbb4b0;  1 drivers, strength-aware
v0x12bf81040_0 .net8 "out", 0 0, RS_0x1200123c0;  alias, 3 drivers, strength-aware
S_0x12bf81100 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf80050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbb850 .functor NMOS 1, L_0x120044978, RS_0x1200123c0, C4<0>, C4<0>;
L_0x12bfbb940 .functor NMOS 1, L_0x12bfbb850, RS_0x120012240, C4<0>, C4<0>;
L_0x1200449c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbb9f0 .functor PMOS 1, L_0x1200449c0, RS_0x120012240, C4<0>, C4<0>;
L_0x120044a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbbb20 .functor PMOS 1, L_0x120044a08, RS_0x1200123c0, C4<0>, C4<0>;
v0x12bf81330_0 .net/2s *"_ivl_0", 0 0, L_0x120044978;  1 drivers
v0x12bf813e0_0 .net/2s *"_ivl_2", 0 0, L_0x1200449c0;  1 drivers
v0x12bf81490_0 .net/2s *"_ivl_4", 0 0, L_0x120044a08;  1 drivers
v0x12bf81550_0 .net8 "a", 0 0, RS_0x120012240;  alias, 3 drivers, strength-aware
v0x12bf81600_0 .net8 "b", 0 0, RS_0x1200123c0;  alias, 3 drivers, strength-aware
v0x12bf816d0_0 .net8 "o1", 0 0, L_0x12bfbb850;  1 drivers, strength-aware
v0x12bf81760_0 .net8 "out", 0 0, RS_0x120012540;  alias, 3 drivers, strength-aware
S_0x12bf821d0 .scope module, "mux11" "Mux" 3 25, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf87140_0 .net "a", 0 0, L_0x12bfbdc50;  1 drivers
v0x12bf87210_0 .net "b", 0 0, L_0x12bfbddb0;  1 drivers
RS_0x120012810 .resolv tri, L_0x12bfbbe10, L_0x12bfbbec0, L_0x12bfbbfb0;
v0x12bf872e0_0 .net8 "nsel", 0 0, RS_0x120012810;  3 drivers, strength-aware
v0x12bf873f0_0 .net8 "out", 0 0, RS_0x120013470;  3 drivers, strength-aware
RS_0x1200129f0 .resolv tri, L_0x12bfbc5e0, L_0x12bfbc790, L_0x12bfbc820;
v0x12bf87480_0 .net8 "out1", 0 0, RS_0x1200129f0;  3 drivers, strength-aware
RS_0x120012db0 .resolv tri, L_0x12bfbce20, L_0x12bfbcfd0, L_0x12bfbd060;
v0x12bf87550_0 .net8 "out2", 0 0, RS_0x120012db0;  3 drivers, strength-aware
v0x12bf875e0_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf823f0 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf821d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf83460_0 .net "a", 0 0, L_0x12bfbdc50;  alias, 1 drivers
v0x12bf83500_0 .net8 "b", 0 0, RS_0x120012810;  alias, 3 drivers, strength-aware
RS_0x120012870 .resolv tri, L_0x12bf87370, L_0x12bfbc2f0, L_0x12bfbc420;
v0x12bf835b0_0 .net8 "nand_out", 0 0, RS_0x120012870;  3 drivers, strength-aware
v0x12bf83660_0 .net8 "out", 0 0, RS_0x1200129f0;  alias, 3 drivers, strength-aware
S_0x12bf82600 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf823f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbc080 .functor NMOS 1, L_0x120044b28, RS_0x120012810, C4<0>, C4<0>;
L_0x12bf87370 .functor NMOS 1, L_0x12bfbc080, L_0x12bfbdc50, C4<0>, C4<0>;
L_0x120044b70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbc2f0 .functor PMOS 1, L_0x120044b70, L_0x12bfbdc50, C4<0>, C4<0>;
L_0x120044bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbc420 .functor PMOS 1, L_0x120044bb8, RS_0x120012810, C4<0>, C4<0>;
v0x12bf82810_0 .net/2s *"_ivl_0", 0 0, L_0x120044b28;  1 drivers
v0x12bf828c0_0 .net/2s *"_ivl_2", 0 0, L_0x120044b70;  1 drivers
v0x12bf82970_0 .net/2s *"_ivl_4", 0 0, L_0x120044bb8;  1 drivers
v0x12bf82a30_0 .net "a", 0 0, L_0x12bfbdc50;  alias, 1 drivers
v0x12bf82ad0_0 .net8 "b", 0 0, RS_0x120012810;  alias, 3 drivers, strength-aware
v0x12bf82bb0_0 .net8 "o1", 0 0, L_0x12bfbc080;  1 drivers, strength-aware
v0x12bf82c50_0 .net8 "out", 0 0, RS_0x120012870;  alias, 3 drivers, strength-aware
S_0x12bf82d20 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf823f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbc4f0 .functor NMOS 1, L_0x120044c00, RS_0x120012870, C4<0>, C4<0>;
L_0x12bfbc5e0 .functor NMOS 1, L_0x12bfbc4f0, RS_0x120012870, C4<0>, C4<0>;
L_0x120044c48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbc790 .functor PMOS 1, L_0x120044c48, RS_0x120012870, C4<0>, C4<0>;
L_0x120044c90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbc820 .functor PMOS 1, L_0x120044c90, RS_0x120012870, C4<0>, C4<0>;
v0x12bf82f40_0 .net/2s *"_ivl_0", 0 0, L_0x120044c00;  1 drivers
v0x12bf82ff0_0 .net/2s *"_ivl_2", 0 0, L_0x120044c48;  1 drivers
v0x12bf830a0_0 .net/2s *"_ivl_4", 0 0, L_0x120044c90;  1 drivers
v0x12bf83160_0 .net8 "a", 0 0, RS_0x120012870;  alias, 3 drivers, strength-aware
v0x12bf83210_0 .net8 "b", 0 0, RS_0x120012870;  alias, 3 drivers, strength-aware
v0x12bf83320_0 .net8 "o1", 0 0, L_0x12bfbc4f0;  1 drivers, strength-aware
v0x12bf833b0_0 .net8 "out", 0 0, RS_0x1200129f0;  alias, 3 drivers, strength-aware
S_0x12bf83730 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf821d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf847c0_0 .net "a", 0 0, L_0x12bfbddb0;  alias, 1 drivers
v0x12bf84860_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x120012c30 .resolv tri, L_0x12bfbca40, L_0x12bfbcb30, L_0x12bfbcc60;
v0x12bf848f0_0 .net8 "nand_out", 0 0, RS_0x120012c30;  3 drivers, strength-aware
v0x12bf849a0_0 .net8 "out", 0 0, RS_0x120012db0;  alias, 3 drivers, strength-aware
S_0x12bf83940 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf83730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbc990 .functor NMOS 1, L_0x120044cd8, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfbca40 .functor NMOS 1, L_0x12bfbc990, L_0x12bfbddb0, C4<0>, C4<0>;
L_0x120044d20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbcb30 .functor PMOS 1, L_0x120044d20, L_0x12bfbddb0, C4<0>, C4<0>;
L_0x120044d68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbcc60 .functor PMOS 1, L_0x120044d68, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf83b70_0 .net/2s *"_ivl_0", 0 0, L_0x120044cd8;  1 drivers
v0x12bf83c30_0 .net/2s *"_ivl_2", 0 0, L_0x120044d20;  1 drivers
v0x12bf83ce0_0 .net/2s *"_ivl_4", 0 0, L_0x120044d68;  1 drivers
v0x12bf83da0_0 .net "a", 0 0, L_0x12bfbddb0;  alias, 1 drivers
v0x12bf83e40_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf83f10_0 .net8 "o1", 0 0, L_0x12bfbc990;  1 drivers, strength-aware
v0x12bf83fb0_0 .net8 "out", 0 0, RS_0x120012c30;  alias, 3 drivers, strength-aware
S_0x12bf84080 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf83730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbcd30 .functor NMOS 1, L_0x120044db0, RS_0x120012c30, C4<0>, C4<0>;
L_0x12bfbce20 .functor NMOS 1, L_0x12bfbcd30, RS_0x120012c30, C4<0>, C4<0>;
L_0x120044df8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbcfd0 .functor PMOS 1, L_0x120044df8, RS_0x120012c30, C4<0>, C4<0>;
L_0x120044e40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbd060 .functor PMOS 1, L_0x120044e40, RS_0x120012c30, C4<0>, C4<0>;
v0x12bf842a0_0 .net/2s *"_ivl_0", 0 0, L_0x120044db0;  1 drivers
v0x12bf84350_0 .net/2s *"_ivl_2", 0 0, L_0x120044df8;  1 drivers
v0x12bf84400_0 .net/2s *"_ivl_4", 0 0, L_0x120044e40;  1 drivers
v0x12bf844c0_0 .net8 "a", 0 0, RS_0x120012c30;  alias, 3 drivers, strength-aware
v0x12bf84570_0 .net8 "b", 0 0, RS_0x120012c30;  alias, 3 drivers, strength-aware
v0x12bf84680_0 .net8 "o1", 0 0, L_0x12bfbcd30;  1 drivers, strength-aware
v0x12bf84710_0 .net8 "out", 0 0, RS_0x120012db0;  alias, 3 drivers, strength-aware
S_0x12bf84a70 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf821d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf853b0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf85450_0 .net8 "out", 0 0, RS_0x120012810;  alias, 3 drivers, strength-aware
S_0x12bf84c60 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf84a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbbd20 .functor NMOS 1, L_0x120044a50, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfbbe10 .functor NMOS 1, L_0x12bfbbd20, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120044a98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbbec0 .functor PMOS 1, L_0x120044a98, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120044ae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbbfb0 .functor PMOS 1, L_0x120044ae0, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf84ea0_0 .net/2s *"_ivl_0", 0 0, L_0x120044a50;  1 drivers
v0x12bf84f60_0 .net/2s *"_ivl_2", 0 0, L_0x120044a98;  1 drivers
v0x12bf85010_0 .net/2s *"_ivl_4", 0 0, L_0x120044ae0;  1 drivers
v0x12bf850d0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf85160_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf85230_0 .net8 "o1", 0 0, L_0x12bfbbd20;  1 drivers, strength-aware
v0x12bf852d0_0 .net8 "out", 0 0, RS_0x120012810;  alias, 3 drivers, strength-aware
S_0x12bf854f0 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf821d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf86ce0_0 .net8 "a", 0 0, RS_0x1200129f0;  alias, 3 drivers, strength-aware
v0x12bf86e00_0 .net8 "b", 0 0, RS_0x120012db0;  alias, 3 drivers, strength-aware
RS_0x120013170 .resolv tri, L_0x12bfbd280, L_0x12bfbd330, L_0x12bfbd480;
v0x12bf86f10_0 .net8 "nand_out1", 0 0, RS_0x120013170;  3 drivers, strength-aware
RS_0x1200132f0 .resolv tri, L_0x12bfbd620, L_0x12bfbd6d0, L_0x12bfbd820;
v0x12bf86fa0_0 .net8 "nand_out2", 0 0, RS_0x1200132f0;  3 drivers, strength-aware
v0x12bf87070_0 .net8 "out", 0 0, RS_0x120013470;  alias, 3 drivers, strength-aware
S_0x12bf85720 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf854f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbd1d0 .functor NMOS 1, L_0x120044e88, RS_0x1200129f0, C4<0>, C4<0>;
L_0x12bfbd280 .functor NMOS 1, L_0x12bfbd1d0, RS_0x1200129f0, C4<0>, C4<0>;
L_0x120044ed0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbd330 .functor PMOS 1, L_0x120044ed0, RS_0x1200129f0, C4<0>, C4<0>;
L_0x120044f18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbd480 .functor PMOS 1, L_0x120044f18, RS_0x1200129f0, C4<0>, C4<0>;
v0x12bf85950_0 .net/2s *"_ivl_0", 0 0, L_0x120044e88;  1 drivers
v0x12bf85a10_0 .net/2s *"_ivl_2", 0 0, L_0x120044ed0;  1 drivers
v0x12bf85ac0_0 .net/2s *"_ivl_4", 0 0, L_0x120044f18;  1 drivers
v0x12bf85b80_0 .net8 "a", 0 0, RS_0x1200129f0;  alias, 3 drivers, strength-aware
v0x12bf85c50_0 .net8 "b", 0 0, RS_0x1200129f0;  alias, 3 drivers, strength-aware
v0x12bf85d20_0 .net8 "o1", 0 0, L_0x12bfbd1d0;  1 drivers, strength-aware
v0x12bf85db0_0 .net8 "out", 0 0, RS_0x120013170;  alias, 3 drivers, strength-aware
S_0x12bf85e70 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf854f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120044f60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbd530 .functor NMOS 1, L_0x120044f60, RS_0x120012db0, C4<0>, C4<0>;
L_0x12bfbd620 .functor NMOS 1, L_0x12bfbd530, RS_0x120012db0, C4<0>, C4<0>;
L_0x120044fa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbd6d0 .functor PMOS 1, L_0x120044fa8, RS_0x120012db0, C4<0>, C4<0>;
L_0x120044ff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbd820 .functor PMOS 1, L_0x120044ff0, RS_0x120012db0, C4<0>, C4<0>;
v0x12bf86090_0 .net/2s *"_ivl_0", 0 0, L_0x120044f60;  1 drivers
v0x12bf86140_0 .net/2s *"_ivl_2", 0 0, L_0x120044fa8;  1 drivers
v0x12bf861f0_0 .net/2s *"_ivl_4", 0 0, L_0x120044ff0;  1 drivers
v0x12bf862b0_0 .net8 "a", 0 0, RS_0x120012db0;  alias, 3 drivers, strength-aware
v0x12bf86380_0 .net8 "b", 0 0, RS_0x120012db0;  alias, 3 drivers, strength-aware
v0x12bf86450_0 .net8 "o1", 0 0, L_0x12bfbd530;  1 drivers, strength-aware
v0x12bf864e0_0 .net8 "out", 0 0, RS_0x1200132f0;  alias, 3 drivers, strength-aware
S_0x12bf865a0 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf854f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbd8d0 .functor NMOS 1, L_0x120045038, RS_0x1200132f0, C4<0>, C4<0>;
L_0x12bfbd9c0 .functor NMOS 1, L_0x12bfbd8d0, RS_0x120013170, C4<0>, C4<0>;
L_0x120045080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbda70 .functor PMOS 1, L_0x120045080, RS_0x120013170, C4<0>, C4<0>;
L_0x1200450c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbdba0 .functor PMOS 1, L_0x1200450c8, RS_0x1200132f0, C4<0>, C4<0>;
v0x12bf867d0_0 .net/2s *"_ivl_0", 0 0, L_0x120045038;  1 drivers
v0x12bf86880_0 .net/2s *"_ivl_2", 0 0, L_0x120045080;  1 drivers
v0x12bf86930_0 .net/2s *"_ivl_4", 0 0, L_0x1200450c8;  1 drivers
v0x12bf869f0_0 .net8 "a", 0 0, RS_0x120013170;  alias, 3 drivers, strength-aware
v0x12bf86aa0_0 .net8 "b", 0 0, RS_0x1200132f0;  alias, 3 drivers, strength-aware
v0x12bf86b70_0 .net8 "o1", 0 0, L_0x12bfbd8d0;  1 drivers, strength-aware
v0x12bf86c00_0 .net8 "out", 0 0, RS_0x120013470;  alias, 3 drivers, strength-aware
S_0x12bf87670 .scope module, "mux12" "Mux" 3 26, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf8c5e0_0 .net "a", 0 0, L_0x12bfbfce0;  1 drivers
v0x12bf8c6b0_0 .net "b", 0 0, L_0x12bfbfe50;  1 drivers
RS_0x120013740 .resolv tri, L_0x12bfbdee0, L_0x12bfbdf50, L_0x12bfbe040;
v0x12bf8c780_0 .net8 "nsel", 0 0, RS_0x120013740;  3 drivers, strength-aware
v0x12bf8c890_0 .net8 "out", 0 0, RS_0x1200143a0;  3 drivers, strength-aware
RS_0x120013920 .resolv tri, L_0x12bfbe670, L_0x12bfbe820, L_0x12bfbe8b0;
v0x12bf8c920_0 .net8 "out1", 0 0, RS_0x120013920;  3 drivers, strength-aware
RS_0x120013ce0 .resolv tri, L_0x12bfbeeb0, L_0x12bfbf060, L_0x12bfbf0f0;
v0x12bf8c9f0_0 .net8 "out2", 0 0, RS_0x120013ce0;  3 drivers, strength-aware
v0x12bf8ca80_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf87890 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf87670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf88900_0 .net "a", 0 0, L_0x12bfbfce0;  alias, 1 drivers
v0x12bf889a0_0 .net8 "b", 0 0, RS_0x120013740;  alias, 3 drivers, strength-aware
RS_0x1200137a0 .resolv tri, L_0x12bf8c810, L_0x12bfbe380, L_0x12bfbe4b0;
v0x12bf88a50_0 .net8 "nand_out", 0 0, RS_0x1200137a0;  3 drivers, strength-aware
v0x12bf88b00_0 .net8 "out", 0 0, RS_0x120013920;  alias, 3 drivers, strength-aware
S_0x12bf87aa0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf87890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200451e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbe110 .functor NMOS 1, L_0x1200451e8, RS_0x120013740, C4<0>, C4<0>;
L_0x12bf8c810 .functor NMOS 1, L_0x12bfbe110, L_0x12bfbfce0, C4<0>, C4<0>;
L_0x120045230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbe380 .functor PMOS 1, L_0x120045230, L_0x12bfbfce0, C4<0>, C4<0>;
L_0x120045278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbe4b0 .functor PMOS 1, L_0x120045278, RS_0x120013740, C4<0>, C4<0>;
v0x12bf87cb0_0 .net/2s *"_ivl_0", 0 0, L_0x1200451e8;  1 drivers
v0x12bf87d60_0 .net/2s *"_ivl_2", 0 0, L_0x120045230;  1 drivers
v0x12bf87e10_0 .net/2s *"_ivl_4", 0 0, L_0x120045278;  1 drivers
v0x12bf87ed0_0 .net "a", 0 0, L_0x12bfbfce0;  alias, 1 drivers
v0x12bf87f70_0 .net8 "b", 0 0, RS_0x120013740;  alias, 3 drivers, strength-aware
v0x12bf88050_0 .net8 "o1", 0 0, L_0x12bfbe110;  1 drivers, strength-aware
v0x12bf880f0_0 .net8 "out", 0 0, RS_0x1200137a0;  alias, 3 drivers, strength-aware
S_0x12bf881c0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf87890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200452c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbe580 .functor NMOS 1, L_0x1200452c0, RS_0x1200137a0, C4<0>, C4<0>;
L_0x12bfbe670 .functor NMOS 1, L_0x12bfbe580, RS_0x1200137a0, C4<0>, C4<0>;
L_0x120045308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbe820 .functor PMOS 1, L_0x120045308, RS_0x1200137a0, C4<0>, C4<0>;
L_0x120045350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbe8b0 .functor PMOS 1, L_0x120045350, RS_0x1200137a0, C4<0>, C4<0>;
v0x12bf883e0_0 .net/2s *"_ivl_0", 0 0, L_0x1200452c0;  1 drivers
v0x12bf88490_0 .net/2s *"_ivl_2", 0 0, L_0x120045308;  1 drivers
v0x12bf88540_0 .net/2s *"_ivl_4", 0 0, L_0x120045350;  1 drivers
v0x12bf88600_0 .net8 "a", 0 0, RS_0x1200137a0;  alias, 3 drivers, strength-aware
v0x12bf886b0_0 .net8 "b", 0 0, RS_0x1200137a0;  alias, 3 drivers, strength-aware
v0x12bf887c0_0 .net8 "o1", 0 0, L_0x12bfbe580;  1 drivers, strength-aware
v0x12bf88850_0 .net8 "out", 0 0, RS_0x120013920;  alias, 3 drivers, strength-aware
S_0x12bf88bd0 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf87670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf89c60_0 .net "a", 0 0, L_0x12bfbfe50;  alias, 1 drivers
v0x12bf89d00_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x120013b60 .resolv tri, L_0x12bfbead0, L_0x12bfbebc0, L_0x12bfbecf0;
v0x12bf89d90_0 .net8 "nand_out", 0 0, RS_0x120013b60;  3 drivers, strength-aware
v0x12bf89e40_0 .net8 "out", 0 0, RS_0x120013ce0;  alias, 3 drivers, strength-aware
S_0x12bf88de0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf88bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbea20 .functor NMOS 1, L_0x120045398, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfbead0 .functor NMOS 1, L_0x12bfbea20, L_0x12bfbfe50, C4<0>, C4<0>;
L_0x1200453e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbebc0 .functor PMOS 1, L_0x1200453e0, L_0x12bfbfe50, C4<0>, C4<0>;
L_0x120045428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbecf0 .functor PMOS 1, L_0x120045428, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf89010_0 .net/2s *"_ivl_0", 0 0, L_0x120045398;  1 drivers
v0x12bf890d0_0 .net/2s *"_ivl_2", 0 0, L_0x1200453e0;  1 drivers
v0x12bf89180_0 .net/2s *"_ivl_4", 0 0, L_0x120045428;  1 drivers
v0x12bf89240_0 .net "a", 0 0, L_0x12bfbfe50;  alias, 1 drivers
v0x12bf892e0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf893b0_0 .net8 "o1", 0 0, L_0x12bfbea20;  1 drivers, strength-aware
v0x12bf89450_0 .net8 "out", 0 0, RS_0x120013b60;  alias, 3 drivers, strength-aware
S_0x12bf89520 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf88bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbedc0 .functor NMOS 1, L_0x120045470, RS_0x120013b60, C4<0>, C4<0>;
L_0x12bfbeeb0 .functor NMOS 1, L_0x12bfbedc0, RS_0x120013b60, C4<0>, C4<0>;
L_0x1200454b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbf060 .functor PMOS 1, L_0x1200454b8, RS_0x120013b60, C4<0>, C4<0>;
L_0x120045500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbf0f0 .functor PMOS 1, L_0x120045500, RS_0x120013b60, C4<0>, C4<0>;
v0x12bf89740_0 .net/2s *"_ivl_0", 0 0, L_0x120045470;  1 drivers
v0x12bf897f0_0 .net/2s *"_ivl_2", 0 0, L_0x1200454b8;  1 drivers
v0x12bf898a0_0 .net/2s *"_ivl_4", 0 0, L_0x120045500;  1 drivers
v0x12bf89960_0 .net8 "a", 0 0, RS_0x120013b60;  alias, 3 drivers, strength-aware
v0x12bf89a10_0 .net8 "b", 0 0, RS_0x120013b60;  alias, 3 drivers, strength-aware
v0x12bf89b20_0 .net8 "o1", 0 0, L_0x12bfbedc0;  1 drivers, strength-aware
v0x12bf89bb0_0 .net8 "out", 0 0, RS_0x120013ce0;  alias, 3 drivers, strength-aware
S_0x12bf89f10 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf87670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf8a850_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf8a8f0_0 .net8 "out", 0 0, RS_0x120013740;  alias, 3 drivers, strength-aware
S_0x12bf8a100 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf89f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbde50 .functor NMOS 1, L_0x120045110, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfbdee0 .functor NMOS 1, L_0x12bfbde50, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120045158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbdf50 .functor PMOS 1, L_0x120045158, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x1200451a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbe040 .functor PMOS 1, L_0x1200451a0, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf8a340_0 .net/2s *"_ivl_0", 0 0, L_0x120045110;  1 drivers
v0x12bf8a400_0 .net/2s *"_ivl_2", 0 0, L_0x120045158;  1 drivers
v0x12bf8a4b0_0 .net/2s *"_ivl_4", 0 0, L_0x1200451a0;  1 drivers
v0x12bf8a570_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf8a600_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf8a6d0_0 .net8 "o1", 0 0, L_0x12bfbde50;  1 drivers, strength-aware
v0x12bf8a770_0 .net8 "out", 0 0, RS_0x120013740;  alias, 3 drivers, strength-aware
S_0x12bf8a990 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf87670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf8c180_0 .net8 "a", 0 0, RS_0x120013920;  alias, 3 drivers, strength-aware
v0x12bf8c2a0_0 .net8 "b", 0 0, RS_0x120013ce0;  alias, 3 drivers, strength-aware
RS_0x1200140a0 .resolv tri, L_0x12bfbf310, L_0x12bfbf3c0, L_0x12bfbf510;
v0x12bf8c3b0_0 .net8 "nand_out1", 0 0, RS_0x1200140a0;  3 drivers, strength-aware
RS_0x120014220 .resolv tri, L_0x12bfbf6b0, L_0x12bfbf760, L_0x12bfbf8b0;
v0x12bf8c440_0 .net8 "nand_out2", 0 0, RS_0x120014220;  3 drivers, strength-aware
v0x12bf8c510_0 .net8 "out", 0 0, RS_0x1200143a0;  alias, 3 drivers, strength-aware
S_0x12bf8abc0 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf8a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbf260 .functor NMOS 1, L_0x120045548, RS_0x120013920, C4<0>, C4<0>;
L_0x12bfbf310 .functor NMOS 1, L_0x12bfbf260, RS_0x120013920, C4<0>, C4<0>;
L_0x120045590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbf3c0 .functor PMOS 1, L_0x120045590, RS_0x120013920, C4<0>, C4<0>;
L_0x1200455d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbf510 .functor PMOS 1, L_0x1200455d8, RS_0x120013920, C4<0>, C4<0>;
v0x12bf8adf0_0 .net/2s *"_ivl_0", 0 0, L_0x120045548;  1 drivers
v0x12bf8aeb0_0 .net/2s *"_ivl_2", 0 0, L_0x120045590;  1 drivers
v0x12bf8af60_0 .net/2s *"_ivl_4", 0 0, L_0x1200455d8;  1 drivers
v0x12bf8b020_0 .net8 "a", 0 0, RS_0x120013920;  alias, 3 drivers, strength-aware
v0x12bf8b0f0_0 .net8 "b", 0 0, RS_0x120013920;  alias, 3 drivers, strength-aware
v0x12bf8b1c0_0 .net8 "o1", 0 0, L_0x12bfbf260;  1 drivers, strength-aware
v0x12bf8b250_0 .net8 "out", 0 0, RS_0x1200140a0;  alias, 3 drivers, strength-aware
S_0x12bf8b310 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf8a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbf5c0 .functor NMOS 1, L_0x120045620, RS_0x120013ce0, C4<0>, C4<0>;
L_0x12bfbf6b0 .functor NMOS 1, L_0x12bfbf5c0, RS_0x120013ce0, C4<0>, C4<0>;
L_0x120045668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbf760 .functor PMOS 1, L_0x120045668, RS_0x120013ce0, C4<0>, C4<0>;
L_0x1200456b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbf8b0 .functor PMOS 1, L_0x1200456b0, RS_0x120013ce0, C4<0>, C4<0>;
v0x12bf8b530_0 .net/2s *"_ivl_0", 0 0, L_0x120045620;  1 drivers
v0x12bf8b5e0_0 .net/2s *"_ivl_2", 0 0, L_0x120045668;  1 drivers
v0x12bf8b690_0 .net/2s *"_ivl_4", 0 0, L_0x1200456b0;  1 drivers
v0x12bf8b750_0 .net8 "a", 0 0, RS_0x120013ce0;  alias, 3 drivers, strength-aware
v0x12bf8b820_0 .net8 "b", 0 0, RS_0x120013ce0;  alias, 3 drivers, strength-aware
v0x12bf8b8f0_0 .net8 "o1", 0 0, L_0x12bfbf5c0;  1 drivers, strength-aware
v0x12bf8b980_0 .net8 "out", 0 0, RS_0x120014220;  alias, 3 drivers, strength-aware
S_0x12bf8ba40 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf8a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200456f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbf960 .functor NMOS 1, L_0x1200456f8, RS_0x120014220, C4<0>, C4<0>;
L_0x12bfbfa50 .functor NMOS 1, L_0x12bfbf960, RS_0x1200140a0, C4<0>, C4<0>;
L_0x120045740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbfb00 .functor PMOS 1, L_0x120045740, RS_0x1200140a0, C4<0>, C4<0>;
L_0x120045788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbfc30 .functor PMOS 1, L_0x120045788, RS_0x120014220, C4<0>, C4<0>;
v0x12bf8bc70_0 .net/2s *"_ivl_0", 0 0, L_0x1200456f8;  1 drivers
v0x12bf8bd20_0 .net/2s *"_ivl_2", 0 0, L_0x120045740;  1 drivers
v0x12bf8bdd0_0 .net/2s *"_ivl_4", 0 0, L_0x120045788;  1 drivers
v0x12bf8be90_0 .net8 "a", 0 0, RS_0x1200140a0;  alias, 3 drivers, strength-aware
v0x12bf8bf40_0 .net8 "b", 0 0, RS_0x120014220;  alias, 3 drivers, strength-aware
v0x12bf8c010_0 .net8 "o1", 0 0, L_0x12bfbf960;  1 drivers, strength-aware
v0x12bf8c0a0_0 .net8 "out", 0 0, RS_0x1200143a0;  alias, 3 drivers, strength-aware
S_0x12bf8cb10 .scope module, "mux13" "Mux" 3 27, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf91a80_0 .net "a", 0 0, L_0x12bfc1d60;  1 drivers
v0x12bf91b50_0 .net "b", 0 0, L_0x12bfc1ee0;  1 drivers
RS_0x120014670 .resolv tri, L_0x12bfbff80, L_0x12bfbfff0, L_0x12bfc00c0;
v0x12bf91c20_0 .net8 "nsel", 0 0, RS_0x120014670;  3 drivers, strength-aware
v0x12bf91d30_0 .net8 "out", 0 0, RS_0x1200152d0;  3 drivers, strength-aware
RS_0x120014850 .resolv tri, L_0x12bfc06f0, L_0x12bfc08a0, L_0x12bfc0930;
v0x12bf91dc0_0 .net8 "out1", 0 0, RS_0x120014850;  3 drivers, strength-aware
RS_0x120014c10 .resolv tri, L_0x12bfc0f30, L_0x12bfc10e0, L_0x12bfc1170;
v0x12bf91e90_0 .net8 "out2", 0 0, RS_0x120014c10;  3 drivers, strength-aware
v0x12bf91f20_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf8cd30 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf8cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf8dda0_0 .net "a", 0 0, L_0x12bfc1d60;  alias, 1 drivers
v0x12bf8de40_0 .net8 "b", 0 0, RS_0x120014670;  alias, 3 drivers, strength-aware
RS_0x1200146d0 .resolv tri, L_0x12bf91cb0, L_0x12bfc0400, L_0x12bfc0530;
v0x12bf8def0_0 .net8 "nand_out", 0 0, RS_0x1200146d0;  3 drivers, strength-aware
v0x12bf8dfa0_0 .net8 "out", 0 0, RS_0x120014850;  alias, 3 drivers, strength-aware
S_0x12bf8cf40 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf8cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200458a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc0190 .functor NMOS 1, L_0x1200458a8, RS_0x120014670, C4<0>, C4<0>;
L_0x12bf91cb0 .functor NMOS 1, L_0x12bfc0190, L_0x12bfc1d60, C4<0>, C4<0>;
L_0x1200458f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc0400 .functor PMOS 1, L_0x1200458f0, L_0x12bfc1d60, C4<0>, C4<0>;
L_0x120045938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc0530 .functor PMOS 1, L_0x120045938, RS_0x120014670, C4<0>, C4<0>;
v0x12bf8d150_0 .net/2s *"_ivl_0", 0 0, L_0x1200458a8;  1 drivers
v0x12bf8d200_0 .net/2s *"_ivl_2", 0 0, L_0x1200458f0;  1 drivers
v0x12bf8d2b0_0 .net/2s *"_ivl_4", 0 0, L_0x120045938;  1 drivers
v0x12bf8d370_0 .net "a", 0 0, L_0x12bfc1d60;  alias, 1 drivers
v0x12bf8d410_0 .net8 "b", 0 0, RS_0x120014670;  alias, 3 drivers, strength-aware
v0x12bf8d4f0_0 .net8 "o1", 0 0, L_0x12bfc0190;  1 drivers, strength-aware
v0x12bf8d590_0 .net8 "out", 0 0, RS_0x1200146d0;  alias, 3 drivers, strength-aware
S_0x12bf8d660 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf8cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc0600 .functor NMOS 1, L_0x120045980, RS_0x1200146d0, C4<0>, C4<0>;
L_0x12bfc06f0 .functor NMOS 1, L_0x12bfc0600, RS_0x1200146d0, C4<0>, C4<0>;
L_0x1200459c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc08a0 .functor PMOS 1, L_0x1200459c8, RS_0x1200146d0, C4<0>, C4<0>;
L_0x120045a10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc0930 .functor PMOS 1, L_0x120045a10, RS_0x1200146d0, C4<0>, C4<0>;
v0x12bf8d880_0 .net/2s *"_ivl_0", 0 0, L_0x120045980;  1 drivers
v0x12bf8d930_0 .net/2s *"_ivl_2", 0 0, L_0x1200459c8;  1 drivers
v0x12bf8d9e0_0 .net/2s *"_ivl_4", 0 0, L_0x120045a10;  1 drivers
v0x12bf8daa0_0 .net8 "a", 0 0, RS_0x1200146d0;  alias, 3 drivers, strength-aware
v0x12bf8db50_0 .net8 "b", 0 0, RS_0x1200146d0;  alias, 3 drivers, strength-aware
v0x12bf8dc60_0 .net8 "o1", 0 0, L_0x12bfc0600;  1 drivers, strength-aware
v0x12bf8dcf0_0 .net8 "out", 0 0, RS_0x120014850;  alias, 3 drivers, strength-aware
S_0x12bf8e070 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf8cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf8f100_0 .net "a", 0 0, L_0x12bfc1ee0;  alias, 1 drivers
v0x12bf8f1a0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x120014a90 .resolv tri, L_0x12bfc0b50, L_0x12bfc0c40, L_0x12bfc0d70;
v0x12bf8f230_0 .net8 "nand_out", 0 0, RS_0x120014a90;  3 drivers, strength-aware
v0x12bf8f2e0_0 .net8 "out", 0 0, RS_0x120014c10;  alias, 3 drivers, strength-aware
S_0x12bf8e280 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf8e070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045a58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc0aa0 .functor NMOS 1, L_0x120045a58, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfc0b50 .functor NMOS 1, L_0x12bfc0aa0, L_0x12bfc1ee0, C4<0>, C4<0>;
L_0x120045aa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc0c40 .functor PMOS 1, L_0x120045aa0, L_0x12bfc1ee0, C4<0>, C4<0>;
L_0x120045ae8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc0d70 .functor PMOS 1, L_0x120045ae8, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf8e4b0_0 .net/2s *"_ivl_0", 0 0, L_0x120045a58;  1 drivers
v0x12bf8e570_0 .net/2s *"_ivl_2", 0 0, L_0x120045aa0;  1 drivers
v0x12bf8e620_0 .net/2s *"_ivl_4", 0 0, L_0x120045ae8;  1 drivers
v0x12bf8e6e0_0 .net "a", 0 0, L_0x12bfc1ee0;  alias, 1 drivers
v0x12bf8e780_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf8e850_0 .net8 "o1", 0 0, L_0x12bfc0aa0;  1 drivers, strength-aware
v0x12bf8e8f0_0 .net8 "out", 0 0, RS_0x120014a90;  alias, 3 drivers, strength-aware
S_0x12bf8e9c0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf8e070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045b30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc0e40 .functor NMOS 1, L_0x120045b30, RS_0x120014a90, C4<0>, C4<0>;
L_0x12bfc0f30 .functor NMOS 1, L_0x12bfc0e40, RS_0x120014a90, C4<0>, C4<0>;
L_0x120045b78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc10e0 .functor PMOS 1, L_0x120045b78, RS_0x120014a90, C4<0>, C4<0>;
L_0x120045bc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc1170 .functor PMOS 1, L_0x120045bc0, RS_0x120014a90, C4<0>, C4<0>;
v0x12bf8ebe0_0 .net/2s *"_ivl_0", 0 0, L_0x120045b30;  1 drivers
v0x12bf8ec90_0 .net/2s *"_ivl_2", 0 0, L_0x120045b78;  1 drivers
v0x12bf8ed40_0 .net/2s *"_ivl_4", 0 0, L_0x120045bc0;  1 drivers
v0x12bf8ee00_0 .net8 "a", 0 0, RS_0x120014a90;  alias, 3 drivers, strength-aware
v0x12bf8eeb0_0 .net8 "b", 0 0, RS_0x120014a90;  alias, 3 drivers, strength-aware
v0x12bf8efc0_0 .net8 "o1", 0 0, L_0x12bfc0e40;  1 drivers, strength-aware
v0x12bf8f050_0 .net8 "out", 0 0, RS_0x120014c10;  alias, 3 drivers, strength-aware
S_0x12bf8f3b0 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf8cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf8fcf0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf8fd90_0 .net8 "out", 0 0, RS_0x120014670;  alias, 3 drivers, strength-aware
S_0x12bf8f5a0 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf8f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200457d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfbfef0 .functor NMOS 1, L_0x1200457d0, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfbff80 .functor NMOS 1, L_0x12bfbfef0, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120045818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfbfff0 .functor PMOS 1, L_0x120045818, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120045860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc00c0 .functor PMOS 1, L_0x120045860, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf8f7e0_0 .net/2s *"_ivl_0", 0 0, L_0x1200457d0;  1 drivers
v0x12bf8f8a0_0 .net/2s *"_ivl_2", 0 0, L_0x120045818;  1 drivers
v0x12bf8f950_0 .net/2s *"_ivl_4", 0 0, L_0x120045860;  1 drivers
v0x12bf8fa10_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf8faa0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf8fb70_0 .net8 "o1", 0 0, L_0x12bfbfef0;  1 drivers, strength-aware
v0x12bf8fc10_0 .net8 "out", 0 0, RS_0x120014670;  alias, 3 drivers, strength-aware
S_0x12bf8fe30 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf8cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf91620_0 .net8 "a", 0 0, RS_0x120014850;  alias, 3 drivers, strength-aware
v0x12bf91740_0 .net8 "b", 0 0, RS_0x120014c10;  alias, 3 drivers, strength-aware
RS_0x120014fd0 .resolv tri, L_0x12bfc1390, L_0x12bfc1440, L_0x12bfc1590;
v0x12bf91850_0 .net8 "nand_out1", 0 0, RS_0x120014fd0;  3 drivers, strength-aware
RS_0x120015150 .resolv tri, L_0x12bfc1730, L_0x12bfc17e0, L_0x12bfc1930;
v0x12bf918e0_0 .net8 "nand_out2", 0 0, RS_0x120015150;  3 drivers, strength-aware
v0x12bf919b0_0 .net8 "out", 0 0, RS_0x1200152d0;  alias, 3 drivers, strength-aware
S_0x12bf90060 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf8fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045c08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc12e0 .functor NMOS 1, L_0x120045c08, RS_0x120014850, C4<0>, C4<0>;
L_0x12bfc1390 .functor NMOS 1, L_0x12bfc12e0, RS_0x120014850, C4<0>, C4<0>;
L_0x120045c50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc1440 .functor PMOS 1, L_0x120045c50, RS_0x120014850, C4<0>, C4<0>;
L_0x120045c98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc1590 .functor PMOS 1, L_0x120045c98, RS_0x120014850, C4<0>, C4<0>;
v0x12bf90290_0 .net/2s *"_ivl_0", 0 0, L_0x120045c08;  1 drivers
v0x12bf90350_0 .net/2s *"_ivl_2", 0 0, L_0x120045c50;  1 drivers
v0x12bf90400_0 .net/2s *"_ivl_4", 0 0, L_0x120045c98;  1 drivers
v0x12bf904c0_0 .net8 "a", 0 0, RS_0x120014850;  alias, 3 drivers, strength-aware
v0x12bf90590_0 .net8 "b", 0 0, RS_0x120014850;  alias, 3 drivers, strength-aware
v0x12bf90660_0 .net8 "o1", 0 0, L_0x12bfc12e0;  1 drivers, strength-aware
v0x12bf906f0_0 .net8 "out", 0 0, RS_0x120014fd0;  alias, 3 drivers, strength-aware
S_0x12bf907b0 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf8fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc1640 .functor NMOS 1, L_0x120045ce0, RS_0x120014c10, C4<0>, C4<0>;
L_0x12bfc1730 .functor NMOS 1, L_0x12bfc1640, RS_0x120014c10, C4<0>, C4<0>;
L_0x120045d28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc17e0 .functor PMOS 1, L_0x120045d28, RS_0x120014c10, C4<0>, C4<0>;
L_0x120045d70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc1930 .functor PMOS 1, L_0x120045d70, RS_0x120014c10, C4<0>, C4<0>;
v0x12bf909d0_0 .net/2s *"_ivl_0", 0 0, L_0x120045ce0;  1 drivers
v0x12bf90a80_0 .net/2s *"_ivl_2", 0 0, L_0x120045d28;  1 drivers
v0x12bf90b30_0 .net/2s *"_ivl_4", 0 0, L_0x120045d70;  1 drivers
v0x12bf90bf0_0 .net8 "a", 0 0, RS_0x120014c10;  alias, 3 drivers, strength-aware
v0x12bf90cc0_0 .net8 "b", 0 0, RS_0x120014c10;  alias, 3 drivers, strength-aware
v0x12bf90d90_0 .net8 "o1", 0 0, L_0x12bfc1640;  1 drivers, strength-aware
v0x12bf90e20_0 .net8 "out", 0 0, RS_0x120015150;  alias, 3 drivers, strength-aware
S_0x12bf90ee0 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf8fe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc19e0 .functor NMOS 1, L_0x120045db8, RS_0x120015150, C4<0>, C4<0>;
L_0x12bfc1ad0 .functor NMOS 1, L_0x12bfc19e0, RS_0x120014fd0, C4<0>, C4<0>;
L_0x120045e00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc1b80 .functor PMOS 1, L_0x120045e00, RS_0x120014fd0, C4<0>, C4<0>;
L_0x120045e48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc1cb0 .functor PMOS 1, L_0x120045e48, RS_0x120015150, C4<0>, C4<0>;
v0x12bf91110_0 .net/2s *"_ivl_0", 0 0, L_0x120045db8;  1 drivers
v0x12bf911c0_0 .net/2s *"_ivl_2", 0 0, L_0x120045e00;  1 drivers
v0x12bf91270_0 .net/2s *"_ivl_4", 0 0, L_0x120045e48;  1 drivers
v0x12bf91330_0 .net8 "a", 0 0, RS_0x120014fd0;  alias, 3 drivers, strength-aware
v0x12bf913e0_0 .net8 "b", 0 0, RS_0x120015150;  alias, 3 drivers, strength-aware
v0x12bf914b0_0 .net8 "o1", 0 0, L_0x12bfc19e0;  1 drivers, strength-aware
v0x12bf91540_0 .net8 "out", 0 0, RS_0x1200152d0;  alias, 3 drivers, strength-aware
S_0x12bf91fb0 .scope module, "mux14" "Mux" 3 28, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf96f20_0 .net "a", 0 0, L_0x12bfc3de0;  1 drivers
v0x12bf96ff0_0 .net "b", 0 0, L_0x12bfc4080;  1 drivers
RS_0x1200155a0 .resolv tri, L_0x12bfbfde0, L_0x12bfc2050, L_0x12bfc2140;
v0x12bf970c0_0 .net8 "nsel", 0 0, RS_0x1200155a0;  3 drivers, strength-aware
v0x12bf971d0_0 .net8 "out", 0 0, RS_0x120016200;  3 drivers, strength-aware
RS_0x120015780 .resolv tri, L_0x12bfc2770, L_0x12bfc2920, L_0x12bfc29b0;
v0x12bf97260_0 .net8 "out1", 0 0, RS_0x120015780;  3 drivers, strength-aware
RS_0x120015b40 .resolv tri, L_0x12bfc2fb0, L_0x12bfc3160, L_0x12bfc31f0;
v0x12bf97330_0 .net8 "out2", 0 0, RS_0x120015b40;  3 drivers, strength-aware
v0x12bf973c0_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf921d0 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf91fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf93240_0 .net "a", 0 0, L_0x12bfc3de0;  alias, 1 drivers
v0x12bf932e0_0 .net8 "b", 0 0, RS_0x1200155a0;  alias, 3 drivers, strength-aware
RS_0x120015600 .resolv tri, L_0x12bf97150, L_0x12bfc2480, L_0x12bfc25b0;
v0x12bf93390_0 .net8 "nand_out", 0 0, RS_0x120015600;  3 drivers, strength-aware
v0x12bf93440_0 .net8 "out", 0 0, RS_0x120015780;  alias, 3 drivers, strength-aware
S_0x12bf923e0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf921d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045f68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc2210 .functor NMOS 1, L_0x120045f68, RS_0x1200155a0, C4<0>, C4<0>;
L_0x12bf97150 .functor NMOS 1, L_0x12bfc2210, L_0x12bfc3de0, C4<0>, C4<0>;
L_0x120045fb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc2480 .functor PMOS 1, L_0x120045fb0, L_0x12bfc3de0, C4<0>, C4<0>;
L_0x120045ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc25b0 .functor PMOS 1, L_0x120045ff8, RS_0x1200155a0, C4<0>, C4<0>;
v0x12bf925f0_0 .net/2s *"_ivl_0", 0 0, L_0x120045f68;  1 drivers
v0x12bf926a0_0 .net/2s *"_ivl_2", 0 0, L_0x120045fb0;  1 drivers
v0x12bf92750_0 .net/2s *"_ivl_4", 0 0, L_0x120045ff8;  1 drivers
v0x12bf92810_0 .net "a", 0 0, L_0x12bfc3de0;  alias, 1 drivers
v0x12bf928b0_0 .net8 "b", 0 0, RS_0x1200155a0;  alias, 3 drivers, strength-aware
v0x12bf92990_0 .net8 "o1", 0 0, L_0x12bfc2210;  1 drivers, strength-aware
v0x12bf92a30_0 .net8 "out", 0 0, RS_0x120015600;  alias, 3 drivers, strength-aware
S_0x12bf92b00 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf921d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc2680 .functor NMOS 1, L_0x120046040, RS_0x120015600, C4<0>, C4<0>;
L_0x12bfc2770 .functor NMOS 1, L_0x12bfc2680, RS_0x120015600, C4<0>, C4<0>;
L_0x120046088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc2920 .functor PMOS 1, L_0x120046088, RS_0x120015600, C4<0>, C4<0>;
L_0x1200460d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc29b0 .functor PMOS 1, L_0x1200460d0, RS_0x120015600, C4<0>, C4<0>;
v0x12bf92d20_0 .net/2s *"_ivl_0", 0 0, L_0x120046040;  1 drivers
v0x12bf92dd0_0 .net/2s *"_ivl_2", 0 0, L_0x120046088;  1 drivers
v0x12bf92e80_0 .net/2s *"_ivl_4", 0 0, L_0x1200460d0;  1 drivers
v0x12bf92f40_0 .net8 "a", 0 0, RS_0x120015600;  alias, 3 drivers, strength-aware
v0x12bf92ff0_0 .net8 "b", 0 0, RS_0x120015600;  alias, 3 drivers, strength-aware
v0x12bf93100_0 .net8 "o1", 0 0, L_0x12bfc2680;  1 drivers, strength-aware
v0x12bf93190_0 .net8 "out", 0 0, RS_0x120015780;  alias, 3 drivers, strength-aware
S_0x12bf93510 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf91fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf945a0_0 .net "a", 0 0, L_0x12bfc4080;  alias, 1 drivers
v0x12bf94640_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x1200159c0 .resolv tri, L_0x12bfc2bd0, L_0x12bfc2cc0, L_0x12bfc2df0;
v0x12bf946d0_0 .net8 "nand_out", 0 0, RS_0x1200159c0;  3 drivers, strength-aware
v0x12bf94780_0 .net8 "out", 0 0, RS_0x120015b40;  alias, 3 drivers, strength-aware
S_0x12bf93720 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf93510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc2b20 .functor NMOS 1, L_0x120046118, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfc2bd0 .functor NMOS 1, L_0x12bfc2b20, L_0x12bfc4080, C4<0>, C4<0>;
L_0x120046160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc2cc0 .functor PMOS 1, L_0x120046160, L_0x12bfc4080, C4<0>, C4<0>;
L_0x1200461a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc2df0 .functor PMOS 1, L_0x1200461a8, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf93950_0 .net/2s *"_ivl_0", 0 0, L_0x120046118;  1 drivers
v0x12bf93a10_0 .net/2s *"_ivl_2", 0 0, L_0x120046160;  1 drivers
v0x12bf93ac0_0 .net/2s *"_ivl_4", 0 0, L_0x1200461a8;  1 drivers
v0x12bf93b80_0 .net "a", 0 0, L_0x12bfc4080;  alias, 1 drivers
v0x12bf93c20_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf93cf0_0 .net8 "o1", 0 0, L_0x12bfc2b20;  1 drivers, strength-aware
v0x12bf93d90_0 .net8 "out", 0 0, RS_0x1200159c0;  alias, 3 drivers, strength-aware
S_0x12bf93e60 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf93510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200461f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc2ec0 .functor NMOS 1, L_0x1200461f0, RS_0x1200159c0, C4<0>, C4<0>;
L_0x12bfc2fb0 .functor NMOS 1, L_0x12bfc2ec0, RS_0x1200159c0, C4<0>, C4<0>;
L_0x120046238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc3160 .functor PMOS 1, L_0x120046238, RS_0x1200159c0, C4<0>, C4<0>;
L_0x120046280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc31f0 .functor PMOS 1, L_0x120046280, RS_0x1200159c0, C4<0>, C4<0>;
v0x12bf94080_0 .net/2s *"_ivl_0", 0 0, L_0x1200461f0;  1 drivers
v0x12bf94130_0 .net/2s *"_ivl_2", 0 0, L_0x120046238;  1 drivers
v0x12bf941e0_0 .net/2s *"_ivl_4", 0 0, L_0x120046280;  1 drivers
v0x12bf942a0_0 .net8 "a", 0 0, RS_0x1200159c0;  alias, 3 drivers, strength-aware
v0x12bf94350_0 .net8 "b", 0 0, RS_0x1200159c0;  alias, 3 drivers, strength-aware
v0x12bf94460_0 .net8 "o1", 0 0, L_0x12bfc2ec0;  1 drivers, strength-aware
v0x12bf944f0_0 .net8 "out", 0 0, RS_0x120015b40;  alias, 3 drivers, strength-aware
S_0x12bf94850 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf91fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf95190_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf95230_0 .net8 "out", 0 0, RS_0x1200155a0;  alias, 3 drivers, strength-aware
S_0x12bf94a40 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf94850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120045e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc1f80 .functor NMOS 1, L_0x120045e90, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfbfde0 .functor NMOS 1, L_0x12bfc1f80, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120045ed8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc2050 .functor PMOS 1, L_0x120045ed8, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120045f20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc2140 .functor PMOS 1, L_0x120045f20, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf94c80_0 .net/2s *"_ivl_0", 0 0, L_0x120045e90;  1 drivers
v0x12bf94d40_0 .net/2s *"_ivl_2", 0 0, L_0x120045ed8;  1 drivers
v0x12bf94df0_0 .net/2s *"_ivl_4", 0 0, L_0x120045f20;  1 drivers
v0x12bf94eb0_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf94f40_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf95010_0 .net8 "o1", 0 0, L_0x12bfc1f80;  1 drivers, strength-aware
v0x12bf950b0_0 .net8 "out", 0 0, RS_0x1200155a0;  alias, 3 drivers, strength-aware
S_0x12bf952d0 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf91fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf96ac0_0 .net8 "a", 0 0, RS_0x120015780;  alias, 3 drivers, strength-aware
v0x12bf96be0_0 .net8 "b", 0 0, RS_0x120015b40;  alias, 3 drivers, strength-aware
RS_0x120015f00 .resolv tri, L_0x12bfc3410, L_0x12bfc34c0, L_0x12bfc3610;
v0x12bf96cf0_0 .net8 "nand_out1", 0 0, RS_0x120015f00;  3 drivers, strength-aware
RS_0x120016080 .resolv tri, L_0x12bfc37b0, L_0x12bfc3860, L_0x12bfc39b0;
v0x12bf96d80_0 .net8 "nand_out2", 0 0, RS_0x120016080;  3 drivers, strength-aware
v0x12bf96e50_0 .net8 "out", 0 0, RS_0x120016200;  alias, 3 drivers, strength-aware
S_0x12bf95500 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf952d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200462c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc3360 .functor NMOS 1, L_0x1200462c8, RS_0x120015780, C4<0>, C4<0>;
L_0x12bfc3410 .functor NMOS 1, L_0x12bfc3360, RS_0x120015780, C4<0>, C4<0>;
L_0x120046310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc34c0 .functor PMOS 1, L_0x120046310, RS_0x120015780, C4<0>, C4<0>;
L_0x120046358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc3610 .functor PMOS 1, L_0x120046358, RS_0x120015780, C4<0>, C4<0>;
v0x12bf95730_0 .net/2s *"_ivl_0", 0 0, L_0x1200462c8;  1 drivers
v0x12bf957f0_0 .net/2s *"_ivl_2", 0 0, L_0x120046310;  1 drivers
v0x12bf958a0_0 .net/2s *"_ivl_4", 0 0, L_0x120046358;  1 drivers
v0x12bf95960_0 .net8 "a", 0 0, RS_0x120015780;  alias, 3 drivers, strength-aware
v0x12bf95a30_0 .net8 "b", 0 0, RS_0x120015780;  alias, 3 drivers, strength-aware
v0x12bf95b00_0 .net8 "o1", 0 0, L_0x12bfc3360;  1 drivers, strength-aware
v0x12bf95b90_0 .net8 "out", 0 0, RS_0x120015f00;  alias, 3 drivers, strength-aware
S_0x12bf95c50 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf952d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200463a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc36c0 .functor NMOS 1, L_0x1200463a0, RS_0x120015b40, C4<0>, C4<0>;
L_0x12bfc37b0 .functor NMOS 1, L_0x12bfc36c0, RS_0x120015b40, C4<0>, C4<0>;
L_0x1200463e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc3860 .functor PMOS 1, L_0x1200463e8, RS_0x120015b40, C4<0>, C4<0>;
L_0x120046430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc39b0 .functor PMOS 1, L_0x120046430, RS_0x120015b40, C4<0>, C4<0>;
v0x12bf95e70_0 .net/2s *"_ivl_0", 0 0, L_0x1200463a0;  1 drivers
v0x12bf95f20_0 .net/2s *"_ivl_2", 0 0, L_0x1200463e8;  1 drivers
v0x12bf95fd0_0 .net/2s *"_ivl_4", 0 0, L_0x120046430;  1 drivers
v0x12bf96090_0 .net8 "a", 0 0, RS_0x120015b40;  alias, 3 drivers, strength-aware
v0x12bf96160_0 .net8 "b", 0 0, RS_0x120015b40;  alias, 3 drivers, strength-aware
v0x12bf96230_0 .net8 "o1", 0 0, L_0x12bfc36c0;  1 drivers, strength-aware
v0x12bf962c0_0 .net8 "out", 0 0, RS_0x120016080;  alias, 3 drivers, strength-aware
S_0x12bf96380 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf952d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc3a60 .functor NMOS 1, L_0x120046478, RS_0x120016080, C4<0>, C4<0>;
L_0x12bfc3b50 .functor NMOS 1, L_0x12bfc3a60, RS_0x120015f00, C4<0>, C4<0>;
L_0x1200464c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc3c00 .functor PMOS 1, L_0x1200464c0, RS_0x120015f00, C4<0>, C4<0>;
L_0x120046508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc3d30 .functor PMOS 1, L_0x120046508, RS_0x120016080, C4<0>, C4<0>;
v0x12bf965b0_0 .net/2s *"_ivl_0", 0 0, L_0x120046478;  1 drivers
v0x12bf96660_0 .net/2s *"_ivl_2", 0 0, L_0x1200464c0;  1 drivers
v0x12bf96710_0 .net/2s *"_ivl_4", 0 0, L_0x120046508;  1 drivers
v0x12bf967d0_0 .net8 "a", 0 0, RS_0x120015f00;  alias, 3 drivers, strength-aware
v0x12bf96880_0 .net8 "b", 0 0, RS_0x120016080;  alias, 3 drivers, strength-aware
v0x12bf96950_0 .net8 "o1", 0 0, L_0x12bfc3a60;  1 drivers, strength-aware
v0x12bf969e0_0 .net8 "out", 0 0, RS_0x120016200;  alias, 3 drivers, strength-aware
S_0x12bf97450 .scope module, "mux15" "Mux" 3 29, 4 7 0, S_0x12bf09340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0x12bf9c3c0_0 .net "a", 0 0, L_0x12bfc6090;  1 drivers
v0x12bf9c490_0 .net "b", 0 0, L_0x12bfc6130;  1 drivers
RS_0x1200164d0 .resolv tri, L_0x12bfc1e00, L_0x12bfc4320, L_0x12bfc43f0;
v0x12bf9c560_0 .net8 "nsel", 0 0, RS_0x1200164d0;  3 drivers, strength-aware
v0x12bf9c670_0 .net8 "out", 0 0, RS_0x120017130;  3 drivers, strength-aware
RS_0x1200166b0 .resolv tri, L_0x12bfc4a20, L_0x12bfc4bd0, L_0x12bfc4c60;
v0x12bf9c700_0 .net8 "out1", 0 0, RS_0x1200166b0;  3 drivers, strength-aware
RS_0x120016a70 .resolv tri, L_0x12bfc5260, L_0x12bfc5410, L_0x12bfc54a0;
v0x12bf9c7d0_0 .net8 "out2", 0 0, RS_0x120016a70;  3 drivers, strength-aware
v0x12bf9c860_0 .net "sel", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
S_0x12bf97670 .scope module, "and1" "And" 4 10, 5 6 0, S_0x12bf97450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf986e0_0 .net "a", 0 0, L_0x12bfc6090;  alias, 1 drivers
v0x12bf98780_0 .net8 "b", 0 0, RS_0x1200164d0;  alias, 3 drivers, strength-aware
RS_0x120016530 .resolv tri, L_0x12bf9c5f0, L_0x12bfc4730, L_0x12bfc4860;
v0x12bf98830_0 .net8 "nand_out", 0 0, RS_0x120016530;  3 drivers, strength-aware
v0x12bf988e0_0 .net8 "out", 0 0, RS_0x1200166b0;  alias, 3 drivers, strength-aware
S_0x12bf97880 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf97670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc44c0 .functor NMOS 1, L_0x120046628, RS_0x1200164d0, C4<0>, C4<0>;
L_0x12bf9c5f0 .functor NMOS 1, L_0x12bfc44c0, L_0x12bfc6090, C4<0>, C4<0>;
L_0x120046670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc4730 .functor PMOS 1, L_0x120046670, L_0x12bfc6090, C4<0>, C4<0>;
L_0x1200466b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc4860 .functor PMOS 1, L_0x1200466b8, RS_0x1200164d0, C4<0>, C4<0>;
v0x12bf97a90_0 .net/2s *"_ivl_0", 0 0, L_0x120046628;  1 drivers
v0x12bf97b40_0 .net/2s *"_ivl_2", 0 0, L_0x120046670;  1 drivers
v0x12bf97bf0_0 .net/2s *"_ivl_4", 0 0, L_0x1200466b8;  1 drivers
v0x12bf97cb0_0 .net "a", 0 0, L_0x12bfc6090;  alias, 1 drivers
v0x12bf97d50_0 .net8 "b", 0 0, RS_0x1200164d0;  alias, 3 drivers, strength-aware
v0x12bf97e30_0 .net8 "o1", 0 0, L_0x12bfc44c0;  1 drivers, strength-aware
v0x12bf97ed0_0 .net8 "out", 0 0, RS_0x120016530;  alias, 3 drivers, strength-aware
S_0x12bf97fa0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf97670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc4930 .functor NMOS 1, L_0x120046700, RS_0x120016530, C4<0>, C4<0>;
L_0x12bfc4a20 .functor NMOS 1, L_0x12bfc4930, RS_0x120016530, C4<0>, C4<0>;
L_0x120046748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc4bd0 .functor PMOS 1, L_0x120046748, RS_0x120016530, C4<0>, C4<0>;
L_0x120046790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc4c60 .functor PMOS 1, L_0x120046790, RS_0x120016530, C4<0>, C4<0>;
v0x12bf981c0_0 .net/2s *"_ivl_0", 0 0, L_0x120046700;  1 drivers
v0x12bf98270_0 .net/2s *"_ivl_2", 0 0, L_0x120046748;  1 drivers
v0x12bf98320_0 .net/2s *"_ivl_4", 0 0, L_0x120046790;  1 drivers
v0x12bf983e0_0 .net8 "a", 0 0, RS_0x120016530;  alias, 3 drivers, strength-aware
v0x12bf98490_0 .net8 "b", 0 0, RS_0x120016530;  alias, 3 drivers, strength-aware
v0x12bf985a0_0 .net8 "o1", 0 0, L_0x12bfc4930;  1 drivers, strength-aware
v0x12bf98630_0 .net8 "out", 0 0, RS_0x1200166b0;  alias, 3 drivers, strength-aware
S_0x12bf989b0 .scope module, "and2" "And" 4 11, 5 6 0, S_0x12bf97450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf99a40_0 .net "a", 0 0, L_0x12bfc6130;  alias, 1 drivers
v0x12bf99ae0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
RS_0x1200168f0 .resolv tri, L_0x12bfc4e80, L_0x12bfc4f70, L_0x12bfc50a0;
v0x12bf99b70_0 .net8 "nand_out", 0 0, RS_0x1200168f0;  3 drivers, strength-aware
v0x12bf99c20_0 .net8 "out", 0 0, RS_0x120016a70;  alias, 3 drivers, strength-aware
S_0x12bf98bc0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf989b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200467d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc4dd0 .functor NMOS 1, L_0x1200467d8, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfc4e80 .functor NMOS 1, L_0x12bfc4dd0, L_0x12bfc6130, C4<0>, C4<0>;
L_0x120046820 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc4f70 .functor PMOS 1, L_0x120046820, L_0x12bfc6130, C4<0>, C4<0>;
L_0x120046868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc50a0 .functor PMOS 1, L_0x120046868, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf98df0_0 .net/2s *"_ivl_0", 0 0, L_0x1200467d8;  1 drivers
v0x12bf98eb0_0 .net/2s *"_ivl_2", 0 0, L_0x120046820;  1 drivers
v0x12bf98f60_0 .net/2s *"_ivl_4", 0 0, L_0x120046868;  1 drivers
v0x12bf99020_0 .net "a", 0 0, L_0x12bfc6130;  alias, 1 drivers
v0x12bf990c0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf99190_0 .net8 "o1", 0 0, L_0x12bfc4dd0;  1 drivers, strength-aware
v0x12bf99230_0 .net8 "out", 0 0, RS_0x1200168f0;  alias, 3 drivers, strength-aware
S_0x12bf99300 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf989b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200468b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc5170 .functor NMOS 1, L_0x1200468b0, RS_0x1200168f0, C4<0>, C4<0>;
L_0x12bfc5260 .functor NMOS 1, L_0x12bfc5170, RS_0x1200168f0, C4<0>, C4<0>;
L_0x1200468f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc5410 .functor PMOS 1, L_0x1200468f8, RS_0x1200168f0, C4<0>, C4<0>;
L_0x120046940 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc54a0 .functor PMOS 1, L_0x120046940, RS_0x1200168f0, C4<0>, C4<0>;
v0x12bf99520_0 .net/2s *"_ivl_0", 0 0, L_0x1200468b0;  1 drivers
v0x12bf995d0_0 .net/2s *"_ivl_2", 0 0, L_0x1200468f8;  1 drivers
v0x12bf99680_0 .net/2s *"_ivl_4", 0 0, L_0x120046940;  1 drivers
v0x12bf99740_0 .net8 "a", 0 0, RS_0x1200168f0;  alias, 3 drivers, strength-aware
v0x12bf997f0_0 .net8 "b", 0 0, RS_0x1200168f0;  alias, 3 drivers, strength-aware
v0x12bf99900_0 .net8 "o1", 0 0, L_0x12bfc5170;  1 drivers, strength-aware
v0x12bf99990_0 .net8 "out", 0 0, RS_0x120016a70;  alias, 3 drivers, strength-aware
S_0x12bf99cf0 .scope module, "not_sel" "Not" 4 9, 5 19 0, S_0x12bf97450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf9a630_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf9a6d0_0 .net8 "out", 0 0, RS_0x1200164d0;  alias, 3 drivers, strength-aware
S_0x12bf99ee0 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf99cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb3b60 .functor NMOS 1, L_0x120046550, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x12bfc1e00 .functor NMOS 1, L_0x12bfb3b60, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x120046598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc4320 .functor PMOS 1, L_0x120046598, v0x12bf9cdb0_0, C4<0>, C4<0>;
L_0x1200465e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc43f0 .functor PMOS 1, L_0x1200465e0, v0x12bf9cdb0_0, C4<0>, C4<0>;
v0x12bf9a120_0 .net/2s *"_ivl_0", 0 0, L_0x120046550;  1 drivers
v0x12bf9a1e0_0 .net/2s *"_ivl_2", 0 0, L_0x120046598;  1 drivers
v0x12bf9a290_0 .net/2s *"_ivl_4", 0 0, L_0x1200465e0;  1 drivers
v0x12bf9a350_0 .net "a", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf9a3e0_0 .net "b", 0 0, v0x12bf9cdb0_0;  alias, 1 drivers
v0x12bf9a4b0_0 .net8 "o1", 0 0, L_0x12bfb3b60;  1 drivers, strength-aware
v0x12bf9a550_0 .net8 "out", 0 0, RS_0x1200164d0;  alias, 3 drivers, strength-aware
S_0x12bf9a770 .scope module, "or1" "Or" 4 12, 5 12 0, S_0x12bf97450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf9bf60_0 .net8 "a", 0 0, RS_0x1200166b0;  alias, 3 drivers, strength-aware
v0x12bf9c080_0 .net8 "b", 0 0, RS_0x120016a70;  alias, 3 drivers, strength-aware
RS_0x120016e30 .resolv tri, L_0x12bfc56c0, L_0x12bfc5770, L_0x12bfc58c0;
v0x12bf9c190_0 .net8 "nand_out1", 0 0, RS_0x120016e30;  3 drivers, strength-aware
RS_0x120016fb0 .resolv tri, L_0x12bfc5a60, L_0x12bfc5b10, L_0x12bfc5c60;
v0x12bf9c220_0 .net8 "nand_out2", 0 0, RS_0x120016fb0;  3 drivers, strength-aware
v0x12bf9c2f0_0 .net8 "out", 0 0, RS_0x120017130;  alias, 3 drivers, strength-aware
S_0x12bf9a9a0 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf9a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc5610 .functor NMOS 1, L_0x120046988, RS_0x1200166b0, C4<0>, C4<0>;
L_0x12bfc56c0 .functor NMOS 1, L_0x12bfc5610, RS_0x1200166b0, C4<0>, C4<0>;
L_0x1200469d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc5770 .functor PMOS 1, L_0x1200469d0, RS_0x1200166b0, C4<0>, C4<0>;
L_0x120046a18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc58c0 .functor PMOS 1, L_0x120046a18, RS_0x1200166b0, C4<0>, C4<0>;
v0x12bf9abd0_0 .net/2s *"_ivl_0", 0 0, L_0x120046988;  1 drivers
v0x12bf9ac90_0 .net/2s *"_ivl_2", 0 0, L_0x1200469d0;  1 drivers
v0x12bf9ad40_0 .net/2s *"_ivl_4", 0 0, L_0x120046a18;  1 drivers
v0x12bf9ae00_0 .net8 "a", 0 0, RS_0x1200166b0;  alias, 3 drivers, strength-aware
v0x12bf9aed0_0 .net8 "b", 0 0, RS_0x1200166b0;  alias, 3 drivers, strength-aware
v0x12bf9afa0_0 .net8 "o1", 0 0, L_0x12bfc5610;  1 drivers, strength-aware
v0x12bf9b030_0 .net8 "out", 0 0, RS_0x120016e30;  alias, 3 drivers, strength-aware
S_0x12bf9b0f0 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf9a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc5970 .functor NMOS 1, L_0x120046a60, RS_0x120016a70, C4<0>, C4<0>;
L_0x12bfc5a60 .functor NMOS 1, L_0x12bfc5970, RS_0x120016a70, C4<0>, C4<0>;
L_0x120046aa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc5b10 .functor PMOS 1, L_0x120046aa8, RS_0x120016a70, C4<0>, C4<0>;
L_0x120046af0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc5c60 .functor PMOS 1, L_0x120046af0, RS_0x120016a70, C4<0>, C4<0>;
v0x12bf9b310_0 .net/2s *"_ivl_0", 0 0, L_0x120046a60;  1 drivers
v0x12bf9b3c0_0 .net/2s *"_ivl_2", 0 0, L_0x120046aa8;  1 drivers
v0x12bf9b470_0 .net/2s *"_ivl_4", 0 0, L_0x120046af0;  1 drivers
v0x12bf9b530_0 .net8 "a", 0 0, RS_0x120016a70;  alias, 3 drivers, strength-aware
v0x12bf9b600_0 .net8 "b", 0 0, RS_0x120016a70;  alias, 3 drivers, strength-aware
v0x12bf9b6d0_0 .net8 "o1", 0 0, L_0x12bfc5970;  1 drivers, strength-aware
v0x12bf9b760_0 .net8 "out", 0 0, RS_0x120016fb0;  alias, 3 drivers, strength-aware
S_0x12bf9b820 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf9a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046b38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc5d10 .functor NMOS 1, L_0x120046b38, RS_0x120016fb0, C4<0>, C4<0>;
L_0x12bfc5e00 .functor NMOS 1, L_0x12bfc5d10, RS_0x120016e30, C4<0>, C4<0>;
L_0x120046b80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc5eb0 .functor PMOS 1, L_0x120046b80, RS_0x120016e30, C4<0>, C4<0>;
L_0x120046bc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc5fe0 .functor PMOS 1, L_0x120046bc8, RS_0x120016fb0, C4<0>, C4<0>;
v0x12bf9ba50_0 .net/2s *"_ivl_0", 0 0, L_0x120046b38;  1 drivers
v0x12bf9bb00_0 .net/2s *"_ivl_2", 0 0, L_0x120046b80;  1 drivers
v0x12bf9bbb0_0 .net/2s *"_ivl_4", 0 0, L_0x120046bc8;  1 drivers
v0x12bf9bc70_0 .net8 "a", 0 0, RS_0x120016e30;  alias, 3 drivers, strength-aware
v0x12bf9bd20_0 .net8 "b", 0 0, RS_0x120016fb0;  alias, 3 drivers, strength-aware
v0x12bf9bdf0_0 .net8 "o1", 0 0, L_0x12bfc5d10;  1 drivers, strength-aware
v0x12bf9be80_0 .net8 "out", 0 0, RS_0x120017130;  alias, 3 drivers, strength-aware
S_0x12be40230 .scope module, "Nor" "Nor" 5 23;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x120017730 .functor BUFZ 1, C4<z>; HiZ drive
v0x12bf9f580_0 .net "a", 0 0, o0x120017730;  0 drivers
o0x1200178e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12bf9f610_0 .net "b", 0 0, o0x1200178e0;  0 drivers
RS_0x120017520 .resolv tri, L_0x12bfc6be0, L_0x12bfc6c90, L_0x12bfc6d80;
v0x12bf9f6a0_0 .net8 "or_out", 0 0, RS_0x120017520;  3 drivers, strength-aware
RS_0x120017580 .resolv tri, L_0x12bfc6fc0, L_0x12bfc7070, L_0x12bfc71c0;
v0x12bf9f730_0 .net8 "out", 0 0, RS_0x120017580;  3 drivers, strength-aware
S_0x12bf9ce40 .scope module, "not1" "Not" 5 26, 5 19 0, S_0x12be40230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bf9d790_0 .net8 "a", 0 0, RS_0x120017520;  alias, 3 drivers, strength-aware
v0x12bf9d870_0 .net8 "out", 0 0, RS_0x120017580;  alias, 3 drivers, strength-aware
S_0x12bf9d030 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bf9ce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc6f10 .functor NMOS 1, L_0x120046e98, RS_0x120017520, C4<0>, C4<0>;
L_0x12bfc6fc0 .functor NMOS 1, L_0x12bfc6f10, RS_0x120017520, C4<0>, C4<0>;
L_0x120046ee0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc7070 .functor PMOS 1, L_0x120046ee0, RS_0x120017520, C4<0>, C4<0>;
L_0x120046f28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc71c0 .functor PMOS 1, L_0x120046f28, RS_0x120017520, C4<0>, C4<0>;
v0x12bf9d270_0 .net/2s *"_ivl_0", 0 0, L_0x120046e98;  1 drivers
v0x12bf9d330_0 .net/2s *"_ivl_2", 0 0, L_0x120046ee0;  1 drivers
v0x12bf9d3e0_0 .net/2s *"_ivl_4", 0 0, L_0x120046f28;  1 drivers
v0x12bf9d4a0_0 .net8 "a", 0 0, RS_0x120017520;  alias, 3 drivers, strength-aware
v0x12bf9d540_0 .net8 "b", 0 0, RS_0x120017520;  alias, 3 drivers, strength-aware
v0x12bf9d610_0 .net8 "o1", 0 0, L_0x12bfc6f10;  1 drivers, strength-aware
v0x12bf9d6a0_0 .net8 "out", 0 0, RS_0x120017580;  alias, 3 drivers, strength-aware
S_0x12bf9d900 .scope module, "or1" "Or" 5 25, 5 12 0, S_0x12be40230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bf9f0e0_0 .net "a", 0 0, o0x120017730;  alias, 0 drivers
v0x12bf9f1c0_0 .net "b", 0 0, o0x1200178e0;  alias, 0 drivers
RS_0x120017790 .resolv tri, L_0x12bfb39e0, L_0x12bfc6510, L_0x12bfc6660;
v0x12bf9f290_0 .net8 "nand_out1", 0 0, RS_0x120017790;  3 drivers, strength-aware
RS_0x120017940 .resolv tri, L_0x12bfc6840, L_0x12bfc68f0, L_0x12bfc6a40;
v0x12bf9f360_0 .net8 "nand_out2", 0 0, RS_0x120017940;  3 drivers, strength-aware
v0x12bf9f430_0 .net8 "out", 0 0, RS_0x120017520;  alias, 3 drivers, strength-aware
S_0x12bf9db30 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bf9d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfb3950 .functor NMOS 1, L_0x120046c10, o0x120017730, C4<0>, C4<0>;
L_0x12bfb39e0 .functor NMOS 1, L_0x12bfb3950, o0x120017730, C4<0>, C4<0>;
L_0x120046c58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc6510 .functor PMOS 1, L_0x120046c58, o0x120017730, C4<0>, C4<0>;
L_0x120046ca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc6660 .functor PMOS 1, L_0x120046ca0, o0x120017730, C4<0>, C4<0>;
v0x12bf9dd60_0 .net/2s *"_ivl_0", 0 0, L_0x120046c10;  1 drivers
v0x12bf9de20_0 .net/2s *"_ivl_2", 0 0, L_0x120046c58;  1 drivers
v0x12bf9ded0_0 .net/2s *"_ivl_4", 0 0, L_0x120046ca0;  1 drivers
v0x12bf9df90_0 .net "a", 0 0, o0x120017730;  alias, 0 drivers
v0x12bf9e030_0 .net "b", 0 0, o0x120017730;  alias, 0 drivers
v0x12bf9e100_0 .net8 "o1", 0 0, L_0x12bfb3950;  1 drivers, strength-aware
v0x12bf9e190_0 .net8 "out", 0 0, RS_0x120017790;  alias, 3 drivers, strength-aware
S_0x12bf9e280 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bf9d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc6710 .functor NMOS 1, L_0x120046ce8, o0x1200178e0, C4<0>, C4<0>;
L_0x12bfc6840 .functor NMOS 1, L_0x12bfc6710, o0x1200178e0, C4<0>, C4<0>;
L_0x120046d30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc68f0 .functor PMOS 1, L_0x120046d30, o0x1200178e0, C4<0>, C4<0>;
L_0x120046d78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc6a40 .functor PMOS 1, L_0x120046d78, o0x1200178e0, C4<0>, C4<0>;
v0x12bf9e4a0_0 .net/2s *"_ivl_0", 0 0, L_0x120046ce8;  1 drivers
v0x12bf9e550_0 .net/2s *"_ivl_2", 0 0, L_0x120046d30;  1 drivers
v0x12bf9e600_0 .net/2s *"_ivl_4", 0 0, L_0x120046d78;  1 drivers
v0x12bf9e6c0_0 .net "a", 0 0, o0x1200178e0;  alias, 0 drivers
v0x12bf9e760_0 .net "b", 0 0, o0x1200178e0;  alias, 0 drivers
v0x12bf9e830_0 .net8 "o1", 0 0, L_0x12bfc6710;  1 drivers, strength-aware
v0x12bf9e8c0_0 .net8 "out", 0 0, RS_0x120017940;  alias, 3 drivers, strength-aware
S_0x12bf9e9b0 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bf9d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046dc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc6af0 .functor NMOS 1, L_0x120046dc0, RS_0x120017940, C4<0>, C4<0>;
L_0x12bfc6be0 .functor NMOS 1, L_0x12bfc6af0, RS_0x120017790, C4<0>, C4<0>;
L_0x120046e08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc6c90 .functor PMOS 1, L_0x120046e08, RS_0x120017790, C4<0>, C4<0>;
L_0x120046e50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc6d80 .functor PMOS 1, L_0x120046e50, RS_0x120017940, C4<0>, C4<0>;
v0x12bf9ebe0_0 .net/2s *"_ivl_0", 0 0, L_0x120046dc0;  1 drivers
v0x12bf9ec90_0 .net/2s *"_ivl_2", 0 0, L_0x120046e08;  1 drivers
v0x12bf9ed40_0 .net/2s *"_ivl_4", 0 0, L_0x120046e50;  1 drivers
v0x12bf9ee00_0 .net8 "a", 0 0, RS_0x120017790;  alias, 3 drivers, strength-aware
v0x12bf9eeb0_0 .net8 "b", 0 0, RS_0x120017940;  alias, 3 drivers, strength-aware
v0x12bf9ef80_0 .net8 "o1", 0 0, L_0x12bfc6af0;  1 drivers, strength-aware
v0x12bf9f010_0 .net8 "out", 0 0, RS_0x120017520;  alias, 3 drivers, strength-aware
S_0x12be40410 .scope module, "Xor" "Xor" 5 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x120017d00 .functor BUFZ 1, C4<z>; HiZ drive
v0x12bfa50d0_0 .net "a", 0 0, o0x120017d00;  0 drivers
RS_0x120017f10 .resolv tri, L_0x12bfc7f50, L_0x12bfc8100, L_0x12bfc8190;
v0x12bfa5160_0 .net8 "and1_out", 0 0, RS_0x120017f10;  3 drivers, strength-aware
RS_0x120018300 .resolv tri, L_0x12bfc87d0, L_0x12bfc8980, L_0x12bfc8a10;
v0x12bfa51f0_0 .net8 "and2_out", 0 0, RS_0x120018300;  3 drivers, strength-aware
o0x120018120 .functor BUFZ 1, C4<z>; HiZ drive
v0x12bfa5280_0 .net "b", 0 0, o0x120018120;  0 drivers
RS_0x1200180f0 .resolv tri, L_0x12bfc7360, L_0x12bfc7410, L_0x12bfc75c0;
v0x12bfa5310_0 .net8 "not_a", 0 0, RS_0x1200180f0;  3 drivers, strength-aware
RS_0x120017d30 .resolv tri, L_0x12bfc7740, L_0x12bfc77f0, L_0x12bfc79a0;
v0x12bfa5460_0 .net8 "not_b", 0 0, RS_0x120017d30;  3 drivers, strength-aware
RS_0x120018b70 .resolv tri, L_0x12bfc9370, L_0x12bfc9420, L_0x12bfc9550;
v0x12bfa5570_0 .net8 "out", 0 0, RS_0x120018b70;  3 drivers, strength-aware
S_0x12bf9f7c0 .scope module, "and1" "And" 5 33, 5 6 0, S_0x12be40410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bfa0870_0 .net "a", 0 0, o0x120017d00;  alias, 0 drivers
v0x12bfa0910_0 .net8 "b", 0 0, RS_0x120017d30;  alias, 3 drivers, strength-aware
RS_0x120017d90 .resolv tri, L_0x12bfa54f0, L_0x12bfc7ca0, L_0x12bfc7d90;
v0x12bfa09c0_0 .net8 "nand_out", 0 0, RS_0x120017d90;  3 drivers, strength-aware
v0x12bfa0a70_0 .net8 "out", 0 0, RS_0x120017f10;  alias, 3 drivers, strength-aware
S_0x12bf9f9d0 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bf9f7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120047120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc7a50 .functor NMOS 1, L_0x120047120, RS_0x120017d30, C4<0>, C4<0>;
L_0x12bfa54f0 .functor NMOS 1, L_0x12bfc7a50, o0x120017d00, C4<0>, C4<0>;
L_0x120047168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc7ca0 .functor PMOS 1, L_0x120047168, o0x120017d00, C4<0>, C4<0>;
L_0x1200471b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc7d90 .functor PMOS 1, L_0x1200471b0, RS_0x120017d30, C4<0>, C4<0>;
v0x12bf9fc10_0 .net/2s *"_ivl_0", 0 0, L_0x120047120;  1 drivers
v0x12bf9fcd0_0 .net/2s *"_ivl_2", 0 0, L_0x120047168;  1 drivers
v0x12bf9fd80_0 .net/2s *"_ivl_4", 0 0, L_0x1200471b0;  1 drivers
v0x12bf9fe40_0 .net "a", 0 0, o0x120017d00;  alias, 0 drivers
v0x12bf9fee0_0 .net8 "b", 0 0, RS_0x120017d30;  alias, 3 drivers, strength-aware
v0x12bf9ffc0_0 .net8 "o1", 0 0, L_0x12bfc7a50;  1 drivers, strength-aware
v0x12bfa0060_0 .net8 "out", 0 0, RS_0x120017d90;  alias, 3 drivers, strength-aware
S_0x12bfa0130 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bf9f7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200471f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc7e60 .functor NMOS 1, L_0x1200471f8, RS_0x120017d90, C4<0>, C4<0>;
L_0x12bfc7f50 .functor NMOS 1, L_0x12bfc7e60, RS_0x120017d90, C4<0>, C4<0>;
L_0x120047240 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc8100 .functor PMOS 1, L_0x120047240, RS_0x120017d90, C4<0>, C4<0>;
L_0x120047288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc8190 .functor PMOS 1, L_0x120047288, RS_0x120017d90, C4<0>, C4<0>;
v0x12bfa0350_0 .net/2s *"_ivl_0", 0 0, L_0x1200471f8;  1 drivers
v0x12bfa0400_0 .net/2s *"_ivl_2", 0 0, L_0x120047240;  1 drivers
v0x12bfa04b0_0 .net/2s *"_ivl_4", 0 0, L_0x120047288;  1 drivers
v0x12bfa0570_0 .net8 "a", 0 0, RS_0x120017d90;  alias, 3 drivers, strength-aware
v0x12bfa0620_0 .net8 "b", 0 0, RS_0x120017d90;  alias, 3 drivers, strength-aware
v0x12bfa0730_0 .net8 "o1", 0 0, L_0x12bfc7e60;  1 drivers, strength-aware
v0x12bfa07c0_0 .net8 "out", 0 0, RS_0x120017f10;  alias, 3 drivers, strength-aware
S_0x12bfa0b40 .scope module, "and2" "And" 5 34, 5 6 0, S_0x12be40410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bfa1be0_0 .net8 "a", 0 0, RS_0x1200180f0;  alias, 3 drivers, strength-aware
v0x12bfa1c80_0 .net "b", 0 0, o0x120018120;  alias, 0 drivers
RS_0x120018180 .resolv tri, L_0x12bfc83b0, L_0x12bfc85a0, L_0x12bfc8630;
v0x12bfa1d30_0 .net8 "nand_out", 0 0, RS_0x120018180;  3 drivers, strength-aware
v0x12bfa1de0_0 .net8 "out", 0 0, RS_0x120018300;  alias, 3 drivers, strength-aware
S_0x12bfa0d50 .scope module, "nand1" "Nand" 5 8, 6 4 0, S_0x12bfa0b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200472d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc8300 .functor NMOS 1, L_0x1200472d0, o0x120018120, C4<0>, C4<0>;
L_0x12bfc83b0 .functor NMOS 1, L_0x12bfc8300, RS_0x1200180f0, C4<0>, C4<0>;
L_0x120047318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc85a0 .functor PMOS 1, L_0x120047318, RS_0x1200180f0, C4<0>, C4<0>;
L_0x120047360 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc8630 .functor PMOS 1, L_0x120047360, o0x120018120, C4<0>, C4<0>;
v0x12bfa0f80_0 .net/2s *"_ivl_0", 0 0, L_0x1200472d0;  1 drivers
v0x12bfa1040_0 .net/2s *"_ivl_2", 0 0, L_0x120047318;  1 drivers
v0x12bfa10f0_0 .net/2s *"_ivl_4", 0 0, L_0x120047360;  1 drivers
v0x12bfa11b0_0 .net8 "a", 0 0, RS_0x1200180f0;  alias, 3 drivers, strength-aware
v0x12bfa1250_0 .net "b", 0 0, o0x120018120;  alias, 0 drivers
v0x12bfa1330_0 .net8 "o1", 0 0, L_0x12bfc8300;  1 drivers, strength-aware
v0x12bfa13d0_0 .net8 "out", 0 0, RS_0x120018180;  alias, 3 drivers, strength-aware
S_0x12bfa14a0 .scope module, "nand2" "Nand" 5 9, 6 4 0, S_0x12bfa0b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1200473a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc86e0 .functor NMOS 1, L_0x1200473a8, RS_0x120018180, C4<0>, C4<0>;
L_0x12bfc87d0 .functor NMOS 1, L_0x12bfc86e0, RS_0x120018180, C4<0>, C4<0>;
L_0x1200473f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc8980 .functor PMOS 1, L_0x1200473f0, RS_0x120018180, C4<0>, C4<0>;
L_0x120047438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc8a10 .functor PMOS 1, L_0x120047438, RS_0x120018180, C4<0>, C4<0>;
v0x12bfa16c0_0 .net/2s *"_ivl_0", 0 0, L_0x1200473a8;  1 drivers
v0x12bfa1770_0 .net/2s *"_ivl_2", 0 0, L_0x1200473f0;  1 drivers
v0x12bfa1820_0 .net/2s *"_ivl_4", 0 0, L_0x120047438;  1 drivers
v0x12bfa18e0_0 .net8 "a", 0 0, RS_0x120018180;  alias, 3 drivers, strength-aware
v0x12bfa1990_0 .net8 "b", 0 0, RS_0x120018180;  alias, 3 drivers, strength-aware
v0x12bfa1aa0_0 .net8 "o1", 0 0, L_0x12bfc86e0;  1 drivers, strength-aware
v0x12bfa1b30_0 .net8 "out", 0 0, RS_0x120018300;  alias, 3 drivers, strength-aware
S_0x12bfa1eb0 .scope module, "not1" "Not" 5 31, 5 19 0, S_0x12be40410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bfa2800_0 .net "a", 0 0, o0x120017d00;  alias, 0 drivers
v0x12bfa2920_0 .net8 "out", 0 0, RS_0x1200180f0;  alias, 3 drivers, strength-aware
S_0x12bfa20a0 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bfa1eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120046f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc7270 .functor NMOS 1, L_0x120046f70, o0x120017d00, C4<0>, C4<0>;
L_0x12bfc7360 .functor NMOS 1, L_0x12bfc7270, o0x120017d00, C4<0>, C4<0>;
L_0x120046fb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc7410 .functor PMOS 1, L_0x120046fb8, o0x120017d00, C4<0>, C4<0>;
L_0x120047000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc75c0 .functor PMOS 1, L_0x120047000, o0x120017d00, C4<0>, C4<0>;
v0x12bfa22d0_0 .net/2s *"_ivl_0", 0 0, L_0x120046f70;  1 drivers
v0x12bfa2390_0 .net/2s *"_ivl_2", 0 0, L_0x120046fb8;  1 drivers
v0x12bfa2440_0 .net/2s *"_ivl_4", 0 0, L_0x120047000;  1 drivers
v0x12bfa2500_0 .net "a", 0 0, o0x120017d00;  alias, 0 drivers
v0x12bfa25d0_0 .net "b", 0 0, o0x120017d00;  alias, 0 drivers
v0x12bfa26a0_0 .net8 "o1", 0 0, L_0x12bfc7270;  1 drivers, strength-aware
v0x12bfa2730_0 .net8 "out", 0 0, RS_0x1200180f0;  alias, 3 drivers, strength-aware
S_0x12bfa29b0 .scope module, "not2" "Not" 5 32, 5 19 0, S_0x12be40410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12bfa32e0_0 .net "a", 0 0, o0x120018120;  alias, 0 drivers
v0x12bfa3400_0 .net8 "out", 0 0, RS_0x120017d30;  alias, 3 drivers, strength-aware
S_0x12bfa2b70 .scope module, "nand1" "Nand" 5 20, 6 4 0, S_0x12bfa29b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120047048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc7670 .functor NMOS 1, L_0x120047048, o0x120018120, C4<0>, C4<0>;
L_0x12bfc7740 .functor NMOS 1, L_0x12bfc7670, o0x120018120, C4<0>, C4<0>;
L_0x120047090 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc77f0 .functor PMOS 1, L_0x120047090, o0x120018120, C4<0>, C4<0>;
L_0x1200470d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc79a0 .functor PMOS 1, L_0x1200470d8, o0x120018120, C4<0>, C4<0>;
v0x12bfa2db0_0 .net/2s *"_ivl_0", 0 0, L_0x120047048;  1 drivers
v0x12bfa2e70_0 .net/2s *"_ivl_2", 0 0, L_0x120047090;  1 drivers
v0x12bfa2f20_0 .net/2s *"_ivl_4", 0 0, L_0x1200470d8;  1 drivers
v0x12bfa2fe0_0 .net "a", 0 0, o0x120018120;  alias, 0 drivers
v0x12bfa30b0_0 .net "b", 0 0, o0x120018120;  alias, 0 drivers
v0x12bfa3180_0 .net8 "o1", 0 0, L_0x12bfc7670;  1 drivers, strength-aware
v0x12bfa3210_0 .net8 "out", 0 0, RS_0x120017d30;  alias, 3 drivers, strength-aware
S_0x12bfa3490 .scope module, "or1" "Or" 5 35, 5 12 0, S_0x12be40410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12bfa4c70_0 .net8 "a", 0 0, RS_0x120017f10;  alias, 3 drivers, strength-aware
v0x12bfa4d90_0 .net8 "b", 0 0, RS_0x120018300;  alias, 3 drivers, strength-aware
RS_0x120018870 .resolv tri, L_0x12bfc8c30, L_0x12bfc8ce0, L_0x12bfc8e30;
v0x12bfa4ea0_0 .net8 "nand_out1", 0 0, RS_0x120018870;  3 drivers, strength-aware
RS_0x1200189f0 .resolv tri, L_0x12bfc8fd0, L_0x12bfc9080, L_0x12bfc91d0;
v0x12bfa4f30_0 .net8 "nand_out2", 0 0, RS_0x1200189f0;  3 drivers, strength-aware
v0x12bfa5000_0 .net8 "out", 0 0, RS_0x120018b70;  alias, 3 drivers, strength-aware
S_0x12bfa36e0 .scope module, "nand1" "Nand" 5 14, 6 4 0, S_0x12bfa3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120047480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc8b80 .functor NMOS 1, L_0x120047480, RS_0x120017f10, C4<0>, C4<0>;
L_0x12bfc8c30 .functor NMOS 1, L_0x12bfc8b80, RS_0x120017f10, C4<0>, C4<0>;
L_0x1200474c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc8ce0 .functor PMOS 1, L_0x1200474c8, RS_0x120017f10, C4<0>, C4<0>;
L_0x120047510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc8e30 .functor PMOS 1, L_0x120047510, RS_0x120017f10, C4<0>, C4<0>;
v0x12bfa38f0_0 .net/2s *"_ivl_0", 0 0, L_0x120047480;  1 drivers
v0x12bfa39a0_0 .net/2s *"_ivl_2", 0 0, L_0x1200474c8;  1 drivers
v0x12bfa3a50_0 .net/2s *"_ivl_4", 0 0, L_0x120047510;  1 drivers
v0x12bfa3b10_0 .net8 "a", 0 0, RS_0x120017f10;  alias, 3 drivers, strength-aware
v0x12bfa3be0_0 .net8 "b", 0 0, RS_0x120017f10;  alias, 3 drivers, strength-aware
v0x12bfa3cb0_0 .net8 "o1", 0 0, L_0x12bfc8b80;  1 drivers, strength-aware
v0x12bfa3d40_0 .net8 "out", 0 0, RS_0x120018870;  alias, 3 drivers, strength-aware
S_0x12bfa3e00 .scope module, "nand2" "Nand" 5 15, 6 4 0, S_0x12bfa3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120047558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc8ee0 .functor NMOS 1, L_0x120047558, RS_0x120018300, C4<0>, C4<0>;
L_0x12bfc8fd0 .functor NMOS 1, L_0x12bfc8ee0, RS_0x120018300, C4<0>, C4<0>;
L_0x1200475a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc9080 .functor PMOS 1, L_0x1200475a0, RS_0x120018300, C4<0>, C4<0>;
L_0x1200475e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc91d0 .functor PMOS 1, L_0x1200475e8, RS_0x120018300, C4<0>, C4<0>;
v0x12bfa4020_0 .net/2s *"_ivl_0", 0 0, L_0x120047558;  1 drivers
v0x12bfa40d0_0 .net/2s *"_ivl_2", 0 0, L_0x1200475a0;  1 drivers
v0x12bfa4180_0 .net/2s *"_ivl_4", 0 0, L_0x1200475e8;  1 drivers
v0x12bfa4240_0 .net8 "a", 0 0, RS_0x120018300;  alias, 3 drivers, strength-aware
v0x12bfa4310_0 .net8 "b", 0 0, RS_0x120018300;  alias, 3 drivers, strength-aware
v0x12bfa43e0_0 .net8 "o1", 0 0, L_0x12bfc8ee0;  1 drivers, strength-aware
v0x12bfa4470_0 .net8 "out", 0 0, RS_0x1200189f0;  alias, 3 drivers, strength-aware
S_0x12bfa4530 .scope module, "nand3" "Nand" 5 16, 6 4 0, S_0x12bfa3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x120047630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12bfc9280 .functor NMOS 1, L_0x120047630, RS_0x1200189f0, C4<0>, C4<0>;
L_0x12bfc9370 .functor NMOS 1, L_0x12bfc9280, RS_0x120018870, C4<0>, C4<0>;
L_0x120047678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc9420 .functor PMOS 1, L_0x120047678, RS_0x120018870, C4<0>, C4<0>;
L_0x1200476c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x12bfc9550 .functor PMOS 1, L_0x1200476c0, RS_0x1200189f0, C4<0>, C4<0>;
v0x12bfa4760_0 .net/2s *"_ivl_0", 0 0, L_0x120047630;  1 drivers
v0x12bfa4810_0 .net/2s *"_ivl_2", 0 0, L_0x120047678;  1 drivers
v0x12bfa48c0_0 .net/2s *"_ivl_4", 0 0, L_0x1200476c0;  1 drivers
v0x12bfa4980_0 .net8 "a", 0 0, RS_0x120018870;  alias, 3 drivers, strength-aware
v0x12bfa4a30_0 .net8 "b", 0 0, RS_0x1200189f0;  alias, 3 drivers, strength-aware
v0x12bfa4b00_0 .net8 "o1", 0 0, L_0x12bfc9280;  1 drivers, strength-aware
v0x12bfa4b90_0 .net8 "out", 0 0, RS_0x120018b70;  alias, 3 drivers, strength-aware
    .scope S_0x12be400c0;
T_0 ;
    %vpi_call 2 25 "$display", "Testing 16-bit Multiplexer" {0 0 0};
    %vpi_call 2 26 "$display", "Time\011a\011\011b\011\011sel\011out" {0 0 0};
    %vpi_call 2 27 "$display", "----\011----\011\011----\011\011---\011----" {0 0 0};
    %vpi_call 2 30 "$monitor", "%0t\011%h\011%h\011%b\011%h", $time, v0x12bf9cb80_0, v0x12bf9cc30_0, v0x12bf9cdb0_0, v0x12bf9cce0_0 {0 0 0};
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x12bf9cb80_0, 0, 16;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x12bf9cc30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x12bf9cce0_0;
    %load/vec4 v0x12bf9cb80_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call 2 36 "$display", "ERROR: sel=0, expected %h, got %h", v0x12bf9cb80_0, v0x12bf9cce0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 38 "$display", "PASS: sel=0 correctly selects input a" {0 0 0};
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x12bf9cce0_0;
    %load/vec4 v0x12bf9cc30_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 6;
    %vpi_call 2 45 "$display", "ERROR: sel=1, expected %h, got %h", v0x12bf9cc30_0, v0x12bf9cce0_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 47 "$display", "PASS: sel=1 correctly selects input b" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12bf9cb80_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x12bf9cc30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x12bf9cce0_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_0.4, 6;
    %vpi_call 2 54 "$display", "ERROR: All zeros test failed" {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 56 "$display", "PASS: All zeros test" {0 0 0};
T_0.5 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x12bf9cb80_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12bf9cc30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x12bf9cce0_0;
    %cmpi/ne 65535, 0, 16;
    %jmp/0xz  T_0.6, 6;
    %vpi_call 2 63 "$display", "ERROR: All ones test failed" {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 65 "$display", "PASS: All ones test" {0 0 0};
T_0.7 ;
    %pushi/vec4 43690, 0, 16;
    %store/vec4 v0x12bf9cb80_0, 0, 16;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x12bf9cc30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x12bf9cce0_0;
    %cmpi/ne 43690, 0, 16;
    %jmp/0xz  T_0.8, 6;
    %vpi_call 2 72 "$display", "ERROR: Alternating pattern test (sel=0) failed" {0 0 0};
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 74 "$display", "PASS: Alternating pattern test (sel=0)" {0 0 0};
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x12bf9cce0_0;
    %cmpi/ne 21845, 0, 16;
    %jmp/0xz  T_0.10, 6;
    %vpi_call 2 80 "$display", "ERROR: Alternating pattern test (sel=1) failed" {0 0 0};
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 82 "$display", "PASS: Alternating pattern test (sel=1)" {0 0 0};
T_0.11 ;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v0x12bf9cb80_0, 0, 16;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v0x12bf9cc30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x12bf9cce0_0;
    %cmpi/ne 57005, 0, 16;
    %jmp/0xz  T_0.12, 6;
    %vpi_call 2 89 "$display", "ERROR: Random values test (sel=0) failed" {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 91 "$display", "PASS: Random values test (sel=0)" {0 0 0};
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x12bf9cce0_0;
    %cmpi/ne 48879, 0, 16;
    %jmp/0xz  T_0.14, 6;
    %vpi_call 2 97 "$display", "ERROR: Random values test (sel=1) failed" {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 99 "$display", "PASS: Random values test (sel=1)" {0 0 0};
T_0.15 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x12bf9cb80_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12bf9cc30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x12bf9cce0_0;
    %cmpi/ne 1, 0, 16;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 106 "$display", "ERROR: Edge case test failed" {0 0 0};
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 108 "$display", "PASS: Edge case test" {0 0 0};
T_0.17 ;
    %vpi_call 2 112 "$display", "\012Testing rapid sel switching:" {0 0 0};
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x12bf9cb80_0, 0, 16;
    %pushi/vec4 8738, 0, 16;
    %store/vec4 v0x12bf9cc30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12bf9cdb0_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 119 "$display", "\012All tests completed!" {0 0 0};
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "multiplexors/16bitMux_test.v";
    "./multiplexors/16bitMux.v";
    "./multiplexors/2bitMux.v";
    "./logic-gates/others.v";
    "./logic-gates/nand.v";
