// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------

using System.Runtime.CompilerServices;
using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.Fpsimd;

[TestClass]
public class Arm64InstructionFactoryTests_STR_Fpsimd : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_b_ldst_regoff_0()
    {
        TestInst(STR(B0, _[X2, X3, _LSL, 0]), Arm64InstructionId.STR_bl_ldst_regoff, Arm64Mnemonic.STR, "STR B0, [X2, X3, LSL #0]");
        TestInst(STR(B31, _[X2, X3, _LSL, 0]), Arm64InstructionId.STR_bl_ldst_regoff, Arm64Mnemonic.STR, "STR B31, [X2, X3, LSL #0]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_b_ldst_regoff_1()
    {
        TestInst(STR(B0, _[X2, W3, _UXTW, 0]), Arm64InstructionId.STR_b_ldst_regoff, Arm64Mnemonic.STR, "STR B0, [X2, W3, UXTW #0]");
        TestInst(STR(B31, _[X2, W3, _UXTW, 0]), Arm64InstructionId.STR_b_ldst_regoff, Arm64Mnemonic.STR, "STR B31, [X2, W3, UXTW #0]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_b_ldst_immpost_2()
    {
        TestInst(STR(B0, _[X2], 5), Arm64InstructionId.STR_b_ldst_immpost, Arm64Mnemonic.STR, "STR B0, [X2], #5");
        TestInst(STR(B31, _[X2], 5), Arm64InstructionId.STR_b_ldst_immpost, Arm64Mnemonic.STR, "STR B31, [X2], #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_h_ldst_immpost_3()
    {
        TestInst(STR(H0, _[X2], 5), Arm64InstructionId.STR_h_ldst_immpost, Arm64Mnemonic.STR, "STR H0, [X2], #5");
        TestInst(STR(H31, _[X2], 5), Arm64InstructionId.STR_h_ldst_immpost, Arm64Mnemonic.STR, "STR H31, [X2], #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_s_ldst_immpost_4()
    {
        TestInst(STR(S0, _[X2], 5), Arm64InstructionId.STR_s_ldst_immpost, Arm64Mnemonic.STR, "STR S0, [X2], #5");
        TestInst(STR(S31, _[X2], 5), Arm64InstructionId.STR_s_ldst_immpost, Arm64Mnemonic.STR, "STR S31, [X2], #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_d_ldst_immpost_5()
    {
        TestInst(STR(D0, _[X2], 5), Arm64InstructionId.STR_d_ldst_immpost, Arm64Mnemonic.STR, "STR D0, [X2], #5");
        TestInst(STR(D31, _[X2], 5), Arm64InstructionId.STR_d_ldst_immpost, Arm64Mnemonic.STR, "STR D31, [X2], #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_q_ldst_immpost_6()
    {
        TestInst(STR(Q0, _[X2], 5), Arm64InstructionId.STR_q_ldst_immpost, Arm64Mnemonic.STR, "STR Q0, [X2], #5");
        TestInst(STR(Q31, _[X2], 5), Arm64InstructionId.STR_q_ldst_immpost, Arm64Mnemonic.STR, "STR Q31, [X2], #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_b_ldst_immpre_7()
    {
        TestInst(STR(B0, _[X2, 5].Pre), Arm64InstructionId.STR_b_ldst_immpre, Arm64Mnemonic.STR, "STR B0, [X2, #5]!");
        TestInst(STR(B31, _[X2, 5].Pre), Arm64InstructionId.STR_b_ldst_immpre, Arm64Mnemonic.STR, "STR B31, [X2, #5]!");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_h_ldst_immpre_8()
    {
        TestInst(STR(H0, _[X2, 5].Pre), Arm64InstructionId.STR_h_ldst_immpre, Arm64Mnemonic.STR, "STR H0, [X2, #5]!");
        TestInst(STR(H31, _[X2, 5].Pre), Arm64InstructionId.STR_h_ldst_immpre, Arm64Mnemonic.STR, "STR H31, [X2, #5]!");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_s_ldst_immpre_9()
    {
        TestInst(STR(S0, _[X2, 5].Pre), Arm64InstructionId.STR_s_ldst_immpre, Arm64Mnemonic.STR, "STR S0, [X2, #5]!");
        TestInst(STR(S31, _[X2, 5].Pre), Arm64InstructionId.STR_s_ldst_immpre, Arm64Mnemonic.STR, "STR S31, [X2, #5]!");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_d_ldst_immpre_10()
    {
        TestInst(STR(D0, _[X2, 5].Pre), Arm64InstructionId.STR_d_ldst_immpre, Arm64Mnemonic.STR, "STR D0, [X2, #5]!");
        TestInst(STR(D31, _[X2, 5].Pre), Arm64InstructionId.STR_d_ldst_immpre, Arm64Mnemonic.STR, "STR D31, [X2, #5]!");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_q_ldst_immpre_11()
    {
        TestInst(STR(Q0, _[X2, 5].Pre), Arm64InstructionId.STR_q_ldst_immpre, Arm64Mnemonic.STR, "STR Q0, [X2, #5]!");
        TestInst(STR(Q31, _[X2, 5].Pre), Arm64InstructionId.STR_q_ldst_immpre, Arm64Mnemonic.STR, "STR Q31, [X2, #5]!");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_b_ldst_pos_12()
    {
        TestInst(STR(B0, _[X2, 5]), Arm64InstructionId.STR_b_ldst_pos, Arm64Mnemonic.STR, "STR B0, [X2, #5]");
        TestInst(STR(B31, _[X2, 5]), Arm64InstructionId.STR_b_ldst_pos, Arm64Mnemonic.STR, "STR B31, [X2, #5]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_h_ldst_pos_13()
    {
        TestInst(STR(H0, _[X2, 5]), Arm64InstructionId.STR_h_ldst_pos, Arm64Mnemonic.STR, "STR H0, [X2, #5]");
        TestInst(STR(H31, _[X2, 5]), Arm64InstructionId.STR_h_ldst_pos, Arm64Mnemonic.STR, "STR H31, [X2, #5]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_s_ldst_pos_14()
    {
        TestInst(STR(S0, _[X2, 5]), Arm64InstructionId.STR_s_ldst_pos, Arm64Mnemonic.STR, "STR S0, [X2, #5]");
        TestInst(STR(S31, _[X2, 5]), Arm64InstructionId.STR_s_ldst_pos, Arm64Mnemonic.STR, "STR S31, [X2, #5]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_d_ldst_pos_15()
    {
        TestInst(STR(D0, _[X2, 5]), Arm64InstructionId.STR_d_ldst_pos, Arm64Mnemonic.STR, "STR D0, [X2, #5]");
        TestInst(STR(D31, _[X2, 5]), Arm64InstructionId.STR_d_ldst_pos, Arm64Mnemonic.STR, "STR D31, [X2, #5]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_q_ldst_pos_16()
    {
        TestInst(STR(Q0, _[X2, 80]), Arm64InstructionId.STR_q_ldst_pos, Arm64Mnemonic.STR, "STR Q0, [X2, #80]");
        TestInst(STR(Q31, _[X2, 80]), Arm64InstructionId.STR_q_ldst_pos, Arm64Mnemonic.STR, "STR Q31, [X2, #80]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_h_ldst_regoff_17()
    {
        TestInst(STR(H0, _[X2, X3, _LSL, 1]), Arm64InstructionId.STR_h_ldst_regoff, Arm64Mnemonic.STR, "STR H0, [X2, X3, LSL #1]");
        TestInst(STR(H31, _[X2, X3, _LSL, 1]), Arm64InstructionId.STR_h_ldst_regoff, Arm64Mnemonic.STR, "STR H31, [X2, X3, LSL #1]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_h_ldst_regoff_18()
    {
        TestInst(STR(H0, _[X2, W3, _UXTW, 1]), Arm64InstructionId.STR_h_ldst_regoff, Arm64Mnemonic.STR, "STR H0, [X2, W3, UXTW #1]");
        TestInst(STR(H31, _[X2, W3, _UXTW, 1]), Arm64InstructionId.STR_h_ldst_regoff, Arm64Mnemonic.STR, "STR H31, [X2, W3, UXTW #1]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_s_ldst_regoff_19()
    {
        TestInst(STR(S0, _[X2, X3, _LSL, 2]), Arm64InstructionId.STR_s_ldst_regoff, Arm64Mnemonic.STR, "STR S0, [X2, X3, LSL #2]");
        TestInst(STR(S31, _[X2, X3, _LSL, 2]), Arm64InstructionId.STR_s_ldst_regoff, Arm64Mnemonic.STR, "STR S31, [X2, X3, LSL #2]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_s_ldst_regoff_20()
    {
        TestInst(STR(S0, _[X2, W3, _UXTW, 2]), Arm64InstructionId.STR_s_ldst_regoff, Arm64Mnemonic.STR, "STR S0, [X2, W3, UXTW #2]");
        TestInst(STR(S31, _[X2, W3, _UXTW, 2]), Arm64InstructionId.STR_s_ldst_regoff, Arm64Mnemonic.STR, "STR S31, [X2, W3, UXTW #2]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_d_ldst_regoff_21()
    {
        TestInst(STR(D0, _[X2, X3, _LSL, 3]), Arm64InstructionId.STR_d_ldst_regoff, Arm64Mnemonic.STR, "STR D0, [X2, X3, LSL #3]");
        TestInst(STR(D31, _[X2, X3, _LSL, 3]), Arm64InstructionId.STR_d_ldst_regoff, Arm64Mnemonic.STR, "STR D31, [X2, X3, LSL #3]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_d_ldst_regoff_22()
    {
        TestInst(STR(D0, _[X2, W3, _UXTW, 3]), Arm64InstructionId.STR_d_ldst_regoff, Arm64Mnemonic.STR, "STR D0, [X2, W3, UXTW #3]");
        TestInst(STR(D31, _[X2, W3, _UXTW, 3]), Arm64InstructionId.STR_d_ldst_regoff, Arm64Mnemonic.STR, "STR D31, [X2, W3, UXTW #3]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_q_ldst_regoff_23()
    {
        TestInst(STR(Q0, _[X2, X3, _LSL, 4]), Arm64InstructionId.STR_q_ldst_regoff, Arm64Mnemonic.STR, "STR Q0, [X2, X3, LSL #4]");
        TestInst(STR(Q31, _[X2, X3, _LSL, 4]), Arm64InstructionId.STR_q_ldst_regoff, Arm64Mnemonic.STR, "STR Q31, [X2, X3, LSL #4]");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.STR"/>.
    /// </summary>
    [TestMethod]
    public void Test_STR_q_ldst_regoff_24()
    {
        TestInst(STR(Q0, _[X2, W3, _UXTW, 4]), Arm64InstructionId.STR_q_ldst_regoff, Arm64Mnemonic.STR, "STR Q0, [X2, W3, UXTW #4]");
        TestInst(STR(Q31, _[X2, W3, _UXTW, 4]), Arm64InstructionId.STR_q_ldst_regoff, Arm64Mnemonic.STR, "STR Q31, [X2, W3, UXTW #4]");
    }
}
