m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/RTL_FPGA/SD3/VERILOG/aula57_SPI/sim_SPI_slave
T_opt
!s110 1751669135
VhDAE96Fa?[=KK?I]a5P:l3
04 12 4 work tb_spi_slave fast 0
=1-ac675dfda9e9-6868598f-e0-4418
R0
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vspi_slave
2D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_slave.v
Z3 !s110 1751669134
!i10b 1
!s100 ?lGh?H^PhC``jiL>dOmWb2
IbROCfN=lfPV_`F0Ig7nn@3
R1
w1751669052
8D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_slave.v
FD:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_slave.v
!i122 0
L0 4 167
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2024.2;79
r1
!s85 0
31
Z6 !s108 1751669134.000000
!s107 D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_slave.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD3/VERILOG/aula57_SPI|-work|work|D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/SPI_slave.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 +incdir+D:/RTL_FPGA/SD3/VERILOG/aula57_SPI -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_spi_slave
2D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/spi_slave_tf.v
R3
!i10b 1
!s100 Wgh`>HAUbA=BGj?7?;Tk91
IEeSJ2VOY7DnRHBk0JiY8`1
R1
w1751669109
8D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/spi_slave_tf.v
FD:/RTL_FPGA/SD3/VERILOG/aula57_SPI/spi_slave_tf.v
!i122 1
L0 3 153
R4
R5
r1
!s85 0
31
R6
!s107 D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/spi_slave_tf.v|
!s90 -reportprogress|300|+incdir+D:/RTL_FPGA/SD3/VERILOG/aula57_SPI|-work|work|D:/RTL_FPGA/SD3/VERILOG/aula57_SPI/spi_slave_tf.v|
!i113 0
R7
R8
R2
