#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Tue Feb 25 13:59:26 2020
# Process ID: 11552
# Current directory: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15348 C:\A2_project\Vivado\Demo_IP_HLS\Demo_IP_HLS_2\Demo_IP_HLS.xpr
# Log file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/vivado.log
# Journal file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.xpr
INFO: [Project 1-313] Project file moved from 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/../../../AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/A2_project/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 926.527 ; gain = 283.043
update_compile_order -fileset sources_1
open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s02_mmu
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s03_mmu
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:multiply_block:1.0 - multiply_block_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_Multiply_block
Adding component instance block -- xilinx.com:hls:kmeans:1.0 - kmeans_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_kmeans
Successfully read diagram <design_IP> from BD file <C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1114.316 ; gain = 47.313
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
endgroup
set_property location {3 333 310} [get_bd_cells pearson_0]
set_property location {1.5 -134 -332} [get_bd_cells axi_interconnect_1]
set_property location {2 345 297} [get_bd_cells pearson_0]
set_property location {2 336 344} [get_bd_cells pearson_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells axi_interconnect_1]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M02_AXI] [get_bd_intf_pins pearson_0/s_axi_CONTROL_BUS]
copy_bd_objs /  [get_bd_cells {rst_kmeans}]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
set_property location {2 269 449} [get_bd_cells rst_kmeans1]
connect_bd_net [get_bd_pins rst_kmeans1/slowest_sync_clk] [get_bd_pins pearson_0/ap_clk]
connect_bd_net [get_bd_pins rst_kmeans1/peripheral_aresetn] [get_bd_pins pearson_0/ap_rst_n]
delete_bd_objs [get_bd_intf_nets axi_interconnect_1_M02_AXI] [get_bd_nets Net] [get_bd_nets rst_kmeans1_peripheral_aresetn] [get_bd_cells pearson_0]
delete_bd_objs [get_bd_cells rst_kmeans1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
endgroup
set_property location {1 -95 -256} [get_bd_cells pearson_0]
delete_bd_objs [get_bd_cells pearson_0]
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
delete_bd_objs [get_bd_cells pearson_0]
save_bd_design
Wrote  : <C:\A2_project\Vivado\Demo_IP_HLS\Demo_IP_HLS_2\Demo_IP_HLS.srcs\sources_1\bd\design_IP\design_IP.bd> 
Wrote  : <C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ui/bd_14d195e8.ui> 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/A2_project/HLS'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:multiply_block:1.0'. The one found in IP location 'c:/A2_project/HLS/Block_Matrix_HLS_64/block_matrix_64/solution1/impl/ip' will take precedence over the same IP in locations: 
   c:/A2_project/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/ip
   c:/A2_project/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/ip
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:multiply_block:1.0 [get_ips  design_IP_multiply_block_0_0] -log ip_upgrade.log
Upgrading 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd'
INFO: [IP_Flow 19-3422] Upgraded design_IP_multiply_block_0_0 (Multiply_block 1.0) from revision 2002151622 to revision 2002251925
Wrote  : <C:\A2_project\Vivado\Demo_IP_HLS\Demo_IP_HLS_2\Demo_IP_HLS.srcs\sources_1\bd\design_IP\design_IP.bd> 
Wrote  : <C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/ui/bd_14d195e8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_IP_multiply_block_0_0] -no_script -sync -force -quiet
set_property synth_checkpoint_mode Hierarchical [get_files  C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd]
generate_target all [get_files  C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi_interconnect_1/M02_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: Port 'HLS_mul_clk' already exists
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/clk_wiz_v6_0/elaborate/ports.xit': ERROR: [Common 17-69] Command failed: Port 'HLS_mul_clk' already exists

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'clk_wiz_0'. Failed to generate 'Elaborate Ports' outputs: 
startgroup
set_property -dict [list CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT6_USED {true} CONFIG.CLK_OUT2_PORT {HLS_mul_CLK} CONFIG.CLK_OUT4_PORT {HLS_pear_clk} CONFIG.CLK_OUT5_PORT {HLS_mul16_clk} CONFIG.MMCM_CLKOUT3_DIVIDE {10} CONFIG.MMCM_CLKOUT4_DIVIDE {10} CONFIG.MMCM_CLKOUT5_DIVIDE {10} CONFIG.NUM_OUT_CLKS {6} CONFIG.CLKOUT4_JITTER {213.089} CONFIG.CLKOUT4_PHASE_ERROR {234.951} CONFIG.CLKOUT5_JITTER {213.089} CONFIG.CLKOUT5_PHASE_ERROR {234.951} CONFIG.CLKOUT6_JITTER {213.089} CONFIG.CLKOUT6_PHASE_ERROR {234.951}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
endgroup
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells pearson_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/A2_project/HLS'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:multiply_block:1.0'. The one found in IP location 'c:/A2_project/HLS/Block_Matrix_HLS_64/block_matrix_64/solution1/impl/ip' will take precedence over the same IP in locations: 
   c:/A2_project/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/ip
   c:/A2_project/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/ip
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
set_property  ip_repo_paths  {c:/A2_project/HLS C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/A2_project/HLS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:multiply_block:1.0'. The one found in IP location 'c:/A2_project/HLS/Block_Matrix_HLS_64/block_matrix_64/solution1/impl/ip' will take precedence over the same IP in locations: 
   c:/A2_project/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/ip
   c:/A2_project/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/ip
   c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/ip
   c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/ip
   c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Block_Matrix_HLS_64/block_matrix_64/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:fibonacci:1.0'. The one found in IP location 'c:/A2_project/HLS/fibo' will take precedence over the same IP in location c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/fibo
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:kmeans:1.0'. The one found in IP location 'c:/A2_project/HLS/Kmeans_HLS/Kmeans_HLS/solution1/impl/ip' will take precedence over the same IP in location c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Kmeans_HLS/Kmeans_HLS/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:pearson:1.0'. The one found in IP location 'c:/A2_project/HLS/Pearson_HLS/Peason/solution1/impl/ip' will take precedence over the same IP in location c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Pearson_HLS/Peason/solution1/impl/ip
create_bd_cell -type ip -vlnv xilinx.com:hls:multiply_block:1.0 multiply_block_1
delete_bd_objs [get_bd_cells multiply_block_1]
delete_bd_objs [get_bd_cells pearson_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
endgroup
delete_bd_objs [get_bd_cells pearson_0]
open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd}
set_property  ip_repo_paths  c:/A2_project/HLS [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/A2_project/HLS'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:multiply_block:1.0'. The one found in IP location 'c:/A2_project/HLS/Block_Matrix_HLS_64/block_matrix_64/solution1/impl/ip' will take precedence over the same IP in locations: 
   c:/A2_project/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/ip
   c:/A2_project/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/ip
update_ip_catalog -add_ip C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/.vivado_hls_log_all.xml -repo_path c:/A2_project/HLS
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Element not found
CRITICAL WARNING: [IP_Flow 19-929] Failed to copy 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Block_Matrix_HLS_32/block_matrix_32/.vivado_hls_log_all.xml' because the file could not be parsed successfully.
0
update_ip_catalog -add_ip C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Block_Matrix_HLS_64/block_matrix_64/solution1/impl/ip/xilinx_com_hls_multiply_block_1_0.zip -repo_path c:/A2_project/HLS
INFO: [IP_Flow 19-949] Unzipped 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS/Block_Matrix_HLS_64/block_matrix_64/solution1/impl/ip/xilinx_com_hls_multiply_block_1_0.zip' into repository 'c:/A2_project/HLS'.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/A2_project/HLS'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:multiply_block:1.0'. The one found in IP location 'c:/A2_project/HLS/Block_Matrix_HLS_64/block_matrix_64/solution1/impl/ip' will take precedence over the same IP in locations: 
   c:/A2_project/HLS/Block_Matrix_HLS/block_matrix/solution2/impl/ip
   c:/A2_project/HLS/Block_Matrix_HLS_32/block_matrix_32/solution1/impl/ip
   c:/A2_project/HLS/xilinx_com_hls_multiply_block_1_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:multiply_block:1.0 multiply_block_1
endgroup
delete_bd_objs [get_bd_cells multiply_block_1]
open_project C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/HLS'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1778.973 ; gain = 47.852
open_bd_design {C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_1_bram
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram_if_cntlr_0_bram
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Excluding </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> from </microblaze_0/Data>
Successfully read diagram <design_multi> from BD file <C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2584.941 ; gain = 317.645
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI]
delete_bd_objs [get_bd_intf_nets axi_smc_M01_AXI]
disconnect_bd_net /clk_wiz_1_clk_out1 [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
disconnect_bd_net /clk_wiz_1_clk_out1 [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1} CONFIG.PCW_USE_S_AXI_HP0 {0} CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/S_AXI_ACP] [get_bd_intf_pins axi_smc/M00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_smc]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_ACP_ACLK] [get_bd_pins clk_wiz_1/AXI_clk]
set_property location {3 1983 -875} [get_bd_cells axi_smc]
set_property location {3 1968 -869} [get_bd_cells axi_smc]
set_property location {3 1965 -893} [get_bd_cells axi_smc]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
endgroup
save_bd_design
Wrote  : <C:\Users\Qlala\Documents\M2_SETI\A2\git\A2\Hardware\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
Wrote  : <C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ui/bd_399b3eb8.ui> 
reset_run synth_1
reset_run design_multi_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_IOP> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_IOP> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_IOP> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is not mapped into </microblaze_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_QSPI_LINEAR> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_IOP> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> is not mapped into </microblaze_0/Instruction>. Please use Address Editor to either map or exclude it.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No D-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No I-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_smc/M00_AXI(0)
Wrote  : <C:\Users\Qlala\Documents\M2_SETI\A2\git\A2\Hardware\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0_bram .
Exporting to file c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 365.187 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 365.187 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = 66ec6e60a05c72ea; cache size = 365.187 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_lmb_bram_if_cntlr_0_0, cache-ID = 98f8815421416ae8; cache size = 365.187 MB.
[Tue Feb 25 22:05:15 2020] Launched design_multi_processing_system7_0_0_synth_1, design_multi_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
design_multi_processing_system7_0_0_synth_1: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_processing_system7_0_0_synth_1/runme.log
design_multi_axi_smc_0_synth_1: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/design_multi_axi_smc_0_synth_1/runme.log
synth_1: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 22:05:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 2584.941 ; gain = 0.000
file copy -force C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

assign_bd_address [get_bd_addr_segs {processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM }]
Slave segment </processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into address space </microblaze_0/Data> at <0x0000_0000 [ 256M ]>
Slave segment </processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into address space </microblaze_0/Instruction> at <0x1000_0000 [ 256M ]>
set_property range 512M [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_ACP_DDR_LOWOCM}]
set_property offset 0x20000000 [get_bd_addr_segs {microblaze_0/Data/SEG_processing_system7_0_ACP_DDR_LOWOCM}]
set_property offset 0x20000000 [get_bd_addr_segs {microblaze_0/Instruction/SEG_processing_system7_0_ACP_DDR_LOWOCM}]
set_property range 512M [get_bd_addr_segs {microblaze_0/Instruction/SEG_processing_system7_0_ACP_DDR_LOWOCM}]
save_bd_design
Wrote  : <C:\Users\Qlala\Documents\M2_SETI\A2\git\A2\Hardware\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /microblaze_0_axi_intc: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x20000000 and high address C_DCACHE_HIGHADDR to 0x3FFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x20000000 and high address C_ICACHE_HIGHADDR to 0x3FFFFFFF.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_ACP(5) and /axi_smc/M00_AXI(0)
Wrote  : <C:\Users\Qlala\Documents\M2_SETI\A2\git\A2\Hardware\Vivado\Board_Project_A2_multi_processor\Board_Project_A2_multi_processor.srcs\sources_1\bd\design_multi\design_multi.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0_bram .
Exporting to file c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_0/design_multi_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_1/design_multi_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_auto_pc_2/design_multi_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_0, cache-ID = 2e351fccfa8ac451; cache size = 375.824 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_1, cache-ID = 7d10e83878cf4dac; cache size = 375.824 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_auto_pc_2, cache-ID = 66ec6e60a05c72ea; cache size = 375.824 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_multi_lmb_bram_if_cntlr_0_0, cache-ID = f5ceefa51eade4d6; cache size = 375.824 MB.
[Tue Feb 25 22:19:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/synth_1/runme.log
[Tue Feb 25 22:19:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2584.941 ; gain = 0.000
startgroup
current_project Demo_IP_HLS
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
endgroup
delete_bd_objs [get_bd_cells pearson_0]
report_ip_status -name ip_status 
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_0
current_project Board_Project_A2_multi_processor
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Feb 25 22:24:14 2020] Launched impl_1...
Run output will be captured here: C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/runme.log
startgroup
current_project Demo_IP_HLS
create_bd_cell -type ip -vlnv xilinx.com:hls:pearson:1.0 pearson_1
endgroup
current_project Board_Project_A2_multi_processor
generate_target all [get_files  C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd]
WARNING: [Vivado 12-818] No files matched 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd'
export_ip_user_files -of_objects [get_files C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd'
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd]
WARNING: [Vivado 12-818] No files matched 'C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_2/Demo_IP_HLS.srcs/sources_1/bd/design_IP/design_IP.bd'
ERROR: [Vivado 12-3447] No sub-design file provided.
file copy -force C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.runs/impl_1/design_multi_wrapper.sysdef C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.sdk/design_multi_wrapper.hdf

delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
generate_target all [get_files  C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd]
INFO: [BD 41-1662] The design 'design_multi.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2180] Resetting the memory initialization file of </axi_bram_ctrl_1_bram> to default.
WARNING: [BD 41-1629] Slave segment </processing_system7_0/S_AXI_GP0/GP0_DDR_LOWOCM> is excluded from all addressing paths.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.vhd:596]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/sim/design_multi.vhd
VHDL Output written to : C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hdl/design_multi_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at C:/Users/Qlala/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lmb_bram_if_cntlr_0_bram .
Exporting to file c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/hw_handoff/design_multi_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/ip/design_multi_axi_smc_0/bd_0/synth/design_multi_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
Exporting to file C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi.hwh
Generated Block Design Tcl file C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/hw_handoff/design_multi_bd.tcl
Generated Hardware Definition File C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/synth/design_multi.hwdef
generate_target: Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 2683.555 ; gain = 98.613
export_ip_user_files -of_objects [get_files C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.srcs/sources_1/bd/design_multi/design_multi.bd] -directory C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.ip_user_files -ipstatic_source_dir C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/modelsim} {questa=C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/questa} {riviera=C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/riviera} {activehdl=C:/Users/Qlala/Documents/M2_SETI/A2/git/A2/Hardware/Vivado/Board_Project_A2_multi_processor/Board_Project_A2_multi_processor.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
