0.6
2016.3
Oct 10 2016
19:46:48
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/AESL_axi_master_A_BUS.v,1586319003,systemVerilog,,,,AESL_axi_master_A_BUS,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1586319003,systemVerilog,,,,AESL_axi_slave_AXILiteS,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/add.autotb.v,1586319003,systemVerilog,,,,apatb_add_top,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/add.v,1586318965,systemVerilog,,,,add,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/add_AXILiteS_s_axi.v,1586318966,systemVerilog,,,,add_AXILiteS_s_axi,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/sim/verilog/add_A_BUS_m_axi.v,1586318966,systemVerilog,,,,add_A_BUS_m_axi;add_A_BUS_m_axi_buffer;add_A_BUS_m_axi_decoder;add_A_BUS_m_axi_fifo;add_A_BUS_m_axi_read;add_A_BUS_m_axi_reg_slice;add_A_BUS_m_axi_throttl;add_A_BUS_m_axi_write,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
