{
    "DESIGN_NAME": "VX_core_top",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/vortex/project.v"
    ],
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "SYNTH_FLAT_TOP": true,
    "DIE_AREA": "0 0 1000 1200",
    "DIODE_ON_PORTS": "in",
    "FP_CORE_UTIL": 50,
    "pdk::sky130*": {
        "scl::sky130_fd_sc_hd": {
            "MAX_FANOUT_CONSTRAINT": 8,
            "PL_TARGET_DENSITY": 0.52,
            "PL_RESIZER_HOLD_SLACK_MARGIN": 0.25,
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "MAX_FANOUT_CONSTRAINT": 8,
            "PL_TARGET_DENSITY": 0.52,
            "CLOCK_PERIOD": 25.9
        },
        "scl::sky130_fd_sc_hs": {
            "MAX_FANOUT_CONSTRAINT": 8,
            "PL_TARGET_DENSITY": 0.52,
            "CLOCK_PERIOD": 25.9
        },
        "scl::sky130_fd_sc_ls": {
            "MAX_FANOUT_CONSTRAINT": 8,
            "PL_TARGET_DENSITY": 0.52,
            "CLOCK_PERIOD": 25.9
        },
        "scl::sky130_fd_sc_ms": {
            "MAX_FANOUT_CONSTRAINT": 8,
            "PL_TARGET_DENSITY": 0.50,
            "CLOCK_PERIOD": 25.9
        }
    }
}
