{
 "author" : "Premysl Houdek",
 "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
 "name" : "tms570",
 "peripherals" : [
   {
     "name" : "DMA",
     "full name" : "Direct Memory Access Controller",
     "offset" : ["0xFFFFF000"],
     "registers" : [
       {
       "name" : "GCTRL",
       "info" : "Global Control Register",
       "lenght" : "32",
       "adress" : "0x0",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DMA_EN",
         "info" : "DMA enable bit."
         },
         {
         "start_bit" : "14",
         "bit_lenght" : "1",
         "bit_Field_Name" : "BUS_BUSY",
         "info" : "This bit indicates status of DMA external AHB bus status."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "2",
         "bit_Field_Name" : "DEBUG_MODE",
         "info" : "Debug Mode."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DMA_RES",
         "info" : "DMA software reset"
         }
        ]
       },
       {
       "name" : "PEND",
       "info" : "Channel Pending Register",
       "lenght" : "32",
       "adress" : "0x4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "PEND",
         "info" : "Channel pending register."
         }
        ]
       },
       {
       "name" : "DMASTAT",
       "info" : "DMA Status Register",
       "lenght" : "32",
       "adress" : "0xc",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "STCH",
         "info" : "Status of DMA channels."
         }
        ]
       },
       {
       "name" : "HWCHENAS",
       "info" : "HW Channel Enable Set and Status Register",
       "lenght" : "32",
       "adress" : "0x14",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "HWCHENA",
         "info" : "Hardware channel enable bit."
         }
        ]
       },
       {
       "name" : "HWCHENAR",
       "info" : "HW Channel Enable Reset and Status Register",
       "lenght" : "32",
       "adress" : "0x1c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "HWCHDIS",
         "info" : "HW channel disable bit."
         }
        ]
       },
       {
       "name" : "SWCHENAS",
       "info" : "SW Channel Enable Set and Status Register",
       "lenght" : "32",
       "adress" : "0x24",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "SWCHENA",
         "info" : "SW channel enable bit."
         }
        ]
       },
       {
       "name" : "SWCHENAR",
       "info" : "SW Channel Enable Reset and Status Register",
       "lenght" : "32",
       "adress" : "0x2c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "SWCHDIS",
         "info" : "SW channel disable bit."
         }
        ]
       },
       {
       "name" : "CHPRIOS",
       "info" : "Channel Priority Set Register",
       "lenght" : "32",
       "adress" : "0x34",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "CPS",
         "info" : "Channel priority set bit."
         }
        ]
       },
       {
       "name" : "CHPRIOR",
       "info" : "Channel Priority Reset Register",
       "lenght" : "32",
       "adress" : "0x3c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "CPR",
         "info" : "Channel priority reset bit."
         }
        ]
       },
       {
       "name" : "GCHIENAS",
       "info" : "Global Channel Interrupt Enable Set Register",
       "lenght" : "32",
       "adress" : "0x44",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "GCHIE",
         "info" : "Global channel interrupt enable bit."
         }
        ]
       },
       {
       "name" : "GCHIENAR",
       "info" : "Global Channel Interrupt Enable Reset Register",
       "lenght" : "32",
       "adress" : "0x4c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "GCHID",
         "info" : "Global channel interrupt disable bit."
         }
        ]
       },
       {
       "name" : "DREQASI",
       "info" : "DMA Request Assignment Register 0",
       "lenght" : "32",
       "adress" : "0x54",
       "array" : "4",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "6",
         "bit_Field_Name" : "CH0ASI",
         "info" : "Channel 0 assignment. This bit field chooses the DMA request assignment for channel 0."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "6",
         "bit_Field_Name" : "CH1ASI",
         "info" : "Channel 1 assignment. This bit field chooses the DMA request assignment for channel 1."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "6",
         "bit_Field_Name" : "CH2ASI",
         "info" : "Channel 2 assignment. This bit field chooses the DMA request assignment for channel 2."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "CH3ASI",
         "info" : "Channel 3 assignment. This bit field chooses the DMA request assignment for channel 3."
         }
        ]
       },
       {
       "name" : "PAR0",
       "info" : "Port Assignment Register 0",
       "lenght" : "32",
       "adress" : "0x94",
       "fields" : [
         {
         "start_bit" : "28",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH0PA",
         "info" : "These bit fields determine to which port channel 0 is assigned."
         },
         {
         "start_bit" : "24",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH1PA",
         "info" : "These bit fields determine to which port channel 1 is assigned."
         },
         {
         "start_bit" : "20",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH2PA",
         "info" : "These bit fields determine to which port channel 2 is assigned."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH3PA",
         "info" : "These bit fields determine to which port channel 3 is assigned."
         },
         {
         "start_bit" : "12",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH4PA",
         "info" : "These bit fields determine to which port channel 4 is assigned."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH5PA",
         "info" : "These bit fields determine to which port channel 5 is assigned."
         },
         {
         "start_bit" : "4",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH6PA",
         "info" : "These bit fields determine to which port channel 6 is assigned."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH7PA",
         "info" : "These bit fields determine to which port channel 7 is assigned."
         }
        ]
       },
       {
       "name" : "PAR1",
       "info" : "Port Assignment Register 1",
       "lenght" : "32",
       "adress" : "0x98",
       "fields" : [
         {
         "start_bit" : "28",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH8PA",
         "info" : "These bit fields determine to which port channel 8 is assigned."
         },
         {
         "start_bit" : "24",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH9PA",
         "info" : "These bit fields determine to which port channel 9 is assigned."
         },
         {
         "start_bit" : "20",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH10PA",
         "info" : "These bit fields determine to which port channel 10 is assigned."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH11PA",
         "info" : "These bit fields determine to which port channel 11 is assigned."
         },
         {
         "start_bit" : "12",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH12PA",
         "info" : "These bit fields determine to which port channel 12 is assigned."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH13PA",
         "info" : "These bit fields determine to which port channel 13 is assigned."
         },
         {
         "start_bit" : "4",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH14PA",
         "info" : "These bit fields determine to which port channel 14 is assigned."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "3",
         "bit_Field_Name" : "CH15PA",
         "info" : "These bit fields determine to which port channel 15 is assigned."
         }
        ]
       },
       {
       "name" : "FTCMAP",
       "info" : "FTC Interrupt Mapping Register",
       "lenght" : "32",
       "adress" : "0xb4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "FTCAB",
         "info" : "Frame transfer complete (FTC) interrupt to Group A or Group B."
         }
        ]
       },
       {
       "name" : "LFSMAP",
       "info" : "LFS Interrupt Mapping Register",
       "lenght" : "32",
       "adress" : "0xbc",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "LFSAB",
         "info" : "Last frame started (LFS) interrupt to Group A or Group B."
         }
        ]
       },
       {
       "name" : "HBCMAP",
       "info" : "HBC Interrupt Mapping Register",
       "lenght" : "32",
       "adress" : "0xc4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "HBCAB",
         "info" : "Half block complete (HBC) interrupt to Group A or Group B."
         }
        ]
       },
       {
       "name" : "BTCMAP",
       "info" : "BTC Interrupt Mapping Register",
       "lenght" : "32",
       "adress" : "0xcc",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "BTCAB",
         "info" : "Block transfer complete (BTC) interrupt to Group A or Group B"
         }
        ]
       },
       {
       "name" : "BERMAP",
       "info" : "BER Interrupt Mapping Register",
       "lenght" : "32",
       "adress" : "0xd4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "BERAB",
         "info" : "Bus error (BER) interrupt to Group A or Group B."
         }
        ]
       },
       {
       "name" : "FTCINTENAS",
       "info" : "FTC Interrupt Enable Set",
       "lenght" : "32",
       "adress" : "0xdc",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "FTCINTENA",
         "info" : "Frame transfer complete (FTC) interrupt enable."
         }
        ]
       },
       {
       "name" : "FTCINTENAR",
       "info" : "FTC Interrupt Enable Reset",
       "lenght" : "32",
       "adress" : "0xe4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "FTCINTDIS",
         "info" : "Frame transfer complete (FTC) interrupt disable."
         }
        ]
       },
       {
       "name" : "LFSINTENAS",
       "info" : "LFS Interrupt Enable Set",
       "lenght" : "32",
       "adress" : "0xec",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "LFSINTENA",
         "info" : "Last frame started (LFS) interrupt enable."
         }
        ]
       },
       {
       "name" : "LFSINTENAR",
       "info" : "LFS Interrupt Enable Reset",
       "lenght" : "32",
       "adress" : "0xf4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "LFSINTDIS",
         "info" : "Last frame started (LFS) interrupt disable."
         }
        ]
       },
       {
       "name" : "HBCINTENAS",
       "info" : "HBC Interrupt Enable Set",
       "lenght" : "32",
       "adress" : "0xfc",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "HBCINTENA",
         "info" : "Half block complete (HBC) interrupt enable."
         }
        ]
       },
       {
       "name" : "HBCINTENAR",
       "info" : "HBC Interrupt Enable Reset",
       "lenght" : "32",
       "adress" : "0x104",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "HBCINTDIS",
         "info" : "Half block complete (HBC) interrupt disable."
         }
        ]
       },
       {
       "name" : "BTCINTENAS",
       "info" : "BTC Interrupt Enable Set",
       "lenght" : "32",
       "adress" : "0x10c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "BTCINTENA",
         "info" : "Block transfer complete (BTC) interrupt enable."
         }
        ]
       },
       {
       "name" : "BTCINTENAR",
       "info" : "BTC Interrupt Enable Reset",
       "lenght" : "32",
       "adress" : "0x114",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "BTCINTDIS",
         "info" : "Block transfer complete (BTC) interurpt disable."
         }
        ]
       },
       {
       "name" : "GINTFLAG",
       "info" : "Global Interrupt Flag Register",
       "lenght" : "32",
       "adress" : "0x11c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "GINT",
         "info" : "Global interrupt flags."
         }
        ]
       },
       {
       "name" : "FTCFLAG",
       "info" : "FTC Interrupt Flag Register",
       "lenght" : "32",
       "adress" : "0x124",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "FTCI",
         "info" : "Frame transfer complete (FTC) flags."
         }
        ]
       },
       {
       "name" : "LFSFLAG",
       "info" : "LFS Interrupt Flag Register",
       "lenght" : "32",
       "adress" : "0x12c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "LFSI",
         "info" : "Last frame started (LFS) flags."
         }
        ]
       },
       {
       "name" : "HBCFLAG",
       "info" : "HBC Interrupt Flag Register",
       "lenght" : "32",
       "adress" : "0x134",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "HBCI",
         "info" : "Half block transfer (HBC) complete flags."
         }
        ]
       },
       {
       "name" : "BTCFLAG",
       "info" : "BTC Interrupt Flag Register",
       "lenght" : "32",
       "adress" : "0x13c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "BTCI",
         "info" : "Block transfer complete (BTC) flags."
         }
        ]
       },
       {
       "name" : "BERFLAG",
       "info" : "BER Interrupt Flag Register",
       "lenght" : "32",
       "adress" : "0x144",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "16",
         "bit_Field_Name" : "BERI",
         "info" : "Bus error (BER) flags."
         }
        ]
       },
       {
       "name" : "FTCAOFFSET",
       "info" : "FTCA Interrupt Channel Offset Register",
       "lenght" : "32",
       "adress" : "0x14c",
       "fields" : [
         {
         "start_bit" : "6",
         "bit_lenght" : "2",
         "bit_Field_Name" : "sbz",
         "info" : "These bits should always be programmed as zero."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "FTCA",
         "info" : "Channel causing FTC interrupt Group A."
         }
        ]
       },
       {
       "name" : "LFSAOFFSET",
       "info" : "LFSA Interrupt Channel Offset Register",
       "lenght" : "32",
       "adress" : "0x150",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "LFSA",
         "info" : "Channel causing LFS interrupt Group A."
         }
        ]
       },
       {
       "name" : "HBCAOFFSET",
       "info" : "HBCA Interrupt Channel Offset Register",
       "lenght" : "32",
       "adress" : "0x154",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "HBCA",
         "info" : "Channel causing HBC interrupt Group A."
         }
        ]
       },
       {
       "name" : "BTCAOFFSET",
       "info" : "BTCA Interrupt Channel Offset Register",
       "lenght" : "32",
       "adress" : "0x158",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "BTCA",
         "info" : "Channel causing BTC interrupt Group A."
         }
        ]
       },
       {
       "name" : "BERAOFFSET",
       "info" : "BERA Interrupt Channel Offset Register",
       "lenght" : "32",
       "adress" : "0x15c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "BERA",
         "info" : "Channel causing BER interrupt Group A."
         }
        ]
       },
       {
       "name" : "FTCBOFFSET",
       "info" : "FTCB Interrupt Channel Offset Register",
       "lenght" : "32",
       "adress" : "0x160",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "FTCB",
         "info" : "Channel causing FTC interrupt Group B."
         }
        ]
       },
       {
       "name" : "LFSBOFFSET",
       "info" : "LFSB Interrupt Channel Offset Register",
       "lenght" : "32",
       "adress" : "0x164",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "LFSB",
         "info" : "Channel causing LFS interrupt Group B."
         }
        ]
       },
       {
       "name" : "HBCBOFFSET",
       "info" : "HBCB Interrupt Channel Offset Register",
       "lenght" : "32",
       "adress" : "0x168",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "HBCB",
         "info" : "Channel causing HBC interrupt Group B."
         }
        ]
       },
       {
       "name" : "BTCBOFFSET",
       "info" : "BTCB Interrupt Channel Offset Register",
       "lenght" : "32",
       "adress" : "0x16c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "BTCB",
         "info" : "interrupt for Group B if the corresponding interrupt enable is set."
         }
        ]
       },
       {
       "name" : "BERBOFFSET",
       "info" : "BERB Interrupt Channel Offset Register",
       "lenght" : "32",
       "adress" : "0x170",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "6",
         "bit_Field_Name" : "BERB",
         "info" : "Channel causing BER interrupt Group B."
         }
        ]
       },
       {
       "name" : "PTCRL",
       "info" : "Port Control Register",
       "lenght" : "32",
       "adress" : "0x178",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PENDB",
         "info" : "Transfers pending for Port B. This flag determines if transfers are ongoing on port B."
         },
         {
         "start_bit" : "18",
         "bit_lenght" : "1",
         "bit_Field_Name" : "BYB",
         "info" : "Bypass FIFO B."
         },
         {
         "start_bit" : "17",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PSFRHQPB",
         "info" : "Priority scheme fix or rotate for high priority queue of Port B."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "PSFRLQPB",
         "info" : "Priority scheme fix or rotate for low priority queue of Port B."
         }
        ]
       },
       {
       "name" : "RTCTRL",
       "info" : "RAM Test Control Register",
       "lenght" : "32",
       "adress" : "0x17c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "RTC",
         "info" : "RAM Test Control."
         }
        ]
       },
       {
       "name" : "DCTRL",
       "info" : "Debug Control",
       "lenght" : "32",
       "adress" : "0x180",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "5",
         "bit_Field_Name" : "CHNUM",
         "info" : "Channel Number."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DMADBGS",
         "info" : "DMA debug status."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "DBGEN",
         "info" : "Debug Enable."
         }
        ]
       },
       {
       "name" : "WPR",
       "info" : "Watch Point Register",
       "lenght" : "32",
       "adress" : "0x184",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "WP",
         "info" : "Watch point."
         }
        ]
       },
       {
       "name" : "WMR",
       "info" : "Watch Mask Register",
       "lenght" : "32",
       "adress" : "0x188",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "WM",
         "info" : "Watch mask."
         }
        ]
       },
       {
       "name" : "PBACSADDR",
       "info" : "Port B Active Channel Source Address Register",
       "lenght" : "32",
       "adress" : "0x198",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "PBACSA",
         "info" : "Port B Active Channel Source Address."
         }
        ]
       },
       {
       "name" : "PBACDADDR",
       "info" : "Port B Active Channel Destination Address Register",
       "lenght" : "32",
       "adress" : "0x19c",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "PBACDA",
         "info" : "address of the active channel as broadcasted in Section 16.3.1.3 for Port B."
         }
        ]
       },
       {
       "name" : "PBACTC",
       "info" : "Port B Active Channel Transfer Count Register",
       "lenght" : "32",
       "adress" : "0x1a0",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "13",
         "bit_Field_Name" : "PBFTCOUNT",
         "info" : "Port B active channel frame count."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "13",
         "bit_Field_Name" : "PBETCOUNT",
         "info" : "Port B active channel element count."
         }
        ]
       },
       {
       "name" : "DMAPCR",
       "info" : "Parity Control Register",
       "lenght" : "32",
       "adress" : "0x1a8",
       "fields" : [
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "ERRA",
         "info" : "Error action."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "TEST",
         "info" : "When this bit is set, the parity bits are memory mapped to make them accessible by the CPU."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "4",
         "bit_Field_Name" : "PARITY_ENA",
         "info" : "Parity error detection enable."
         }
        ]
       },
       {
       "name" : "DMAPAR",
       "info" : "DMA Parity Error Address Register",
       "lenght" : "32",
       "adress" : "0x1ac",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "EDFLAG",
         "info" : "Parity Error Detection Flag."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "12",
         "bit_Field_Name" : "ERRORADDRESS",
         "info" : "Error address. These bits hold the address of the first parity error generated in the RAM."
         }
        ]
       },
       {
       "name" : "DMAMPCTRL",
       "info" : "DMA Memory Protection Control Register",
       "lenght" : "32",
       "adress" : "0x1b0",
       "fields" : [
         {
         "start_bit" : "28",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT3AB",
         "info" : "Interrupt assignment of region 3 to Group A or Group B."
         },
         {
         "start_bit" : "27",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT3ENA",
         "info" : "Interrupt enable of region 3."
         },
         {
         "start_bit" : "25",
         "bit_lenght" : "2",
         "bit_Field_Name" : "REG3AP",
         "info" : "Region 3 access permission."
         },
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "REG3ENA",
         "info" : "Region 3 enable."
         },
         {
         "start_bit" : "20",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT2AB",
         "info" : "Interrupt assignment of region 2 to Group A or Group B."
         },
         {
         "start_bit" : "19",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT2ENA",
         "info" : "Interrupt enable of region 2."
         },
         {
         "start_bit" : "17",
         "bit_lenght" : "2",
         "bit_Field_Name" : "REG2AP",
         "info" : "Region 2 access permission. These bits determine the access permission for region 2."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "REG2ENA",
         "info" : "Region 2 enable."
         },
         {
         "start_bit" : "12",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT1AB",
         "info" : "Interrupt assignment of region 1 to Group A or Group B."
         },
         {
         "start_bit" : "11",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT1ENA",
         "info" : "Interrupt enable of region 1."
         },
         {
         "start_bit" : "9",
         "bit_lenght" : "2",
         "bit_Field_Name" : "REG1AP",
         "info" : "Region 1 access permission."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "REG1ENA",
         "info" : "Region 1 enable."
         },
         {
         "start_bit" : "4",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT0AB",
         "info" : "Interrupt assignment of region 0 to Group A or Group B."
         },
         {
         "start_bit" : "3",
         "bit_lenght" : "1",
         "bit_Field_Name" : "INT0ENA",
         "info" : "Interrupt enable of region 0."
         },
         {
         "start_bit" : "1",
         "bit_lenght" : "2",
         "bit_Field_Name" : "REG0AP",
         "info" : "Region 0 access permission. These bits determine the access permission for region 0."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "REG0ENA",
         "info" : "Region 0 enable."
         }
        ]
       },
       {
       "name" : "DMAMPST",
       "info" : "DMA Memory Protection Status Register",
       "lenght" : "32",
       "adress" : "0x1b4",
       "fields" : [
         {
         "start_bit" : "24",
         "bit_lenght" : "1",
         "bit_Field_Name" : "REG3FT",
         "info" : "Region 3 fault."
         },
         {
         "start_bit" : "16",
         "bit_lenght" : "1",
         "bit_Field_Name" : "REG2FT",
         "info" : "Region 2 fault."
         },
         {
         "start_bit" : "8",
         "bit_lenght" : "1",
         "bit_Field_Name" : "REG1FT",
         "info" : "Region 1 fault."
         },
         {
         "start_bit" : "0",
         "bit_lenght" : "1",
         "bit_Field_Name" : "REG0FT",
         "info" : "Region 0 fault."
         }
        ]
       },
       {
       "name" : "DMAMPROS",
       "info" : "DMA Memory Protection Regions",
       "lenght" : "32",
       "adress" : "0x1b8",
       "array" : "4",
       "type" : "tms570_memory_prot_t",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "STARTADDRESS",
         "info" : "Start Address defines the address at which the region begins."
         }
        ]
       }
     ]
   },
   {
     "name" : "memory_prot",
     "full name" : "memory protection region",
     "offset" : ["NONE"],
     "registers" : [
       {
       "name" : "STARTADD",
       "info" : "DMA Memory Protection Region start Address Register",
       "lenght" : "32",
       "adress" : "0x0",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "STARTADDRESS",
         "info" : "Start Address defines the address at which the region begins."
         }
        ]
       },
       {
       "name" : "ENDADD",
       "info" : "DMA Memory Protection Region End Address Register",
       "lenght" : "32",
       "adress" : "0x4",
       "fields" : [
         {
         "start_bit" : "0",
         "bit_lenght" : "32",
         "bit_Field_Name" : "ENDADDRESS",
         "info" : "End Address defines the address at which the region ends."
         }
        ]
       }
     ]
   }
 ]
}
