(_comment "Generated by Fabric Compiler on Tue Jul 12 14:30:15 2022")
(_version "1.0.8")
(_model "(Logos/PGL22G/MBG324/-6)")
("Power Settings"
    (Item  title="Settings"
        (Table title="Device Settings"
            (Rows count=1
                (Row family("Logos") device("PGL22G") package("MBG324") speedgrade("-6") tempgrade("Industrial") process("Typical") )
            )
        )
        (Table title="Environment"
            (Rows count=1
                (Row custom_junction(false) ambient(25) junction(27.1328) theta_ja(21.2) custom_ja(false) ariflow("Still") heatsink("None") theta_sa(0) board_thermal("Normal") )
            )
        )
        (Table title="Power Rail"
            (Rows count=1
                (Row vcc(1.1) vccio33(3.3) vccio25(2.5) vccio18(1.8) vccio15(1.5) vccio12(1.2) vcc33a(3.3) )
            )
        )
        (Table title="Default Activity Rate"
            (Rows count=1
                (Row output_pf(5) clk_freq(100) togg(0.125) prob(0.125) io_togg(0.125) io_prob(0.5) ram_togg(0.125) ram_prob(1) dsp_togg(0.125) dsp_prob(1) )
            )
        )
    )
)
("Power Summary"
    (Item  title="Summary"
        (Table title="Power Summary"
            (Rows count=1
                (Row total_on_chip_power(0.102317) static_power(0.0396416) external_power(0) junction_temp(27.1328) thermal_margin(72.8672) power_margin(3.43713) )
            )
        )
        (Table title="Logic Device Summary"
            (Rows count=8
                (Row cell("Clock") power(0.00373075) percent(0.0364627) )
                (Row cell("CLM") power(0.00245446) percent(0.0239888) )
                (Row cell("IO") power(0.033581) percent(0.328205) )
                (Row cell("DRM") power(0) percent(0) )
                (Row cell("APM") power(0) percent(0) )
                (Row cell("ADC") power(0) percent(0) )
                (Row cell("PLL") power(0.0195883) percent(0.191447) )
                (Row cell("Net") power(0.00332092) percent(0.0324571) )
            )
        )
        (Table title="Power Rail Summary"
            (Rows count=7
                (Row power_rail("vcc") voltage(1.1) current(0.0314386) external_current(0) rail_power(0.0345824) )
                (Row power_rail("vccio33") voltage(3.3) current(0.00932176) external_current(0) rail_power(0.0307618) )
                (Row power_rail("vccio25") voltage(2.5) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio18") voltage(1.8) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio15") voltage(1.5) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio12") voltage(1.2) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vcc33a") voltage(3.3) current(0.0112039) external_current(0) rail_power(0.0369728) )
            )
        )
    )
)
("Power Logics"
    (Item title="Clock"
        (Table title="Clock"
            (Rows count=2
                (Row name("gmii_rx_clk") freq(125) type("Global") fanout(466) clock_buf(1) vcc_power(0.00352631) )
                (Row name("ntclkbufg_0") freq(50) type("Global") fanout(14) clock_buf(1) vcc_power(0.000204441) )
            )
        )
    )
    (Item title="CLM"
        (Table title="CLM"
            (Rows count=1
                (Row name("") clock(115.896) logic_num(490) rams_num(0) FF_num(480) toggle(0.119867) rout_comp(1.48806) signal_rate(13.9482) vcc_power(3.66337e-06) )
            )
        )
    )
    (Item title="IO"
        (Table title="IO"
            (Rows count=16
                (Row name("eth_rxd[1]") io_standard("LVTTL33 (input)") io_direction("INPUT") io_num(1) clock_io(125) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(27.3438) vcc_power(0.000218383) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_eth_txd[0]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(125) toggle(0.125) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(15.625) vcc_power(0.000246288) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("eth_tx_ctl") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(125) toggle(0.125) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(15.625) vcc_power(0.000246288) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("eth_txc") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(125) toggle(0.125) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(15.625) vcc_power(0.000246288) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("eth_rxd[0]") io_standard("LVTTL33 (input)") io_direction("INPUT") io_num(1) clock_io(125) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(27.3438) vcc_power(0.000218383) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("eth_rxd[3]") io_standard("LVTTL33 (input)") io_direction("INPUT") io_num(1) clock_io(125) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(27.3438) vcc_power(0.000218383) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_eth_txd[3]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(125) toggle(0.125) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(15.625) vcc_power(0.000246288) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_eth_txd[2]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(125) toggle(0.125) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(15.625) vcc_power(0.000246288) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_eth_txd[1]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(125) toggle(0.125) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(15.625) vcc_power(0.000246288) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("eth_rxc") io_standard("LVTTL33 (input)") io_direction("INPUT") io_num(1) clock_io(125) toggle(0.178571) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(22.3214) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("sys_rst_n") io_standard("LVCMOS15 (input)") io_direction("INPUT") io_num(1) clock_io(125) toggle(0.178571) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(22.3214) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("eth_rst_n") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(125) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(15.625) vcc_power(3.32046e-05) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("eth_rxd[2]") io_standard("LVTTL33 (input)") io_direction("INPUT") io_num(1) clock_io(125) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(27.3438) vcc_power(0.000218383) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("eth_rx_ctl") io_standard("LVTTL33 (input)") io_direction("INPUT") io_num(1) clock_io(125) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(27.3438) vcc_power(0.000218383) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("touch_key") io_standard("LVCMOS15 (input)") io_direction("INPUT") io_num(1) clock_io(125) toggle(0.21875) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(27.3438) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("sys_clk") io_standard("LVTTL33 (input)") io_direction("INPUT") io_num(1) clock_io(125) toggle(0.21875) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(27.3438) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
            )
        )
    )
    (Item title="DRM"
        (Table title="DRM"
            (Rows count=0
            )
        )
    )
    (Item title="APM"
        (Table title="APM"
            (Rows count=0
            )
        )
    )
    (Item title="ADC"
        (Table title="ADC"
            (Rows count=0
            )
        )
    )
    (Item title="PLL"
        (Table title="PLL"
            (Rows count=1
                (Row name("util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e1/goppll") clock_freq(125) clock_in_divide(1) clock_fb_divide(5) clock_0_divide("5") clock_1_divide("5") clock_2_divide("16") clock_3_divide("16") clock_4_divide("16") power_down(0) vcc_power(4.6101e-05) vcc33a_power(0.0195422) )
            )
        )
    )
)
