

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_2'
================================================================
* Date:           Wed Apr 12 23:59:03 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Area
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.524 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      641|      641| 6.410 us | 6.410 us |  641|  641|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      640|      640|        10|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_coeffs_offset)" [dilithium2/poly.c:798]   --->   Operation 12 'read' 'a_coeffs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_offset_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %r_offset)" [dilithium2/poly.c:798]   --->   Operation 13 'read' 'r_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln810_2 = zext i11 %r_offset_read to i12" [dilithium2/poly.c:810]   --->   Operation 14 'zext' 'zext_ln810_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.35ns)   --->   "br label %1" [dilithium2/poly.c:804]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln804 = zext i7 %i_0 to i10" [dilithium2/poly.c:804]   --->   Operation 17 'zext' 'zext_ln804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.23ns)   --->   "%icmp_ln804 = icmp eq i7 %i_0, -64" [dilithium2/poly.c:804]   --->   Operation 18 'icmp' 'icmp_ln804' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.66ns)   --->   "%i = add i7 %i_0, 1" [dilithium2/poly.c:804]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln804, label %3, label %2" [dilithium2/poly.c:804]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i7 %i_0 to i6" [dilithium2/poly.c:805]   --->   Operation 22 'trunc' 'trunc_ln805' <Predicate = (!icmp_ln804)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i6.i2(i3 %a_coeffs_offset_read, i6 %trunc_ln805, i2 0)" [dilithium2/poly.c:805]   --->   Operation 23 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln804)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln805 = zext i11 %tmp_17 to i64" [dilithium2/poly.c:805]   --->   Operation 24 'zext' 'zext_ln805' <Predicate = (!icmp_ln804)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln805" [dilithium2/poly.c:805]   --->   Operation 25 'getelementptr' 'a_coeffs_addr' <Predicate = (!icmp_ln804)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i32* %a_coeffs_addr, align 4" [dilithium2/poly.c:805]   --->   Operation 26 'load' 'a_coeffs_load' <Predicate = (!icmp_ln804)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [dilithium2/poly.c:838]   --->   Operation 27 'ret' <Predicate = (icmp_ln804)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.72>
ST_3 : Operation 28 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i32* %a_coeffs_addr, align 4" [dilithium2/poly.c:805]   --->   Operation 28 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 29 [1/1] (2.18ns)   --->   "%sub_ln805 = sub nsw i32 131072, %a_coeffs_load" [dilithium2/poly.c:805]   --->   Operation 29 'sub' 'sub_ln805' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln810 = trunc i32 %sub_ln805 to i8" [dilithium2/poly.c:810]   --->   Operation 30 'trunc' 'trunc_ln810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln6 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln805, i3 0)" [dilithium2/poly.c:810]   --->   Operation 31 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln810 = zext i9 %shl_ln6 to i10" [dilithium2/poly.c:810]   --->   Operation 32 'zext' 'zext_ln810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln810 = add i10 %zext_ln810, %zext_ln804" [dilithium2/poly.c:810]   --->   Operation 33 'add' 'add_ln810' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln810_1 = zext i10 %add_ln810 to i12" [dilithium2/poly.c:810]   --->   Operation 34 'zext' 'zext_ln810_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "%add_ln810_1 = add i12 %zext_ln810_1, %zext_ln810_2" [dilithium2/poly.c:810]   --->   Operation 35 'add' 'add_ln810_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln810_3 = zext i12 %add_ln810_1 to i64" [dilithium2/poly.c:810]   --->   Operation 36 'zext' 'zext_ln810_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%r_addr = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln810_3" [dilithium2/poly.c:810]   --->   Operation 37 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.77ns)   --->   "store i8 %trunc_ln810, i8* %r_addr, align 1" [dilithium2/poly.c:810]   --->   Operation 38 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln805, i32 8, i32 15)" [dilithium2/poly.c:811]   --->   Operation 39 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln805, i32 16, i32 23)" [dilithium2/poly.c:812]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln805, i2 0)" [dilithium2/poly.c:805]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln806 = or i8 %shl_ln, 1" [dilithium2/poly.c:806]   --->   Operation 42 'or' 'or_ln806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_coeffs_offset_read, i8 %or_ln806)" [dilithium2/poly.c:806]   --->   Operation 43 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln806 = zext i11 %tmp_18 to i64" [dilithium2/poly.c:806]   --->   Operation 44 'zext' 'zext_ln806' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%a_coeffs_addr_1 = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln806" [dilithium2/poly.c:806]   --->   Operation 45 'getelementptr' 'a_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i32* %a_coeffs_addr_1, align 4" [dilithium2/poly.c:806]   --->   Operation 46 'load' 'a_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_4 : Operation 47 [1/1] (1.74ns)   --->   "%add_ln811 = add i10 1, %add_ln810" [dilithium2/poly.c:811]   --->   Operation 47 'add' 'add_ln811' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln811 = zext i10 %add_ln811 to i12" [dilithium2/poly.c:811]   --->   Operation 48 'zext' 'zext_ln811' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.76ns)   --->   "%add_ln811_1 = add i12 %zext_ln811, %zext_ln810_2" [dilithium2/poly.c:811]   --->   Operation 49 'add' 'add_ln811_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln811_1 = zext i12 %add_ln811_1 to i64" [dilithium2/poly.c:811]   --->   Operation 50 'zext' 'zext_ln811_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln811_1" [dilithium2/poly.c:811]   --->   Operation 51 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (2.77ns)   --->   "store i8 %trunc_ln10, i8* %r_addr_1, align 1" [dilithium2/poly.c:811]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 5 <SV = 4> <Delay = 8.52>
ST_5 : Operation 53 [1/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i32* %a_coeffs_addr_1, align 4" [dilithium2/poly.c:806]   --->   Operation 53 'load' 'a_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 54 [1/1] (2.18ns)   --->   "%sub_ln806 = sub nsw i32 131072, %a_coeffs_load_1" [dilithium2/poly.c:806]   --->   Operation 54 'sub' 'sub_ln806' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (1.74ns)   --->   "%add_ln812 = add i10 2, %add_ln810" [dilithium2/poly.c:812]   --->   Operation 55 'add' 'add_ln812' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln812 = zext i10 %add_ln812 to i12" [dilithium2/poly.c:812]   --->   Operation 56 'zext' 'zext_ln812' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "%add_ln812_1 = add i12 %zext_ln812, %zext_ln810_2" [dilithium2/poly.c:812]   --->   Operation 57 'add' 'add_ln812_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln812_1 = zext i12 %add_ln812_1 to i64" [dilithium2/poly.c:812]   --->   Operation 58 'zext' 'zext_ln812_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%r_addr_2 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln812_1" [dilithium2/poly.c:812]   --->   Operation 59 'getelementptr' 'r_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i32 %sub_ln806 to i6" [dilithium2/poly.c:813]   --->   Operation 60 'trunc' 'trunc_ln813' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln7 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln813, i2 0)" [dilithium2/poly.c:813]   --->   Operation 61 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.80ns)   --->   "%or_ln813 = or i8 %shl_ln7, %trunc_ln" [dilithium2/poly.c:813]   --->   Operation 62 'or' 'or_ln813' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (2.77ns)   --->   "store i8 %or_ln813, i8* %r_addr_2, align 1" [dilithium2/poly.c:813]   --->   Operation 63 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln806, i32 6, i32 13)" [dilithium2/poly.c:814]   --->   Operation 64 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln806, i32 14, i32 21)" [dilithium2/poly.c:815]   --->   Operation 65 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln807 = or i8 %shl_ln, 2" [dilithium2/poly.c:807]   --->   Operation 66 'or' 'or_ln807' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_coeffs_offset_read, i8 %or_ln807)" [dilithium2/poly.c:807]   --->   Operation 67 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln807 = zext i11 %tmp_19 to i64" [dilithium2/poly.c:807]   --->   Operation 68 'zext' 'zext_ln807' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%a_coeffs_addr_2 = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln807" [dilithium2/poly.c:807]   --->   Operation 69 'getelementptr' 'a_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i32* %a_coeffs_addr_2, align 4" [dilithium2/poly.c:807]   --->   Operation 70 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_6 : Operation 71 [1/1] (1.74ns)   --->   "%add_ln814 = add i10 3, %add_ln810" [dilithium2/poly.c:814]   --->   Operation 71 'add' 'add_ln814' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln814 = zext i10 %add_ln814 to i12" [dilithium2/poly.c:814]   --->   Operation 72 'zext' 'zext_ln814' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.76ns)   --->   "%add_ln814_1 = add i12 %zext_ln814, %zext_ln810_2" [dilithium2/poly.c:814]   --->   Operation 73 'add' 'add_ln814_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln814_1 = zext i12 %add_ln814_1 to i64" [dilithium2/poly.c:814]   --->   Operation 74 'zext' 'zext_ln814_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%r_addr_3 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln814_1" [dilithium2/poly.c:814]   --->   Operation 75 'getelementptr' 'r_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.77ns)   --->   "store i8 %trunc_ln11, i8* %r_addr_3, align 1" [dilithium2/poly.c:814]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 7 <SV = 6> <Delay = 8.52>
ST_7 : Operation 77 [1/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i32* %a_coeffs_addr_2, align 4" [dilithium2/poly.c:807]   --->   Operation 77 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_7 : Operation 78 [1/1] (2.18ns)   --->   "%sub_ln807 = sub nsw i32 131072, %a_coeffs_load_2" [dilithium2/poly.c:807]   --->   Operation 78 'sub' 'sub_ln807' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.74ns)   --->   "%add_ln815 = add i10 4, %add_ln810" [dilithium2/poly.c:815]   --->   Operation 79 'add' 'add_ln815' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln815 = zext i10 %add_ln815 to i12" [dilithium2/poly.c:815]   --->   Operation 80 'zext' 'zext_ln815' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.76ns)   --->   "%add_ln815_1 = add i12 %zext_ln815, %zext_ln810_2" [dilithium2/poly.c:815]   --->   Operation 81 'add' 'add_ln815_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln815_1 = zext i12 %add_ln815_1 to i64" [dilithium2/poly.c:815]   --->   Operation 82 'zext' 'zext_ln815_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%r_addr_4 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln815_1" [dilithium2/poly.c:815]   --->   Operation 83 'getelementptr' 'r_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln816 = trunc i32 %sub_ln807 to i4" [dilithium2/poly.c:816]   --->   Operation 84 'trunc' 'trunc_ln816' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln8 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln816, i4 0)" [dilithium2/poly.c:816]   --->   Operation 85 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.80ns)   --->   "%or_ln816 = or i8 %shl_ln8, %trunc_ln12" [dilithium2/poly.c:816]   --->   Operation 86 'or' 'or_ln816' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (2.77ns)   --->   "store i8 %or_ln816, i8* %r_addr_4, align 1" [dilithium2/poly.c:816]   --->   Operation 87 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln807, i32 4, i32 11)" [dilithium2/poly.c:817]   --->   Operation 88 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln807, i32 12, i32 19)" [dilithium2/poly.c:818]   --->   Operation 89 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln808 = or i8 %shl_ln, 3" [dilithium2/poly.c:808]   --->   Operation 90 'or' 'or_ln808' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_20 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %a_coeffs_offset_read, i8 %or_ln808)" [dilithium2/poly.c:808]   --->   Operation 91 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln808 = zext i11 %tmp_20 to i64" [dilithium2/poly.c:808]   --->   Operation 92 'zext' 'zext_ln808' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%a_coeffs_addr_3 = getelementptr [1024 x i32]* %a_coeffs, i64 0, i64 %zext_ln808" [dilithium2/poly.c:808]   --->   Operation 93 'getelementptr' 'a_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i32* %a_coeffs_addr_3, align 4" [dilithium2/poly.c:808]   --->   Operation 94 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_8 : Operation 95 [1/1] (1.74ns)   --->   "%add_ln817 = add i10 5, %add_ln810" [dilithium2/poly.c:817]   --->   Operation 95 'add' 'add_ln817' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln817 = zext i10 %add_ln817 to i12" [dilithium2/poly.c:817]   --->   Operation 96 'zext' 'zext_ln817' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.76ns)   --->   "%add_ln817_1 = add i12 %zext_ln817, %zext_ln810_2" [dilithium2/poly.c:817]   --->   Operation 97 'add' 'add_ln817_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln817_1 = zext i12 %add_ln817_1 to i64" [dilithium2/poly.c:817]   --->   Operation 98 'zext' 'zext_ln817_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%r_addr_5 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln817_1" [dilithium2/poly.c:817]   --->   Operation 99 'getelementptr' 'r_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (2.77ns)   --->   "store i8 %trunc_ln13, i8* %r_addr_5, align 1" [dilithium2/poly.c:817]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>

State 9 <SV = 8> <Delay = 8.52>
ST_9 : Operation 101 [1/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i32* %a_coeffs_addr_3, align 4" [dilithium2/poly.c:808]   --->   Operation 101 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_9 : Operation 102 [1/1] (2.18ns)   --->   "%sub_ln808 = sub nsw i32 131072, %a_coeffs_load_3" [dilithium2/poly.c:808]   --->   Operation 102 'sub' 'sub_ln808' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (1.74ns)   --->   "%add_ln818 = add i10 6, %add_ln810" [dilithium2/poly.c:818]   --->   Operation 103 'add' 'add_ln818' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i10 %add_ln818 to i12" [dilithium2/poly.c:818]   --->   Operation 104 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.76ns)   --->   "%add_ln818_1 = add i12 %zext_ln818, %zext_ln810_2" [dilithium2/poly.c:818]   --->   Operation 105 'add' 'add_ln818_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln818_1 = zext i12 %add_ln818_1 to i64" [dilithium2/poly.c:818]   --->   Operation 106 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%r_addr_6 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln818_1" [dilithium2/poly.c:818]   --->   Operation 107 'getelementptr' 'r_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln819 = trunc i32 %sub_ln808 to i2" [dilithium2/poly.c:819]   --->   Operation 108 'trunc' 'trunc_ln819' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln9 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln819, i6 0)" [dilithium2/poly.c:819]   --->   Operation 109 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.80ns)   --->   "%or_ln819 = or i8 %shl_ln9, %trunc_ln14" [dilithium2/poly.c:819]   --->   Operation 110 'or' 'or_ln819' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (2.77ns)   --->   "store i8 %or_ln819, i8* %r_addr_6, align 1" [dilithium2/poly.c:819]   --->   Operation 111 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln808, i32 2, i32 9)" [dilithium2/poly.c:820]   --->   Operation 112 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sub_ln808, i32 10, i32 17)" [dilithium2/poly.c:821]   --->   Operation 113 'partselect' 'trunc_ln16' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 114 [1/1] (1.74ns)   --->   "%add_ln820 = add i10 7, %add_ln810" [dilithium2/poly.c:820]   --->   Operation 114 'add' 'add_ln820' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln820 = zext i10 %add_ln820 to i12" [dilithium2/poly.c:820]   --->   Operation 115 'zext' 'zext_ln820' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.76ns)   --->   "%add_ln820_1 = add i12 %zext_ln820, %zext_ln810_2" [dilithium2/poly.c:820]   --->   Operation 116 'add' 'add_ln820_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln820_1 = zext i12 %add_ln820_1 to i64" [dilithium2/poly.c:820]   --->   Operation 117 'zext' 'zext_ln820_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%r_addr_7 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln820_1" [dilithium2/poly.c:820]   --->   Operation 118 'getelementptr' 'r_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (2.77ns)   --->   "store i8 %trunc_ln15, i8* %r_addr_7, align 1" [dilithium2/poly.c:820]   --->   Operation 119 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_10 : Operation 120 [1/1] (1.74ns)   --->   "%add_ln821 = add i10 8, %add_ln810" [dilithium2/poly.c:821]   --->   Operation 120 'add' 'add_ln821' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln821 = zext i10 %add_ln821 to i12" [dilithium2/poly.c:821]   --->   Operation 121 'zext' 'zext_ln821' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (1.76ns)   --->   "%add_ln821_1 = add i12 %zext_ln821, %zext_ln810_2" [dilithium2/poly.c:821]   --->   Operation 122 'add' 'add_ln821_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln821_1 = zext i12 %add_ln821_1 to i64" [dilithium2/poly.c:821]   --->   Operation 123 'zext' 'zext_ln821_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%r_addr_8 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln821_1" [dilithium2/poly.c:821]   --->   Operation 124 'getelementptr' 'r_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (2.77ns)   --->   "store i8 %trunc_ln16, i8* %r_addr_8, align 1" [dilithium2/poly.c:821]   --->   Operation 125 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5720> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "br label %1" [dilithium2/poly.c:804]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ r_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_coeffs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_coeffs_offset_read (read             ) [ 001111111111]
r_offset_read        (read             ) [ 000000000000]
zext_ln810_2         (zext             ) [ 001111111111]
br_ln804             (br               ) [ 011111111111]
i_0                  (phi              ) [ 001000000000]
zext_ln804           (zext             ) [ 000100000000]
icmp_ln804           (icmp             ) [ 001111111111]
empty                (speclooptripcount) [ 000000000000]
i                    (add              ) [ 011111111111]
br_ln804             (br               ) [ 000000000000]
trunc_ln805          (trunc            ) [ 000110000000]
tmp_17               (bitconcatenate   ) [ 000000000000]
zext_ln805           (zext             ) [ 000000000000]
a_coeffs_addr        (getelementptr    ) [ 000100000000]
ret_ln838            (ret              ) [ 000000000000]
a_coeffs_load        (load             ) [ 000000000000]
sub_ln805            (sub              ) [ 000000000000]
trunc_ln810          (trunc            ) [ 000000000000]
shl_ln6              (bitconcatenate   ) [ 000000000000]
zext_ln810           (zext             ) [ 000000000000]
add_ln810            (add              ) [ 000011111110]
zext_ln810_1         (zext             ) [ 000000000000]
add_ln810_1          (add              ) [ 000000000000]
zext_ln810_3         (zext             ) [ 000000000000]
r_addr               (getelementptr    ) [ 000000000000]
store_ln810          (store            ) [ 000000000000]
trunc_ln10           (partselect       ) [ 000010000000]
trunc_ln             (partselect       ) [ 000011000000]
shl_ln               (bitconcatenate   ) [ 000001111000]
or_ln806             (or               ) [ 000000000000]
tmp_18               (bitconcatenate   ) [ 000000000000]
zext_ln806           (zext             ) [ 000000000000]
a_coeffs_addr_1      (getelementptr    ) [ 000001000000]
add_ln811            (add              ) [ 000000000000]
zext_ln811           (zext             ) [ 000000000000]
add_ln811_1          (add              ) [ 000000000000]
zext_ln811_1         (zext             ) [ 000000000000]
r_addr_1             (getelementptr    ) [ 000000000000]
store_ln811          (store            ) [ 000000000000]
a_coeffs_load_1      (load             ) [ 000000000000]
sub_ln806            (sub              ) [ 000000000000]
add_ln812            (add              ) [ 000000000000]
zext_ln812           (zext             ) [ 000000000000]
add_ln812_1          (add              ) [ 000000000000]
zext_ln812_1         (zext             ) [ 000000000000]
r_addr_2             (getelementptr    ) [ 000000000000]
trunc_ln813          (trunc            ) [ 000000000000]
shl_ln7              (bitconcatenate   ) [ 000000000000]
or_ln813             (or               ) [ 000000000000]
store_ln813          (store            ) [ 000000000000]
trunc_ln11           (partselect       ) [ 000000100000]
trunc_ln12           (partselect       ) [ 000000110000]
or_ln807             (or               ) [ 000000000000]
tmp_19               (bitconcatenate   ) [ 000000000000]
zext_ln807           (zext             ) [ 000000000000]
a_coeffs_addr_2      (getelementptr    ) [ 000000010000]
add_ln814            (add              ) [ 000000000000]
zext_ln814           (zext             ) [ 000000000000]
add_ln814_1          (add              ) [ 000000000000]
zext_ln814_1         (zext             ) [ 000000000000]
r_addr_3             (getelementptr    ) [ 000000000000]
store_ln814          (store            ) [ 000000000000]
a_coeffs_load_2      (load             ) [ 000000000000]
sub_ln807            (sub              ) [ 000000000000]
add_ln815            (add              ) [ 000000000000]
zext_ln815           (zext             ) [ 000000000000]
add_ln815_1          (add              ) [ 000000000000]
zext_ln815_1         (zext             ) [ 000000000000]
r_addr_4             (getelementptr    ) [ 000000000000]
trunc_ln816          (trunc            ) [ 000000000000]
shl_ln8              (bitconcatenate   ) [ 000000000000]
or_ln816             (or               ) [ 000000000000]
store_ln816          (store            ) [ 000000000000]
trunc_ln13           (partselect       ) [ 000000001000]
trunc_ln14           (partselect       ) [ 000000001100]
or_ln808             (or               ) [ 000000000000]
tmp_20               (bitconcatenate   ) [ 000000000000]
zext_ln808           (zext             ) [ 000000000000]
a_coeffs_addr_3      (getelementptr    ) [ 000000000100]
add_ln817            (add              ) [ 000000000000]
zext_ln817           (zext             ) [ 000000000000]
add_ln817_1          (add              ) [ 000000000000]
zext_ln817_1         (zext             ) [ 000000000000]
r_addr_5             (getelementptr    ) [ 000000000000]
store_ln817          (store            ) [ 000000000000]
a_coeffs_load_3      (load             ) [ 000000000000]
sub_ln808            (sub              ) [ 000000000000]
add_ln818            (add              ) [ 000000000000]
zext_ln818           (zext             ) [ 000000000000]
add_ln818_1          (add              ) [ 000000000000]
zext_ln818_1         (zext             ) [ 000000000000]
r_addr_6             (getelementptr    ) [ 000000000000]
trunc_ln819          (trunc            ) [ 000000000000]
shl_ln9              (bitconcatenate   ) [ 000000000000]
or_ln819             (or               ) [ 000000000000]
store_ln819          (store            ) [ 000000000000]
trunc_ln15           (partselect       ) [ 000000000010]
trunc_ln16           (partselect       ) [ 000000000011]
add_ln820            (add              ) [ 000000000000]
zext_ln820           (zext             ) [ 000000000000]
add_ln820_1          (add              ) [ 000000000000]
zext_ln820_1         (zext             ) [ 000000000000]
r_addr_7             (getelementptr    ) [ 000000000000]
store_ln820          (store            ) [ 000000000000]
add_ln821            (add              ) [ 000000000000]
zext_ln821           (zext             ) [ 000000000000]
add_ln821_1          (add              ) [ 000000000001]
zext_ln821_1         (zext             ) [ 000000000000]
r_addr_8             (getelementptr    ) [ 000000000000]
store_ln821          (store            ) [ 000000000000]
br_ln804             (br               ) [ 011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_coeffs_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="a_coeffs_offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_coeffs_offset_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="r_offset_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="11" slack="0"/>
<pin id="111" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_offset_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="a_coeffs_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/2 a_coeffs_load_1/4 a_coeffs_load_2/6 a_coeffs_load_3/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="r_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln810/3 store_ln811/4 store_ln813/5 store_ln814/6 store_ln816/7 store_ln817/8 store_ln819/9 store_ln820/10 store_ln821/11 "/>
</bind>
</comp>

<comp id="140" class="1004" name="a_coeffs_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_1/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="r_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_1/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="r_addr_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="12" slack="0"/>
<pin id="160" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_2/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="a_coeffs_addr_2_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_2/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="r_addr_3_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="12" slack="0"/>
<pin id="176" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_3/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_addr_4_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_4/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="a_coeffs_addr_3_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_3/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="r_addr_5_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="12" slack="0"/>
<pin id="200" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_5/8 "/>
</bind>
</comp>

<comp id="204" class="1004" name="r_addr_6_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="12" slack="0"/>
<pin id="208" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_6/9 "/>
</bind>
</comp>

<comp id="212" class="1004" name="r_addr_7_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="12" slack="0"/>
<pin id="216" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_7/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="r_addr_8_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="12" slack="0"/>
<pin id="224" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_8/11 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_0_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="1"/>
<pin id="230" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_0_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="7" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="19" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln805/3 sub_ln806/5 sub_ln807/7 sub_ln808/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln810_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln810_2/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln804_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln804/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln804_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln804/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln805_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_17_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="1"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="1" slack="0"/>
<pin id="274" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln805_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln805/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln810_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln810/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln6_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="1"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln810_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln810/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_ln810_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="0" index="1" bw="7" slack="1"/>
<pin id="302" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln810/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln810_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln810_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln810_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="0" index="1" bw="11" slack="2"/>
<pin id="311" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln810_1/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln810_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln810_3/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln10_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="0" index="3" bw="5" slack="0"/>
<pin id="323" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="6" slack="0"/>
<pin id="332" dir="0" index="3" bw="6" slack="0"/>
<pin id="333" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="shl_ln_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="2"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln806_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln806/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_18_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="3" slack="3"/>
<pin id="354" dir="0" index="2" bw="8" slack="0"/>
<pin id="355" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln806_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln806/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln811_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="10" slack="1"/>
<pin id="366" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln811/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln811_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln811/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln811_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="11" slack="3"/>
<pin id="375" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln811_1/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln811_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln811_1/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln812_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="0" index="1" bw="10" slack="2"/>
<pin id="385" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln812/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln812_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="10" slack="0"/>
<pin id="389" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln812/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln812_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="11" slack="4"/>
<pin id="394" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln812_1/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln812_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="12" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln812_1/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln813_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_ln7_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln7/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="or_ln813_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="2"/>
<pin id="416" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln813/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln11_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="4" slack="0"/>
<pin id="423" dir="0" index="3" bw="5" slack="0"/>
<pin id="424" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln12_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="5" slack="0"/>
<pin id="433" dir="0" index="3" bw="6" slack="0"/>
<pin id="434" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="or_ln807_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="2"/>
<pin id="441" dir="0" index="1" bw="3" slack="0"/>
<pin id="442" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln807/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_19_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="5"/>
<pin id="447" dir="0" index="2" bw="8" slack="0"/>
<pin id="448" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln807_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="11" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln807/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln814_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="0" index="1" bw="10" slack="3"/>
<pin id="459" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln814/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln814_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln814/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln814_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="10" slack="0"/>
<pin id="467" dir="0" index="1" bw="11" slack="5"/>
<pin id="468" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln814_1/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln814_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln814_1/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln815_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="10" slack="4"/>
<pin id="478" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln815/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln815_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln815/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln815_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="10" slack="0"/>
<pin id="486" dir="0" index="1" bw="11" slack="6"/>
<pin id="487" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln815_1/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln815_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln815_1/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln816_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln816/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="shl_ln8_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="4" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln816_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="2"/>
<pin id="509" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln816/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln13_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="4" slack="0"/>
<pin id="516" dir="0" index="3" bw="5" slack="0"/>
<pin id="517" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln14_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="5" slack="0"/>
<pin id="526" dir="0" index="3" bw="6" slack="0"/>
<pin id="527" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="or_ln808_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="4"/>
<pin id="534" dir="0" index="1" bw="3" slack="0"/>
<pin id="535" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_20_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="0" index="1" bw="3" slack="7"/>
<pin id="540" dir="0" index="2" bw="8" slack="0"/>
<pin id="541" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln808_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="0"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln808/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln817_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="0" index="1" bw="10" slack="5"/>
<pin id="552" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln817/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln817_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln817/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln817_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="0" index="1" bw="11" slack="7"/>
<pin id="561" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln817_1/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln817_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln817_1/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln818_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="0"/>
<pin id="570" dir="0" index="1" bw="10" slack="6"/>
<pin id="571" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln818/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln818_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="0"/>
<pin id="575" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/9 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln818_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="0"/>
<pin id="579" dir="0" index="1" bw="11" slack="8"/>
<pin id="580" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln818_1/9 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln818_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="12" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818_1/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln819_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln819/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="shl_ln9_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="2" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="or_ln819_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="2"/>
<pin id="602" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln819/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln15_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="3" slack="0"/>
<pin id="609" dir="0" index="3" bw="5" slack="0"/>
<pin id="610" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="trunc_ln16_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="0" index="2" bw="5" slack="0"/>
<pin id="619" dir="0" index="3" bw="6" slack="0"/>
<pin id="620" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln16/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln820_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="0"/>
<pin id="627" dir="0" index="1" bw="10" slack="7"/>
<pin id="628" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln820/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln820_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln820/10 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln820_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="11" slack="9"/>
<pin id="637" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln820_1/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln820_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="12" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln820_1/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln821_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="0"/>
<pin id="646" dir="0" index="1" bw="10" slack="7"/>
<pin id="647" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln821/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln821_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln821/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln821_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="0" index="1" bw="11" slack="9"/>
<pin id="656" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln821_1/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln821_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="12" slack="1"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln821_1/11 "/>
</bind>
</comp>

<comp id="662" class="1005" name="a_coeffs_offset_read_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_offset_read "/>
</bind>
</comp>

<comp id="670" class="1005" name="zext_ln810_2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="2"/>
<pin id="672" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln810_2 "/>
</bind>
</comp>

<comp id="683" class="1005" name="zext_ln804_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="1"/>
<pin id="685" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln804 "/>
</bind>
</comp>

<comp id="691" class="1005" name="i_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="0"/>
<pin id="693" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="696" class="1005" name="trunc_ln805_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="1"/>
<pin id="698" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln805 "/>
</bind>
</comp>

<comp id="702" class="1005" name="a_coeffs_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="1"/>
<pin id="704" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="add_ln810_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="1"/>
<pin id="709" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln810 "/>
</bind>
</comp>

<comp id="719" class="1005" name="trunc_ln10_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10 "/>
</bind>
</comp>

<comp id="724" class="1005" name="trunc_ln_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="2"/>
<pin id="726" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="729" class="1005" name="shl_ln_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="2"/>
<pin id="731" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="735" class="1005" name="a_coeffs_addr_1_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="10" slack="1"/>
<pin id="737" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="740" class="1005" name="trunc_ln11_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="1"/>
<pin id="742" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="745" class="1005" name="trunc_ln12_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="2"/>
<pin id="747" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="750" class="1005" name="a_coeffs_addr_2_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="10" slack="1"/>
<pin id="752" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="755" class="1005" name="trunc_ln13_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="1"/>
<pin id="757" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="760" class="1005" name="trunc_ln14_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="8" slack="2"/>
<pin id="762" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="765" class="1005" name="a_coeffs_addr_3_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="1"/>
<pin id="767" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="770" class="1005" name="trunc_ln15_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="1"/>
<pin id="772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="775" class="1005" name="trunc_ln16_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="2"/>
<pin id="777" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="780" class="1005" name="add_ln821_1_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="12" slack="1"/>
<pin id="782" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln821_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="121" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="108" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="232" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="232" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="232" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="20" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="232" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="281"><net_src comp="269" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="286"><net_src comp="239" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="239" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="239" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="24" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="48" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="367"><net_src comp="50" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="404"><net_src comp="239" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="24" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="417"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="413" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="425"><net_src comp="34" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="239" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="54" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="56" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="239" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="58" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="60" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="443"><net_src comp="62" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="48" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="444" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="460"><net_src comp="64" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="479"><net_src comp="66" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="497"><net_src comp="239" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="68" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="70" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="506" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="518"><net_src comp="34" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="239" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="72" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="74" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="528"><net_src comp="34" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="239" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="76" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="78" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="536"><net_src comp="80" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="48" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="547"><net_src comp="537" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="553"><net_src comp="82" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="590"><net_src comp="239" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="86" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="88" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="599" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="611"><net_src comp="34" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="239" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="90" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="92" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="621"><net_src comp="34" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="239" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="94" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="96" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="629"><net_src comp="98" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="648"><net_src comp="100" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="649" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="658" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="665"><net_src comp="102" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="669"><net_src comp="662" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="673"><net_src comp="245" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="679"><net_src comp="670" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="680"><net_src comp="670" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="681"><net_src comp="670" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="682"><net_src comp="670" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="686"><net_src comp="249" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="694"><net_src comp="259" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="699"><net_src comp="265" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="705"><net_src comp="114" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="710"><net_src comp="299" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="714"><net_src comp="707" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="716"><net_src comp="707" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="717"><net_src comp="707" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="718"><net_src comp="707" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="722"><net_src comp="318" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="727"><net_src comp="328" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="732"><net_src comp="338" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="738"><net_src comp="140" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="743"><net_src comp="419" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="748"><net_src comp="429" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="753"><net_src comp="164" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="758"><net_src comp="512" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="763"><net_src comp="522" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="768"><net_src comp="188" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="773"><net_src comp="605" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="778"><net_src comp="615" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="783"><net_src comp="653" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="658" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {3 4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: pqcrystals_dilithium.2 : r_offset | {1 }
	Port: pqcrystals_dilithium.2 : a_coeffs | {2 3 4 5 6 7 8 9 }
	Port: pqcrystals_dilithium.2 : a_coeffs_offset | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln804 : 1
		icmp_ln804 : 1
		i : 1
		br_ln804 : 2
		trunc_ln805 : 1
		tmp_17 : 2
		zext_ln805 : 3
		a_coeffs_addr : 4
		a_coeffs_load : 5
	State 3
		sub_ln805 : 1
		trunc_ln810 : 2
		zext_ln810 : 1
		add_ln810 : 2
		zext_ln810_1 : 3
		add_ln810_1 : 4
		zext_ln810_3 : 5
		r_addr : 6
		store_ln810 : 7
		trunc_ln10 : 2
		trunc_ln : 2
	State 4
		or_ln806 : 1
		tmp_18 : 1
		zext_ln806 : 2
		a_coeffs_addr_1 : 3
		a_coeffs_load_1 : 4
		zext_ln811 : 1
		add_ln811_1 : 2
		zext_ln811_1 : 3
		r_addr_1 : 4
		store_ln811 : 5
	State 5
		sub_ln806 : 1
		zext_ln812 : 1
		add_ln812_1 : 2
		zext_ln812_1 : 3
		r_addr_2 : 4
		trunc_ln813 : 2
		shl_ln7 : 3
		or_ln813 : 4
		store_ln813 : 5
		trunc_ln11 : 2
		trunc_ln12 : 2
	State 6
		zext_ln807 : 1
		a_coeffs_addr_2 : 2
		a_coeffs_load_2 : 3
		zext_ln814 : 1
		add_ln814_1 : 2
		zext_ln814_1 : 3
		r_addr_3 : 4
		store_ln814 : 5
	State 7
		sub_ln807 : 1
		zext_ln815 : 1
		add_ln815_1 : 2
		zext_ln815_1 : 3
		r_addr_4 : 4
		trunc_ln816 : 2
		shl_ln8 : 3
		or_ln816 : 4
		store_ln816 : 5
		trunc_ln13 : 2
		trunc_ln14 : 2
	State 8
		zext_ln808 : 1
		a_coeffs_addr_3 : 2
		a_coeffs_load_3 : 3
		zext_ln817 : 1
		add_ln817_1 : 2
		zext_ln817_1 : 3
		r_addr_5 : 4
		store_ln817 : 5
	State 9
		sub_ln808 : 1
		zext_ln818 : 1
		add_ln818_1 : 2
		zext_ln818_1 : 3
		r_addr_6 : 4
		trunc_ln819 : 2
		shl_ln9 : 3
		or_ln819 : 4
		store_ln819 : 5
		trunc_ln15 : 2
		trunc_ln16 : 2
	State 10
		zext_ln820 : 1
		add_ln820_1 : 2
		zext_ln820_1 : 3
		r_addr_7 : 4
		store_ln820 : 5
		zext_ln821 : 1
		add_ln821_1 : 2
	State 11
		r_addr_8 : 1
		store_ln821 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |             i_fu_259             |    0    |    15   |
|          |         add_ln810_fu_299         |    0    |    16   |
|          |        add_ln810_1_fu_308        |    0    |    18   |
|          |         add_ln811_fu_363         |    0    |    17   |
|          |        add_ln811_1_fu_372        |    0    |    18   |
|          |         add_ln812_fu_382         |    0    |    17   |
|          |        add_ln812_1_fu_391        |    0    |    18   |
|          |         add_ln814_fu_456         |    0    |    17   |
|          |        add_ln814_1_fu_465        |    0    |    18   |
|    add   |         add_ln815_fu_475         |    0    |    17   |
|          |        add_ln815_1_fu_484        |    0    |    18   |
|          |         add_ln817_fu_549         |    0    |    17   |
|          |        add_ln817_1_fu_558        |    0    |    18   |
|          |         add_ln818_fu_568         |    0    |    17   |
|          |        add_ln818_1_fu_577        |    0    |    18   |
|          |         add_ln820_fu_625         |    0    |    17   |
|          |        add_ln820_1_fu_634        |    0    |    18   |
|          |         add_ln821_fu_644         |    0    |    17   |
|          |        add_ln821_1_fu_653        |    0    |    18   |
|----------|----------------------------------|---------|---------|
|    sub   |            grp_fu_239            |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |          or_ln806_fu_345         |    0    |    0    |
|          |          or_ln813_fu_413         |    0    |    8    |
|    or    |          or_ln807_fu_439         |    0    |    0    |
|          |          or_ln816_fu_506         |    0    |    8    |
|          |          or_ln808_fu_532         |    0    |    0    |
|          |          or_ln819_fu_599         |    0    |    8    |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln804_fu_253        |    0    |    11   |
|----------|----------------------------------|---------|---------|
|   read   | a_coeffs_offset_read_read_fu_102 |    0    |    0    |
|          |     r_offset_read_read_fu_108    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        zext_ln810_2_fu_245       |    0    |    0    |
|          |         zext_ln804_fu_249        |    0    |    0    |
|          |         zext_ln805_fu_278        |    0    |    0    |
|          |         zext_ln810_fu_295        |    0    |    0    |
|          |        zext_ln810_1_fu_304       |    0    |    0    |
|          |        zext_ln810_3_fu_313       |    0    |    0    |
|          |         zext_ln806_fu_358        |    0    |    0    |
|          |         zext_ln811_fu_368        |    0    |    0    |
|          |        zext_ln811_1_fu_377       |    0    |    0    |
|          |         zext_ln812_fu_387        |    0    |    0    |
|          |        zext_ln812_1_fu_396       |    0    |    0    |
|          |         zext_ln807_fu_451        |    0    |    0    |
|   zext   |         zext_ln814_fu_461        |    0    |    0    |
|          |        zext_ln814_1_fu_470       |    0    |    0    |
|          |         zext_ln815_fu_480        |    0    |    0    |
|          |        zext_ln815_1_fu_489       |    0    |    0    |
|          |         zext_ln808_fu_544        |    0    |    0    |
|          |         zext_ln817_fu_554        |    0    |    0    |
|          |        zext_ln817_1_fu_563       |    0    |    0    |
|          |         zext_ln818_fu_573        |    0    |    0    |
|          |        zext_ln818_1_fu_582       |    0    |    0    |
|          |         zext_ln820_fu_630        |    0    |    0    |
|          |        zext_ln820_1_fu_639       |    0    |    0    |
|          |         zext_ln821_fu_649        |    0    |    0    |
|          |        zext_ln821_1_fu_658       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln805_fu_265        |    0    |    0    |
|          |        trunc_ln810_fu_283        |    0    |    0    |
|   trunc  |        trunc_ln813_fu_401        |    0    |    0    |
|          |        trunc_ln816_fu_494        |    0    |    0    |
|          |        trunc_ln819_fu_587        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_17_fu_269          |    0    |    0    |
|          |          shl_ln6_fu_288          |    0    |    0    |
|          |           shl_ln_fu_338          |    0    |    0    |
|          |           tmp_18_fu_351          |    0    |    0    |
|bitconcatenate|          shl_ln7_fu_405          |    0    |    0    |
|          |           tmp_19_fu_444          |    0    |    0    |
|          |          shl_ln8_fu_498          |    0    |    0    |
|          |           tmp_20_fu_537          |    0    |    0    |
|          |          shl_ln9_fu_591          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         trunc_ln10_fu_318        |    0    |    0    |
|          |          trunc_ln_fu_328         |    0    |    0    |
|          |         trunc_ln11_fu_419        |    0    |    0    |
|partselect|         trunc_ln12_fu_429        |    0    |    0    |
|          |         trunc_ln13_fu_512        |    0    |    0    |
|          |         trunc_ln14_fu_522        |    0    |    0    |
|          |         trunc_ln15_fu_605        |    0    |    0    |
|          |         trunc_ln16_fu_615        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   403   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   a_coeffs_addr_1_reg_735  |   10   |
|   a_coeffs_addr_2_reg_750  |   10   |
|   a_coeffs_addr_3_reg_765  |   10   |
|    a_coeffs_addr_reg_702   |   10   |
|a_coeffs_offset_read_reg_662|    3   |
|      add_ln810_reg_707     |   10   |
|     add_ln821_1_reg_780    |   12   |
|         i_0_reg_228        |    7   |
|          i_reg_691         |    7   |
|       shl_ln_reg_729       |    8   |
|     trunc_ln10_reg_719     |    8   |
|     trunc_ln11_reg_740     |    8   |
|     trunc_ln12_reg_745     |    8   |
|     trunc_ln13_reg_755     |    8   |
|     trunc_ln14_reg_760     |    8   |
|     trunc_ln15_reg_770     |    8   |
|     trunc_ln16_reg_775     |    8   |
|     trunc_ln805_reg_696    |    6   |
|      trunc_ln_reg_724      |    8   |
|     zext_ln804_reg_683     |   10   |
|    zext_ln810_2_reg_670    |   12   |
+----------------------------+--------+
|            Total           |   179  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   8  |  10  |   80   ||    41   |
| grp_access_fu_134 |  p0  |   9  |  13  |   117  ||    44   |
| grp_access_fu_134 |  p1  |   9  |   8  |   72   ||    44   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   269  ||  5.4446 ||   129   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   403  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   129  |
|  Register |    -   |   179  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   179  |   532  |
+-----------+--------+--------+--------+
