<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:///C:/intelFPGA/18.0/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>MCC150/TransceiverBPSK/Scale1</NAME>
<BUILD_YEAR>2018</BUILD_YEAR>
<LATENCY block='lastTStep'>1</LATENCY>
<DOCPATH>file:///C:/intelFPGA/18.0/quartus/dspba/Docs/Help/</DOCPATH>
<DESCRIPTION>
This help page relates to the specific instance 'MCC150_TransceiverBPSK_Scale1' of the SCALE block
</DESCRIPTION>
<HELP>file:///C:/intelFPGA/18.0/quartus/dspba/Docs/Help/SCALE_help.html</HELP>
<BLOCKTYPE>SCALE</BLOCKTYPE>
<INFO>
 <TEXT>Created using DSP Builder for Intel(R) FPGAs - Advanced Blockset software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Wed May 26 22:36:05 2021
</TEXT>
</INFO>
<INFO>
 <TEXT>Number of physical buses: 1</TEXT>
</INFO>
<INFO>
 <TEXT>Calculated Bitwidth of output stage: 12</TEXT>
</INFO>
<INFO>
 <TEXT>Rounding Mode : BIASED : How to treat discarded lsbs</TEXT>
</INFO>
<INFO>
 <TEXT>Saturation Mode : SYMMETRIC : How to treat discarded msbs</TEXT>
</INFO>
<PORTS>
<PORT>
 <NAME>xIn_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>xIn_0</NAME>
 <WIDTH>30</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>gain_i</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_v</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate validity of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_c</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Qualifying signal to indicate channel of data signals</DESCRIPTION>
</PORT>
<PORT>
 <NAME>qOut_0</NAME>
 <WIDTH>12</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
<PORT>
 <NAME>eOut_0</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>Data signal</DESCRIPTION>
</PORT>
</PORTS>

<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>C:/intelFPGA/18.0/quartus/dspba/Blocksets/BaseBlocks./cic.svg</PATH>
 </WAVEFORM>
</TIMING>

</MODEL>
