Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 20 06:01:27 2024
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -pblocks pblock_1 -packthru -file ../placedRoutedDCPs/getelementptr_op_3_1_32_32_00000000000000000000000000000001/getelementptr_op_3_1_32_32_00000000000000000000000000000001_I60_J26_R8_C8.util
| Design       : getelementptr_op_3_1_32_32_00000000000000000000000000000001_I60_J26_R8_C8
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Pblock Summary
2. Clock Region Statistics
3. CLB Logic
3.1 Summary of Registers by Type
4. CLB Logic Distribution
5. BLOCKRAM
6. ARITHMETIC
7. I/O
8. CLOCK
9. ADVANCED
10. CONFIGURATION
11. Primitives
12. Black Boxes
13. Instantiated Netlists

1. Pblock Summary
-----------------

+-------+----------+-------+-------------------+-----------------+----------------+
| Index |  Parent  | Child | EXCLUDE_PLACEMENT | CONTAIN_ROUTING | SLR(s) Covered |
+-------+----------+-------+-------------------+-----------------+----------------+
| 1     | pblock_1 |       |                 0 |               1 |           SLR0 |
+-------+----------+-------+-------------------+-----------------+----------------+


2. Clock Region Statistics
--------------------------

+-------------+--------------------+
| CLOCKREGION | Pblock Sites in CR |
+-------------+--------------------+
| X1Y2        |             35.16% |
| X2Y2        |             64.84% |
+-------------+--------------------+


3. CLB Logic
------------

+--------------------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+
|               Site Type              | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+
| CLB LUTs                             |    681 |     0 |            0 |  681 |     0 |          0 |       704 | 96.73 |
|   LUT as Logic                       |    627 |     0 |            0 |  627 |     0 |          0 |       704 | 89.06 |
|   LUT as Memory                      |      0 |     0 |            0 |    0 |     0 |          0 |       384 |  0.00 |
|   LUT used exclusively as pack-thrus |     54 |     0 |            0 |   54 |     0 |          0 |       704 |  7.67 |
| CLB Registers                        |     41 |     0 |            0 |   41 |     0 |          0 |      1408 |  2.91 |
|   Register as Flip Flop              |      0 |     0 |            0 |    0 |     0 |          0 |      1408 |  0.00 |
|   Register as Latch                  |      0 |     0 |            0 |    0 |     0 |          0 |      1408 |  0.00 |
|   Register as pack-thrus             |     41 |     0 |            0 |   41 |     0 |          0 |      1408 |  2.91 |
| CARRY8                               |     42 |     0 |            0 |   42 |     0 |          0 |        88 | 47.73 |
| F7 Muxes                             |      0 |     0 |            0 |    0 |     0 |          0 |       352 |  0.00 |
| F8 Muxes                             |      0 |     0 |            0 |    0 |     0 |          0 |       176 |  0.00 |
| F9 Muxes                             |      0 |     0 |            0 |    0 |     0 |          0 |        88 |  0.00 |
+--------------------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


3.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


4. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+
| CLB                                        |     87 |     0 |            0 |   87 |     0 |          0 |        88 | 98.86 |
|   CLBL                                     |     40 |     0 |            0 |   40 |     0 |            |           |       |
|   CLBM                                     |     47 |     0 |            0 |   47 |     0 |            |           |       |
| LUT as Logic                               |    627 |     0 |            0 |  627 |     0 |          0 |       704 | 89.06 |
|   using O5 output only                     |     18 |     0 |            0 |   18 |       |            |           |       |
|   using O6 output only                     |    542 |     0 |            0 |  542 |       |            |           |       |
|   using O5 and O6                          |     67 |     0 |            0 |   67 |       |            |           |       |
| LUT as Memory                              |      0 |     0 |            0 |    0 |     0 |          0 |       384 |  0.00 |
|   LUT as Distributed RAM                   |      0 |     0 |            0 |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |      0 |     0 |            0 |    0 |     0 |            |           |       |
| LUT used exclusively as pack-thrus         |     54 |     0 |            0 |   54 |     0 |          0 |       704 |  7.67 |
|   Number with same-CLB carry load          |      0 |     0 |            0 |    0 |       |            |           |       |
|   Number with same-CLB register load       |      0 |     0 |            0 |    0 |       |            |           |       |
|   Number with other load                   |     54 |     0 |            0 |   54 |       |            |           |       |
| CLB Registers                              |     41 |     0 |            0 |   41 |     0 |          0 |      1408 |  2.91 |
|   Register driven from within the CLB      |      0 |     0 |            0 |    0 |       |            |           |       |
|   Register driven from outside the CLB     |     41 |     0 |            0 |   41 |       |            |           |       |
|     LUT in front of the register is unused |      0 |     0 |            0 |    0 |       |            |           |       |
|     LUT in front of the register is used   |     41 |     0 |            0 |   41 |       |            |           |       |
| Unique Control Sets                        |      0 |     0 |            0 |    0 |       |          0 |       176 |  0.00 |
+--------------------------------------------+--------+-------+--------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


5. BLOCKRAM
-----------

+----------------+--------+-------+--------------+------+-------+------------+-----------+-------+
|    Site Type   | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+----------------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Block RAM Tile |      0 |     0 |            0 |    0 |     0 |          0 |         1 |  0.00 |
|   RAMB36/FIFO* |      0 |     0 |            0 |    0 |     0 |          0 |         1 |  0.00 |
|   RAMB18       |      0 |     0 |            0 |    0 |     0 |          0 |         2 |  0.00 |
+----------------+--------+-------+--------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


6. ARITHMETIC
-------------

+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+


7. I/O
------

+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+


8. CLOCK
--------

+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


9. ADVANCED
-----------

+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+


10. CONFIGURATION
-----------------

+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+
| Site Type | Parent | Child | Non-Assigned | Used | Fixed | Prohibited | Available | Util% |
+-----------+--------+-------+--------------+------+-------+------------+-----------+-------+


11. Primitives
--------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     |  373 |                 CLB |
| LUT2     |  203 |                 CLB |
| LUT3     |   70 |                 CLB |
| CARRY8   |   42 |                 CLB |
| LUT4     |   31 |                 CLB |
| LUT5     |   16 |                 CLB |
| LUT1     |    1 |                 CLB |
+----------+------+---------------------+


12. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


13. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


