#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 12 13:59:55 2025
# Process ID: 15900
# Current directory: D:/MNIST-CNN-FPGA-S
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9376 D:\MNIST-CNN-FPGA-S\MNIST_CNN_FPGA.xpr
# Log file: D:/MNIST-CNN-FPGA-S/vivado.log
# Journal file: D:/MNIST-CNN-FPGA-S\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_top_cnn_0_0
regenerate_bd_layout
validate_bd_design
update_module_reference design_1_top_cnn_0_0
connect_bd_net [get_bd_pins top_cnn_0/y_buf_addr] [get_bd_pins axi_bram_ctrl_0_bram/addrb]
connect_bd_net [get_bd_pins top_cnn_0/y_buf_data] [get_bd_pins axi_bram_ctrl_0_bram/dinb]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
update_module_reference design_1_top_cnn_0_0
update_module_reference design_1_top_cnn_0_0
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
launch_sdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
launch_sdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
file copy -force D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
file mkdir D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk
file copy -force D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top_cnn [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
open_wave_config D:/MNIST-CNN-FPGA-S/tb_top_behav.wcfg
open_wave_config D:/MNIST-CNN-FPGA-S/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
update_compile_order -fileset sim_1
run all
run 10 us
run 10 us
relaunch_sim
run 10 us
save_wave_config {D:/MNIST-CNN-FPGA-S/tb_top_cnn_behav.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_module_reference design_1_top_cnn_0_0
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
file copy -force D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

open_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_cnn [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/MNIST-CNN-FPGA-S/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/MNIST-CNN-FPGA-S/tb_top_behav.wcfg
open_wave_config D:/MNIST-CNN-FPGA-S/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
run all
run 10 us
save_wave_config {D:/MNIST-CNN-FPGA-S/tb_top_cnn_behav.wcfg}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
