{"id": "EUVD-2020-2072", "enisaUuid": "938ac912-95ee-32e2-a1fa-fdda1c73e419", "description": "Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access.", "datePublished": "2020-03-12T20:52:29", "dateUpdated": "2024-08-04T06:02:52", "baseScore": 5.9, "baseScoreVersion": "3.1", "baseScoreVector": "CVSS:3.1/AV:P/AC:L/PR:L/UI:N/S:U/C:H/I:H/A:N", "references": ["https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"], "aliases": ["CVE-2020-0574"], "assigner": "intel", "epss": 0.06, "enisaIdProduct": [{"id": "73973a79-ecf5-363f-9ab9-08046cb38135", "product": {"name": "Intel(R) MAX(R) 10 FPGA"}, "product_version": "All versions"}, {"id": "b18a81d5-383a-39bc-938e-9a0057402e97", "product": {"name": "Intel(R) MAX(R) 10 FPGA"}, "product_version": "See advisory https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"}], "enisaIdVendor": [{"id": "1564d49c-dff2-3ba2-bccf-f5715fd8fa44", "vendor": {"name": "Intel"}}], "isExploited": false}