

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Thu Mar  7 11:03:20 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flat
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     9.377|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  202|  202|  202|  202|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_1_LOOP_2  |  200|  200|         9|          8|          1|    25|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    471|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    325|    -|
|Register         |        -|      -|     123|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     123|    796|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_519_p2     |     +    |      0|  0|   8|           6|           6|
    |add_ln14_fu_501_p2       |     +    |      0|  0|   8|           6|           6|
    |add_ln15_10_fu_822_p2    |     +    |      0|  0|  14|          10|           3|
    |add_ln15_11_fu_832_p2    |     +    |      0|  0|  14|          10|           3|
    |add_ln15_12_fu_847_p2    |     +    |      0|  0|  14|          10|           3|
    |add_ln15_1_fu_449_p2     |     +    |      0|  0|  15|           9|           7|
    |add_ln15_2_fu_606_p2     |     +    |      0|  0|  14|          10|           1|
    |add_ln15_3_fu_650_p2     |     +    |      0|  0|  14|          10|           1|
    |add_ln15_4_fu_661_p2     |     +    |      0|  0|  14|          10|           2|
    |add_ln15_5_fu_692_p2     |     +    |      0|  0|  14|          10|           2|
    |add_ln15_6_fu_735_p2     |     +    |      0|  0|  14|          10|           1|
    |add_ln15_7_fu_746_p2     |     +    |      0|  0|  14|          10|           2|
    |add_ln15_8_fu_777_p2     |     +    |      0|  0|  14|          10|           2|
    |add_ln15_9_fu_787_p2     |     +    |      0|  0|  14|          10|           3|
    |add_ln15_fu_797_p2       |     +    |      0|  0|  15|           9|           5|
    |add_ln6_fu_437_p2        |     +    |      0|  0|  15|           5|           1|
    |c_fu_842_p2              |     +    |      0|  0|  12|           3|           1|
    |r_fu_443_p2              |     +    |      0|  0|  12|           3|           1|
    |icmp_ln6_fu_431_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln9_fu_455_p2       |   icmp   |      0|  0|   9|           3|           3|
    |or_ln14_10_fu_722_p2     |    or    |      0|  0|  10|          10|           4|
    |or_ln14_11_fu_757_p2     |    or    |      0|  0|  10|          10|           4|
    |or_ln14_12_fu_767_p2     |    or    |      0|  0|  10|          10|           4|
    |or_ln14_13_fu_802_p2     |    or    |      0|  0|  10|          10|           4|
    |or_ln14_14_fu_812_p2     |    or    |      0|  0|  10|          10|           4|
    |or_ln14_1_fu_549_p2      |    or    |      0|  0|  10|          10|           2|
    |or_ln14_2_fu_559_p2      |    or    |      0|  0|  10|          10|           2|
    |or_ln14_3_fu_583_p2      |    or    |      0|  0|  10|          10|           3|
    |or_ln14_4_fu_593_p2      |    or    |      0|  0|  10|          10|           3|
    |or_ln14_5_fu_627_p2      |    or    |      0|  0|  10|          10|           3|
    |or_ln14_6_fu_637_p2      |    or    |      0|  0|  10|          10|           3|
    |or_ln14_7_fu_672_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln14_8_fu_682_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln14_9_fu_712_p2      |    or    |      0|  0|  10|          10|           4|
    |or_ln14_fu_538_p2        |    or    |      0|  0|  10|          10|           1|
    |or_ln15_1_fu_617_p2      |    or    |      0|  0|   9|           9|           2|
    |or_ln15_2_fu_702_p2      |    or    |      0|  0|   9|           9|           3|
    |or_ln15_3_fu_857_p2      |    or    |      0|  0|   9|           9|           4|
    |or_ln15_fu_573_p2        |    or    |      0|  0|   9|           9|           1|
    |select_ln15_1_fu_469_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln15_2_fu_477_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_fu_461_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln6_fu_507_p3     |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 471|         350|         140|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_424_p4             |   9|          2|    3|          6|
    |ap_phi_mux_i_0_phi_fu_402_p4             |   9|          2|    9|         18|
    |ap_phi_mux_i_1_phi_fu_413_p4             |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_380_p4  |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_391_p4             |   9|          2|    3|          6|
    |c_0_reg_420                              |   9|          2|    3|          6|
    |flat_array_address0                      |  44|          9|    9|         81|
    |flat_array_address1                      |  44|          9|    9|         81|
    |i_0_reg_398                              |   9|          2|    9|         18|
    |i_1_reg_409                              |   9|          2|    9|         18|
    |indvar_flatten_reg_376                   |   9|          2|    5|         10|
    |max_pool_out_address0                    |  44|          9|    9|         81|
    |max_pool_out_address1                    |  44|          9|    9|         81|
    |r_0_reg_387                              |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 325|         69|   96|        453|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln15_reg_1018        |   9|   0|    9|          0|
    |add_ln6_reg_871          |   5|   0|    5|          0|
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_0_reg_420              |   3|   0|    3|          0|
    |c_reg_1033               |   3|   0|    3|          0|
    |i_0_reg_398              |   9|   0|    9|          0|
    |i_1_reg_409              |   9|   0|    9|          0|
    |icmp_ln6_reg_867         |   1|   0|    1|          0|
    |indvar_flatten_reg_376   |   5|   0|    5|          0|
    |or_ln15_1_reg_954        |   7|   0|    9|          2|
    |or_ln15_2_reg_984        |   6|   0|    9|          3|
    |or_ln15_reg_939          |   8|   0|    9|          1|
    |r_0_reg_387              |   3|   0|    3|          0|
    |select_ln15_1_reg_886    |   3|   0|    3|          0|
    |select_ln15_2_reg_891    |   3|   0|    3|          0|
    |select_ln15_reg_876      |   9|   0|    9|          0|
    |select_ln6_reg_896       |   9|   0|    9|          0|
    |tmp_2_reg_901            |   6|   0|   10|          4|
    |zext_ln15_1_reg_969      |   7|   0|   10|          3|
    |zext_ln15_2_reg_999      |   6|   0|   10|          4|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 123|   0|  140|         17|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     flat     | return value |
|max_pool_out_address0  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q0        |  in |   32|  ap_memory | max_pool_out |     array    |
|max_pool_out_address1  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce1       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q1        |  in |   32|  ap_memory | max_pool_out |     array    |
|flat_array_address0    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d0          | out |   32|  ap_memory |  flat_array  |     array    |
|flat_array_address1    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce1         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we1         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d1          | out |   32|  ap_memory |  flat_array  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

