;redcode
;assert 1
	SPL 0, -2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD -0, 0
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB 97, <-120
	SUB 97, <-120
	SUB 97, <-120
	SUB 12, @10
	SUB -0, 0
	SUB 10, 0
	MOV @121, 106
	SUB @121, 103
	SUB @121, 103
	SPL 10
	DJN -1, @-20
	SPL <-187, #0
	ADD 210, 31
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	JMZ <121, 103
	DJN -1, @-20
	DJN -1, @-20
	SUB -0, 0
	MOV @121, 106
	MOV @121, 106
	ADD 210, 31
	SPL <121, 103
	CMP @-127, 100
	SLT 100, 9
	SUB 0, @20
	MOV @121, 106
	SLT <0, @2
	SPL 0, -2
	SPL 0, -2
	CMP -207, <-120
	MOV -1, <-26
	MOV @121, 106
	MOV -1, <-26
	MOV -1, <-26
	SPL 0, -2
	SPL 0, -2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
