Analysis & Synthesis report for final
Mon Dec 05 19:32:09 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "IITB_CPU:add_instance|datapath:datapath1"
 10. Port Connectivity Checks: "IITB_CPU:add_instance"
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 05 19:32:09 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; final                                       ;
; Top-level Entity Name              ; DUT                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 2                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8G     ;                    ;
; Top-level entity name                                            ; DUT                ; final              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+---------+
; CPU.vhd                          ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd            ;         ;
; Testbench.vhdl                   ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/Testbench.vhdl     ;         ;
; DUT.vhdl                         ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl           ;         ;
; T1.vhd                           ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T1.vhd             ;         ;
; T3.vhd                           ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T3.vhd             ;         ;
; T2.vhd                           ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T2.vhd             ;         ;
; shifter.vhd                      ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd        ;         ;
; SE10.vhd                         ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd           ;         ;
; SE7.vhd                          ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd            ;         ;
; register_file.vhd                ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_file.vhd  ;         ;
; register_16.vhd                  ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_16.vhd    ;         ;
; PC.vhd                           ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd             ;         ;
; IR.vhd                           ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/IR.vhd             ;         ;
; i_mem.vhdl                       ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl         ;         ;
; fsm_controller.vhd               ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd ;         ;
; datapath.vhd                     ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd       ;         ;
; D3.vhd                           ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/D3.vhd             ;         ;
; d_mem.vhd                        ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd          ;         ;
; count.vhd                        ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/count.vhd          ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd            ;         ;
; A1.vhd                           ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A1.vhd             ;         ;
; A2.vhd                           ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A2.vhd             ;         ;
; A3.vhd                           ; yes             ; User VHDL File  ; D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A3.vhd             ;         ;
+----------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
;                                             ;                 ;
; Total combinational functions               ; 0               ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 0               ;
;     -- 3 input functions                    ; 0               ;
;     -- <=2 input functions                  ; 0               ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 0               ;
;     -- arithmetic mode                      ; 0               ;
;                                             ;                 ;
; Total registers                             ; 0               ;
;     -- Dedicated logic registers            ; 0               ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 2               ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; input_vector[0] ;
; Maximum fan-out                             ; 1               ;
; Total fan-out                               ; 2               ;
; Average fan-out                             ; 0.50            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |DUT                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |DUT                ; DUT         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IITB_CPU:add_instance|datapath:datapath1"                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; instruction[11..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "IITB_CPU:add_instance" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; rst  ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 2                           ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 05 19:32:01 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EE_224 -c final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: IITB_CPU-f File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd Line: 12
    Info (12023): Found entity 1: IITB_CPU File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhdl
    Info (12022): Found design unit 1: Testbench-Behave File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/Testbench.vhdl Line: 9
    Info (12023): Found entity 1: Testbench File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/Testbench.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dut.vhdl
    Info (12022): Found design unit 1: DUT-DutWrap File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl Line: 9
    Info (12023): Found entity 1: DUT File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file t1.vhd
    Info (12022): Found design unit 1: Temp1-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T1.vhd Line: 16
    Info (12023): Found entity 1: Temp1 File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file t3.vhd
    Info (12022): Found design unit 1: Temp3-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T3.vhd Line: 15
    Info (12023): Found entity 1: Temp3 File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T3.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file t2.vhd
    Info (12022): Found design unit 1: Temp2-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T2.vhd Line: 16
    Info (12023): Found entity 1: Temp2 File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-shift File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 15
    Info (12023): Found entity 1: shifter File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se10.vhd
    Info (12022): Found design unit 1: SE10-se File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 12
    Info (12023): Found entity 1: SE10 File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file se7.vhd
    Info (12022): Found design unit 1: SE7-se File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 12
    Info (12023): Found entity 1: SE7 File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_file.vhd Line: 18
    Info (12023): Found entity 1: register_file File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_16.vhd
    Info (12022): Found design unit 1: register_16-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_16.vhd Line: 14
    Info (12023): Found entity 1: register_16 File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_16.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 16
    Info (12023): Found entity 1: PC File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/IR.vhd Line: 14
    Info (12023): Found entity 1: IR File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/IR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file i_mem.vhdl
    Info (12022): Found design unit 1: i_mem-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 16
    Info (12023): Found entity 1: i_mem File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fsm_controller.vhd
    Info (12022): Found design unit 1: fsm_controller-state_machine File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd Line: 16
    Info (12023): Found entity 1: fsm_controller File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-struct File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 17
    Info (12023): Found entity 1: datapath File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file d3.vhd
    Info (12022): Found design unit 1: D3-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/D3.vhd Line: 16
    Info (12023): Found entity 1: D3 File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/D3.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file d_mem.vhd
    Info (12022): Found design unit 1: d_mem-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 19
    Info (12023): Found entity 1: d_mem File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file count.vhd
    Info (12022): Found design unit 1: count-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/count.vhd Line: 10
    Info (12023): Found entity 1: count File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/count.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-func File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 19
    Info (12023): Found entity 1: alu File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file a1.vhd
    Info (12022): Found design unit 1: A1-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A1.vhd Line: 14
    Info (12023): Found entity 1: A1 File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file a2.vhd
    Info (12022): Found design unit 1: A2-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A2.vhd Line: 15
    Info (12023): Found entity 1: A2 File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file a3.vhd
    Info (12022): Found design unit 1: A3-beh File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A3.vhd Line: 16
    Info (12023): Found entity 1: A3 File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/A3.vhd Line: 6
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "IITB_CPU" for hierarchy "IITB_CPU:add_instance" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl Line: 20
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(8): used implicit default value for signal "output" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd Line: 8
Info (12128): Elaborating entity "datapath" for hierarchy "IITB_CPU:add_instance|datapath:datapath1" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd Line: 29
Info (12128): Elaborating entity "shifter" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|shifter:shifter" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 59
Warning (10631): VHDL Process Statement warning at shifter.vhd(33): inferring latch(es) for signal or variable "B", which holds its previous value in one or more paths through the process File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[0]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[1]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[2]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[3]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[4]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[5]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[6]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[7]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[8]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[9]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[10]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[11]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[12]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[13]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[14]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (10041): Inferred latch for "B[15]" at shifter.vhd(33) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/shifter.vhd Line: 33
Info (12128): Elaborating entity "A3" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|A3:A3" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 60
Info (12128): Elaborating entity "A2" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|A2:A2" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 61
Info (12128): Elaborating entity "A1" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|A1:A1" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 62
Info (12128): Elaborating entity "D3" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|D3:D3" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 63
Info (12128): Elaborating entity "Temp3" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|Temp3:T3" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 64
Warning (10492): VHDL Process Statement warning at T3.vhd(36): signal "Mem_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/T3.vhd Line: 36
Info (12128): Elaborating entity "Temp1" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|Temp1:T1" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 65
Info (12128): Elaborating entity "Temp2" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|Temp2:T2" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 66
Info (12128): Elaborating entity "alu" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|alu:ALU" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 67
Warning (10492): VHDL Process Statement warning at ALU.vhd(131): signal "t3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 131
Warning (10492): VHDL Process Statement warning at ALU.vhd(135): signal "pc_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 135
Warning (10492): VHDL Process Statement warning at ALU.vhd(139): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 139
Warning (10492): VHDL Process Statement warning at ALU.vhd(143): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 143
Warning (10492): VHDL Process Statement warning at ALU.vhd(144): signal "t2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 144
Warning (10492): VHDL Process Statement warning at ALU.vhd(148): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 148
Warning (10492): VHDL Process Statement warning at ALU.vhd(149): signal "t2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 149
Warning (10492): VHDL Process Statement warning at ALU.vhd(153): signal "t3_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 153
Warning (10492): VHDL Process Statement warning at ALU.vhd(154): signal "t2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 154
Warning (10492): VHDL Process Statement warning at ALU.vhd(158): signal "t1_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 158
Warning (10492): VHDL Process Statement warning at ALU.vhd(159): signal "t2_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 159
Warning (10631): VHDL Process Statement warning at ALU.vhd(126): inferring latch(es) for signal or variable "alu_b", which holds its previous value in one or more paths through the process File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[0]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[1]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[2]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[3]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[4]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[5]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[6]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[7]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[8]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[9]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[10]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[11]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[12]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[13]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[14]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (10041): Inferred latch for "alu_b[15]" at ALU.vhd(126) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/ALU.vhd Line: 126
Info (12128): Elaborating entity "PC" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|PC:PC" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 68
Warning (10492): VHDL Process Statement warning at PC.vhd(33): signal "d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 33
Warning (10631): VHDL Process Statement warning at PC.vhd(23): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[0]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[1]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[2]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[3]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[4]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[5]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[6]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[7]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[8]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[9]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[10]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[11]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[12]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[13]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[14]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (10041): Inferred latch for "output[15]" at PC.vhd(23) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/PC.vhd Line: 23
Info (12128): Elaborating entity "IR" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|IR:IR" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 69
Info (12128): Elaborating entity "count" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|count:count" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 70
Info (12128): Elaborating entity "SE10" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|SE10:SE10" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 71
Warning (10542): VHDL Variable Declaration warning at SE10.vhd(21): used initial value expression for variable "ones" because variable was never assigned a value File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 21
Warning (10631): VHDL Process Statement warning at SE10.vhd(19): inferring latch(es) for signal or variable "B", which holds its previous value in one or more paths through the process File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[0]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[1]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[2]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[3]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[4]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[5]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[6]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[7]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[8]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[9]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[10]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[11]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[12]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[13]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[14]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (10041): Inferred latch for "B[15]" at SE10.vhd(19) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE10.vhd Line: 19
Info (12128): Elaborating entity "SE7" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|SE7:SE7" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 72
Warning (10542): VHDL Variable Declaration warning at SE7.vhd(22): used initial value expression for variable "ones" because variable was never assigned a value File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 22
Warning (10631): VHDL Process Statement warning at SE7.vhd(20): inferring latch(es) for signal or variable "B", which holds its previous value in one or more paths through the process File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[0]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[1]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[2]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[3]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[4]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[5]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[6]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[7]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[8]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[9]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[10]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[11]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[12]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[13]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[14]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (10041): Inferred latch for "B[15]" at SE7.vhd(20) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/SE7.vhd Line: 20
Info (12128): Elaborating entity "register_file" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|register_file:RF" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 73
Info (12129): Elaborating entity "register_16" using architecture "A:beh" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|register_file:RF|register_16:\map_registers:0:reg" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_file.vhd Line: 31
Warning (10492): VHDL Process Statement warning at register_16.vhd(32): signal "temp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/register_16.vhd Line: 32
Info (12128): Elaborating entity "d_mem" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|d_mem:DMem" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 74
Warning (10492): VHDL Process Statement warning at d_mem.vhd(26): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 26
Warning (10492): VHDL Process Statement warning at d_mem.vhd(28): signal "RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 28
Warning (10492): VHDL Process Statement warning at d_mem.vhd(28): signal "Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 28
Warning (10631): VHDL Process Statement warning at d_mem.vhd(24): inferring latch(es) for signal or variable "Dout", which holds its previous value in one or more paths through the process File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[0]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[1]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[2]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[3]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[4]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[5]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[6]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[7]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[8]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[9]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[10]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[11]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[12]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[13]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[14]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (10041): Inferred latch for "Dout[15]" at d_mem.vhd(24) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/d_mem.vhd Line: 24
Info (12128): Elaborating entity "i_mem" for hierarchy "IITB_CPU:add_instance|datapath:datapath1|i_mem:IMem" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/datapath.vhd Line: 75
Warning (10492): VHDL Process Statement warning at i_mem.vhdl(27): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 27
Warning (10492): VHDL Process Statement warning at i_mem.vhdl(28): signal "RAM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 28
Warning (10492): VHDL Process Statement warning at i_mem.vhdl(28): signal "Addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 28
Warning (10631): VHDL Process Statement warning at i_mem.vhdl(25): inferring latch(es) for signal or variable "Dout", which holds its previous value in one or more paths through the process File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[0]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[1]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[2]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[3]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[4]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[5]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[6]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[7]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[8]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[9]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[10]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[11]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[12]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[13]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[14]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (10041): Inferred latch for "Dout[15]" at i_mem.vhdl(25) File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/i_mem.vhdl Line: 25
Info (12128): Elaborating entity "fsm_controller" for hierarchy "IITB_CPU:add_instance|fsm_controller:controller" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/CPU.vhd Line: 30
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(87): signal "CZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd Line: 87
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(87): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd Line: 87
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(87): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd Line: 87
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(125): signal "Z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd Line: 125
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(152): signal "CZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd Line: 152
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(161): signal "CZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd Line: 161
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(172): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd Line: 172
Warning (10492): VHDL Process Statement warning at fsm_controller.vhd(198): signal "count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/fsm_controller.vhd Line: 198
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "output_vector[0]" is stuck at GND File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl Line: 6
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "input_vector[0]" File: D:/study/3rd_sem/.complete/ee_224/EE__224_IIT_BOMBAY/DUT.vhdl Line: 5
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Mon Dec 05 19:32:09 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


