#-----------------------------------------------------------
# PlanAhead v14.1 (64-bit)
# Build 179419 by xbuild on Thu Apr 26 11:43:29 MDT 2012
# Start of session at: Mon Nov 12 16:45:50 2012
# Process ID: 5180
# Log file: C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Device-36] Loading parts and site information from C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.1/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/pa.fromHdl.tcl
# create_project -name MS1553_Interface -dir "C:/Users/Phillip/Dropbox/workspace/class_projects/MS1553_Interface/XilinxProject/planAhead_run_1" -part xc6slx45tfgg484-3
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/14.1/ISE_DS/ISE\data\projnav\templates\ucf.xml].
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 349.559 ; gain = 27.195
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "System.ucf" [current_fileset -constrset]
Adding file 'C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {DelayModule.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mem_trans_writer.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mem_trans_reader.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Latch8Bit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Latch16Bit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Latch.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MS1553_Reset_Pulse_Gen.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MS1553_master.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {holt_mem_trans.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {holt_initializer.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {convers_c.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {tri_buf_8.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SFR_Address_Decoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sfr_8_output_pulse.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sfr_8_output.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {sfr_8_input.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MS1553_Controller.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Mem8085_Controller.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/Clock.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/Clock/example_design/Clock_exdes.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i8085_c.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {System.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top System $srcset
# add_files [list {System.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Memory.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45tfgg484-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\DelayModule.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_writer.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\mem_trans_reader.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Latch8Bit.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Latch16Bit.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Latch.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\convers_c.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\tri_buf_8.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\SFR_Address_Decoder.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\sfr_8_output_pulse.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\sfr_8_output.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\sfr_8_input.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\MS1553_Reset_Pulse_Gen.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\MS1553_master.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\Mem8085_Controller.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\ipcore_dir\Clock.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\i8085_c.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\holt_mem_trans.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\holt_initializer.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.vhf" into library work
CRITICAL WARNING: [EDIF-96] Could not resolve non-primitive black box cell 'Memory' defined in file 'System.vhf' instantiated as 'XLXI_9'.
Loading clock regions from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.1/ISE_DS/PlanAhead/data\parts\xilinx\spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.1/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\ipcore_dir\Memory.ncf]
Finished Parsing UCF File [C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\ipcore_dir\Memory.ncf]
Parsing UCF File [C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.ucf]
Finished Parsing UCF File [C:\Users\Phillip\Dropbox\workspace\class_projects\MS1553_Interface\XilinxProject\System.ucf]
INFO: [Project-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project-176] Phase 0 Netlist Checksum: 4dd409e7 
open_rtl_design: Time (s): elapsed = 00:00:37 . Memory (MB): peak = 558.402 ; gain = 206.895
exit
INFO: [Common-206] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
