============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.11-s100_1
  Generated on:           Feb 13 2025  02:56:20 am
  Module:                 DFFSRQ
  Operating conditions:   tt_1.8_25 (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (897 ps) Late External Delay Assertion at pin Q
          Group: CLK
     Startpoint: (R) q_reg_reg/CK
          Clock: (R) CLK
       Endpoint: (F) Q
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    1291            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1291            0     
                                              
      Output Delay:-     145                  
     Required Time:=    1145                  
      Launch Clock:-       0                  
         Data Path:-     249                  
             Slack:=     897                  

Exceptions/Constraints:
  output_delay             145             dffsrq.sdc_line_10 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_reg_reg/CK   -       -     R     (arrival)      1    -     0     0       0    (-,-) 
  q_reg_reg/Q    -       CK->Q F     DFFSRX1        1  0.0    19   249     249    (-,-) 
  Q              <<<     -     F     (port)         -    -     -     0     249    (-,-) 
#---------------------------------------------------------------------------------------

