#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct 21 18:21:56 2020
# Process ID: 14536
# Current directory: C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/06_demo_all.runs/impl_1
# Command line: vivado.exe -log fpga_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_top.tcl -notrace
# Log file: C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/06_demo_all.runs/impl_1/fpga_top.vdi
# Journal file: C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/06_demo_all.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source fpga_top.tcl -notrace
Command: link_design -top fpga_top -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src_ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'PM_PLL'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src_ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'PM_XADC'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src_ip/mem_oled_char_lib/mem_oled_char_lib.dcp' for cell 'PM_OLED/PM_UserDisp/PM_CHAR_LIB_COMP'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1027.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src_ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'PM_XADC/inst'
Finished Parsing XDC File [c:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src_ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'PM_XADC/inst'
Parsing XDC File [c:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src_ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'PM_PLL/inst'
Finished Parsing XDC File [c:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src_ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'PM_PLL/inst'
Parsing XDC File [c:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src_ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'PM_PLL/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src_ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src_ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1342.445 ; gain = 315.328
Finished Parsing XDC File [c:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src_ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'PM_PLL/inst'
Parsing XDC File [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'PM_I2C_WRAPPER/PM_I2C_MASTER/scl_IBUF'. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:107]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'PM_I2C_WRAPPER/PM_I2C_MASTER/sda_IBUF'. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:108]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:108]
WARNING: [Vivado 12-507] No nets matched 'PM_I2C_WRAPPER/PM_I2C_MASTER/sda_OBUF'. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:109]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:109]
WARNING: [Vivado 12-507] No nets matched 'PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_clk'. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:110]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:110]
WARNING: [Vivado 12-507] No nets matched 'PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_cs'. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:111]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:111]
WARNING: [Vivado 12-507] No nets matched 'PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_miso'. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:112]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc:112]
Finished Parsing XDC File [C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/src/fpga_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1342.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

12 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1342.445 ; gain = 315.328
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_SDA expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1342.445 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1609e2e61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1361.363 ; gain = 18.918

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1228d4de2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 1555.828 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 114628253

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1555.828 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12ab538d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.430 . Memory (MB): peak = 1555.828 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 3 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12ab538d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1555.828 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12ab538d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.618 . Memory (MB): peak = 1555.828 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9ddfbe87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.641 . Memory (MB): peak = 1555.828 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               3  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1555.828 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ea40728e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.851 . Memory (MB): peak = 1555.828 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: ea40728e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1673.852 ; gain = 0.000
Ending Power Optimization Task | Checksum: ea40728e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.852 ; gain = 118.023

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ea40728e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1673.852 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1673.852 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: ea40728e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1673.852 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 7 Warnings, 6 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1673.852 ; gain = 331.406
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1673.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/06_demo_all.runs/impl_1/fpga_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_top_drc_opted.rpt -pb fpga_top_drc_opted.pb -rpx fpga_top_drc_opted.rpx
Command: report_drc -file fpga_top_drc_opted.rpt -pb fpga_top_drc_opted.pb -rpx fpga_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/06_demo_all.runs/impl_1/fpga_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_SDA expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1673.852 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c7dfdced

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1673.852 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2ea68429

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e01336c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e01336c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1673.852 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e01336c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f673824c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 116 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 56 nets or cells. Created 0 new cell, deleted 56 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net PM_DATA_PROCESS/PM_DATAINPUT/Q[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net PM_DATA_PROCESS/PM_DATAINPUT/Q[5]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net PM_DATA_PROCESS/PM_DATAINPUT/S[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net PM_DATA_PROCESS/PM_DATAINPUT/Q[4]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net PM_DATA_PROCESS/PM_DATAINPUT/Q[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net PM_DATA_PROCESS/PM_DATAINPUT/Q[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net PM_DATA_PROCESS/PM_DATAINPUT/Q[3]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 7 nets. Created 26 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 26 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1673.852 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1673.852 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             56  |                    56  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           26  |              0  |                     7  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           26  |             56  |                    63  |           0  |           4  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1ca140f09

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1673.852 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 179ce5e7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1673.852 ; gain = 0.000
Phase 2 Global Placement | Checksum: 179ce5e7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ad9bf5db

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2748fc124

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c15f0d6c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1da9cfdbe

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1774eb24a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1730a891d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ac3ad841

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1673.852 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ac3ad841

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10126c770

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.564 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d1f9b04a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1673.852 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 8dd3ac17

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1673.852 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 10126c770

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1673.852 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.564. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 124261979

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1673.852 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 124261979

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 124261979

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 124261979

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1673.852 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1673.852 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 109132a09

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1673.852 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 109132a09

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1673.852 ; gain = 0.000
Ending Placer Task | Checksum: 66ed0cee

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1673.852 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1673.852 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.331 . Memory (MB): peak = 1673.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/06_demo_all.runs/impl_1/fpga_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fpga_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1673.852 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_placed.rpt -pb fpga_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1673.852 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3b00c6df ConstDB: 0 ShapeSum: 2bec460f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 134abad59

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1689.129 ; gain = 15.277
Post Restoration Checksum: NetGraph: f3c1bf64 NumContArr: 40e9edf5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 134abad59

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1715.344 ; gain = 41.492

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 134abad59

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1721.371 ; gain = 47.520

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 134abad59

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1721.371 ; gain = 47.520
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26c1d315b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1731.309 ; gain = 57.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.604  | TNS=0.000  | WHS=-0.181 | THS=-38.856|

Phase 2 Router Initialization | Checksum: 1b711e216

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1759.738 ; gain = 85.887

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000717532 %
  Global Horizontal Routing Utilization  = 0.000910984 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4412
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4410
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1eba68924

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1759.738 ; gain = 85.887

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.678  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1874841d1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1759.738 ; gain = 85.887

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.678  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18738f4af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1759.738 ; gain = 85.887
Phase 4 Rip-up And Reroute | Checksum: 18738f4af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1759.738 ; gain = 85.887

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18738f4af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1759.738 ; gain = 85.887

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18738f4af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1759.738 ; gain = 85.887
Phase 5 Delay and Skew Optimization | Checksum: 18738f4af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1759.738 ; gain = 85.887

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18ba87f2d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1759.738 ; gain = 85.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.757  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 264db4cf5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1759.738 ; gain = 85.887
Phase 6 Post Hold Fix | Checksum: 264db4cf5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1759.738 ; gain = 85.887

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.15116 %
  Global Horizontal Routing Utilization  = 1.421 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a3d2e3bd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1759.738 ; gain = 85.887

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a3d2e3bd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1759.738 ; gain = 85.887

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d4bc6c96

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1759.738 ; gain = 85.887

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.757  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d4bc6c96

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1759.738 ; gain = 85.887
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1759.738 ; gain = 85.887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1759.738 ; gain = 85.887
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.614 . Memory (MB): peak = 1766.188 ; gain = 6.449
INFO: [Common 17-1381] The checkpoint 'C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/06_demo_all.runs/impl_1/fpga_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
Command: report_drc -file fpga_top_drc_routed.rpt -pb fpga_top_drc_routed.pb -rpx fpga_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/06_demo_all.runs/impl_1/fpga_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
Command: report_methodology -file fpga_top_methodology_drc_routed.rpt -pb fpga_top_methodology_drc_routed.pb -rpx fpga_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/06_demo_all.runs/impl_1/fpga_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
Command: report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 8 Warnings, 6 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fpga_top_route_status.rpt -pb fpga_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_top_bus_skew_routed.rpt -pb fpga_top_bus_skew_routed.pb -rpx fpga_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force fpga_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q1_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q25_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q25_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q26_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q26_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q27_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q27_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q28_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q28_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q29_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q29_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q2_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q2_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q3_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q4_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q4_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q5_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q5_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q6_reg input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q6_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add29 input PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add29/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9 output PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q6_reg multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/Q6_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add29 multiplier stage PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/add29/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fpga_top.bit...
Writing bitstream ./fpga_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/n9510761/Desktop/projectBFinal/06_demo_all_2020/06_demo_all.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Oct 21 18:23:32 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 50 Warnings, 6 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2202.020 ; gain = 411.996
INFO: [Common 17-206] Exiting Vivado at Wed Oct 21 18:23:32 2020...
