Loop ordering for /conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 32):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FY in [0, 7):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 3):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 16):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 112):        L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor FX in [0, 7):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.0/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 32):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 2):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.0/downsample/downsample.0/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 128):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 2):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.0/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 32):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for C in [0, 4):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 56):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.0/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 128):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 2):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.1/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L2_DRAM           
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L2_DRAM           
-------------------------------------------------------------------------------------------
    for K in [0, 32):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 56):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 8):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.1/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 32):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for C in [0, 4):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 56):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.1/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 128):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 2):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.2/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L2_DRAM           
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L2_DRAM           
-------------------------------------------------------------------------------------------
    for K in [0, 32):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 56):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 8):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.2/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 32):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for C in [0, 4):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 56):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.2/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 128):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 2):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.0/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for OY in [0, 7):                    L2_DRAM           L2_DRAM           L2_DRAM           
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 64):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for C in [0, 4):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.0/downsample/downsample.0/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 256):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 4):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.0/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 64):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for C in [0, 8):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 28):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.0/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 256):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.1/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 64):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 4):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.1/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 8):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 28):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.1/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 256):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.2/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 64):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 4):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.2/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 8):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 28):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.2/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 256):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.3/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 64):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 4):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.3/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 8):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 28):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.3/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 256):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.0/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 128):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 4):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.0/downsample/downsample.0/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.0/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.0/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.1/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 128):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.1/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.1/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.2/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 128):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.2/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.2/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.3/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 128):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.3/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.3/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.4/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 128):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.4/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.4/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.5/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 128):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.5/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.5/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.0/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 256):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.0/downsample/downsample.0/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.0/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 32):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 256):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.0/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.1/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 8):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 16):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.1/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 32):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 256):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.1/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.2/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 8):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 16):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.2/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 32):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 256):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.2/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /fc/Gemm
==========================================================================================
Temporal Loops                      O                 W                 I                 
==========================================================================================
for K in [0, 5):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
  for K in [0, 5):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
    for K in [0, 20):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
      for C in [0, 4):              rf_2B             L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
        for C in [0, 8):            rf_2B             L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
          for C in [0, 4):          rf_2B             L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
==========================================================================================
Spatial Loops                                                                             
==========================================================================================
            parfor K in [0, 2):                                                           
------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                          
------------------------------------------------------------------------------------------

Loop ordering for /conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 32):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FY in [0, 7):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 3):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 16):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 112):        L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor FX in [0, 7):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.0/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 32):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 2):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.0/downsample/downsample.0/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 128):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 2):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.0/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 32):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for C in [0, 4):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 56):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.0/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 128):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 2):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.1/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L2_DRAM           
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L2_DRAM           
-------------------------------------------------------------------------------------------
    for K in [0, 32):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 56):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 8):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.1/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 32):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for C in [0, 4):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 56):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.1/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 128):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 2):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.2/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L2_DRAM           
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L2_DRAM           
-------------------------------------------------------------------------------------------
    for K in [0, 32):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 56):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 8):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.2/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 32):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for C in [0, 4):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 56):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer1/layer1.2/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 128):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 2):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 7):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.0/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for OY in [0, 7):                    L2_DRAM           L2_DRAM           L2_DRAM           
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 64):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for C in [0, 4):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 8):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 56):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.0/downsample/downsample.0/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 256):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 4):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.0/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 64):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for C in [0, 8):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 28):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.0/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 256):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.1/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 64):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 4):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.1/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 8):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 28):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.1/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 256):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.2/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 64):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 4):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.2/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 8):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 28):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.2/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 256):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.3/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 64):                    L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 4):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.3/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 8):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 28):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer2/layer2.3/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 256):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 2):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.0/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for K in [0, 128):                   L2_DRAM           L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for C in [0, 4):                 L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OY in [0, 4):              L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OX in [0, 28):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.0/downsample/downsample.0/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.0/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.0/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.1/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 128):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.1/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.1/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.2/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 128):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.2/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.2/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.3/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 128):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.3/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.3/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.4/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 128):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.4/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.4/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.5/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 128):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.5/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 16):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 128):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 14):           L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 14):         L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer3/layer3.5/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 4):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 512):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.0/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 256):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for OX in [0, 14):             L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OY in [0, 2):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.0/downsample/downsample.0/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.0/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 32):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 256):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.0/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.1/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 8):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 16):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.1/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 32):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 256):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.1/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.2/conv1/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 8):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 16):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 16):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.2/conv2/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 32):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for FX in [0, 3):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for FY in [0, 3):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 256):             L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /layer4/layer4.2/conv3/Conv
===========================================================================================
Temporal Loops                       O                 W                 I                 
===========================================================================================
for C in [0, 4):                     L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
  for C in [0, 8):                   L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
    for K in [0, 16):                L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
      for K in [0, 64):              L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
        for OX in [0, 7):            L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
          for OY in [0, 7):          L1_SRAM_512KB     cells             L1_SRAM_512KB     
-------------------------------------------------------------------------------------------
===========================================================================================
Spatial Loops                                                                              
===========================================================================================
            parfor K in [0, 2):                                                            
-------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                           
-------------------------------------------------------------------------------------------

Loop ordering for /fc/Gemm
==========================================================================================
Temporal Loops                      O                 W                 I                 
==========================================================================================
for K in [0, 5):                    L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
  for K in [0, 5):                  L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
    for K in [0, 20):               L1_SRAM_512KB     L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
      for C in [0, 4):              rf_2B             L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
        for C in [0, 8):            rf_2B             L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
          for C in [0, 4):          rf_2B             L2_DRAM           L1_SRAM_512KB     
------------------------------------------------------------------------------------------
==========================================================================================
Spatial Loops                                                                             
==========================================================================================
            parfor K in [0, 2):                                                           
------------------------------------------------------------------------------------------
            parfor C in [0, 16):                                                          
------------------------------------------------------------------------------------------

