// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "04/05/2025 17:09:08"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_mod (
	sclk,
	nrst,
	sel,
	seg);
input 	sclk;
input 	nrst;
output 	[7:0] sel;
output 	[7:0] seg;

// Design Ports Information
// sel[0]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[1]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[2]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[3]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[4]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[5]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[6]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sel[7]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[0]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[1]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[2]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[3]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[4]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[5]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[6]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg[7]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sclk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nrst	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sel[0]~output_o ;
wire \sel[1]~output_o ;
wire \sel[2]~output_o ;
wire \sel[3]~output_o ;
wire \sel[4]~output_o ;
wire \sel[5]~output_o ;
wire \sel[6]~output_o ;
wire \sel[7]~output_o ;
wire \seg[0]~output_o ;
wire \seg[1]~output_o ;
wire \seg[2]~output_o ;
wire \seg[3]~output_o ;
wire \seg[4]~output_o ;
wire \seg[5]~output_o ;
wire \seg[6]~output_o ;
wire \seg[7]~output_o ;
wire \sclk~input_o ;
wire \sclk~inputclkctrl_outclk ;
wire \bit_to_caseg_inst|cnt_bit[0]~2_combout ;
wire \nrst~input_o ;
wire \nrst~inputclkctrl_outclk ;
wire \bit_to_caseg_inst|Add0~0_combout ;
wire \bit_to_caseg_inst|Add0~1 ;
wire \bit_to_caseg_inst|Add0~2_combout ;
wire \bit_to_caseg_inst|Add0~3 ;
wire \bit_to_caseg_inst|Add0~4_combout ;
wire \bit_to_caseg_inst|Add0~5 ;
wire \bit_to_caseg_inst|Add0~6_combout ;
wire \bit_to_caseg_inst|Add0~7 ;
wire \bit_to_caseg_inst|Add0~8_combout ;
wire \bit_to_caseg_inst|cnt_1ms~5_combout ;
wire \bit_to_caseg_inst|Add0~9 ;
wire \bit_to_caseg_inst|Add0~10_combout ;
wire \bit_to_caseg_inst|Add0~11 ;
wire \bit_to_caseg_inst|Add0~12_combout ;
wire \bit_to_caseg_inst|cnt_1ms~4_combout ;
wire \bit_to_caseg_inst|Add0~13 ;
wire \bit_to_caseg_inst|Add0~14_combout ;
wire \bit_to_caseg_inst|Add0~15 ;
wire \bit_to_caseg_inst|Add0~16_combout ;
wire \bit_to_caseg_inst|cnt_1ms~3_combout ;
wire \bit_to_caseg_inst|Add0~17 ;
wire \bit_to_caseg_inst|Add0~18_combout ;
wire \bit_to_caseg_inst|cnt_1ms~2_combout ;
wire \bit_to_caseg_inst|Add0~19 ;
wire \bit_to_caseg_inst|Add0~20_combout ;
wire \bit_to_caseg_inst|Add0~21 ;
wire \bit_to_caseg_inst|Add0~22_combout ;
wire \bit_to_caseg_inst|Add0~23 ;
wire \bit_to_caseg_inst|Add0~24_combout ;
wire \bit_to_caseg_inst|Add0~25 ;
wire \bit_to_caseg_inst|Add0~26_combout ;
wire \bit_to_caseg_inst|Add0~27 ;
wire \bit_to_caseg_inst|Add0~28_combout ;
wire \bit_to_caseg_inst|cnt_1ms~1_combout ;
wire \bit_to_caseg_inst|Equal0~0_combout ;
wire \bit_to_caseg_inst|Equal0~1_combout ;
wire \bit_to_caseg_inst|Equal0~2_combout ;
wire \bit_to_caseg_inst|Add0~29 ;
wire \bit_to_caseg_inst|Add0~30_combout ;
wire \bit_to_caseg_inst|cnt_1ms~0_combout ;
wire \num_to_bit_inst|Equal1~0_combout ;
wire \bit_to_caseg_inst|Equal0~3_combout ;
wire \bit_to_caseg_inst|Equal1~0_combout ;
wire \bit_to_caseg_inst|signal_1ms~q ;
wire \bit_to_caseg_inst|cnt_bit[1]~1_combout ;
wire \bit_to_caseg_inst|cnt_bit[2]~0_combout ;
wire \bit_to_caseg_inst|Decoder0~0_combout ;
wire \bit_to_caseg_inst|sel[0]~feeder_combout ;
wire \bit_to_caseg_inst|Decoder0~1_combout ;
wire \bit_to_caseg_inst|sel[1]~feeder_combout ;
wire \bit_to_caseg_inst|Decoder0~2_combout ;
wire \bit_to_caseg_inst|sel[2]~feeder_combout ;
wire \bit_to_caseg_inst|Decoder0~3_combout ;
wire \bit_to_caseg_inst|sel[3]~feeder_combout ;
wire \bit_to_caseg_inst|Decoder0~4_combout ;
wire \bit_to_caseg_inst|sel[4]~feeder_combout ;
wire \bit_to_caseg_inst|Decoder0~5_combout ;
wire \bit_to_caseg_inst|sel[5]~feeder_combout ;
wire \bit_to_caseg_inst|Decoder0~6_combout ;
wire \bit_to_caseg_inst|sel[6]~feeder_combout ;
wire \bit_to_caseg_inst|Decoder0~7_combout ;
wire \bit_to_caseg_inst|sel[7]~feeder_combout ;
wire \num_to_bit_inst|always2~0_combout ;
wire \time_cnt_inst|Add3~0_combout ;
wire \time_cnt_inst|Add2~0_combout ;
wire \time_cnt_inst|Add0~1_cout ;
wire \time_cnt_inst|Add0~3_cout ;
wire \time_cnt_inst|Add0~5_cout ;
wire \time_cnt_inst|Add0~6_combout ;
wire \time_cnt_inst|Add0~7 ;
wire \time_cnt_inst|Add0~8_combout ;
wire \time_cnt_inst|Add0~9 ;
wire \time_cnt_inst|Add0~10_combout ;
wire \time_cnt_inst|Add0~11 ;
wire \time_cnt_inst|Add0~12_combout ;
wire \time_cnt_inst|cnt_1s~11_combout ;
wire \time_cnt_inst|Add0~13 ;
wire \time_cnt_inst|Add0~14_combout ;
wire \time_cnt_inst|Add0~15 ;
wire \time_cnt_inst|Add0~16_combout ;
wire \time_cnt_inst|Add0~17 ;
wire \time_cnt_inst|Add0~18_combout ;
wire \time_cnt_inst|Add0~19 ;
wire \time_cnt_inst|Add0~20_combout ;
wire \time_cnt_inst|Add0~21 ;
wire \time_cnt_inst|Add0~22_combout ;
wire \time_cnt_inst|cnt_1s~10_combout ;
wire \time_cnt_inst|Add0~23 ;
wire \time_cnt_inst|Add0~24_combout ;
wire \time_cnt_inst|cnt_1s~9_combout ;
wire \time_cnt_inst|Add0~25 ;
wire \time_cnt_inst|Add0~26_combout ;
wire \time_cnt_inst|cnt_1s~8_combout ;
wire \time_cnt_inst|Add0~27 ;
wire \time_cnt_inst|Add0~28_combout ;
wire \time_cnt_inst|cnt_1s~7_combout ;
wire \time_cnt_inst|Add0~29 ;
wire \time_cnt_inst|Add0~30_combout ;
wire \time_cnt_inst|Equal1~3_combout ;
wire \time_cnt_inst|Add0~31 ;
wire \time_cnt_inst|Add0~32_combout ;
wire \time_cnt_inst|cnt_1s~6_combout ;
wire \time_cnt_inst|Add0~33 ;
wire \time_cnt_inst|Add0~34_combout ;
wire \time_cnt_inst|Add0~35 ;
wire \time_cnt_inst|Add0~36_combout ;
wire \time_cnt_inst|cnt_1s~5_combout ;
wire \time_cnt_inst|Add0~37 ;
wire \time_cnt_inst|Add0~38_combout ;
wire \time_cnt_inst|cnt_1s~4_combout ;
wire \time_cnt_inst|Equal1~2_combout ;
wire \time_cnt_inst|Add0~39 ;
wire \time_cnt_inst|Add0~40_combout ;
wire \time_cnt_inst|cnt_1s~3_combout ;
wire \time_cnt_inst|Add0~41 ;
wire \time_cnt_inst|Add0~42_combout ;
wire \time_cnt_inst|cnt_1s~2_combout ;
wire \time_cnt_inst|Add0~43 ;
wire \time_cnt_inst|Add0~44_combout ;
wire \time_cnt_inst|cnt_1s~1_combout ;
wire \time_cnt_inst|Add0~45 ;
wire \time_cnt_inst|Add0~46_combout ;
wire \time_cnt_inst|Equal1~0_combout ;
wire \time_cnt_inst|Add0~47 ;
wire \time_cnt_inst|Add0~48_combout ;
wire \time_cnt_inst|cnt_1s~0_combout ;
wire \time_cnt_inst|Equal1~1_combout ;
wire \time_cnt_inst|Equal1~4_combout ;
wire \time_cnt_inst|Equal1~5_combout ;
wire \time_cnt_inst|Equal1~6_combout ;
wire \time_cnt_inst|Equal1~7_combout ;
wire \time_cnt_inst|Add1~0_combout ;
wire \time_cnt_inst|second[0]~5_combout ;
wire \time_cnt_inst|Add1~1 ;
wire \time_cnt_inst|Add1~2_combout ;
wire \time_cnt_inst|second[1]~4_combout ;
wire \time_cnt_inst|Equal2~1_combout ;
wire \time_cnt_inst|Add1~3 ;
wire \time_cnt_inst|Add1~4_combout ;
wire \time_cnt_inst|second[2]~3_combout ;
wire \time_cnt_inst|Add1~5 ;
wire \time_cnt_inst|Add1~6_combout ;
wire \time_cnt_inst|second[3]~2_combout ;
wire \time_cnt_inst|Add1~7 ;
wire \time_cnt_inst|Add1~8_combout ;
wire \time_cnt_inst|second[4]~1_combout ;
wire \time_cnt_inst|Add1~9 ;
wire \time_cnt_inst|Add1~10_combout ;
wire \time_cnt_inst|second[5]~0_combout ;
wire \time_cnt_inst|Equal2~0_combout ;
wire \time_cnt_inst|always3~5_combout ;
wire \time_cnt_inst|minute[0]~5_combout ;
wire \time_cnt_inst|Add2~1 ;
wire \time_cnt_inst|Add2~2_combout ;
wire \time_cnt_inst|minute[1]~4_combout ;
wire \time_cnt_inst|Add2~3 ;
wire \time_cnt_inst|Add2~4_combout ;
wire \time_cnt_inst|minute[2]~3_combout ;
wire \time_cnt_inst|Add2~5 ;
wire \time_cnt_inst|Add2~6_combout ;
wire \time_cnt_inst|minute[3]~2_combout ;
wire \time_cnt_inst|Add2~7 ;
wire \time_cnt_inst|Add2~8_combout ;
wire \time_cnt_inst|minute[4]~1_combout ;
wire \time_cnt_inst|Add2~9 ;
wire \time_cnt_inst|Add2~10_combout ;
wire \time_cnt_inst|minute[5]~0_combout ;
wire \time_cnt_inst|always3~0_combout ;
wire \time_cnt_inst|always3~1_combout ;
wire \time_cnt_inst|always3~2_combout ;
wire \time_cnt_inst|always3~3_combout ;
wire \time_cnt_inst|always3~4_combout ;
wire \time_cnt_inst|hour[5]~0_combout ;
wire \time_cnt_inst|hour[0]~6_combout ;
wire \time_cnt_inst|Add3~1 ;
wire \time_cnt_inst|Add3~2_combout ;
wire \time_cnt_inst|hour[1]~5_combout ;
wire \time_cnt_inst|Add3~3 ;
wire \time_cnt_inst|Add3~4_combout ;
wire \time_cnt_inst|hour[2]~4_combout ;
wire \time_cnt_inst|Add3~5 ;
wire \time_cnt_inst|Add3~6_combout ;
wire \time_cnt_inst|hour[3]~3_combout ;
wire \time_cnt_inst|Add3~7 ;
wire \time_cnt_inst|Add3~8_combout ;
wire \time_cnt_inst|hour[4]~2_combout ;
wire \time_cnt_inst|Add3~9 ;
wire \time_cnt_inst|Add3~10_combout ;
wire \time_cnt_inst|hour[5]~1_combout ;
wire \num_to_bit_inst|num_02_shift~22_combout ;
wire \num_to_bit_inst|num_02_shift[4]~17_combout ;
wire \num_to_bit_inst|Equal0~0_combout ;
wire \num_to_bit_inst|num_02_shift~21_combout ;
wire \num_to_bit_inst|num_02_shift~20_combout ;
wire \num_to_bit_inst|num_02_shift~19_combout ;
wire \num_to_bit_inst|num_02_shift~18_combout ;
wire \num_to_bit_inst|num_02_shift~16_combout ;
wire \num_to_bit_inst|num_02_shift~14_combout ;
wire \num_to_bit_inst|num_02_shift[8]~10_combout ;
wire \num_to_bit_inst|num_02_shift[8]~11_combout ;
wire \num_to_bit_inst|Add1~0_combout ;
wire \num_to_bit_inst|num_02_shift[9]~2_combout ;
wire \num_to_bit_inst|num_02_shift[9]~3_combout ;
wire \num_to_bit_inst|num_02_shift[9]~0_combout ;
wire \num_to_bit_inst|num_02_shift[9]~1_combout ;
wire \num_to_bit_inst|num_02_shift~8_combout ;
wire \num_to_bit_inst|bit_6[1]~1_combout ;
wire \bit_to_caseg_inst|Decoder0~8_combout ;
wire \num_to_bit_inst|num_02_shift~15_combout ;
wire \num_to_bit_inst|num_02_shift[12]~12_combout ;
wire \num_to_bit_inst|num_02_shift[12]~13_combout ;
wire \num_to_bit_inst|Add2~0_combout ;
wire \num_to_bit_inst|num_02_shift[13]~6_combout ;
wire \num_to_bit_inst|num_02_shift[13]~7_combout ;
wire \num_to_bit_inst|num_02_shift[10]~4_combout ;
wire \num_to_bit_inst|num_02_shift[10]~5_combout ;
wire \num_to_bit_inst|num_02_shift~9_combout ;
wire \num_to_bit_inst|bit_7[1]~1_combout ;
wire \bit_to_caseg_inst|seg_disp[1]~1_combout ;
wire \num_to_bit_inst|num_01_shift~21_combout ;
wire \num_to_bit_inst|num_01_shift~20_combout ;
wire \num_to_bit_inst|num_01_shift~19_combout ;
wire \num_to_bit_inst|num_01_shift~18_combout ;
wire \num_to_bit_inst|num_01_shift~17_combout ;
wire \num_to_bit_inst|num_01_shift~16_combout ;
wire \num_to_bit_inst|num_01_shift~15_combout ;
wire \num_to_bit_inst|num_01_shift[8]~10_combout ;
wire \num_to_bit_inst|num_01_shift[8]~11_combout ;
wire \num_to_bit_inst|Add3~0_combout ;
wire \num_to_bit_inst|num_01_shift[9]~2_combout ;
wire \num_to_bit_inst|num_01_shift[9]~3_combout ;
wire \num_to_bit_inst|num_01_shift[9]~0_combout ;
wire \num_to_bit_inst|num_01_shift[9]~1_combout ;
wire \num_to_bit_inst|num_01_shift~8_combout ;
wire \num_to_bit_inst|bit_3[1]~1_combout ;
wire \num_to_bit_inst|num_01_shift~14_combout ;
wire \num_to_bit_inst|num_01_shift[12]~12_combout ;
wire \num_to_bit_inst|num_01_shift[12]~13_combout ;
wire \num_to_bit_inst|Add4~0_combout ;
wire \num_to_bit_inst|num_01_shift[13]~6_combout ;
wire \num_to_bit_inst|num_01_shift[13]~7_combout ;
wire \num_to_bit_inst|num_01_shift[13]~4_combout ;
wire \num_to_bit_inst|num_01_shift[13]~5_combout ;
wire \num_to_bit_inst|num_01_shift~9_combout ;
wire \num_to_bit_inst|bit_4[1]~1_combout ;
wire \bit_to_caseg_inst|Mux2~0_combout ;
wire \bit_to_caseg_inst|seg_disp[1]~0_combout ;
wire \bit_to_caseg_inst|Mux2~1_combout ;
wire \bit_to_caseg_inst|Mux2~2_combout ;
wire \num_to_bit_inst|num_00_shift~21_combout ;
wire \num_to_bit_inst|num_00_shift~20_combout ;
wire \num_to_bit_inst|num_00_shift~19_combout ;
wire \num_to_bit_inst|num_00_shift~18_combout ;
wire \num_to_bit_inst|num_00_shift~17_combout ;
wire \num_to_bit_inst|num_00_shift~16_combout ;
wire \num_to_bit_inst|num_00_shift~15_combout ;
wire \num_to_bit_inst|num_00_shift[8]~12_combout ;
wire \num_to_bit_inst|num_00_shift[8]~13_combout ;
wire \num_to_bit_inst|num_00_shift[8]~0_combout ;
wire \num_to_bit_inst|num_00_shift[8]~1_combout ;
wire \num_to_bit_inst|num_00_shift~8_combout ;
wire \num_to_bit_inst|Add5~0_combout ;
wire \num_to_bit_inst|num_00_shift[9]~2_combout ;
wire \num_to_bit_inst|num_00_shift[9]~3_combout ;
wire \num_to_bit_inst|num_00_shift~14_combout ;
wire \num_to_bit_inst|num_00_shift[12]~10_combout ;
wire \num_to_bit_inst|num_00_shift[12]~11_combout ;
wire \num_to_bit_inst|Add6~0_combout ;
wire \num_to_bit_inst|num_00_shift[13]~6_combout ;
wire \num_to_bit_inst|num_00_shift[13]~7_combout ;
wire \num_to_bit_inst|num_00_shift[13]~4_combout ;
wire \num_to_bit_inst|num_00_shift[13]~5_combout ;
wire \num_to_bit_inst|num_00_shift~9_combout ;
wire \num_to_bit_inst|bit_1[1]~1_combout ;
wire \num_to_bit_inst|bit_0[1]~1_combout ;
wire \bit_to_caseg_inst|Mux2~3_combout ;
wire \bit_to_caseg_inst|Mux2~4_combout ;
wire \num_to_bit_inst|bit_1[3]~0_combout ;
wire \num_to_bit_inst|bit_0[3]~0_combout ;
wire \bit_to_caseg_inst|Mux0~3_combout ;
wire \num_to_bit_inst|bit_7[3]~0_combout ;
wire \num_to_bit_inst|bit_6[3]~0_combout ;
wire \num_to_bit_inst|bit_3[3]~0_combout ;
wire \num_to_bit_inst|bit_4[3]~0_combout ;
wire \bit_to_caseg_inst|Mux0~0_combout ;
wire \bit_to_caseg_inst|Mux0~1_combout ;
wire \bit_to_caseg_inst|Mux0~2_combout ;
wire \bit_to_caseg_inst|Mux0~4_combout ;
wire \num_to_bit_inst|bit_6[0]~feeder_combout ;
wire \num_to_bit_inst|bit_5[0]~feeder_combout ;
wire \bit_to_caseg_inst|Mux3~0_combout ;
wire \bit_to_caseg_inst|Mux3~1_combout ;
wire \num_to_bit_inst|bit_0[0]~feeder_combout ;
wire \bit_to_caseg_inst|Mux3~2_combout ;
wire \bit_to_caseg_inst|Mux3~3_combout ;
wire \bit_to_caseg_inst|Mux3~4_combout ;
wire \num_to_bit_inst|bit_1[2]~feeder_combout ;
wire \bit_to_caseg_inst|Mux1~3_combout ;
wire \bit_to_caseg_inst|Mux1~0_combout ;
wire \bit_to_caseg_inst|Mux1~1_combout ;
wire \bit_to_caseg_inst|Mux1~2_combout ;
wire \bit_to_caseg_inst|Mux1~4_combout ;
wire \bit_to_caseg_inst|Mux10~0_combout ;
wire \bit_to_caseg_inst|seg[1]~3_combout ;
wire \bit_to_caseg_inst|Mux9~0_combout ;
wire \bit_to_caseg_inst|Mux8~0_combout ;
wire \bit_to_caseg_inst|Mux7~1_combout ;
wire \bit_to_caseg_inst|Mux7~0_combout ;
wire \bit_to_caseg_inst|seg[3]~0_combout ;
wire \bit_to_caseg_inst|Mux6~0_combout ;
wire \bit_to_caseg_inst|seg[5]~1_combout ;
wire \bit_to_caseg_inst|Mux4~0_combout ;
wire \bit_to_caseg_inst|seg[6]~2_combout ;
wire \bit_to_caseg_inst|Mux8~1_combout ;
wire \bit_to_caseg_inst|seg[7]~feeder_combout ;
wire [3:0] \num_to_bit_inst|bit_7 ;
wire [7:0] \bit_to_caseg_inst|seg ;
wire [3:0] \num_to_bit_inst|bit_0 ;
wire [7:0] \bit_to_caseg_inst|sel ;
wire [3:0] \num_to_bit_inst|bit_1 ;
wire [7:0] \bit_to_caseg_inst|sel_disp ;
wire [3:0] \bit_to_caseg_inst|seg_disp ;
wire [3:0] \num_to_bit_inst|bit_6 ;
wire [2:0] \bit_to_caseg_inst|cnt_bit ;
wire [3:0] \num_to_bit_inst|bit_3 ;
wire [3:0] \num_to_bit_inst|bit_4 ;
wire [3:0] \num_to_bit_inst|bit_5 ;
wire [15:0] \bit_to_caseg_inst|cnt_1ms ;
wire [13:0] \num_to_bit_inst|num_02_shift ;
wire [13:0] \num_to_bit_inst|num_01_shift ;
wire [13:0] \num_to_bit_inst|num_00_shift ;
wire [5:0] \time_cnt_inst|hour ;
wire [5:0] \time_cnt_inst|second ;
wire [5:0] \time_cnt_inst|minute ;
wire [25:0] \time_cnt_inst|cnt_1s ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \sel[0]~output (
	.i(\bit_to_caseg_inst|sel [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[0]~output .bus_hold = "false";
defparam \sel[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \sel[1]~output (
	.i(\bit_to_caseg_inst|sel [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[1]~output .bus_hold = "false";
defparam \sel[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \sel[2]~output (
	.i(\bit_to_caseg_inst|sel [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[2]~output .bus_hold = "false";
defparam \sel[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \sel[3]~output (
	.i(\bit_to_caseg_inst|sel [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[3]~output .bus_hold = "false";
defparam \sel[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \sel[4]~output (
	.i(\bit_to_caseg_inst|sel [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[4]~output .bus_hold = "false";
defparam \sel[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \sel[5]~output (
	.i(\bit_to_caseg_inst|sel [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[5]~output .bus_hold = "false";
defparam \sel[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \sel[6]~output (
	.i(\bit_to_caseg_inst|sel [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[6]~output .bus_hold = "false";
defparam \sel[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \sel[7]~output (
	.i(\bit_to_caseg_inst|sel [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sel[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sel[7]~output .bus_hold = "false";
defparam \sel[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \seg[0]~output (
	.i(\bit_to_caseg_inst|seg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[0]~output .bus_hold = "false";
defparam \seg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \seg[1]~output (
	.i(\bit_to_caseg_inst|seg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[1]~output .bus_hold = "false";
defparam \seg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \seg[2]~output (
	.i(\bit_to_caseg_inst|seg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[2]~output .bus_hold = "false";
defparam \seg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \seg[3]~output (
	.i(\bit_to_caseg_inst|seg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[3]~output .bus_hold = "false";
defparam \seg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \seg[4]~output (
	.i(\bit_to_caseg_inst|seg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[4]~output .bus_hold = "false";
defparam \seg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \seg[5]~output (
	.i(\bit_to_caseg_inst|seg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[5]~output .bus_hold = "false";
defparam \seg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \seg[6]~output (
	.i(\bit_to_caseg_inst|seg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[6]~output .bus_hold = "false";
defparam \seg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \seg[7]~output (
	.i(\bit_to_caseg_inst|seg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg[7]~output .bus_hold = "false";
defparam \seg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sclk~input (
	.i(sclk),
	.ibar(gnd),
	.o(\sclk~input_o ));
// synopsys translate_off
defparam \sclk~input .bus_hold = "false";
defparam \sclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sclk~inputclkctrl .clock_type = "global clock";
defparam \sclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N16
cycloneive_lcell_comb \bit_to_caseg_inst|cnt_bit[0]~2 (
// Equation(s):
// \bit_to_caseg_inst|cnt_bit[0]~2_combout  = !\bit_to_caseg_inst|cnt_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\bit_to_caseg_inst|cnt_bit [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|cnt_bit[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_bit[0]~2 .lut_mask = 16'h0F0F;
defparam \bit_to_caseg_inst|cnt_bit[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \nrst~input (
	.i(nrst),
	.ibar(gnd),
	.o(\nrst~input_o ));
// synopsys translate_off
defparam \nrst~input .bus_hold = "false";
defparam \nrst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \nrst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\nrst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nrst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \nrst~inputclkctrl .clock_type = "global clock";
defparam \nrst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~0 (
// Equation(s):
// \bit_to_caseg_inst|Add0~0_combout  = \bit_to_caseg_inst|cnt_1ms [0] $ (VCC)
// \bit_to_caseg_inst|Add0~1  = CARRY(\bit_to_caseg_inst|cnt_1ms [0])

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_1ms [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Add0~0_combout ),
	.cout(\bit_to_caseg_inst|Add0~1 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \bit_to_caseg_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y4_N1
dffeas \bit_to_caseg_inst|cnt_1ms[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[0] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~2 (
// Equation(s):
// \bit_to_caseg_inst|Add0~2_combout  = (\bit_to_caseg_inst|cnt_1ms [1] & (!\bit_to_caseg_inst|Add0~1 )) # (!\bit_to_caseg_inst|cnt_1ms [1] & ((\bit_to_caseg_inst|Add0~1 ) # (GND)))
// \bit_to_caseg_inst|Add0~3  = CARRY((!\bit_to_caseg_inst|Add0~1 ) # (!\bit_to_caseg_inst|cnt_1ms [1]))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_1ms [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~1 ),
	.combout(\bit_to_caseg_inst|Add0~2_combout ),
	.cout(\bit_to_caseg_inst|Add0~3 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \bit_to_caseg_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N3
dffeas \bit_to_caseg_inst|cnt_1ms[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[1] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~4 (
// Equation(s):
// \bit_to_caseg_inst|Add0~4_combout  = (\bit_to_caseg_inst|cnt_1ms [2] & (\bit_to_caseg_inst|Add0~3  $ (GND))) # (!\bit_to_caseg_inst|cnt_1ms [2] & (!\bit_to_caseg_inst|Add0~3  & VCC))
// \bit_to_caseg_inst|Add0~5  = CARRY((\bit_to_caseg_inst|cnt_1ms [2] & !\bit_to_caseg_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_1ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~3 ),
	.combout(\bit_to_caseg_inst|Add0~4_combout ),
	.cout(\bit_to_caseg_inst|Add0~5 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \bit_to_caseg_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \bit_to_caseg_inst|cnt_1ms[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[2] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~6 (
// Equation(s):
// \bit_to_caseg_inst|Add0~6_combout  = (\bit_to_caseg_inst|cnt_1ms [3] & (!\bit_to_caseg_inst|Add0~5 )) # (!\bit_to_caseg_inst|cnt_1ms [3] & ((\bit_to_caseg_inst|Add0~5 ) # (GND)))
// \bit_to_caseg_inst|Add0~7  = CARRY((!\bit_to_caseg_inst|Add0~5 ) # (!\bit_to_caseg_inst|cnt_1ms [3]))

	.dataa(\bit_to_caseg_inst|cnt_1ms [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~5 ),
	.combout(\bit_to_caseg_inst|Add0~6_combout ),
	.cout(\bit_to_caseg_inst|Add0~7 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~6 .lut_mask = 16'h5A5F;
defparam \bit_to_caseg_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \bit_to_caseg_inst|cnt_1ms[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[3] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~8 (
// Equation(s):
// \bit_to_caseg_inst|Add0~8_combout  = (\bit_to_caseg_inst|cnt_1ms [4] & (\bit_to_caseg_inst|Add0~7  $ (GND))) # (!\bit_to_caseg_inst|cnt_1ms [4] & (!\bit_to_caseg_inst|Add0~7  & VCC))
// \bit_to_caseg_inst|Add0~9  = CARRY((\bit_to_caseg_inst|cnt_1ms [4] & !\bit_to_caseg_inst|Add0~7 ))

	.dataa(\bit_to_caseg_inst|cnt_1ms [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~7 ),
	.combout(\bit_to_caseg_inst|Add0~8_combout ),
	.cout(\bit_to_caseg_inst|Add0~9 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~8 .lut_mask = 16'hA50A;
defparam \bit_to_caseg_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneive_lcell_comb \bit_to_caseg_inst|cnt_1ms~5 (
// Equation(s):
// \bit_to_caseg_inst|cnt_1ms~5_combout  = (\bit_to_caseg_inst|Add0~8_combout  & ((!\bit_to_caseg_inst|Equal0~3_combout ) # (!\bit_to_caseg_inst|cnt_1ms [0])))

	.dataa(\bit_to_caseg_inst|Add0~8_combout ),
	.datab(gnd),
	.datac(\bit_to_caseg_inst|cnt_1ms [0]),
	.datad(\bit_to_caseg_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|cnt_1ms~5_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms~5 .lut_mask = 16'h0AAA;
defparam \bit_to_caseg_inst|cnt_1ms~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N21
dffeas \bit_to_caseg_inst|cnt_1ms[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|cnt_1ms~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[4] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~10 (
// Equation(s):
// \bit_to_caseg_inst|Add0~10_combout  = (\bit_to_caseg_inst|cnt_1ms [5] & (!\bit_to_caseg_inst|Add0~9 )) # (!\bit_to_caseg_inst|cnt_1ms [5] & ((\bit_to_caseg_inst|Add0~9 ) # (GND)))
// \bit_to_caseg_inst|Add0~11  = CARRY((!\bit_to_caseg_inst|Add0~9 ) # (!\bit_to_caseg_inst|cnt_1ms [5]))

	.dataa(\bit_to_caseg_inst|cnt_1ms [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~9 ),
	.combout(\bit_to_caseg_inst|Add0~10_combout ),
	.cout(\bit_to_caseg_inst|Add0~11 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~10 .lut_mask = 16'h5A5F;
defparam \bit_to_caseg_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \bit_to_caseg_inst|cnt_1ms[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[5] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~12 (
// Equation(s):
// \bit_to_caseg_inst|Add0~12_combout  = (\bit_to_caseg_inst|cnt_1ms [6] & (\bit_to_caseg_inst|Add0~11  $ (GND))) # (!\bit_to_caseg_inst|cnt_1ms [6] & (!\bit_to_caseg_inst|Add0~11  & VCC))
// \bit_to_caseg_inst|Add0~13  = CARRY((\bit_to_caseg_inst|cnt_1ms [6] & !\bit_to_caseg_inst|Add0~11 ))

	.dataa(\bit_to_caseg_inst|cnt_1ms [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~11 ),
	.combout(\bit_to_caseg_inst|Add0~12_combout ),
	.cout(\bit_to_caseg_inst|Add0~13 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \bit_to_caseg_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneive_lcell_comb \bit_to_caseg_inst|cnt_1ms~4 (
// Equation(s):
// \bit_to_caseg_inst|cnt_1ms~4_combout  = (\bit_to_caseg_inst|Add0~12_combout  & ((!\bit_to_caseg_inst|Equal0~3_combout ) # (!\bit_to_caseg_inst|cnt_1ms [0])))

	.dataa(\bit_to_caseg_inst|Add0~12_combout ),
	.datab(gnd),
	.datac(\bit_to_caseg_inst|cnt_1ms [0]),
	.datad(\bit_to_caseg_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|cnt_1ms~4_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms~4 .lut_mask = 16'h0AAA;
defparam \bit_to_caseg_inst|cnt_1ms~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \bit_to_caseg_inst|cnt_1ms[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|cnt_1ms~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[6] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~14 (
// Equation(s):
// \bit_to_caseg_inst|Add0~14_combout  = (\bit_to_caseg_inst|cnt_1ms [7] & (!\bit_to_caseg_inst|Add0~13 )) # (!\bit_to_caseg_inst|cnt_1ms [7] & ((\bit_to_caseg_inst|Add0~13 ) # (GND)))
// \bit_to_caseg_inst|Add0~15  = CARRY((!\bit_to_caseg_inst|Add0~13 ) # (!\bit_to_caseg_inst|cnt_1ms [7]))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_1ms [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~13 ),
	.combout(\bit_to_caseg_inst|Add0~14_combout ),
	.cout(\bit_to_caseg_inst|Add0~15 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~14 .lut_mask = 16'h3C3F;
defparam \bit_to_caseg_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N15
dffeas \bit_to_caseg_inst|cnt_1ms[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[7] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~16 (
// Equation(s):
// \bit_to_caseg_inst|Add0~16_combout  = (\bit_to_caseg_inst|cnt_1ms [8] & (\bit_to_caseg_inst|Add0~15  $ (GND))) # (!\bit_to_caseg_inst|cnt_1ms [8] & (!\bit_to_caseg_inst|Add0~15  & VCC))
// \bit_to_caseg_inst|Add0~17  = CARRY((\bit_to_caseg_inst|cnt_1ms [8] & !\bit_to_caseg_inst|Add0~15 ))

	.dataa(\bit_to_caseg_inst|cnt_1ms [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~15 ),
	.combout(\bit_to_caseg_inst|Add0~16_combout ),
	.cout(\bit_to_caseg_inst|Add0~17 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \bit_to_caseg_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
cycloneive_lcell_comb \bit_to_caseg_inst|cnt_1ms~3 (
// Equation(s):
// \bit_to_caseg_inst|cnt_1ms~3_combout  = (\bit_to_caseg_inst|Add0~16_combout  & ((!\bit_to_caseg_inst|Equal0~3_combout ) # (!\bit_to_caseg_inst|cnt_1ms [0])))

	.dataa(\bit_to_caseg_inst|cnt_1ms [0]),
	.datab(gnd),
	.datac(\bit_to_caseg_inst|Add0~16_combout ),
	.datad(\bit_to_caseg_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|cnt_1ms~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms~3 .lut_mask = 16'h50F0;
defparam \bit_to_caseg_inst|cnt_1ms~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \bit_to_caseg_inst|cnt_1ms[8] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|cnt_1ms~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [8]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[8] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~18 (
// Equation(s):
// \bit_to_caseg_inst|Add0~18_combout  = (\bit_to_caseg_inst|cnt_1ms [9] & (!\bit_to_caseg_inst|Add0~17 )) # (!\bit_to_caseg_inst|cnt_1ms [9] & ((\bit_to_caseg_inst|Add0~17 ) # (GND)))
// \bit_to_caseg_inst|Add0~19  = CARRY((!\bit_to_caseg_inst|Add0~17 ) # (!\bit_to_caseg_inst|cnt_1ms [9]))

	.dataa(\bit_to_caseg_inst|cnt_1ms [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~17 ),
	.combout(\bit_to_caseg_inst|Add0~18_combout ),
	.cout(\bit_to_caseg_inst|Add0~19 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~18 .lut_mask = 16'h5A5F;
defparam \bit_to_caseg_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
cycloneive_lcell_comb \bit_to_caseg_inst|cnt_1ms~2 (
// Equation(s):
// \bit_to_caseg_inst|cnt_1ms~2_combout  = (\bit_to_caseg_inst|Add0~18_combout  & ((!\bit_to_caseg_inst|Equal0~3_combout ) # (!\bit_to_caseg_inst|cnt_1ms [0])))

	.dataa(\bit_to_caseg_inst|cnt_1ms [0]),
	.datab(\bit_to_caseg_inst|Add0~18_combout ),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|cnt_1ms~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms~2 .lut_mask = 16'h44CC;
defparam \bit_to_caseg_inst|cnt_1ms~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N5
dffeas \bit_to_caseg_inst|cnt_1ms[9] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|cnt_1ms~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [9]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[9] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~20 (
// Equation(s):
// \bit_to_caseg_inst|Add0~20_combout  = (\bit_to_caseg_inst|cnt_1ms [10] & (\bit_to_caseg_inst|Add0~19  $ (GND))) # (!\bit_to_caseg_inst|cnt_1ms [10] & (!\bit_to_caseg_inst|Add0~19  & VCC))
// \bit_to_caseg_inst|Add0~21  = CARRY((\bit_to_caseg_inst|cnt_1ms [10] & !\bit_to_caseg_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_1ms [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~19 ),
	.combout(\bit_to_caseg_inst|Add0~20_combout ),
	.cout(\bit_to_caseg_inst|Add0~21 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \bit_to_caseg_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N21
dffeas \bit_to_caseg_inst|cnt_1ms[10] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [10]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[10] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~22 (
// Equation(s):
// \bit_to_caseg_inst|Add0~22_combout  = (\bit_to_caseg_inst|cnt_1ms [11] & (!\bit_to_caseg_inst|Add0~21 )) # (!\bit_to_caseg_inst|cnt_1ms [11] & ((\bit_to_caseg_inst|Add0~21 ) # (GND)))
// \bit_to_caseg_inst|Add0~23  = CARRY((!\bit_to_caseg_inst|Add0~21 ) # (!\bit_to_caseg_inst|cnt_1ms [11]))

	.dataa(\bit_to_caseg_inst|cnt_1ms [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~21 ),
	.combout(\bit_to_caseg_inst|Add0~22_combout ),
	.cout(\bit_to_caseg_inst|Add0~23 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~22 .lut_mask = 16'h5A5F;
defparam \bit_to_caseg_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \bit_to_caseg_inst|cnt_1ms[11] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [11]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[11] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~24 (
// Equation(s):
// \bit_to_caseg_inst|Add0~24_combout  = (\bit_to_caseg_inst|cnt_1ms [12] & (\bit_to_caseg_inst|Add0~23  $ (GND))) # (!\bit_to_caseg_inst|cnt_1ms [12] & (!\bit_to_caseg_inst|Add0~23  & VCC))
// \bit_to_caseg_inst|Add0~25  = CARRY((\bit_to_caseg_inst|cnt_1ms [12] & !\bit_to_caseg_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_1ms [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~23 ),
	.combout(\bit_to_caseg_inst|Add0~24_combout ),
	.cout(\bit_to_caseg_inst|Add0~25 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \bit_to_caseg_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \bit_to_caseg_inst|cnt_1ms[12] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [12]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[12] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~26 (
// Equation(s):
// \bit_to_caseg_inst|Add0~26_combout  = (\bit_to_caseg_inst|cnt_1ms [13] & (!\bit_to_caseg_inst|Add0~25 )) # (!\bit_to_caseg_inst|cnt_1ms [13] & ((\bit_to_caseg_inst|Add0~25 ) # (GND)))
// \bit_to_caseg_inst|Add0~27  = CARRY((!\bit_to_caseg_inst|Add0~25 ) # (!\bit_to_caseg_inst|cnt_1ms [13]))

	.dataa(\bit_to_caseg_inst|cnt_1ms [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~25 ),
	.combout(\bit_to_caseg_inst|Add0~26_combout ),
	.cout(\bit_to_caseg_inst|Add0~27 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~26 .lut_mask = 16'h5A5F;
defparam \bit_to_caseg_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y4_N27
dffeas \bit_to_caseg_inst|cnt_1ms[13] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [13]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[13] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~28 (
// Equation(s):
// \bit_to_caseg_inst|Add0~28_combout  = (\bit_to_caseg_inst|cnt_1ms [14] & (\bit_to_caseg_inst|Add0~27  $ (GND))) # (!\bit_to_caseg_inst|cnt_1ms [14] & (!\bit_to_caseg_inst|Add0~27  & VCC))
// \bit_to_caseg_inst|Add0~29  = CARRY((\bit_to_caseg_inst|cnt_1ms [14] & !\bit_to_caseg_inst|Add0~27 ))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_1ms [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\bit_to_caseg_inst|Add0~27 ),
	.combout(\bit_to_caseg_inst|Add0~28_combout ),
	.cout(\bit_to_caseg_inst|Add0~29 ));
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~28 .lut_mask = 16'hC30C;
defparam \bit_to_caseg_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneive_lcell_comb \bit_to_caseg_inst|cnt_1ms~1 (
// Equation(s):
// \bit_to_caseg_inst|cnt_1ms~1_combout  = (\bit_to_caseg_inst|Add0~28_combout  & ((!\bit_to_caseg_inst|Equal0~3_combout ) # (!\bit_to_caseg_inst|cnt_1ms [0])))

	.dataa(\bit_to_caseg_inst|cnt_1ms [0]),
	.datab(\bit_to_caseg_inst|Add0~28_combout ),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|cnt_1ms~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms~1 .lut_mask = 16'h44CC;
defparam \bit_to_caseg_inst|cnt_1ms~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \bit_to_caseg_inst|cnt_1ms[14] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|cnt_1ms~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [14]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[14] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneive_lcell_comb \bit_to_caseg_inst|Equal0~0 (
// Equation(s):
// \bit_to_caseg_inst|Equal0~0_combout  = (\bit_to_caseg_inst|cnt_1ms [14] & (!\bit_to_caseg_inst|cnt_1ms [12] & (!\bit_to_caseg_inst|cnt_1ms [13] & !\bit_to_caseg_inst|cnt_1ms [11])))

	.dataa(\bit_to_caseg_inst|cnt_1ms [14]),
	.datab(\bit_to_caseg_inst|cnt_1ms [12]),
	.datac(\bit_to_caseg_inst|cnt_1ms [13]),
	.datad(\bit_to_caseg_inst|cnt_1ms [11]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Equal0~0 .lut_mask = 16'h0002;
defparam \bit_to_caseg_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneive_lcell_comb \bit_to_caseg_inst|Equal0~1 (
// Equation(s):
// \bit_to_caseg_inst|Equal0~1_combout  = (!\bit_to_caseg_inst|cnt_1ms [7] & (!\bit_to_caseg_inst|cnt_1ms [10] & (\bit_to_caseg_inst|cnt_1ms [9] & \bit_to_caseg_inst|cnt_1ms [8])))

	.dataa(\bit_to_caseg_inst|cnt_1ms [7]),
	.datab(\bit_to_caseg_inst|cnt_1ms [10]),
	.datac(\bit_to_caseg_inst|cnt_1ms [9]),
	.datad(\bit_to_caseg_inst|cnt_1ms [8]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Equal0~1 .lut_mask = 16'h1000;
defparam \bit_to_caseg_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
cycloneive_lcell_comb \bit_to_caseg_inst|Equal0~2 (
// Equation(s):
// \bit_to_caseg_inst|Equal0~2_combout  = (!\bit_to_caseg_inst|cnt_1ms [5] & (\bit_to_caseg_inst|Equal0~1_combout  & (\bit_to_caseg_inst|cnt_1ms [6] & !\bit_to_caseg_inst|cnt_1ms [4])))

	.dataa(\bit_to_caseg_inst|cnt_1ms [5]),
	.datab(\bit_to_caseg_inst|Equal0~1_combout ),
	.datac(\bit_to_caseg_inst|cnt_1ms [6]),
	.datad(\bit_to_caseg_inst|cnt_1ms [4]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Equal0~2 .lut_mask = 16'h0040;
defparam \bit_to_caseg_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneive_lcell_comb \bit_to_caseg_inst|Add0~30 (
// Equation(s):
// \bit_to_caseg_inst|Add0~30_combout  = \bit_to_caseg_inst|Add0~29  $ (\bit_to_caseg_inst|cnt_1ms [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|cnt_1ms [15]),
	.cin(\bit_to_caseg_inst|Add0~29 ),
	.combout(\bit_to_caseg_inst|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Add0~30 .lut_mask = 16'h0FF0;
defparam \bit_to_caseg_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneive_lcell_comb \bit_to_caseg_inst|cnt_1ms~0 (
// Equation(s):
// \bit_to_caseg_inst|cnt_1ms~0_combout  = (\bit_to_caseg_inst|Add0~30_combout  & ((!\bit_to_caseg_inst|Equal0~3_combout ) # (!\bit_to_caseg_inst|cnt_1ms [0])))

	.dataa(\bit_to_caseg_inst|cnt_1ms [0]),
	.datab(\bit_to_caseg_inst|Add0~30_combout ),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|cnt_1ms~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms~0 .lut_mask = 16'h44CC;
defparam \bit_to_caseg_inst|cnt_1ms~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \bit_to_caseg_inst|cnt_1ms[15] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|cnt_1ms~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_1ms [15]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_1ms[15] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_1ms[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \num_to_bit_inst|Equal1~0 (
// Equation(s):
// \num_to_bit_inst|Equal1~0_combout  = (\bit_to_caseg_inst|cnt_1ms [3] & (\bit_to_caseg_inst|cnt_1ms [2] & \bit_to_caseg_inst|cnt_1ms [1]))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_1ms [3]),
	.datac(\bit_to_caseg_inst|cnt_1ms [2]),
	.datad(\bit_to_caseg_inst|cnt_1ms [1]),
	.cin(gnd),
	.combout(\num_to_bit_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|Equal1~0 .lut_mask = 16'hC000;
defparam \num_to_bit_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneive_lcell_comb \bit_to_caseg_inst|Equal0~3 (
// Equation(s):
// \bit_to_caseg_inst|Equal0~3_combout  = (\bit_to_caseg_inst|Equal0~0_combout  & (\bit_to_caseg_inst|Equal0~2_combout  & (\bit_to_caseg_inst|cnt_1ms [15] & \num_to_bit_inst|Equal1~0_combout )))

	.dataa(\bit_to_caseg_inst|Equal0~0_combout ),
	.datab(\bit_to_caseg_inst|Equal0~2_combout ),
	.datac(\bit_to_caseg_inst|cnt_1ms [15]),
	.datad(\num_to_bit_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Equal0~3 .lut_mask = 16'h8000;
defparam \bit_to_caseg_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneive_lcell_comb \bit_to_caseg_inst|Equal1~0 (
// Equation(s):
// \bit_to_caseg_inst|Equal1~0_combout  = (!\bit_to_caseg_inst|cnt_1ms [0] & \bit_to_caseg_inst|Equal0~3_combout )

	.dataa(\bit_to_caseg_inst|cnt_1ms [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Equal1~0 .lut_mask = 16'h5500;
defparam \bit_to_caseg_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N29
dffeas \bit_to_caseg_inst|signal_1ms (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|signal_1ms~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|signal_1ms .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|signal_1ms .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N17
dffeas \bit_to_caseg_inst|cnt_bit[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|cnt_bit[0]~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_bit[0] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneive_lcell_comb \bit_to_caseg_inst|cnt_bit[1]~1 (
// Equation(s):
// \bit_to_caseg_inst|cnt_bit[1]~1_combout  = \bit_to_caseg_inst|cnt_bit [1] $ (((\bit_to_caseg_inst|cnt_bit [0] & \bit_to_caseg_inst|signal_1ms~q )))

	.dataa(\bit_to_caseg_inst|cnt_bit [0]),
	.datab(gnd),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|signal_1ms~q ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|cnt_bit[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_bit[1]~1 .lut_mask = 16'h5AF0;
defparam \bit_to_caseg_inst|cnt_bit[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N27
dffeas \bit_to_caseg_inst|cnt_bit[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|cnt_bit[1]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_bit[1] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneive_lcell_comb \bit_to_caseg_inst|cnt_bit[2]~0 (
// Equation(s):
// \bit_to_caseg_inst|cnt_bit[2]~0_combout  = \bit_to_caseg_inst|cnt_bit [2] $ (((\bit_to_caseg_inst|cnt_bit [1] & (\bit_to_caseg_inst|signal_1ms~q  & \bit_to_caseg_inst|cnt_bit [0]))))

	.dataa(\bit_to_caseg_inst|cnt_bit [1]),
	.datab(\bit_to_caseg_inst|signal_1ms~q ),
	.datac(\bit_to_caseg_inst|cnt_bit [2]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|cnt_bit[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_bit[2]~0 .lut_mask = 16'h78F0;
defparam \bit_to_caseg_inst|cnt_bit[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \bit_to_caseg_inst|cnt_bit[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|cnt_bit[2]~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|cnt_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|cnt_bit[2] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|cnt_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N8
cycloneive_lcell_comb \bit_to_caseg_inst|Decoder0~0 (
// Equation(s):
// \bit_to_caseg_inst|Decoder0~0_combout  = (\bit_to_caseg_inst|cnt_bit [2]) # ((\bit_to_caseg_inst|cnt_bit [1]) # (\bit_to_caseg_inst|cnt_bit [0]))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_bit [2]),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Decoder0~0 .lut_mask = 16'hFFFC;
defparam \bit_to_caseg_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N9
dffeas \bit_to_caseg_inst|sel_disp[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel_disp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel_disp[0] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel_disp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N24
cycloneive_lcell_comb \bit_to_caseg_inst|sel[0]~feeder (
// Equation(s):
// \bit_to_caseg_inst|sel[0]~feeder_combout  = \bit_to_caseg_inst|sel_disp [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|sel_disp [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|sel[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[0]~feeder .lut_mask = 16'hFF00;
defparam \bit_to_caseg_inst|sel[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N25
dffeas \bit_to_caseg_inst|sel[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|sel[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[0] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N10
cycloneive_lcell_comb \bit_to_caseg_inst|Decoder0~1 (
// Equation(s):
// \bit_to_caseg_inst|Decoder0~1_combout  = (\bit_to_caseg_inst|cnt_bit [2]) # ((\bit_to_caseg_inst|cnt_bit [1]) # (!\bit_to_caseg_inst|cnt_bit [0]))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_bit [2]),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Decoder0~1 .lut_mask = 16'hFCFF;
defparam \bit_to_caseg_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N11
dffeas \bit_to_caseg_inst|sel_disp[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel_disp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel_disp[1] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel_disp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N2
cycloneive_lcell_comb \bit_to_caseg_inst|sel[1]~feeder (
// Equation(s):
// \bit_to_caseg_inst|sel[1]~feeder_combout  = \bit_to_caseg_inst|sel_disp [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|sel_disp [1]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|sel[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[1]~feeder .lut_mask = 16'hFF00;
defparam \bit_to_caseg_inst|sel[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N3
dffeas \bit_to_caseg_inst|sel[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|sel[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[1] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N0
cycloneive_lcell_comb \bit_to_caseg_inst|Decoder0~2 (
// Equation(s):
// \bit_to_caseg_inst|Decoder0~2_combout  = (\bit_to_caseg_inst|cnt_bit [2]) # ((\bit_to_caseg_inst|cnt_bit [0]) # (!\bit_to_caseg_inst|cnt_bit [1]))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_bit [2]),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Decoder0~2 .lut_mask = 16'hFFCF;
defparam \bit_to_caseg_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N1
dffeas \bit_to_caseg_inst|sel_disp[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel_disp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel_disp[2] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel_disp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N12
cycloneive_lcell_comb \bit_to_caseg_inst|sel[2]~feeder (
// Equation(s):
// \bit_to_caseg_inst|sel[2]~feeder_combout  = \bit_to_caseg_inst|sel_disp [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|sel_disp [2]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|sel[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[2]~feeder .lut_mask = 16'hFF00;
defparam \bit_to_caseg_inst|sel[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N13
dffeas \bit_to_caseg_inst|sel[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|sel[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[2] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N26
cycloneive_lcell_comb \bit_to_caseg_inst|Decoder0~3 (
// Equation(s):
// \bit_to_caseg_inst|Decoder0~3_combout  = (\bit_to_caseg_inst|cnt_bit [2]) # ((!\bit_to_caseg_inst|cnt_bit [0]) # (!\bit_to_caseg_inst|cnt_bit [1]))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_bit [2]),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Decoder0~3 .lut_mask = 16'hCFFF;
defparam \bit_to_caseg_inst|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N27
dffeas \bit_to_caseg_inst|sel_disp[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel_disp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel_disp[3] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel_disp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N10
cycloneive_lcell_comb \bit_to_caseg_inst|sel[3]~feeder (
// Equation(s):
// \bit_to_caseg_inst|sel[3]~feeder_combout  = \bit_to_caseg_inst|sel_disp [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|sel_disp [3]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|sel[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[3]~feeder .lut_mask = 16'hFF00;
defparam \bit_to_caseg_inst|sel[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N11
dffeas \bit_to_caseg_inst|sel[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|sel[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[3] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N20
cycloneive_lcell_comb \bit_to_caseg_inst|Decoder0~4 (
// Equation(s):
// \bit_to_caseg_inst|Decoder0~4_combout  = ((\bit_to_caseg_inst|cnt_bit [1]) # (\bit_to_caseg_inst|cnt_bit [0])) # (!\bit_to_caseg_inst|cnt_bit [2])

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_bit [2]),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Decoder0~4 .lut_mask = 16'hFFF3;
defparam \bit_to_caseg_inst|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N21
dffeas \bit_to_caseg_inst|sel_disp[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel_disp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel_disp[4] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel_disp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N24
cycloneive_lcell_comb \bit_to_caseg_inst|sel[4]~feeder (
// Equation(s):
// \bit_to_caseg_inst|sel[4]~feeder_combout  = \bit_to_caseg_inst|sel_disp [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|sel_disp [4]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|sel[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[4]~feeder .lut_mask = 16'hFF00;
defparam \bit_to_caseg_inst|sel[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N25
dffeas \bit_to_caseg_inst|sel[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|sel[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[4] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N30
cycloneive_lcell_comb \bit_to_caseg_inst|Decoder0~5 (
// Equation(s):
// \bit_to_caseg_inst|Decoder0~5_combout  = ((\bit_to_caseg_inst|cnt_bit [1]) # (!\bit_to_caseg_inst|cnt_bit [0])) # (!\bit_to_caseg_inst|cnt_bit [2])

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_bit [2]),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Decoder0~5 .lut_mask = 16'hF3FF;
defparam \bit_to_caseg_inst|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N31
dffeas \bit_to_caseg_inst|sel_disp[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel_disp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel_disp[5] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel_disp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N28
cycloneive_lcell_comb \bit_to_caseg_inst|sel[5]~feeder (
// Equation(s):
// \bit_to_caseg_inst|sel[5]~feeder_combout  = \bit_to_caseg_inst|sel_disp [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|sel_disp [5]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|sel[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[5]~feeder .lut_mask = 16'hFF00;
defparam \bit_to_caseg_inst|sel[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N29
dffeas \bit_to_caseg_inst|sel[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|sel[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[5] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N24
cycloneive_lcell_comb \bit_to_caseg_inst|Decoder0~6 (
// Equation(s):
// \bit_to_caseg_inst|Decoder0~6_combout  = ((\bit_to_caseg_inst|cnt_bit [0]) # (!\bit_to_caseg_inst|cnt_bit [1])) # (!\bit_to_caseg_inst|cnt_bit [2])

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_bit [2]),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Decoder0~6 .lut_mask = 16'hFF3F;
defparam \bit_to_caseg_inst|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \bit_to_caseg_inst|sel_disp[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel_disp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel_disp[6] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel_disp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N26
cycloneive_lcell_comb \bit_to_caseg_inst|sel[6]~feeder (
// Equation(s):
// \bit_to_caseg_inst|sel[6]~feeder_combout  = \bit_to_caseg_inst|sel_disp [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|sel_disp [6]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|sel[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[6]~feeder .lut_mask = 16'hFF00;
defparam \bit_to_caseg_inst|sel[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y3_N27
dffeas \bit_to_caseg_inst|sel[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|sel[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[6] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N2
cycloneive_lcell_comb \bit_to_caseg_inst|Decoder0~7 (
// Equation(s):
// \bit_to_caseg_inst|Decoder0~7_combout  = ((!\bit_to_caseg_inst|cnt_bit [0]) # (!\bit_to_caseg_inst|cnt_bit [1])) # (!\bit_to_caseg_inst|cnt_bit [2])

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_bit [2]),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Decoder0~7 .lut_mask = 16'h3FFF;
defparam \bit_to_caseg_inst|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N3
dffeas \bit_to_caseg_inst|sel_disp[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel_disp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel_disp[7] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel_disp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N26
cycloneive_lcell_comb \bit_to_caseg_inst|sel[7]~feeder (
// Equation(s):
// \bit_to_caseg_inst|sel[7]~feeder_combout  = \bit_to_caseg_inst|sel_disp [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|sel_disp [7]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|sel[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[7]~feeder .lut_mask = 16'hFF00;
defparam \bit_to_caseg_inst|sel[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y3_N27
dffeas \bit_to_caseg_inst|sel[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|sel[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|sel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|sel[7] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|sel[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N26
cycloneive_lcell_comb \num_to_bit_inst|always2~0 (
// Equation(s):
// \num_to_bit_inst|always2~0_combout  = (\bit_to_caseg_inst|cnt_1ms [0]) # ((\bit_to_caseg_inst|cnt_1ms [2] & (\bit_to_caseg_inst|cnt_1ms [1] & \bit_to_caseg_inst|cnt_1ms [3])))

	.dataa(\bit_to_caseg_inst|cnt_1ms [2]),
	.datab(\bit_to_caseg_inst|cnt_1ms [0]),
	.datac(\bit_to_caseg_inst|cnt_1ms [1]),
	.datad(\bit_to_caseg_inst|cnt_1ms [3]),
	.cin(gnd),
	.combout(\num_to_bit_inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|always2~0 .lut_mask = 16'hECCC;
defparam \num_to_bit_inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N16
cycloneive_lcell_comb \time_cnt_inst|Add3~0 (
// Equation(s):
// \time_cnt_inst|Add3~0_combout  = \time_cnt_inst|hour [0] $ (VCC)
// \time_cnt_inst|Add3~1  = CARRY(\time_cnt_inst|hour [0])

	.dataa(gnd),
	.datab(\time_cnt_inst|hour [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\time_cnt_inst|Add3~0_combout ),
	.cout(\time_cnt_inst|Add3~1 ));
// synopsys translate_off
defparam \time_cnt_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \time_cnt_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneive_lcell_comb \time_cnt_inst|Add2~0 (
// Equation(s):
// \time_cnt_inst|Add2~0_combout  = \time_cnt_inst|minute [0] $ (VCC)
// \time_cnt_inst|Add2~1  = CARRY(\time_cnt_inst|minute [0])

	.dataa(\time_cnt_inst|minute [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\time_cnt_inst|Add2~0_combout ),
	.cout(\time_cnt_inst|Add2~1 ));
// synopsys translate_off
defparam \time_cnt_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \time_cnt_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \time_cnt_inst|Add0~1 (
// Equation(s):
// \time_cnt_inst|Add0~1_cout  = CARRY((\bit_to_caseg_inst|cnt_1ms [1] & \bit_to_caseg_inst|cnt_1ms [0]))

	.dataa(\bit_to_caseg_inst|cnt_1ms [1]),
	.datab(\bit_to_caseg_inst|cnt_1ms [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\time_cnt_inst|Add0~1_cout ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~1 .lut_mask = 16'h0088;
defparam \time_cnt_inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \time_cnt_inst|Add0~3 (
// Equation(s):
// \time_cnt_inst|Add0~3_cout  = CARRY((!\time_cnt_inst|Add0~1_cout ) # (!\bit_to_caseg_inst|cnt_1ms [2]))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_1ms [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~1_cout ),
	.combout(),
	.cout(\time_cnt_inst|Add0~3_cout ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~3 .lut_mask = 16'h003F;
defparam \time_cnt_inst|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \time_cnt_inst|Add0~5 (
// Equation(s):
// \time_cnt_inst|Add0~5_cout  = CARRY((\bit_to_caseg_inst|cnt_1ms [3] & !\time_cnt_inst|Add0~3_cout ))

	.dataa(\bit_to_caseg_inst|cnt_1ms [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~3_cout ),
	.combout(),
	.cout(\time_cnt_inst|Add0~5_cout ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~5 .lut_mask = 16'h000A;
defparam \time_cnt_inst|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \time_cnt_inst|Add0~6 (
// Equation(s):
// \time_cnt_inst|Add0~6_combout  = (\time_cnt_inst|cnt_1s [4] & (!\time_cnt_inst|Add0~5_cout )) # (!\time_cnt_inst|cnt_1s [4] & ((\time_cnt_inst|Add0~5_cout ) # (GND)))
// \time_cnt_inst|Add0~7  = CARRY((!\time_cnt_inst|Add0~5_cout ) # (!\time_cnt_inst|cnt_1s [4]))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~5_cout ),
	.combout(\time_cnt_inst|Add0~6_combout ),
	.cout(\time_cnt_inst|Add0~7 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \time_cnt_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \time_cnt_inst|cnt_1s[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[4] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \time_cnt_inst|Add0~8 (
// Equation(s):
// \time_cnt_inst|Add0~8_combout  = (\time_cnt_inst|cnt_1s [5] & (\time_cnt_inst|Add0~7  $ (GND))) # (!\time_cnt_inst|cnt_1s [5] & (!\time_cnt_inst|Add0~7  & VCC))
// \time_cnt_inst|Add0~9  = CARRY((\time_cnt_inst|cnt_1s [5] & !\time_cnt_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~7 ),
	.combout(\time_cnt_inst|Add0~8_combout ),
	.cout(\time_cnt_inst|Add0~9 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \time_cnt_inst|cnt_1s[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[5] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \time_cnt_inst|Add0~10 (
// Equation(s):
// \time_cnt_inst|Add0~10_combout  = (\time_cnt_inst|cnt_1s [6] & (!\time_cnt_inst|Add0~9 )) # (!\time_cnt_inst|cnt_1s [6] & ((\time_cnt_inst|Add0~9 ) # (GND)))
// \time_cnt_inst|Add0~11  = CARRY((!\time_cnt_inst|Add0~9 ) # (!\time_cnt_inst|cnt_1s [6]))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~9 ),
	.combout(\time_cnt_inst|Add0~10_combout ),
	.cout(\time_cnt_inst|Add0~11 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \time_cnt_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \time_cnt_inst|cnt_1s[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[6] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \time_cnt_inst|Add0~12 (
// Equation(s):
// \time_cnt_inst|Add0~12_combout  = (\time_cnt_inst|cnt_1s [7] & (\time_cnt_inst|Add0~11  $ (GND))) # (!\time_cnt_inst|cnt_1s [7] & (!\time_cnt_inst|Add0~11  & VCC))
// \time_cnt_inst|Add0~13  = CARRY((\time_cnt_inst|cnt_1s [7] & !\time_cnt_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~11 ),
	.combout(\time_cnt_inst|Add0~12_combout ),
	.cout(\time_cnt_inst|Add0~13 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~11 (
// Equation(s):
// \time_cnt_inst|cnt_1s~11_combout  = (\time_cnt_inst|Add0~12_combout  & !\time_cnt_inst|Equal1~7_combout )

	.dataa(gnd),
	.datab(\time_cnt_inst|Add0~12_combout ),
	.datac(gnd),
	.datad(\time_cnt_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~11_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~11 .lut_mask = 16'h00CC;
defparam \time_cnt_inst|cnt_1s~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \time_cnt_inst|cnt_1s[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~11_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[7] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \time_cnt_inst|Add0~14 (
// Equation(s):
// \time_cnt_inst|Add0~14_combout  = (\time_cnt_inst|cnt_1s [8] & (!\time_cnt_inst|Add0~13 )) # (!\time_cnt_inst|cnt_1s [8] & ((\time_cnt_inst|Add0~13 ) # (GND)))
// \time_cnt_inst|Add0~15  = CARRY((!\time_cnt_inst|Add0~13 ) # (!\time_cnt_inst|cnt_1s [8]))

	.dataa(\time_cnt_inst|cnt_1s [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~13 ),
	.combout(\time_cnt_inst|Add0~14_combout ),
	.cout(\time_cnt_inst|Add0~15 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \time_cnt_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \time_cnt_inst|cnt_1s[8] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [8]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[8] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \time_cnt_inst|Add0~16 (
// Equation(s):
// \time_cnt_inst|Add0~16_combout  = (\time_cnt_inst|cnt_1s [9] & (\time_cnt_inst|Add0~15  $ (GND))) # (!\time_cnt_inst|cnt_1s [9] & (!\time_cnt_inst|Add0~15  & VCC))
// \time_cnt_inst|Add0~17  = CARRY((\time_cnt_inst|cnt_1s [9] & !\time_cnt_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~15 ),
	.combout(\time_cnt_inst|Add0~16_combout ),
	.cout(\time_cnt_inst|Add0~17 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \time_cnt_inst|cnt_1s[9] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [9]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[9] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \time_cnt_inst|Add0~18 (
// Equation(s):
// \time_cnt_inst|Add0~18_combout  = (\time_cnt_inst|cnt_1s [10] & (!\time_cnt_inst|Add0~17 )) # (!\time_cnt_inst|cnt_1s [10] & ((\time_cnt_inst|Add0~17 ) # (GND)))
// \time_cnt_inst|Add0~19  = CARRY((!\time_cnt_inst|Add0~17 ) # (!\time_cnt_inst|cnt_1s [10]))

	.dataa(\time_cnt_inst|cnt_1s [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~17 ),
	.combout(\time_cnt_inst|Add0~18_combout ),
	.cout(\time_cnt_inst|Add0~19 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~18 .lut_mask = 16'h5A5F;
defparam \time_cnt_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \time_cnt_inst|cnt_1s[10] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [10]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[10] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \time_cnt_inst|Add0~20 (
// Equation(s):
// \time_cnt_inst|Add0~20_combout  = (\time_cnt_inst|cnt_1s [11] & (\time_cnt_inst|Add0~19  $ (GND))) # (!\time_cnt_inst|cnt_1s [11] & (!\time_cnt_inst|Add0~19  & VCC))
// \time_cnt_inst|Add0~21  = CARRY((\time_cnt_inst|cnt_1s [11] & !\time_cnt_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~19 ),
	.combout(\time_cnt_inst|Add0~20_combout ),
	.cout(\time_cnt_inst|Add0~21 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \time_cnt_inst|cnt_1s[11] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [11]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[11] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \time_cnt_inst|Add0~22 (
// Equation(s):
// \time_cnt_inst|Add0~22_combout  = (\time_cnt_inst|cnt_1s [12] & (!\time_cnt_inst|Add0~21 )) # (!\time_cnt_inst|cnt_1s [12] & ((\time_cnt_inst|Add0~21 ) # (GND)))
// \time_cnt_inst|Add0~23  = CARRY((!\time_cnt_inst|Add0~21 ) # (!\time_cnt_inst|cnt_1s [12]))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~21 ),
	.combout(\time_cnt_inst|Add0~22_combout ),
	.cout(\time_cnt_inst|Add0~23 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \time_cnt_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~10 (
// Equation(s):
// \time_cnt_inst|cnt_1s~10_combout  = (\time_cnt_inst|Add0~22_combout  & !\time_cnt_inst|Equal1~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\time_cnt_inst|Add0~22_combout ),
	.datad(\time_cnt_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~10_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~10 .lut_mask = 16'h00F0;
defparam \time_cnt_inst|cnt_1s~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \time_cnt_inst|cnt_1s[12] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [12]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[12] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \time_cnt_inst|Add0~24 (
// Equation(s):
// \time_cnt_inst|Add0~24_combout  = (\time_cnt_inst|cnt_1s [13] & (\time_cnt_inst|Add0~23  $ (GND))) # (!\time_cnt_inst|cnt_1s [13] & (!\time_cnt_inst|Add0~23  & VCC))
// \time_cnt_inst|Add0~25  = CARRY((\time_cnt_inst|cnt_1s [13] & !\time_cnt_inst|Add0~23 ))

	.dataa(\time_cnt_inst|cnt_1s [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~23 ),
	.combout(\time_cnt_inst|Add0~24_combout ),
	.cout(\time_cnt_inst|Add0~25 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~24 .lut_mask = 16'hA50A;
defparam \time_cnt_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~9 (
// Equation(s):
// \time_cnt_inst|cnt_1s~9_combout  = (!\time_cnt_inst|Equal1~7_combout  & \time_cnt_inst|Add0~24_combout )

	.dataa(\time_cnt_inst|Equal1~7_combout ),
	.datab(gnd),
	.datac(\time_cnt_inst|Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~9_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~9 .lut_mask = 16'h5050;
defparam \time_cnt_inst|cnt_1s~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \time_cnt_inst|cnt_1s[13] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~9_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [13]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[13] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \time_cnt_inst|Add0~26 (
// Equation(s):
// \time_cnt_inst|Add0~26_combout  = (\time_cnt_inst|cnt_1s [14] & (!\time_cnt_inst|Add0~25 )) # (!\time_cnt_inst|cnt_1s [14] & ((\time_cnt_inst|Add0~25 ) # (GND)))
// \time_cnt_inst|Add0~27  = CARRY((!\time_cnt_inst|Add0~25 ) # (!\time_cnt_inst|cnt_1s [14]))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~25 ),
	.combout(\time_cnt_inst|Add0~26_combout ),
	.cout(\time_cnt_inst|Add0~27 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~26 .lut_mask = 16'h3C3F;
defparam \time_cnt_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~8 (
// Equation(s):
// \time_cnt_inst|cnt_1s~8_combout  = (!\time_cnt_inst|Equal1~7_combout  & \time_cnt_inst|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\time_cnt_inst|Equal1~7_combout ),
	.datad(\time_cnt_inst|Add0~26_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~8_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~8 .lut_mask = 16'h0F00;
defparam \time_cnt_inst|cnt_1s~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \time_cnt_inst|cnt_1s[14] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [14]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[14] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \time_cnt_inst|Add0~28 (
// Equation(s):
// \time_cnt_inst|Add0~28_combout  = (\time_cnt_inst|cnt_1s [15] & (\time_cnt_inst|Add0~27  $ (GND))) # (!\time_cnt_inst|cnt_1s [15] & (!\time_cnt_inst|Add0~27  & VCC))
// \time_cnt_inst|Add0~29  = CARRY((\time_cnt_inst|cnt_1s [15] & !\time_cnt_inst|Add0~27 ))

	.dataa(\time_cnt_inst|cnt_1s [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~27 ),
	.combout(\time_cnt_inst|Add0~28_combout ),
	.cout(\time_cnt_inst|Add0~29 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~28 .lut_mask = 16'hA50A;
defparam \time_cnt_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~7 (
// Equation(s):
// \time_cnt_inst|cnt_1s~7_combout  = (!\time_cnt_inst|Equal1~7_combout  & \time_cnt_inst|Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\time_cnt_inst|Equal1~7_combout ),
	.datad(\time_cnt_inst|Add0~28_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~7_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~7 .lut_mask = 16'h0F00;
defparam \time_cnt_inst|cnt_1s~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \time_cnt_inst|cnt_1s[15] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [15]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[15] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \time_cnt_inst|Add0~30 (
// Equation(s):
// \time_cnt_inst|Add0~30_combout  = (\time_cnt_inst|cnt_1s [16] & (!\time_cnt_inst|Add0~29 )) # (!\time_cnt_inst|cnt_1s [16] & ((\time_cnt_inst|Add0~29 ) # (GND)))
// \time_cnt_inst|Add0~31  = CARRY((!\time_cnt_inst|Add0~29 ) # (!\time_cnt_inst|cnt_1s [16]))

	.dataa(\time_cnt_inst|cnt_1s [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~29 ),
	.combout(\time_cnt_inst|Add0~30_combout ),
	.cout(\time_cnt_inst|Add0~31 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~30 .lut_mask = 16'h5A5F;
defparam \time_cnt_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \time_cnt_inst|cnt_1s[16] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [16]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[16] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \time_cnt_inst|Equal1~3 (
// Equation(s):
// \time_cnt_inst|Equal1~3_combout  = (\time_cnt_inst|cnt_1s [14] & (\time_cnt_inst|cnt_1s [13] & (!\time_cnt_inst|cnt_1s [16] & \time_cnt_inst|cnt_1s [15])))

	.dataa(\time_cnt_inst|cnt_1s [14]),
	.datab(\time_cnt_inst|cnt_1s [13]),
	.datac(\time_cnt_inst|cnt_1s [16]),
	.datad(\time_cnt_inst|cnt_1s [15]),
	.cin(gnd),
	.combout(\time_cnt_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Equal1~3 .lut_mask = 16'h0800;
defparam \time_cnt_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \time_cnt_inst|Add0~32 (
// Equation(s):
// \time_cnt_inst|Add0~32_combout  = (\time_cnt_inst|cnt_1s [17] & (\time_cnt_inst|Add0~31  $ (GND))) # (!\time_cnt_inst|cnt_1s [17] & (!\time_cnt_inst|Add0~31  & VCC))
// \time_cnt_inst|Add0~33  = CARRY((\time_cnt_inst|cnt_1s [17] & !\time_cnt_inst|Add0~31 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~31 ),
	.combout(\time_cnt_inst|Add0~32_combout ),
	.cout(\time_cnt_inst|Add0~33 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~32 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~6 (
// Equation(s):
// \time_cnt_inst|cnt_1s~6_combout  = (!\time_cnt_inst|Equal1~7_combout  & \time_cnt_inst|Add0~32_combout )

	.dataa(\time_cnt_inst|Equal1~7_combout ),
	.datab(gnd),
	.datac(\time_cnt_inst|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~6_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~6 .lut_mask = 16'h5050;
defparam \time_cnt_inst|cnt_1s~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \time_cnt_inst|cnt_1s[17] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [17]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[17] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \time_cnt_inst|Add0~34 (
// Equation(s):
// \time_cnt_inst|Add0~34_combout  = (\time_cnt_inst|cnt_1s [18] & (!\time_cnt_inst|Add0~33 )) # (!\time_cnt_inst|cnt_1s [18] & ((\time_cnt_inst|Add0~33 ) # (GND)))
// \time_cnt_inst|Add0~35  = CARRY((!\time_cnt_inst|Add0~33 ) # (!\time_cnt_inst|cnt_1s [18]))

	.dataa(\time_cnt_inst|cnt_1s [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~33 ),
	.combout(\time_cnt_inst|Add0~34_combout ),
	.cout(\time_cnt_inst|Add0~35 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~34 .lut_mask = 16'h5A5F;
defparam \time_cnt_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \time_cnt_inst|cnt_1s[18] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [18]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[18] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \time_cnt_inst|Add0~36 (
// Equation(s):
// \time_cnt_inst|Add0~36_combout  = (\time_cnt_inst|cnt_1s [19] & (\time_cnt_inst|Add0~35  $ (GND))) # (!\time_cnt_inst|cnt_1s [19] & (!\time_cnt_inst|Add0~35  & VCC))
// \time_cnt_inst|Add0~37  = CARRY((\time_cnt_inst|cnt_1s [19] & !\time_cnt_inst|Add0~35 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~35 ),
	.combout(\time_cnt_inst|Add0~36_combout ),
	.cout(\time_cnt_inst|Add0~37 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~36 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~5 (
// Equation(s):
// \time_cnt_inst|cnt_1s~5_combout  = (!\time_cnt_inst|Equal1~7_combout  & \time_cnt_inst|Add0~36_combout )

	.dataa(\time_cnt_inst|Equal1~7_combout ),
	.datab(gnd),
	.datac(\time_cnt_inst|Add0~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~5_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~5 .lut_mask = 16'h5050;
defparam \time_cnt_inst|cnt_1s~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \time_cnt_inst|cnt_1s[19] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [19]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[19] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \time_cnt_inst|Add0~38 (
// Equation(s):
// \time_cnt_inst|Add0~38_combout  = (\time_cnt_inst|cnt_1s [20] & (!\time_cnt_inst|Add0~37 )) # (!\time_cnt_inst|cnt_1s [20] & ((\time_cnt_inst|Add0~37 ) # (GND)))
// \time_cnt_inst|Add0~39  = CARRY((!\time_cnt_inst|Add0~37 ) # (!\time_cnt_inst|cnt_1s [20]))

	.dataa(\time_cnt_inst|cnt_1s [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~37 ),
	.combout(\time_cnt_inst|Add0~38_combout ),
	.cout(\time_cnt_inst|Add0~39 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~38 .lut_mask = 16'h5A5F;
defparam \time_cnt_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~4 (
// Equation(s):
// \time_cnt_inst|cnt_1s~4_combout  = (\time_cnt_inst|Add0~38_combout  & !\time_cnt_inst|Equal1~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\time_cnt_inst|Add0~38_combout ),
	.datad(\time_cnt_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~4_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~4 .lut_mask = 16'h00F0;
defparam \time_cnt_inst|cnt_1s~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \time_cnt_inst|cnt_1s[20] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [20]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[20] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \time_cnt_inst|Equal1~2 (
// Equation(s):
// \time_cnt_inst|Equal1~2_combout  = (\time_cnt_inst|cnt_1s [19] & (\time_cnt_inst|cnt_1s [17] & (!\time_cnt_inst|cnt_1s [18] & \time_cnt_inst|cnt_1s [20])))

	.dataa(\time_cnt_inst|cnt_1s [19]),
	.datab(\time_cnt_inst|cnt_1s [17]),
	.datac(\time_cnt_inst|cnt_1s [18]),
	.datad(\time_cnt_inst|cnt_1s [20]),
	.cin(gnd),
	.combout(\time_cnt_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Equal1~2 .lut_mask = 16'h0800;
defparam \time_cnt_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \time_cnt_inst|Add0~40 (
// Equation(s):
// \time_cnt_inst|Add0~40_combout  = (\time_cnt_inst|cnt_1s [21] & (\time_cnt_inst|Add0~39  $ (GND))) # (!\time_cnt_inst|cnt_1s [21] & (!\time_cnt_inst|Add0~39  & VCC))
// \time_cnt_inst|Add0~41  = CARRY((\time_cnt_inst|cnt_1s [21] & !\time_cnt_inst|Add0~39 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~39 ),
	.combout(\time_cnt_inst|Add0~40_combout ),
	.cout(\time_cnt_inst|Add0~41 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~40 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~3 (
// Equation(s):
// \time_cnt_inst|cnt_1s~3_combout  = (!\time_cnt_inst|Equal1~7_combout  & \time_cnt_inst|Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\time_cnt_inst|Equal1~7_combout ),
	.datad(\time_cnt_inst|Add0~40_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~3_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~3 .lut_mask = 16'h0F00;
defparam \time_cnt_inst|cnt_1s~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \time_cnt_inst|cnt_1s[21] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [21]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[21] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \time_cnt_inst|Add0~42 (
// Equation(s):
// \time_cnt_inst|Add0~42_combout  = (\time_cnt_inst|cnt_1s [22] & (!\time_cnt_inst|Add0~41 )) # (!\time_cnt_inst|cnt_1s [22] & ((\time_cnt_inst|Add0~41 ) # (GND)))
// \time_cnt_inst|Add0~43  = CARRY((!\time_cnt_inst|Add0~41 ) # (!\time_cnt_inst|cnt_1s [22]))

	.dataa(\time_cnt_inst|cnt_1s [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~41 ),
	.combout(\time_cnt_inst|Add0~42_combout ),
	.cout(\time_cnt_inst|Add0~43 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~42 .lut_mask = 16'h5A5F;
defparam \time_cnt_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~2 (
// Equation(s):
// \time_cnt_inst|cnt_1s~2_combout  = (!\time_cnt_inst|Equal1~7_combout  & \time_cnt_inst|Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\time_cnt_inst|Equal1~7_combout ),
	.datad(\time_cnt_inst|Add0~42_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~2_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~2 .lut_mask = 16'h0F00;
defparam \time_cnt_inst|cnt_1s~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \time_cnt_inst|cnt_1s[22] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [22]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[22] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \time_cnt_inst|Add0~44 (
// Equation(s):
// \time_cnt_inst|Add0~44_combout  = (\time_cnt_inst|cnt_1s [23] & (\time_cnt_inst|Add0~43  $ (GND))) # (!\time_cnt_inst|cnt_1s [23] & (!\time_cnt_inst|Add0~43  & VCC))
// \time_cnt_inst|Add0~45  = CARRY((\time_cnt_inst|cnt_1s [23] & !\time_cnt_inst|Add0~43 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|cnt_1s [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~43 ),
	.combout(\time_cnt_inst|Add0~44_combout ),
	.cout(\time_cnt_inst|Add0~45 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~44 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~1 (
// Equation(s):
// \time_cnt_inst|cnt_1s~1_combout  = (!\time_cnt_inst|Equal1~7_combout  & \time_cnt_inst|Add0~44_combout )

	.dataa(gnd),
	.datab(\time_cnt_inst|Equal1~7_combout ),
	.datac(gnd),
	.datad(\time_cnt_inst|Add0~44_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~1_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~1 .lut_mask = 16'h3300;
defparam \time_cnt_inst|cnt_1s~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \time_cnt_inst|cnt_1s[23] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [23]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[23] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \time_cnt_inst|Add0~46 (
// Equation(s):
// \time_cnt_inst|Add0~46_combout  = (\time_cnt_inst|cnt_1s [24] & (!\time_cnt_inst|Add0~45 )) # (!\time_cnt_inst|cnt_1s [24] & ((\time_cnt_inst|Add0~45 ) # (GND)))
// \time_cnt_inst|Add0~47  = CARRY((!\time_cnt_inst|Add0~45 ) # (!\time_cnt_inst|cnt_1s [24]))

	.dataa(\time_cnt_inst|cnt_1s [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add0~45 ),
	.combout(\time_cnt_inst|Add0~46_combout ),
	.cout(\time_cnt_inst|Add0~47 ));
// synopsys translate_off
defparam \time_cnt_inst|Add0~46 .lut_mask = 16'h5A5F;
defparam \time_cnt_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \time_cnt_inst|cnt_1s[24] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [24]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[24] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \time_cnt_inst|Equal1~0 (
// Equation(s):
// \time_cnt_inst|Equal1~0_combout  = (\time_cnt_inst|cnt_1s [21] & (\time_cnt_inst|cnt_1s [23] & (\time_cnt_inst|cnt_1s [22] & !\time_cnt_inst|cnt_1s [24])))

	.dataa(\time_cnt_inst|cnt_1s [21]),
	.datab(\time_cnt_inst|cnt_1s [23]),
	.datac(\time_cnt_inst|cnt_1s [22]),
	.datad(\time_cnt_inst|cnt_1s [24]),
	.cin(gnd),
	.combout(\time_cnt_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Equal1~0 .lut_mask = 16'h0080;
defparam \time_cnt_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \time_cnt_inst|Add0~48 (
// Equation(s):
// \time_cnt_inst|Add0~48_combout  = \time_cnt_inst|cnt_1s [25] $ (!\time_cnt_inst|Add0~47 )

	.dataa(\time_cnt_inst|cnt_1s [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\time_cnt_inst|Add0~47 ),
	.combout(\time_cnt_inst|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Add0~48 .lut_mask = 16'hA5A5;
defparam \time_cnt_inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \time_cnt_inst|cnt_1s~0 (
// Equation(s):
// \time_cnt_inst|cnt_1s~0_combout  = (!\time_cnt_inst|Equal1~7_combout  & \time_cnt_inst|Add0~48_combout )

	.dataa(gnd),
	.datab(\time_cnt_inst|Equal1~7_combout ),
	.datac(gnd),
	.datad(\time_cnt_inst|Add0~48_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|cnt_1s~0_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s~0 .lut_mask = 16'h3300;
defparam \time_cnt_inst|cnt_1s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \time_cnt_inst|cnt_1s[25] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|cnt_1s~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|cnt_1s [25]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|cnt_1s[25] .is_wysiwyg = "true";
defparam \time_cnt_inst|cnt_1s[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \time_cnt_inst|Equal1~1 (
// Equation(s):
// \time_cnt_inst|Equal1~1_combout  = (\time_cnt_inst|Equal1~0_combout  & (\time_cnt_inst|cnt_1s [25] & \num_to_bit_inst|Equal1~0_combout ))

	.dataa(\time_cnt_inst|Equal1~0_combout ),
	.datab(gnd),
	.datac(\time_cnt_inst|cnt_1s [25]),
	.datad(\num_to_bit_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Equal1~1 .lut_mask = 16'hA000;
defparam \time_cnt_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \time_cnt_inst|Equal1~4 (
// Equation(s):
// \time_cnt_inst|Equal1~4_combout  = (!\time_cnt_inst|cnt_1s [10] & (!\time_cnt_inst|cnt_1s [9] & (\time_cnt_inst|cnt_1s [12] & !\time_cnt_inst|cnt_1s [11])))

	.dataa(\time_cnt_inst|cnt_1s [10]),
	.datab(\time_cnt_inst|cnt_1s [9]),
	.datac(\time_cnt_inst|cnt_1s [12]),
	.datad(\time_cnt_inst|cnt_1s [11]),
	.cin(gnd),
	.combout(\time_cnt_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Equal1~4 .lut_mask = 16'h0010;
defparam \time_cnt_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \time_cnt_inst|Equal1~5 (
// Equation(s):
// \time_cnt_inst|Equal1~5_combout  = (!\time_cnt_inst|cnt_1s [8] & (\time_cnt_inst|cnt_1s [6] & (\time_cnt_inst|cnt_1s [5] & !\time_cnt_inst|cnt_1s [7])))

	.dataa(\time_cnt_inst|cnt_1s [8]),
	.datab(\time_cnt_inst|cnt_1s [6]),
	.datac(\time_cnt_inst|cnt_1s [5]),
	.datad(\time_cnt_inst|cnt_1s [7]),
	.cin(gnd),
	.combout(\time_cnt_inst|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Equal1~5 .lut_mask = 16'h0040;
defparam \time_cnt_inst|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \time_cnt_inst|Equal1~6 (
// Equation(s):
// \time_cnt_inst|Equal1~6_combout  = (\time_cnt_inst|cnt_1s [4] & (\bit_to_caseg_inst|cnt_1ms [0] & (\time_cnt_inst|Equal1~4_combout  & \time_cnt_inst|Equal1~5_combout )))

	.dataa(\time_cnt_inst|cnt_1s [4]),
	.datab(\bit_to_caseg_inst|cnt_1ms [0]),
	.datac(\time_cnt_inst|Equal1~4_combout ),
	.datad(\time_cnt_inst|Equal1~5_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Equal1~6 .lut_mask = 16'h8000;
defparam \time_cnt_inst|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \time_cnt_inst|Equal1~7 (
// Equation(s):
// \time_cnt_inst|Equal1~7_combout  = (\time_cnt_inst|Equal1~3_combout  & (\time_cnt_inst|Equal1~2_combout  & (\time_cnt_inst|Equal1~1_combout  & \time_cnt_inst|Equal1~6_combout )))

	.dataa(\time_cnt_inst|Equal1~3_combout ),
	.datab(\time_cnt_inst|Equal1~2_combout ),
	.datac(\time_cnt_inst|Equal1~1_combout ),
	.datad(\time_cnt_inst|Equal1~6_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Equal1~7 .lut_mask = 16'h8000;
defparam \time_cnt_inst|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \time_cnt_inst|Add1~0 (
// Equation(s):
// \time_cnt_inst|Add1~0_combout  = \time_cnt_inst|second [0] $ (VCC)
// \time_cnt_inst|Add1~1  = CARRY(\time_cnt_inst|second [0])

	.dataa(\time_cnt_inst|second [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\time_cnt_inst|Add1~0_combout ),
	.cout(\time_cnt_inst|Add1~1 ));
// synopsys translate_off
defparam \time_cnt_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \time_cnt_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \time_cnt_inst|second[0]~5 (
// Equation(s):
// \time_cnt_inst|second[0]~5_combout  = (\time_cnt_inst|Equal1~7_combout  & (\time_cnt_inst|Add1~0_combout  & ((!\time_cnt_inst|Equal2~1_combout )))) # (!\time_cnt_inst|Equal1~7_combout  & (((\time_cnt_inst|second [0]))))

	.dataa(\time_cnt_inst|Equal1~7_combout ),
	.datab(\time_cnt_inst|Add1~0_combout ),
	.datac(\time_cnt_inst|second [0]),
	.datad(\time_cnt_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|second[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|second[0]~5 .lut_mask = 16'h50D8;
defparam \time_cnt_inst|second[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N27
dffeas \time_cnt_inst|second[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|second[0]~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|second [0]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|second[0] .is_wysiwyg = "true";
defparam \time_cnt_inst|second[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \time_cnt_inst|Add1~2 (
// Equation(s):
// \time_cnt_inst|Add1~2_combout  = (\time_cnt_inst|second [1] & (!\time_cnt_inst|Add1~1 )) # (!\time_cnt_inst|second [1] & ((\time_cnt_inst|Add1~1 ) # (GND)))
// \time_cnt_inst|Add1~3  = CARRY((!\time_cnt_inst|Add1~1 ) # (!\time_cnt_inst|second [1]))

	.dataa(\time_cnt_inst|second [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add1~1 ),
	.combout(\time_cnt_inst|Add1~2_combout ),
	.cout(\time_cnt_inst|Add1~3 ));
// synopsys translate_off
defparam \time_cnt_inst|Add1~2 .lut_mask = 16'h5A5F;
defparam \time_cnt_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \time_cnt_inst|second[1]~4 (
// Equation(s):
// \time_cnt_inst|second[1]~4_combout  = (\time_cnt_inst|Equal1~7_combout  & (!\time_cnt_inst|Equal2~1_combout  & ((\time_cnt_inst|Add1~2_combout )))) # (!\time_cnt_inst|Equal1~7_combout  & (((\time_cnt_inst|second [1]))))

	.dataa(\time_cnt_inst|Equal1~7_combout ),
	.datab(\time_cnt_inst|Equal2~1_combout ),
	.datac(\time_cnt_inst|second [1]),
	.datad(\time_cnt_inst|Add1~2_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|second[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|second[1]~4 .lut_mask = 16'h7250;
defparam \time_cnt_inst|second[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \time_cnt_inst|second[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|second[1]~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|second [1]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|second[1] .is_wysiwyg = "true";
defparam \time_cnt_inst|second[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \time_cnt_inst|Equal2~1 (
// Equation(s):
// \time_cnt_inst|Equal2~1_combout  = (\time_cnt_inst|Equal2~0_combout  & (\time_cnt_inst|second [0] & \time_cnt_inst|second [1]))

	.dataa(\time_cnt_inst|Equal2~0_combout ),
	.datab(gnd),
	.datac(\time_cnt_inst|second [0]),
	.datad(\time_cnt_inst|second [1]),
	.cin(gnd),
	.combout(\time_cnt_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Equal2~1 .lut_mask = 16'hA000;
defparam \time_cnt_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \time_cnt_inst|Add1~4 (
// Equation(s):
// \time_cnt_inst|Add1~4_combout  = (\time_cnt_inst|second [2] & (\time_cnt_inst|Add1~3  $ (GND))) # (!\time_cnt_inst|second [2] & (!\time_cnt_inst|Add1~3  & VCC))
// \time_cnt_inst|Add1~5  = CARRY((\time_cnt_inst|second [2] & !\time_cnt_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|second [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add1~3 ),
	.combout(\time_cnt_inst|Add1~4_combout ),
	.cout(\time_cnt_inst|Add1~5 ));
// synopsys translate_off
defparam \time_cnt_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \time_cnt_inst|second[2]~3 (
// Equation(s):
// \time_cnt_inst|second[2]~3_combout  = (\time_cnt_inst|Equal1~7_combout  & (\time_cnt_inst|Add1~4_combout  & ((!\time_cnt_inst|Equal2~1_combout )))) # (!\time_cnt_inst|Equal1~7_combout  & (((\time_cnt_inst|second [2]))))

	.dataa(\time_cnt_inst|Equal1~7_combout ),
	.datab(\time_cnt_inst|Add1~4_combout ),
	.datac(\time_cnt_inst|second [2]),
	.datad(\time_cnt_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|second[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|second[2]~3 .lut_mask = 16'h50D8;
defparam \time_cnt_inst|second[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N21
dffeas \time_cnt_inst|second[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|second[2]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|second [2]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|second[2] .is_wysiwyg = "true";
defparam \time_cnt_inst|second[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \time_cnt_inst|Add1~6 (
// Equation(s):
// \time_cnt_inst|Add1~6_combout  = (\time_cnt_inst|second [3] & (!\time_cnt_inst|Add1~5 )) # (!\time_cnt_inst|second [3] & ((\time_cnt_inst|Add1~5 ) # (GND)))
// \time_cnt_inst|Add1~7  = CARRY((!\time_cnt_inst|Add1~5 ) # (!\time_cnt_inst|second [3]))

	.dataa(gnd),
	.datab(\time_cnt_inst|second [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add1~5 ),
	.combout(\time_cnt_inst|Add1~6_combout ),
	.cout(\time_cnt_inst|Add1~7 ));
// synopsys translate_off
defparam \time_cnt_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \time_cnt_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \time_cnt_inst|second[3]~2 (
// Equation(s):
// \time_cnt_inst|second[3]~2_combout  = (\time_cnt_inst|Equal1~7_combout  & (!\time_cnt_inst|Equal2~1_combout  & ((\time_cnt_inst|Add1~6_combout )))) # (!\time_cnt_inst|Equal1~7_combout  & (((\time_cnt_inst|second [3]))))

	.dataa(\time_cnt_inst|Equal1~7_combout ),
	.datab(\time_cnt_inst|Equal2~1_combout ),
	.datac(\time_cnt_inst|second [3]),
	.datad(\time_cnt_inst|Add1~6_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|second[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|second[3]~2 .lut_mask = 16'h7250;
defparam \time_cnt_inst|second[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \time_cnt_inst|second[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|second[3]~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|second [3]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|second[3] .is_wysiwyg = "true";
defparam \time_cnt_inst|second[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \time_cnt_inst|Add1~8 (
// Equation(s):
// \time_cnt_inst|Add1~8_combout  = (\time_cnt_inst|second [4] & (\time_cnt_inst|Add1~7  $ (GND))) # (!\time_cnt_inst|second [4] & (!\time_cnt_inst|Add1~7  & VCC))
// \time_cnt_inst|Add1~9  = CARRY((\time_cnt_inst|second [4] & !\time_cnt_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|second [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add1~7 ),
	.combout(\time_cnt_inst|Add1~8_combout ),
	.cout(\time_cnt_inst|Add1~9 ));
// synopsys translate_off
defparam \time_cnt_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \time_cnt_inst|second[4]~1 (
// Equation(s):
// \time_cnt_inst|second[4]~1_combout  = (\time_cnt_inst|Equal1~7_combout  & (\time_cnt_inst|Add1~8_combout  & ((!\time_cnt_inst|Equal2~1_combout )))) # (!\time_cnt_inst|Equal1~7_combout  & (((\time_cnt_inst|second [4]))))

	.dataa(\time_cnt_inst|Equal1~7_combout ),
	.datab(\time_cnt_inst|Add1~8_combout ),
	.datac(\time_cnt_inst|second [4]),
	.datad(\time_cnt_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|second[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|second[4]~1 .lut_mask = 16'h50D8;
defparam \time_cnt_inst|second[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \time_cnt_inst|second[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|second[4]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|second [4]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|second[4] .is_wysiwyg = "true";
defparam \time_cnt_inst|second[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \time_cnt_inst|Add1~10 (
// Equation(s):
// \time_cnt_inst|Add1~10_combout  = \time_cnt_inst|Add1~9  $ (\time_cnt_inst|second [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\time_cnt_inst|second [5]),
	.cin(\time_cnt_inst|Add1~9 ),
	.combout(\time_cnt_inst|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Add1~10 .lut_mask = 16'h0FF0;
defparam \time_cnt_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \time_cnt_inst|second[5]~0 (
// Equation(s):
// \time_cnt_inst|second[5]~0_combout  = (\time_cnt_inst|Equal1~7_combout  & (!\time_cnt_inst|Equal2~1_combout  & ((\time_cnt_inst|Add1~10_combout )))) # (!\time_cnt_inst|Equal1~7_combout  & (((\time_cnt_inst|second [5]))))

	.dataa(\time_cnt_inst|Equal1~7_combout ),
	.datab(\time_cnt_inst|Equal2~1_combout ),
	.datac(\time_cnt_inst|second [5]),
	.datad(\time_cnt_inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|second[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|second[5]~0 .lut_mask = 16'h7250;
defparam \time_cnt_inst|second[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \time_cnt_inst|second[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|second[5]~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|second [5]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|second[5] .is_wysiwyg = "true";
defparam \time_cnt_inst|second[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \time_cnt_inst|Equal2~0 (
// Equation(s):
// \time_cnt_inst|Equal2~0_combout  = (\time_cnt_inst|second [5] & (!\time_cnt_inst|second [2] & (\time_cnt_inst|second [3] & \time_cnt_inst|second [4])))

	.dataa(\time_cnt_inst|second [5]),
	.datab(\time_cnt_inst|second [2]),
	.datac(\time_cnt_inst|second [3]),
	.datad(\time_cnt_inst|second [4]),
	.cin(gnd),
	.combout(\time_cnt_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Equal2~0 .lut_mask = 16'h2000;
defparam \time_cnt_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneive_lcell_comb \time_cnt_inst|always3~5 (
// Equation(s):
// \time_cnt_inst|always3~5_combout  = (\time_cnt_inst|Equal2~0_combout  & (\time_cnt_inst|second [1] & (\time_cnt_inst|Equal1~7_combout  & \time_cnt_inst|second [0])))

	.dataa(\time_cnt_inst|Equal2~0_combout ),
	.datab(\time_cnt_inst|second [1]),
	.datac(\time_cnt_inst|Equal1~7_combout ),
	.datad(\time_cnt_inst|second [0]),
	.cin(gnd),
	.combout(\time_cnt_inst|always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|always3~5 .lut_mask = 16'h8000;
defparam \time_cnt_inst|always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneive_lcell_comb \time_cnt_inst|minute[0]~5 (
// Equation(s):
// \time_cnt_inst|minute[0]~5_combout  = (\time_cnt_inst|always3~5_combout  & (!\time_cnt_inst|always3~2_combout  & (\time_cnt_inst|Add2~0_combout ))) # (!\time_cnt_inst|always3~5_combout  & (((\time_cnt_inst|minute [0]))))

	.dataa(\time_cnt_inst|always3~2_combout ),
	.datab(\time_cnt_inst|Add2~0_combout ),
	.datac(\time_cnt_inst|minute [0]),
	.datad(\time_cnt_inst|always3~5_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|minute[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|minute[0]~5 .lut_mask = 16'h44F0;
defparam \time_cnt_inst|minute[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N31
dffeas \time_cnt_inst|minute[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|minute[0]~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|minute [0]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|minute[0] .is_wysiwyg = "true";
defparam \time_cnt_inst|minute[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
cycloneive_lcell_comb \time_cnt_inst|Add2~2 (
// Equation(s):
// \time_cnt_inst|Add2~2_combout  = (\time_cnt_inst|minute [1] & (!\time_cnt_inst|Add2~1 )) # (!\time_cnt_inst|minute [1] & ((\time_cnt_inst|Add2~1 ) # (GND)))
// \time_cnt_inst|Add2~3  = CARRY((!\time_cnt_inst|Add2~1 ) # (!\time_cnt_inst|minute [1]))

	.dataa(gnd),
	.datab(\time_cnt_inst|minute [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add2~1 ),
	.combout(\time_cnt_inst|Add2~2_combout ),
	.cout(\time_cnt_inst|Add2~3 ));
// synopsys translate_off
defparam \time_cnt_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \time_cnt_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneive_lcell_comb \time_cnt_inst|minute[1]~4 (
// Equation(s):
// \time_cnt_inst|minute[1]~4_combout  = (\time_cnt_inst|always3~5_combout  & (!\time_cnt_inst|always3~2_combout  & (\time_cnt_inst|Add2~2_combout ))) # (!\time_cnt_inst|always3~5_combout  & (((\time_cnt_inst|minute [1]))))

	.dataa(\time_cnt_inst|always3~2_combout ),
	.datab(\time_cnt_inst|Add2~2_combout ),
	.datac(\time_cnt_inst|minute [1]),
	.datad(\time_cnt_inst|always3~5_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|minute[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|minute[1]~4 .lut_mask = 16'h44F0;
defparam \time_cnt_inst|minute[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \time_cnt_inst|minute[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|minute[1]~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|minute [1]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|minute[1] .is_wysiwyg = "true";
defparam \time_cnt_inst|minute[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
cycloneive_lcell_comb \time_cnt_inst|Add2~4 (
// Equation(s):
// \time_cnt_inst|Add2~4_combout  = (\time_cnt_inst|minute [2] & (\time_cnt_inst|Add2~3  $ (GND))) # (!\time_cnt_inst|minute [2] & (!\time_cnt_inst|Add2~3  & VCC))
// \time_cnt_inst|Add2~5  = CARRY((\time_cnt_inst|minute [2] & !\time_cnt_inst|Add2~3 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|minute [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add2~3 ),
	.combout(\time_cnt_inst|Add2~4_combout ),
	.cout(\time_cnt_inst|Add2~5 ));
// synopsys translate_off
defparam \time_cnt_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cycloneive_lcell_comb \time_cnt_inst|minute[2]~3 (
// Equation(s):
// \time_cnt_inst|minute[2]~3_combout  = (\time_cnt_inst|always3~5_combout  & (!\time_cnt_inst|always3~2_combout  & (\time_cnt_inst|Add2~4_combout ))) # (!\time_cnt_inst|always3~5_combout  & (((\time_cnt_inst|minute [2]))))

	.dataa(\time_cnt_inst|always3~2_combout ),
	.datab(\time_cnt_inst|Add2~4_combout ),
	.datac(\time_cnt_inst|minute [2]),
	.datad(\time_cnt_inst|always3~5_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|minute[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|minute[2]~3 .lut_mask = 16'h44F0;
defparam \time_cnt_inst|minute[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N21
dffeas \time_cnt_inst|minute[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|minute[2]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|minute [2]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|minute[2] .is_wysiwyg = "true";
defparam \time_cnt_inst|minute[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneive_lcell_comb \time_cnt_inst|Add2~6 (
// Equation(s):
// \time_cnt_inst|Add2~6_combout  = (\time_cnt_inst|minute [3] & (!\time_cnt_inst|Add2~5 )) # (!\time_cnt_inst|minute [3] & ((\time_cnt_inst|Add2~5 ) # (GND)))
// \time_cnt_inst|Add2~7  = CARRY((!\time_cnt_inst|Add2~5 ) # (!\time_cnt_inst|minute [3]))

	.dataa(\time_cnt_inst|minute [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add2~5 ),
	.combout(\time_cnt_inst|Add2~6_combout ),
	.cout(\time_cnt_inst|Add2~7 ));
// synopsys translate_off
defparam \time_cnt_inst|Add2~6 .lut_mask = 16'h5A5F;
defparam \time_cnt_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cycloneive_lcell_comb \time_cnt_inst|minute[3]~2 (
// Equation(s):
// \time_cnt_inst|minute[3]~2_combout  = (\time_cnt_inst|always3~5_combout  & (!\time_cnt_inst|always3~2_combout  & (\time_cnt_inst|Add2~6_combout ))) # (!\time_cnt_inst|always3~5_combout  & (((\time_cnt_inst|minute [3]))))

	.dataa(\time_cnt_inst|always3~2_combout ),
	.datab(\time_cnt_inst|Add2~6_combout ),
	.datac(\time_cnt_inst|minute [3]),
	.datad(\time_cnt_inst|always3~5_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|minute[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|minute[3]~2 .lut_mask = 16'h44F0;
defparam \time_cnt_inst|minute[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \time_cnt_inst|minute[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|minute[3]~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|minute [3]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|minute[3] .is_wysiwyg = "true";
defparam \time_cnt_inst|minute[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneive_lcell_comb \time_cnt_inst|Add2~8 (
// Equation(s):
// \time_cnt_inst|Add2~8_combout  = (\time_cnt_inst|minute [4] & (\time_cnt_inst|Add2~7  $ (GND))) # (!\time_cnt_inst|minute [4] & (!\time_cnt_inst|Add2~7  & VCC))
// \time_cnt_inst|Add2~9  = CARRY((\time_cnt_inst|minute [4] & !\time_cnt_inst|Add2~7 ))

	.dataa(gnd),
	.datab(\time_cnt_inst|minute [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add2~7 ),
	.combout(\time_cnt_inst|Add2~8_combout ),
	.cout(\time_cnt_inst|Add2~9 ));
// synopsys translate_off
defparam \time_cnt_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \time_cnt_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cycloneive_lcell_comb \time_cnt_inst|minute[4]~1 (
// Equation(s):
// \time_cnt_inst|minute[4]~1_combout  = (\time_cnt_inst|always3~5_combout  & (!\time_cnt_inst|always3~2_combout  & (\time_cnt_inst|Add2~8_combout ))) # (!\time_cnt_inst|always3~5_combout  & (((\time_cnt_inst|minute [4]))))

	.dataa(\time_cnt_inst|always3~2_combout ),
	.datab(\time_cnt_inst|Add2~8_combout ),
	.datac(\time_cnt_inst|minute [4]),
	.datad(\time_cnt_inst|always3~5_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|minute[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|minute[4]~1 .lut_mask = 16'h44F0;
defparam \time_cnt_inst|minute[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N29
dffeas \time_cnt_inst|minute[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|minute[4]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|minute [4]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|minute[4] .is_wysiwyg = "true";
defparam \time_cnt_inst|minute[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N14
cycloneive_lcell_comb \time_cnt_inst|Add2~10 (
// Equation(s):
// \time_cnt_inst|Add2~10_combout  = \time_cnt_inst|minute [5] $ (\time_cnt_inst|Add2~9 )

	.dataa(\time_cnt_inst|minute [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\time_cnt_inst|Add2~9 ),
	.combout(\time_cnt_inst|Add2~10_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Add2~10 .lut_mask = 16'h5A5A;
defparam \time_cnt_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cycloneive_lcell_comb \time_cnt_inst|minute[5]~0 (
// Equation(s):
// \time_cnt_inst|minute[5]~0_combout  = (\time_cnt_inst|always3~5_combout  & (!\time_cnt_inst|always3~2_combout  & (\time_cnt_inst|Add2~10_combout ))) # (!\time_cnt_inst|always3~5_combout  & (((\time_cnt_inst|minute [5]))))

	.dataa(\time_cnt_inst|always3~2_combout ),
	.datab(\time_cnt_inst|Add2~10_combout ),
	.datac(\time_cnt_inst|minute [5]),
	.datad(\time_cnt_inst|always3~5_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|minute[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|minute[5]~0 .lut_mask = 16'h44F0;
defparam \time_cnt_inst|minute[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N27
dffeas \time_cnt_inst|minute[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|minute[5]~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|minute [5]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|minute[5] .is_wysiwyg = "true";
defparam \time_cnt_inst|minute[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cycloneive_lcell_comb \time_cnt_inst|always3~0 (
// Equation(s):
// \time_cnt_inst|always3~0_combout  = (\time_cnt_inst|minute [5] & (!\time_cnt_inst|minute [2] & (\time_cnt_inst|minute [3] & \time_cnt_inst|minute [4])))

	.dataa(\time_cnt_inst|minute [5]),
	.datab(\time_cnt_inst|minute [2]),
	.datac(\time_cnt_inst|minute [3]),
	.datad(\time_cnt_inst|minute [4]),
	.cin(gnd),
	.combout(\time_cnt_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|always3~0 .lut_mask = 16'h2000;
defparam \time_cnt_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneive_lcell_comb \time_cnt_inst|always3~1 (
// Equation(s):
// \time_cnt_inst|always3~1_combout  = (\time_cnt_inst|minute [0] & (\time_cnt_inst|minute [1] & \time_cnt_inst|always3~0_combout ))

	.dataa(\time_cnt_inst|minute [0]),
	.datab(\time_cnt_inst|minute [1]),
	.datac(gnd),
	.datad(\time_cnt_inst|always3~0_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|always3~1 .lut_mask = 16'h8800;
defparam \time_cnt_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N4
cycloneive_lcell_comb \time_cnt_inst|always3~2 (
// Equation(s):
// \time_cnt_inst|always3~2_combout  = (\time_cnt_inst|always3~1_combout  & (\time_cnt_inst|Equal1~7_combout  & \time_cnt_inst|Equal2~1_combout ))

	.dataa(gnd),
	.datab(\time_cnt_inst|always3~1_combout ),
	.datac(\time_cnt_inst|Equal1~7_combout ),
	.datad(\time_cnt_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|always3~2 .lut_mask = 16'hC000;
defparam \time_cnt_inst|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N30
cycloneive_lcell_comb \time_cnt_inst|always3~3 (
// Equation(s):
// \time_cnt_inst|always3~3_combout  = (\time_cnt_inst|hour [4] & (!\time_cnt_inst|hour [5] & (\time_cnt_inst|hour [0] & !\time_cnt_inst|hour [3])))

	.dataa(\time_cnt_inst|hour [4]),
	.datab(\time_cnt_inst|hour [5]),
	.datac(\time_cnt_inst|hour [0]),
	.datad(\time_cnt_inst|hour [3]),
	.cin(gnd),
	.combout(\time_cnt_inst|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|always3~3 .lut_mask = 16'h0020;
defparam \time_cnt_inst|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N28
cycloneive_lcell_comb \time_cnt_inst|always3~4 (
// Equation(s):
// \time_cnt_inst|always3~4_combout  = (\time_cnt_inst|hour [1] & (\time_cnt_inst|always3~3_combout  & \time_cnt_inst|hour [2]))

	.dataa(gnd),
	.datab(\time_cnt_inst|hour [1]),
	.datac(\time_cnt_inst|always3~3_combout ),
	.datad(\time_cnt_inst|hour [2]),
	.cin(gnd),
	.combout(\time_cnt_inst|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|always3~4 .lut_mask = 16'hC000;
defparam \time_cnt_inst|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N2
cycloneive_lcell_comb \time_cnt_inst|hour[5]~0 (
// Equation(s):
// \time_cnt_inst|hour[5]~0_combout  = (\time_cnt_inst|always3~4_combout ) # (((!\time_cnt_inst|Equal2~1_combout ) # (!\time_cnt_inst|Equal1~7_combout )) # (!\time_cnt_inst|always3~1_combout ))

	.dataa(\time_cnt_inst|always3~4_combout ),
	.datab(\time_cnt_inst|always3~1_combout ),
	.datac(\time_cnt_inst|Equal1~7_combout ),
	.datad(\time_cnt_inst|Equal2~1_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|hour[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|hour[5]~0 .lut_mask = 16'hBFFF;
defparam \time_cnt_inst|hour[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N14
cycloneive_lcell_comb \time_cnt_inst|hour[0]~6 (
// Equation(s):
// \time_cnt_inst|hour[0]~6_combout  = (\time_cnt_inst|Add3~0_combout  & (((!\time_cnt_inst|always3~2_combout  & \time_cnt_inst|hour [0])) # (!\time_cnt_inst|hour[5]~0_combout ))) # (!\time_cnt_inst|Add3~0_combout  & (!\time_cnt_inst|always3~2_combout  & 
// (\time_cnt_inst|hour [0])))

	.dataa(\time_cnt_inst|Add3~0_combout ),
	.datab(\time_cnt_inst|always3~2_combout ),
	.datac(\time_cnt_inst|hour [0]),
	.datad(\time_cnt_inst|hour[5]~0_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|hour[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|hour[0]~6 .lut_mask = 16'h30BA;
defparam \time_cnt_inst|hour[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N15
dffeas \time_cnt_inst|hour[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|hour[0]~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|hour [0]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|hour[0] .is_wysiwyg = "true";
defparam \time_cnt_inst|hour[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
cycloneive_lcell_comb \time_cnt_inst|Add3~2 (
// Equation(s):
// \time_cnt_inst|Add3~2_combout  = (\time_cnt_inst|hour [1] & (!\time_cnt_inst|Add3~1 )) # (!\time_cnt_inst|hour [1] & ((\time_cnt_inst|Add3~1 ) # (GND)))
// \time_cnt_inst|Add3~3  = CARRY((!\time_cnt_inst|Add3~1 ) # (!\time_cnt_inst|hour [1]))

	.dataa(gnd),
	.datab(\time_cnt_inst|hour [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add3~1 ),
	.combout(\time_cnt_inst|Add3~2_combout ),
	.cout(\time_cnt_inst|Add3~3 ));
// synopsys translate_off
defparam \time_cnt_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \time_cnt_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N8
cycloneive_lcell_comb \time_cnt_inst|hour[1]~5 (
// Equation(s):
// \time_cnt_inst|hour[1]~5_combout  = (\time_cnt_inst|Add3~2_combout  & (((!\time_cnt_inst|always3~2_combout  & \time_cnt_inst|hour [1])) # (!\time_cnt_inst|hour[5]~0_combout ))) # (!\time_cnt_inst|Add3~2_combout  & (!\time_cnt_inst|always3~2_combout  & 
// (\time_cnt_inst|hour [1])))

	.dataa(\time_cnt_inst|Add3~2_combout ),
	.datab(\time_cnt_inst|always3~2_combout ),
	.datac(\time_cnt_inst|hour [1]),
	.datad(\time_cnt_inst|hour[5]~0_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|hour[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|hour[1]~5 .lut_mask = 16'h30BA;
defparam \time_cnt_inst|hour[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N9
dffeas \time_cnt_inst|hour[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|hour[1]~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|hour [1]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|hour[1] .is_wysiwyg = "true";
defparam \time_cnt_inst|hour[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cycloneive_lcell_comb \time_cnt_inst|Add3~4 (
// Equation(s):
// \time_cnt_inst|Add3~4_combout  = (\time_cnt_inst|hour [2] & (\time_cnt_inst|Add3~3  $ (GND))) # (!\time_cnt_inst|hour [2] & (!\time_cnt_inst|Add3~3  & VCC))
// \time_cnt_inst|Add3~5  = CARRY((\time_cnt_inst|hour [2] & !\time_cnt_inst|Add3~3 ))

	.dataa(\time_cnt_inst|hour [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add3~3 ),
	.combout(\time_cnt_inst|Add3~4_combout ),
	.cout(\time_cnt_inst|Add3~5 ));
// synopsys translate_off
defparam \time_cnt_inst|Add3~4 .lut_mask = 16'hA50A;
defparam \time_cnt_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneive_lcell_comb \time_cnt_inst|hour[2]~4 (
// Equation(s):
// \time_cnt_inst|hour[2]~4_combout  = (\time_cnt_inst|Add3~4_combout  & (((!\time_cnt_inst|always3~2_combout  & \time_cnt_inst|hour [2])) # (!\time_cnt_inst|hour[5]~0_combout ))) # (!\time_cnt_inst|Add3~4_combout  & (!\time_cnt_inst|always3~2_combout  & 
// (\time_cnt_inst|hour [2])))

	.dataa(\time_cnt_inst|Add3~4_combout ),
	.datab(\time_cnt_inst|always3~2_combout ),
	.datac(\time_cnt_inst|hour [2]),
	.datad(\time_cnt_inst|hour[5]~0_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|hour[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|hour[2]~4 .lut_mask = 16'h30BA;
defparam \time_cnt_inst|hour[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \time_cnt_inst|hour[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|hour[2]~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|hour [2]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|hour[2] .is_wysiwyg = "true";
defparam \time_cnt_inst|hour[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
cycloneive_lcell_comb \time_cnt_inst|Add3~6 (
// Equation(s):
// \time_cnt_inst|Add3~6_combout  = (\time_cnt_inst|hour [3] & (!\time_cnt_inst|Add3~5 )) # (!\time_cnt_inst|hour [3] & ((\time_cnt_inst|Add3~5 ) # (GND)))
// \time_cnt_inst|Add3~7  = CARRY((!\time_cnt_inst|Add3~5 ) # (!\time_cnt_inst|hour [3]))

	.dataa(\time_cnt_inst|hour [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add3~5 ),
	.combout(\time_cnt_inst|Add3~6_combout ),
	.cout(\time_cnt_inst|Add3~7 ));
// synopsys translate_off
defparam \time_cnt_inst|Add3~6 .lut_mask = 16'h5A5F;
defparam \time_cnt_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cycloneive_lcell_comb \time_cnt_inst|hour[3]~3 (
// Equation(s):
// \time_cnt_inst|hour[3]~3_combout  = (\time_cnt_inst|Add3~6_combout  & (((!\time_cnt_inst|always3~2_combout  & \time_cnt_inst|hour [3])) # (!\time_cnt_inst|hour[5]~0_combout ))) # (!\time_cnt_inst|Add3~6_combout  & (!\time_cnt_inst|always3~2_combout  & 
// (\time_cnt_inst|hour [3])))

	.dataa(\time_cnt_inst|Add3~6_combout ),
	.datab(\time_cnt_inst|always3~2_combout ),
	.datac(\time_cnt_inst|hour [3]),
	.datad(\time_cnt_inst|hour[5]~0_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|hour[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|hour[3]~3 .lut_mask = 16'h30BA;
defparam \time_cnt_inst|hour[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \time_cnt_inst|hour[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|hour[3]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|hour [3]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|hour[3] .is_wysiwyg = "true";
defparam \time_cnt_inst|hour[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneive_lcell_comb \time_cnt_inst|Add3~8 (
// Equation(s):
// \time_cnt_inst|Add3~8_combout  = (\time_cnt_inst|hour [4] & (\time_cnt_inst|Add3~7  $ (GND))) # (!\time_cnt_inst|hour [4] & (!\time_cnt_inst|Add3~7  & VCC))
// \time_cnt_inst|Add3~9  = CARRY((\time_cnt_inst|hour [4] & !\time_cnt_inst|Add3~7 ))

	.dataa(\time_cnt_inst|hour [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\time_cnt_inst|Add3~7 ),
	.combout(\time_cnt_inst|Add3~8_combout ),
	.cout(\time_cnt_inst|Add3~9 ));
// synopsys translate_off
defparam \time_cnt_inst|Add3~8 .lut_mask = 16'hA50A;
defparam \time_cnt_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N10
cycloneive_lcell_comb \time_cnt_inst|hour[4]~2 (
// Equation(s):
// \time_cnt_inst|hour[4]~2_combout  = (\time_cnt_inst|Add3~8_combout  & (((!\time_cnt_inst|always3~2_combout  & \time_cnt_inst|hour [4])) # (!\time_cnt_inst|hour[5]~0_combout ))) # (!\time_cnt_inst|Add3~8_combout  & (!\time_cnt_inst|always3~2_combout  & 
// (\time_cnt_inst|hour [4])))

	.dataa(\time_cnt_inst|Add3~8_combout ),
	.datab(\time_cnt_inst|always3~2_combout ),
	.datac(\time_cnt_inst|hour [4]),
	.datad(\time_cnt_inst|hour[5]~0_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|hour[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|hour[4]~2 .lut_mask = 16'h30BA;
defparam \time_cnt_inst|hour[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N11
dffeas \time_cnt_inst|hour[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|hour[4]~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|hour [4]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|hour[4] .is_wysiwyg = "true";
defparam \time_cnt_inst|hour[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N26
cycloneive_lcell_comb \time_cnt_inst|Add3~10 (
// Equation(s):
// \time_cnt_inst|Add3~10_combout  = \time_cnt_inst|Add3~9  $ (\time_cnt_inst|hour [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\time_cnt_inst|hour [5]),
	.cin(\time_cnt_inst|Add3~9 ),
	.combout(\time_cnt_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|Add3~10 .lut_mask = 16'h0FF0;
defparam \time_cnt_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N0
cycloneive_lcell_comb \time_cnt_inst|hour[5]~1 (
// Equation(s):
// \time_cnt_inst|hour[5]~1_combout  = (\time_cnt_inst|Add3~10_combout  & (((!\time_cnt_inst|always3~2_combout  & \time_cnt_inst|hour [5])) # (!\time_cnt_inst|hour[5]~0_combout ))) # (!\time_cnt_inst|Add3~10_combout  & (!\time_cnt_inst|always3~2_combout  & 
// (\time_cnt_inst|hour [5])))

	.dataa(\time_cnt_inst|Add3~10_combout ),
	.datab(\time_cnt_inst|always3~2_combout ),
	.datac(\time_cnt_inst|hour [5]),
	.datad(\time_cnt_inst|hour[5]~0_combout ),
	.cin(gnd),
	.combout(\time_cnt_inst|hour[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \time_cnt_inst|hour[5]~1 .lut_mask = 16'h30BA;
defparam \time_cnt_inst|hour[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \time_cnt_inst|hour[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\time_cnt_inst|hour[5]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\time_cnt_inst|hour [5]),
	.prn(vcc));
// synopsys translate_off
defparam \time_cnt_inst|hour[5] .is_wysiwyg = "true";
defparam \time_cnt_inst|hour[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N18
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift~22 (
// Equation(s):
// \num_to_bit_inst|num_02_shift~22_combout  = (!\bit_to_caseg_inst|cnt_1ms [3] & (!\bit_to_caseg_inst|cnt_1ms [1] & (\time_cnt_inst|hour [0] & !\bit_to_caseg_inst|cnt_1ms [2])))

	.dataa(\bit_to_caseg_inst|cnt_1ms [3]),
	.datab(\bit_to_caseg_inst|cnt_1ms [1]),
	.datac(\time_cnt_inst|hour [0]),
	.datad(\bit_to_caseg_inst|cnt_1ms [2]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift~22_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift~22 .lut_mask = 16'h0010;
defparam \num_to_bit_inst|num_02_shift~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N10
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[4]~17 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[4]~17_combout  = (\bit_to_caseg_inst|cnt_1ms [2] & (\bit_to_caseg_inst|cnt_1ms [0] & ((!\bit_to_caseg_inst|cnt_1ms [3]) # (!\bit_to_caseg_inst|cnt_1ms [1])))) # (!\bit_to_caseg_inst|cnt_1ms [2] & ((\bit_to_caseg_inst|cnt_1ms 
// [0]) # ((!\bit_to_caseg_inst|cnt_1ms [1] & !\bit_to_caseg_inst|cnt_1ms [3]))))

	.dataa(\bit_to_caseg_inst|cnt_1ms [2]),
	.datab(\bit_to_caseg_inst|cnt_1ms [0]),
	.datac(\bit_to_caseg_inst|cnt_1ms [1]),
	.datad(\bit_to_caseg_inst|cnt_1ms [3]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[4]~17 .lut_mask = 16'h4CCD;
defparam \num_to_bit_inst|num_02_shift[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N19
dffeas \num_to_bit_inst|num_02_shift[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift~22_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[0] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N0
cycloneive_lcell_comb \num_to_bit_inst|Equal0~0 (
// Equation(s):
// \num_to_bit_inst|Equal0~0_combout  = (!\bit_to_caseg_inst|cnt_1ms [3] & (!\bit_to_caseg_inst|cnt_1ms [1] & !\bit_to_caseg_inst|cnt_1ms [2]))

	.dataa(\bit_to_caseg_inst|cnt_1ms [3]),
	.datab(gnd),
	.datac(\bit_to_caseg_inst|cnt_1ms [1]),
	.datad(\bit_to_caseg_inst|cnt_1ms [2]),
	.cin(gnd),
	.combout(\num_to_bit_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|Equal0~0 .lut_mask = 16'h0005;
defparam \num_to_bit_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N12
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift~21 (
// Equation(s):
// \num_to_bit_inst|num_02_shift~21_combout  = (\num_to_bit_inst|Equal0~0_combout  & ((\time_cnt_inst|hour [1]))) # (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_02_shift [0]))

	.dataa(gnd),
	.datab(\num_to_bit_inst|num_02_shift [0]),
	.datac(\num_to_bit_inst|Equal0~0_combout ),
	.datad(\time_cnt_inst|hour [1]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift~21_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift~21 .lut_mask = 16'hFC0C;
defparam \num_to_bit_inst|num_02_shift~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \num_to_bit_inst|num_02_shift[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift~21_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[1] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N16
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift~20 (
// Equation(s):
// \num_to_bit_inst|num_02_shift~20_combout  = (\num_to_bit_inst|Equal0~0_combout  & ((\time_cnt_inst|hour [2]))) # (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_02_shift [1]))

	.dataa(\num_to_bit_inst|num_02_shift [1]),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\time_cnt_inst|hour [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift~20_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift~20 .lut_mask = 16'hE2E2;
defparam \num_to_bit_inst|num_02_shift~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \num_to_bit_inst|num_02_shift[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[2] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N24
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift~19 (
// Equation(s):
// \num_to_bit_inst|num_02_shift~19_combout  = (\num_to_bit_inst|Equal0~0_combout  & ((\time_cnt_inst|hour [3]))) # (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_02_shift [2]))

	.dataa(gnd),
	.datab(\num_to_bit_inst|num_02_shift [2]),
	.datac(\num_to_bit_inst|Equal0~0_combout ),
	.datad(\time_cnt_inst|hour [3]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift~19 .lut_mask = 16'hFC0C;
defparam \num_to_bit_inst|num_02_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \num_to_bit_inst|num_02_shift[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift~19_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[3] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N28
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift~18 (
// Equation(s):
// \num_to_bit_inst|num_02_shift~18_combout  = (\num_to_bit_inst|Equal0~0_combout  & ((\time_cnt_inst|hour [4]))) # (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_02_shift [3]))

	.dataa(gnd),
	.datab(\num_to_bit_inst|num_02_shift [3]),
	.datac(\num_to_bit_inst|Equal0~0_combout ),
	.datad(\time_cnt_inst|hour [4]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift~18 .lut_mask = 16'hFC0C;
defparam \num_to_bit_inst|num_02_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N29
dffeas \num_to_bit_inst|num_02_shift[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[4] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N4
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift~16 (
// Equation(s):
// \num_to_bit_inst|num_02_shift~16_combout  = (\num_to_bit_inst|Equal0~0_combout  & (\time_cnt_inst|hour [5])) # (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|num_02_shift [4])))

	.dataa(\time_cnt_inst|hour [5]),
	.datab(\num_to_bit_inst|num_02_shift [4]),
	.datac(\num_to_bit_inst|Equal0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift~16 .lut_mask = 16'hACAC;
defparam \num_to_bit_inst|num_02_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N5
dffeas \num_to_bit_inst|num_02_shift[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[5] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N4
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift~14 (
// Equation(s):
// \num_to_bit_inst|num_02_shift~14_combout  = (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_02_shift [5])) # (!\num_to_bit_inst|always2~0_combout  & ((!\num_to_bit_inst|num_02_shift [6])))))

	.dataa(\num_to_bit_inst|num_02_shift [5]),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\num_to_bit_inst|num_02_shift [6]),
	.datad(\num_to_bit_inst|always2~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift~14 .lut_mask = 16'h2203;
defparam \num_to_bit_inst|num_02_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N20
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[8]~10 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[8]~10_combout  = (\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_02_shift [7])) # (!\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_02_shift [8] $ (((\num_to_bit_inst|num_02_shift [7]) # 
// (\num_to_bit_inst|num_02_shift [6])))))

	.dataa(\num_to_bit_inst|num_02_shift [7]),
	.datab(\num_to_bit_inst|num_02_shift [6]),
	.datac(\num_to_bit_inst|always2~0_combout ),
	.datad(\num_to_bit_inst|num_02_shift [8]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[8]~10 .lut_mask = 16'hA1AE;
defparam \num_to_bit_inst|num_02_shift[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N18
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[8]~11 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[8]~11_combout  = (\num_to_bit_inst|num_02_shift[9]~1_combout  & (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_02_shift[8]~10_combout ))) # (!\num_to_bit_inst|num_02_shift[9]~1_combout  & 
// (((\num_to_bit_inst|num_02_shift [8]))))

	.dataa(\num_to_bit_inst|Equal0~0_combout ),
	.datab(\num_to_bit_inst|num_02_shift[8]~10_combout ),
	.datac(\num_to_bit_inst|num_02_shift [8]),
	.datad(\num_to_bit_inst|num_02_shift[9]~1_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[8]~11 .lut_mask = 16'h44F0;
defparam \num_to_bit_inst|num_02_shift[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N19
dffeas \num_to_bit_inst|num_02_shift[8] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift[8]~11_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[8] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N24
cycloneive_lcell_comb \num_to_bit_inst|Add1~0 (
// Equation(s):
// \num_to_bit_inst|Add1~0_combout  = \num_to_bit_inst|num_02_shift [9] $ (((\num_to_bit_inst|num_02_shift [8] & ((\num_to_bit_inst|num_02_shift [7]) # (\num_to_bit_inst|num_02_shift [6])))))

	.dataa(\num_to_bit_inst|num_02_shift [7]),
	.datab(\num_to_bit_inst|num_02_shift [9]),
	.datac(\num_to_bit_inst|num_02_shift [6]),
	.datad(\num_to_bit_inst|num_02_shift [8]),
	.cin(gnd),
	.combout(\num_to_bit_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|Add1~0 .lut_mask = 16'h36CC;
defparam \num_to_bit_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N2
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[9]~2 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[9]~2_combout  = (\bit_to_caseg_inst|cnt_1ms [0] & (\num_to_bit_inst|num_02_shift [8])) # (!\bit_to_caseg_inst|cnt_1ms [0] & ((\num_to_bit_inst|Equal1~0_combout  & (\num_to_bit_inst|num_02_shift [8])) # 
// (!\num_to_bit_inst|Equal1~0_combout  & ((\num_to_bit_inst|Add1~0_combout )))))

	.dataa(\num_to_bit_inst|num_02_shift [8]),
	.datab(\num_to_bit_inst|Add1~0_combout ),
	.datac(\bit_to_caseg_inst|cnt_1ms [0]),
	.datad(\num_to_bit_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[9]~2 .lut_mask = 16'hAAAC;
defparam \num_to_bit_inst|num_02_shift[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N4
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[9]~3 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[9]~3_combout  = (\num_to_bit_inst|num_02_shift[9]~1_combout  & (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_02_shift[9]~2_combout ))) # (!\num_to_bit_inst|num_02_shift[9]~1_combout  & 
// (((\num_to_bit_inst|num_02_shift [9]))))

	.dataa(\num_to_bit_inst|Equal0~0_combout ),
	.datab(\num_to_bit_inst|num_02_shift[9]~2_combout ),
	.datac(\num_to_bit_inst|num_02_shift [9]),
	.datad(\num_to_bit_inst|num_02_shift[9]~1_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[9]~3 .lut_mask = 16'h44F0;
defparam \num_to_bit_inst|num_02_shift[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N5
dffeas \num_to_bit_inst|num_02_shift[9] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift[9]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[9] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N8
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[9]~0 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[9]~0_combout  = (!\num_to_bit_inst|num_02_shift [9] & (((!\num_to_bit_inst|num_02_shift [7] & !\num_to_bit_inst|num_02_shift [6])) # (!\num_to_bit_inst|num_02_shift [8])))

	.dataa(\num_to_bit_inst|num_02_shift [7]),
	.datab(\num_to_bit_inst|num_02_shift [9]),
	.datac(\num_to_bit_inst|num_02_shift [6]),
	.datad(\num_to_bit_inst|num_02_shift [8]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[9]~0 .lut_mask = 16'h0133;
defparam \num_to_bit_inst|num_02_shift[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N6
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[9]~1 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[9]~1_combout  = (\num_to_bit_inst|Equal0~0_combout ) # ((!\num_to_bit_inst|Equal1~0_combout  & ((\bit_to_caseg_inst|cnt_1ms [0]) # (!\num_to_bit_inst|num_02_shift[9]~0_combout ))))

	.dataa(\num_to_bit_inst|num_02_shift[9]~0_combout ),
	.datab(\bit_to_caseg_inst|cnt_1ms [0]),
	.datac(\num_to_bit_inst|Equal0~0_combout ),
	.datad(\num_to_bit_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[9]~1 .lut_mask = 16'hF0FD;
defparam \num_to_bit_inst|num_02_shift[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N5
dffeas \num_to_bit_inst|num_02_shift[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[6] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N14
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift~8 (
// Equation(s):
// \num_to_bit_inst|num_02_shift~8_combout  = (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_02_shift [6] $ (((!\num_to_bit_inst|always2~0_combout  & !\num_to_bit_inst|num_02_shift [7])))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|num_02_shift [6]),
	.datac(\num_to_bit_inst|num_02_shift [7]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift~8 .lut_mask = 16'h00C9;
defparam \num_to_bit_inst|num_02_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N15
dffeas \num_to_bit_inst|num_02_shift[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[7] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N10
cycloneive_lcell_comb \num_to_bit_inst|bit_6[1]~1 (
// Equation(s):
// \num_to_bit_inst|bit_6[1]~1_combout  = !\num_to_bit_inst|num_02_shift [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\num_to_bit_inst|num_02_shift [7]),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_6[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_6[1]~1 .lut_mask = 16'h00FF;
defparam \num_to_bit_inst|bit_6[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N11
dffeas \num_to_bit_inst|bit_6[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_6[1]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_6[1] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_6[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N20
cycloneive_lcell_comb \bit_to_caseg_inst|Decoder0~8 (
// Equation(s):
// \bit_to_caseg_inst|Decoder0~8_combout  = (\bit_to_caseg_inst|cnt_bit [2] & \bit_to_caseg_inst|cnt_bit [1])

	.dataa(\bit_to_caseg_inst|cnt_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|cnt_bit [1]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Decoder0~8 .lut_mask = 16'hAA00;
defparam \bit_to_caseg_inst|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N20
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift~15 (
// Equation(s):
// \num_to_bit_inst|num_02_shift~15_combout  = (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_02_shift [9])) # (!\num_to_bit_inst|always2~0_combout  & ((!\num_to_bit_inst|num_02_shift [10])))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|num_02_shift [9]),
	.datac(\num_to_bit_inst|num_02_shift [10]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift~15 .lut_mask = 16'h008D;
defparam \num_to_bit_inst|num_02_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[12]~12 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[12]~12_combout  = (\num_to_bit_inst|always2~0_combout  & (((\num_to_bit_inst|num_02_shift [11])))) # (!\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_02_shift [12] $ (((\num_to_bit_inst|num_02_shift [10]) # 
// (\num_to_bit_inst|num_02_shift [11])))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|num_02_shift [10]),
	.datac(\num_to_bit_inst|num_02_shift [11]),
	.datad(\num_to_bit_inst|num_02_shift [12]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[12]~12 .lut_mask = 16'hA1F4;
defparam \num_to_bit_inst|num_02_shift[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[12]~13 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[12]~13_combout  = (\num_to_bit_inst|num_02_shift[10]~5_combout  & (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|num_02_shift[12]~12_combout )))) # (!\num_to_bit_inst|num_02_shift[10]~5_combout  & 
// (((\num_to_bit_inst|num_02_shift [12]))))

	.dataa(\num_to_bit_inst|num_02_shift[10]~5_combout ),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\num_to_bit_inst|num_02_shift [12]),
	.datad(\num_to_bit_inst|num_02_shift[12]~12_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[12]~13 .lut_mask = 16'h7250;
defparam \num_to_bit_inst|num_02_shift[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N27
dffeas \num_to_bit_inst|num_02_shift[12] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift[12]~13_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [12]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[12] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
cycloneive_lcell_comb \num_to_bit_inst|Add2~0 (
// Equation(s):
// \num_to_bit_inst|Add2~0_combout  = \num_to_bit_inst|num_02_shift [13] $ (((\num_to_bit_inst|num_02_shift [12] & ((\num_to_bit_inst|num_02_shift [11]) # (\num_to_bit_inst|num_02_shift [10])))))

	.dataa(\num_to_bit_inst|num_02_shift [11]),
	.datab(\num_to_bit_inst|num_02_shift [12]),
	.datac(\num_to_bit_inst|num_02_shift [13]),
	.datad(\num_to_bit_inst|num_02_shift [10]),
	.cin(gnd),
	.combout(\num_to_bit_inst|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|Add2~0 .lut_mask = 16'h3C78;
defparam \num_to_bit_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[13]~6 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[13]~6_combout  = (\bit_to_caseg_inst|cnt_1ms [0] & (\num_to_bit_inst|num_02_shift [12])) # (!\bit_to_caseg_inst|cnt_1ms [0] & ((\num_to_bit_inst|Equal1~0_combout  & (\num_to_bit_inst|num_02_shift [12])) # 
// (!\num_to_bit_inst|Equal1~0_combout  & ((\num_to_bit_inst|Add2~0_combout )))))

	.dataa(\num_to_bit_inst|num_02_shift [12]),
	.datab(\bit_to_caseg_inst|cnt_1ms [0]),
	.datac(\num_to_bit_inst|Equal1~0_combout ),
	.datad(\num_to_bit_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[13]~6 .lut_mask = 16'hABA8;
defparam \num_to_bit_inst|num_02_shift[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[13]~7 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[13]~7_combout  = (\num_to_bit_inst|num_02_shift[10]~5_combout  & (\num_to_bit_inst|num_02_shift[13]~6_combout  & (!\num_to_bit_inst|Equal0~0_combout ))) # (!\num_to_bit_inst|num_02_shift[10]~5_combout  & 
// (((\num_to_bit_inst|num_02_shift [13]))))

	.dataa(\num_to_bit_inst|num_02_shift[13]~6_combout ),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\num_to_bit_inst|num_02_shift [13]),
	.datad(\num_to_bit_inst|num_02_shift[10]~5_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[13]~7 .lut_mask = 16'h22F0;
defparam \num_to_bit_inst|num_02_shift[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N5
dffeas \num_to_bit_inst|num_02_shift[13] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift[13]~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [13]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[13] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[10]~4 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[10]~4_combout  = (!\num_to_bit_inst|num_02_shift [13] & (((!\num_to_bit_inst|num_02_shift [11] & !\num_to_bit_inst|num_02_shift [10])) # (!\num_to_bit_inst|num_02_shift [12])))

	.dataa(\num_to_bit_inst|num_02_shift [11]),
	.datab(\num_to_bit_inst|num_02_shift [12]),
	.datac(\num_to_bit_inst|num_02_shift [13]),
	.datad(\num_to_bit_inst|num_02_shift [10]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[10]~4_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[10]~4 .lut_mask = 16'h0307;
defparam \num_to_bit_inst|num_02_shift[10]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift[10]~5 (
// Equation(s):
// \num_to_bit_inst|num_02_shift[10]~5_combout  = (\num_to_bit_inst|Equal0~0_combout ) # ((!\num_to_bit_inst|Equal1~0_combout  & ((\bit_to_caseg_inst|cnt_1ms [0]) # (!\num_to_bit_inst|num_02_shift[10]~4_combout ))))

	.dataa(\bit_to_caseg_inst|cnt_1ms [0]),
	.datab(\num_to_bit_inst|num_02_shift[10]~4_combout ),
	.datac(\num_to_bit_inst|Equal1~0_combout ),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[10]~5 .lut_mask = 16'hFF0B;
defparam \num_to_bit_inst|num_02_shift[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N21
dffeas \num_to_bit_inst|num_02_shift[10] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift~15_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[10] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N30
cycloneive_lcell_comb \num_to_bit_inst|num_02_shift~9 (
// Equation(s):
// \num_to_bit_inst|num_02_shift~9_combout  = (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_02_shift [10] $ (((!\num_to_bit_inst|always2~0_combout  & !\num_to_bit_inst|num_02_shift [11])))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|num_02_shift [10]),
	.datac(\num_to_bit_inst|num_02_shift [11]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_02_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift~9 .lut_mask = 16'h00C9;
defparam \num_to_bit_inst|num_02_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N31
dffeas \num_to_bit_inst|num_02_shift[11] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_02_shift~9_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[10]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_02_shift [11]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_02_shift[11] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_02_shift[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
cycloneive_lcell_comb \num_to_bit_inst|bit_7[1]~1 (
// Equation(s):
// \num_to_bit_inst|bit_7[1]~1_combout  = !\num_to_bit_inst|num_02_shift [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\num_to_bit_inst|num_02_shift [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_7[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_7[1]~1 .lut_mask = 16'h0F0F;
defparam \num_to_bit_inst|bit_7[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \num_to_bit_inst|bit_7[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_7[1]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_7[1] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_7[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N6
cycloneive_lcell_comb \bit_to_caseg_inst|seg_disp[1]~1 (
// Equation(s):
// \bit_to_caseg_inst|seg_disp[1]~1_combout  = (\bit_to_caseg_inst|cnt_bit [2] & ((\bit_to_caseg_inst|cnt_bit [0]) # (!\bit_to_caseg_inst|cnt_bit [1])))

	.dataa(\bit_to_caseg_inst|cnt_bit [1]),
	.datab(\bit_to_caseg_inst|cnt_bit [0]),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|cnt_bit [2]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|seg_disp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|seg_disp[1]~1 .lut_mask = 16'hDD00;
defparam \bit_to_caseg_inst|seg_disp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N30
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift~21 (
// Equation(s):
// \num_to_bit_inst|num_01_shift~21_combout  = (!\bit_to_caseg_inst|cnt_1ms [2] & (\time_cnt_inst|minute [0] & (!\bit_to_caseg_inst|cnt_1ms [1] & !\bit_to_caseg_inst|cnt_1ms [3])))

	.dataa(\bit_to_caseg_inst|cnt_1ms [2]),
	.datab(\time_cnt_inst|minute [0]),
	.datac(\bit_to_caseg_inst|cnt_1ms [1]),
	.datad(\bit_to_caseg_inst|cnt_1ms [3]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift~21_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift~21 .lut_mask = 16'h0004;
defparam \num_to_bit_inst|num_01_shift~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N31
dffeas \num_to_bit_inst|num_01_shift[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift~21_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[0] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift~20 (
// Equation(s):
// \num_to_bit_inst|num_01_shift~20_combout  = (\num_to_bit_inst|Equal0~0_combout  & ((\time_cnt_inst|minute [1]))) # (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_01_shift [0]))

	.dataa(gnd),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\num_to_bit_inst|num_01_shift [0]),
	.datad(\time_cnt_inst|minute [1]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift~20_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift~20 .lut_mask = 16'hFC30;
defparam \num_to_bit_inst|num_01_shift~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N21
dffeas \num_to_bit_inst|num_01_shift[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[1] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N22
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift~19 (
// Equation(s):
// \num_to_bit_inst|num_01_shift~19_combout  = (\num_to_bit_inst|Equal0~0_combout  & (\time_cnt_inst|minute [2])) # (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|num_01_shift [1])))

	.dataa(\time_cnt_inst|minute [2]),
	.datab(gnd),
	.datac(\num_to_bit_inst|Equal0~0_combout ),
	.datad(\num_to_bit_inst|num_01_shift [1]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift~19 .lut_mask = 16'hAFA0;
defparam \num_to_bit_inst|num_01_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N23
dffeas \num_to_bit_inst|num_01_shift[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift~19_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[2] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N6
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift~18 (
// Equation(s):
// \num_to_bit_inst|num_01_shift~18_combout  = (\num_to_bit_inst|Equal0~0_combout  & ((\time_cnt_inst|minute [3]))) # (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_01_shift [2]))

	.dataa(\num_to_bit_inst|num_01_shift [2]),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\time_cnt_inst|minute [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift~18 .lut_mask = 16'hE2E2;
defparam \num_to_bit_inst|num_01_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \num_to_bit_inst|num_01_shift[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[3] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N10
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift~17 (
// Equation(s):
// \num_to_bit_inst|num_01_shift~17_combout  = (\num_to_bit_inst|Equal0~0_combout  & (\time_cnt_inst|minute [4])) # (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|num_01_shift [3])))

	.dataa(gnd),
	.datab(\time_cnt_inst|minute [4]),
	.datac(\num_to_bit_inst|Equal0~0_combout ),
	.datad(\num_to_bit_inst|num_01_shift [3]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift~17 .lut_mask = 16'hCFC0;
defparam \num_to_bit_inst|num_01_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N11
dffeas \num_to_bit_inst|num_01_shift[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift~17_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[4] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N26
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift~16 (
// Equation(s):
// \num_to_bit_inst|num_01_shift~16_combout  = (\num_to_bit_inst|Equal0~0_combout  & ((\time_cnt_inst|minute [5]))) # (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_01_shift [4]))

	.dataa(\num_to_bit_inst|num_01_shift [4]),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(gnd),
	.datad(\time_cnt_inst|minute [5]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift~16 .lut_mask = 16'hEE22;
defparam \num_to_bit_inst|num_01_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N27
dffeas \num_to_bit_inst|num_01_shift[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[5] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift~15 (
// Equation(s):
// \num_to_bit_inst|num_01_shift~15_combout  = (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_01_shift [5])) # (!\num_to_bit_inst|always2~0_combout  & ((!\num_to_bit_inst|num_01_shift [6])))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|num_01_shift [5]),
	.datac(\num_to_bit_inst|num_01_shift [6]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift~15 .lut_mask = 16'h008D;
defparam \num_to_bit_inst|num_01_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[8]~10 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[8]~10_combout  = (\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_01_shift [7])) # (!\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_01_shift [8] $ (((\num_to_bit_inst|num_01_shift [7]) # 
// (\num_to_bit_inst|num_01_shift [6])))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|num_01_shift [7]),
	.datac(\num_to_bit_inst|num_01_shift [8]),
	.datad(\num_to_bit_inst|num_01_shift [6]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[8]~10 .lut_mask = 16'h8D9C;
defparam \num_to_bit_inst|num_01_shift[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[8]~11 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[8]~11_combout  = (\num_to_bit_inst|num_01_shift[9]~1_combout  & (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|num_01_shift[8]~10_combout )))) # (!\num_to_bit_inst|num_01_shift[9]~1_combout  & 
// (((\num_to_bit_inst|num_01_shift [8]))))

	.dataa(\num_to_bit_inst|Equal0~0_combout ),
	.datab(\num_to_bit_inst|num_01_shift[9]~1_combout ),
	.datac(\num_to_bit_inst|num_01_shift [8]),
	.datad(\num_to_bit_inst|num_01_shift[8]~10_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[8]~11 .lut_mask = 16'h7430;
defparam \num_to_bit_inst|num_01_shift[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N9
dffeas \num_to_bit_inst|num_01_shift[8] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift[8]~11_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[8] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
cycloneive_lcell_comb \num_to_bit_inst|Add3~0 (
// Equation(s):
// \num_to_bit_inst|Add3~0_combout  = \num_to_bit_inst|num_01_shift [9] $ (((\num_to_bit_inst|num_01_shift [8] & ((\num_to_bit_inst|num_01_shift [7]) # (\num_to_bit_inst|num_01_shift [6])))))

	.dataa(\num_to_bit_inst|num_01_shift [9]),
	.datab(\num_to_bit_inst|num_01_shift [7]),
	.datac(\num_to_bit_inst|num_01_shift [8]),
	.datad(\num_to_bit_inst|num_01_shift [6]),
	.cin(gnd),
	.combout(\num_to_bit_inst|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|Add3~0 .lut_mask = 16'h5A6A;
defparam \num_to_bit_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[9]~2 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[9]~2_combout  = (\bit_to_caseg_inst|cnt_1ms [0] & (((\num_to_bit_inst|num_01_shift [8])))) # (!\bit_to_caseg_inst|cnt_1ms [0] & ((\num_to_bit_inst|Equal1~0_combout  & (\num_to_bit_inst|num_01_shift [8])) # 
// (!\num_to_bit_inst|Equal1~0_combout  & ((\num_to_bit_inst|Add3~0_combout )))))

	.dataa(\bit_to_caseg_inst|cnt_1ms [0]),
	.datab(\num_to_bit_inst|Equal1~0_combout ),
	.datac(\num_to_bit_inst|num_01_shift [8]),
	.datad(\num_to_bit_inst|Add3~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[9]~2 .lut_mask = 16'hF1E0;
defparam \num_to_bit_inst|num_01_shift[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[9]~3 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[9]~3_combout  = (\num_to_bit_inst|num_01_shift[9]~1_combout  & (\num_to_bit_inst|num_01_shift[9]~2_combout  & ((!\num_to_bit_inst|Equal0~0_combout )))) # (!\num_to_bit_inst|num_01_shift[9]~1_combout  & 
// (((\num_to_bit_inst|num_01_shift [9]))))

	.dataa(\num_to_bit_inst|num_01_shift[9]~2_combout ),
	.datab(\num_to_bit_inst|num_01_shift[9]~1_combout ),
	.datac(\num_to_bit_inst|num_01_shift [9]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[9]~3 .lut_mask = 16'h30B8;
defparam \num_to_bit_inst|num_01_shift[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N23
dffeas \num_to_bit_inst|num_01_shift[9] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift[9]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[9] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[9]~0 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[9]~0_combout  = (!\num_to_bit_inst|num_01_shift [9] & (((!\num_to_bit_inst|num_01_shift [7] & !\num_to_bit_inst|num_01_shift [6])) # (!\num_to_bit_inst|num_01_shift [8])))

	.dataa(\num_to_bit_inst|num_01_shift [9]),
	.datab(\num_to_bit_inst|num_01_shift [7]),
	.datac(\num_to_bit_inst|num_01_shift [8]),
	.datad(\num_to_bit_inst|num_01_shift [6]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[9]~0 .lut_mask = 16'h0515;
defparam \num_to_bit_inst|num_01_shift[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N14
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[9]~1 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[9]~1_combout  = (\num_to_bit_inst|Equal0~0_combout ) # ((!\num_to_bit_inst|Equal1~0_combout  & ((\bit_to_caseg_inst|cnt_1ms [0]) # (!\num_to_bit_inst|num_01_shift[9]~0_combout ))))

	.dataa(\num_to_bit_inst|num_01_shift[9]~0_combout ),
	.datab(\bit_to_caseg_inst|cnt_1ms [0]),
	.datac(\num_to_bit_inst|Equal1~0_combout ),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[9]~1 .lut_mask = 16'hFF0D;
defparam \num_to_bit_inst|num_01_shift[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \num_to_bit_inst|num_01_shift[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift~15_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_01_shift[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[6] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift~8 (
// Equation(s):
// \num_to_bit_inst|num_01_shift~8_combout  = (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_01_shift [6] $ (((!\num_to_bit_inst|always2~0_combout  & !\num_to_bit_inst|num_01_shift [7])))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|num_01_shift [6]),
	.datac(\num_to_bit_inst|num_01_shift [7]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift~8 .lut_mask = 16'h00C9;
defparam \num_to_bit_inst|num_01_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \num_to_bit_inst|num_01_shift[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_01_shift[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[7] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N28
cycloneive_lcell_comb \num_to_bit_inst|bit_3[1]~1 (
// Equation(s):
// \num_to_bit_inst|bit_3[1]~1_combout  = !\num_to_bit_inst|num_01_shift [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\num_to_bit_inst|num_01_shift [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_3[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_3[1]~1 .lut_mask = 16'h0F0F;
defparam \num_to_bit_inst|bit_3[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N29
dffeas \num_to_bit_inst|bit_3[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_3[1]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_3[1] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N22
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift~14 (
// Equation(s):
// \num_to_bit_inst|num_01_shift~14_combout  = (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|always2~0_combout  & ((\num_to_bit_inst|num_01_shift [9]))) # (!\num_to_bit_inst|always2~0_combout  & (!\num_to_bit_inst|num_01_shift [10]))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\num_to_bit_inst|num_01_shift [10]),
	.datad(\num_to_bit_inst|num_01_shift [9]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift~14 .lut_mask = 16'h2301;
defparam \num_to_bit_inst|num_01_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N28
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[12]~12 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[12]~12_combout  = (\num_to_bit_inst|always2~0_combout  & (((\num_to_bit_inst|num_01_shift [11])))) # (!\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_01_shift [12] $ (((\num_to_bit_inst|num_01_shift [10]) # 
// (\num_to_bit_inst|num_01_shift [11])))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|num_01_shift [12]),
	.datac(\num_to_bit_inst|num_01_shift [10]),
	.datad(\num_to_bit_inst|num_01_shift [11]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[12]~12 .lut_mask = 16'hBB14;
defparam \num_to_bit_inst|num_01_shift[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N24
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[12]~13 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[12]~13_combout  = (\num_to_bit_inst|num_01_shift[13]~5_combout  & (\num_to_bit_inst|num_01_shift[12]~12_combout  & ((!\num_to_bit_inst|Equal0~0_combout )))) # (!\num_to_bit_inst|num_01_shift[13]~5_combout  & 
// (((\num_to_bit_inst|num_01_shift [12]))))

	.dataa(\num_to_bit_inst|num_01_shift[12]~12_combout ),
	.datab(\num_to_bit_inst|num_01_shift[13]~5_combout ),
	.datac(\num_to_bit_inst|num_01_shift [12]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[12]~13 .lut_mask = 16'h30B8;
defparam \num_to_bit_inst|num_01_shift[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \num_to_bit_inst|num_01_shift[12] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift[12]~13_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [12]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[12] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N18
cycloneive_lcell_comb \num_to_bit_inst|Add4~0 (
// Equation(s):
// \num_to_bit_inst|Add4~0_combout  = \num_to_bit_inst|num_01_shift [13] $ (((\num_to_bit_inst|num_01_shift [12] & ((\num_to_bit_inst|num_01_shift [10]) # (\num_to_bit_inst|num_01_shift [11])))))

	.dataa(\num_to_bit_inst|num_01_shift [13]),
	.datab(\num_to_bit_inst|num_01_shift [12]),
	.datac(\num_to_bit_inst|num_01_shift [10]),
	.datad(\num_to_bit_inst|num_01_shift [11]),
	.cin(gnd),
	.combout(\num_to_bit_inst|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|Add4~0 .lut_mask = 16'h666A;
defparam \num_to_bit_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N20
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[13]~6 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[13]~6_combout  = (\num_to_bit_inst|Equal1~0_combout  & (((\num_to_bit_inst|num_01_shift [12])))) # (!\num_to_bit_inst|Equal1~0_combout  & ((\bit_to_caseg_inst|cnt_1ms [0] & ((\num_to_bit_inst|num_01_shift [12]))) # 
// (!\bit_to_caseg_inst|cnt_1ms [0] & (\num_to_bit_inst|Add4~0_combout ))))

	.dataa(\num_to_bit_inst|Equal1~0_combout ),
	.datab(\num_to_bit_inst|Add4~0_combout ),
	.datac(\bit_to_caseg_inst|cnt_1ms [0]),
	.datad(\num_to_bit_inst|num_01_shift [12]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[13]~6 .lut_mask = 16'hFE04;
defparam \num_to_bit_inst|num_01_shift[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N12
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[13]~7 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[13]~7_combout  = (\num_to_bit_inst|num_01_shift[13]~5_combout  & (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|num_01_shift[13]~6_combout )))) # (!\num_to_bit_inst|num_01_shift[13]~5_combout  & 
// (((\num_to_bit_inst|num_01_shift [13]))))

	.dataa(\num_to_bit_inst|Equal0~0_combout ),
	.datab(\num_to_bit_inst|num_01_shift[13]~5_combout ),
	.datac(\num_to_bit_inst|num_01_shift [13]),
	.datad(\num_to_bit_inst|num_01_shift[13]~6_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[13]~7 .lut_mask = 16'h7430;
defparam \num_to_bit_inst|num_01_shift[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \num_to_bit_inst|num_01_shift[13] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift[13]~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [13]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[13] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N30
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[13]~4 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[13]~4_combout  = (!\num_to_bit_inst|num_01_shift [13] & (((!\num_to_bit_inst|num_01_shift [11] & !\num_to_bit_inst|num_01_shift [10])) # (!\num_to_bit_inst|num_01_shift [12])))

	.dataa(\num_to_bit_inst|num_01_shift [11]),
	.datab(\num_to_bit_inst|num_01_shift [12]),
	.datac(\num_to_bit_inst|num_01_shift [10]),
	.datad(\num_to_bit_inst|num_01_shift [13]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[13]~4 .lut_mask = 16'h0037;
defparam \num_to_bit_inst|num_01_shift[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N4
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift[13]~5 (
// Equation(s):
// \num_to_bit_inst|num_01_shift[13]~5_combout  = (\num_to_bit_inst|Equal0~0_combout ) # ((!\num_to_bit_inst|Equal1~0_combout  & ((\bit_to_caseg_inst|cnt_1ms [0]) # (!\num_to_bit_inst|num_01_shift[13]~4_combout ))))

	.dataa(\num_to_bit_inst|num_01_shift[13]~4_combout ),
	.datab(\bit_to_caseg_inst|cnt_1ms [0]),
	.datac(\num_to_bit_inst|Equal1~0_combout ),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[13]~5 .lut_mask = 16'hFF0D;
defparam \num_to_bit_inst|num_01_shift[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N23
dffeas \num_to_bit_inst|num_01_shift[10] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_01_shift[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[10] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N6
cycloneive_lcell_comb \num_to_bit_inst|num_01_shift~9 (
// Equation(s):
// \num_to_bit_inst|num_01_shift~9_combout  = (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_01_shift [10] $ (((!\num_to_bit_inst|always2~0_combout  & !\num_to_bit_inst|num_01_shift [11])))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|num_01_shift [10]),
	.datac(\num_to_bit_inst|num_01_shift [11]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_01_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift~9 .lut_mask = 16'h00C9;
defparam \num_to_bit_inst|num_01_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \num_to_bit_inst|num_01_shift[11] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_01_shift~9_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_01_shift[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_01_shift [11]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_01_shift[11] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_01_shift[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N12
cycloneive_lcell_comb \num_to_bit_inst|bit_4[1]~1 (
// Equation(s):
// \num_to_bit_inst|bit_4[1]~1_combout  = !\num_to_bit_inst|num_01_shift [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\num_to_bit_inst|num_01_shift [11]),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_4[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_4[1]~1 .lut_mask = 16'h00FF;
defparam \num_to_bit_inst|bit_4[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N13
dffeas \num_to_bit_inst|bit_4[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_4[1]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_4[1] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N14
cycloneive_lcell_comb \bit_to_caseg_inst|Mux2~0 (
// Equation(s):
// \bit_to_caseg_inst|Mux2~0_combout  = (\bit_to_caseg_inst|cnt_bit [0]) # (!\num_to_bit_inst|bit_4 [1])

	.dataa(\num_to_bit_inst|bit_4 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux2~0 .lut_mask = 16'hFF55;
defparam \bit_to_caseg_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N18
cycloneive_lcell_comb \bit_to_caseg_inst|seg_disp[1]~0 (
// Equation(s):
// \bit_to_caseg_inst|seg_disp[1]~0_combout  = (\bit_to_caseg_inst|cnt_bit [2] & ((!\bit_to_caseg_inst|cnt_bit [1]))) # (!\bit_to_caseg_inst|cnt_bit [2] & (\bit_to_caseg_inst|cnt_bit [0]))

	.dataa(\bit_to_caseg_inst|cnt_bit [2]),
	.datab(\bit_to_caseg_inst|cnt_bit [0]),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|cnt_bit [1]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|seg_disp[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|seg_disp[1]~0 .lut_mask = 16'h44EE;
defparam \bit_to_caseg_inst|seg_disp[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N0
cycloneive_lcell_comb \bit_to_caseg_inst|Mux2~1 (
// Equation(s):
// \bit_to_caseg_inst|Mux2~1_combout  = (\bit_to_caseg_inst|seg_disp[1]~1_combout  & (((\bit_to_caseg_inst|Mux2~0_combout  & \bit_to_caseg_inst|seg_disp[1]~0_combout )))) # (!\bit_to_caseg_inst|seg_disp[1]~1_combout  & 
// (((!\bit_to_caseg_inst|seg_disp[1]~0_combout )) # (!\num_to_bit_inst|bit_3 [1])))

	.dataa(\bit_to_caseg_inst|seg_disp[1]~1_combout ),
	.datab(\num_to_bit_inst|bit_3 [1]),
	.datac(\bit_to_caseg_inst|Mux2~0_combout ),
	.datad(\bit_to_caseg_inst|seg_disp[1]~0_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux2~1 .lut_mask = 16'hB155;
defparam \bit_to_caseg_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N2
cycloneive_lcell_comb \bit_to_caseg_inst|Mux2~2 (
// Equation(s):
// \bit_to_caseg_inst|Mux2~2_combout  = (\bit_to_caseg_inst|Decoder0~8_combout  & ((\bit_to_caseg_inst|Mux2~1_combout  & (!\num_to_bit_inst|bit_6 [1])) # (!\bit_to_caseg_inst|Mux2~1_combout  & ((!\num_to_bit_inst|bit_7 [1]))))) # 
// (!\bit_to_caseg_inst|Decoder0~8_combout  & (((\bit_to_caseg_inst|Mux2~1_combout ))))

	.dataa(\num_to_bit_inst|bit_6 [1]),
	.datab(\bit_to_caseg_inst|Decoder0~8_combout ),
	.datac(\num_to_bit_inst|bit_7 [1]),
	.datad(\bit_to_caseg_inst|Mux2~1_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux2~2 .lut_mask = 16'h770C;
defparam \bit_to_caseg_inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N8
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift~21 (
// Equation(s):
// \num_to_bit_inst|num_00_shift~21_combout  = (!\bit_to_caseg_inst|cnt_1ms [3] & (\time_cnt_inst|second [0] & (!\bit_to_caseg_inst|cnt_1ms [1] & !\bit_to_caseg_inst|cnt_1ms [2])))

	.dataa(\bit_to_caseg_inst|cnt_1ms [3]),
	.datab(\time_cnt_inst|second [0]),
	.datac(\bit_to_caseg_inst|cnt_1ms [1]),
	.datad(\bit_to_caseg_inst|cnt_1ms [2]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift~21_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift~21 .lut_mask = 16'h0004;
defparam \num_to_bit_inst|num_00_shift~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N9
dffeas \num_to_bit_inst|num_00_shift[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift~21_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[0] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N2
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift~20 (
// Equation(s):
// \num_to_bit_inst|num_00_shift~20_combout  = (\num_to_bit_inst|Equal0~0_combout  & (\time_cnt_inst|second [1])) # (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|num_00_shift [0])))

	.dataa(\time_cnt_inst|second [1]),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\num_to_bit_inst|num_00_shift [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift~20_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift~20 .lut_mask = 16'hB8B8;
defparam \num_to_bit_inst|num_00_shift~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y4_N3
dffeas \num_to_bit_inst|num_00_shift[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[1] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift~19 (
// Equation(s):
// \num_to_bit_inst|num_00_shift~19_combout  = (\num_to_bit_inst|Equal0~0_combout  & (\time_cnt_inst|second [2])) # (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|num_00_shift [1])))

	.dataa(gnd),
	.datab(\time_cnt_inst|second [2]),
	.datac(\num_to_bit_inst|num_00_shift [1]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift~19 .lut_mask = 16'hCCF0;
defparam \num_to_bit_inst|num_00_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N15
dffeas \num_to_bit_inst|num_00_shift[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift~19_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[2] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift~18 (
// Equation(s):
// \num_to_bit_inst|num_00_shift~18_combout  = (\num_to_bit_inst|Equal0~0_combout  & ((\time_cnt_inst|second [3]))) # (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_00_shift [2]))

	.dataa(\num_to_bit_inst|Equal0~0_combout ),
	.datab(\num_to_bit_inst|num_00_shift [2]),
	.datac(\time_cnt_inst|second [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift~18 .lut_mask = 16'hE4E4;
defparam \num_to_bit_inst|num_00_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \num_to_bit_inst|num_00_shift[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[3] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift~17 (
// Equation(s):
// \num_to_bit_inst|num_00_shift~17_combout  = (\num_to_bit_inst|Equal0~0_combout  & (\time_cnt_inst|second [4])) # (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|num_00_shift [3])))

	.dataa(\time_cnt_inst|second [4]),
	.datab(gnd),
	.datac(\num_to_bit_inst|num_00_shift [3]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift~17 .lut_mask = 16'hAAF0;
defparam \num_to_bit_inst|num_00_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas \num_to_bit_inst|num_00_shift[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift~17_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[4] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift~16 (
// Equation(s):
// \num_to_bit_inst|num_00_shift~16_combout  = (\num_to_bit_inst|Equal0~0_combout  & ((\time_cnt_inst|second [5]))) # (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_00_shift [4]))

	.dataa(gnd),
	.datab(\num_to_bit_inst|num_00_shift [4]),
	.datac(\time_cnt_inst|second [5]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift~16 .lut_mask = 16'hF0CC;
defparam \num_to_bit_inst|num_00_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N25
dffeas \num_to_bit_inst|num_00_shift[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_02_shift[4]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[5] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift~15 (
// Equation(s):
// \num_to_bit_inst|num_00_shift~15_combout  = (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_00_shift [5])) # (!\num_to_bit_inst|always2~0_combout  & ((!\num_to_bit_inst|num_00_shift [6])))))

	.dataa(\num_to_bit_inst|num_00_shift [5]),
	.datab(\num_to_bit_inst|always2~0_combout ),
	.datac(\num_to_bit_inst|num_00_shift [6]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift~15 .lut_mask = 16'h008B;
defparam \num_to_bit_inst|num_00_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[8]~12 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[8]~12_combout  = (\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_00_shift [7])) # (!\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_00_shift [8] $ (((\num_to_bit_inst|num_00_shift [7]) # 
// (\num_to_bit_inst|num_00_shift [6])))))

	.dataa(\num_to_bit_inst|num_00_shift [7]),
	.datab(\num_to_bit_inst|num_00_shift [6]),
	.datac(\num_to_bit_inst|always2~0_combout ),
	.datad(\num_to_bit_inst|num_00_shift [8]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[8]~12 .lut_mask = 16'hA1AE;
defparam \num_to_bit_inst|num_00_shift[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[8]~13 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[8]~13_combout  = (\num_to_bit_inst|num_00_shift[8]~1_combout  & (\num_to_bit_inst|num_00_shift[8]~12_combout  & (!\num_to_bit_inst|Equal0~0_combout ))) # (!\num_to_bit_inst|num_00_shift[8]~1_combout  & 
// (((\num_to_bit_inst|num_00_shift [8]))))

	.dataa(\num_to_bit_inst|num_00_shift[8]~12_combout ),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\num_to_bit_inst|num_00_shift [8]),
	.datad(\num_to_bit_inst|num_00_shift[8]~1_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[8]~13 .lut_mask = 16'h22F0;
defparam \num_to_bit_inst|num_00_shift[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N21
dffeas \num_to_bit_inst|num_00_shift[8] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift[8]~13_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[8] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[8]~0 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[8]~0_combout  = (!\num_to_bit_inst|num_00_shift [9] & (((!\num_to_bit_inst|num_00_shift [7] & !\num_to_bit_inst|num_00_shift [6])) # (!\num_to_bit_inst|num_00_shift [8])))

	.dataa(\num_to_bit_inst|num_00_shift [7]),
	.datab(\num_to_bit_inst|num_00_shift [9]),
	.datac(\num_to_bit_inst|num_00_shift [6]),
	.datad(\num_to_bit_inst|num_00_shift [8]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[8]~0 .lut_mask = 16'h0133;
defparam \num_to_bit_inst|num_00_shift[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[8]~1 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[8]~1_combout  = (\num_to_bit_inst|Equal0~0_combout ) # ((!\num_to_bit_inst|Equal1~0_combout  & ((\bit_to_caseg_inst|cnt_1ms [0]) # (!\num_to_bit_inst|num_00_shift[8]~0_combout ))))

	.dataa(\num_to_bit_inst|Equal1~0_combout ),
	.datab(\num_to_bit_inst|num_00_shift[8]~0_combout ),
	.datac(\bit_to_caseg_inst|cnt_1ms [0]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[8]~1 .lut_mask = 16'hFF51;
defparam \num_to_bit_inst|num_00_shift[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N11
dffeas \num_to_bit_inst|num_00_shift[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift~15_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_00_shift[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[6] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift~8 (
// Equation(s):
// \num_to_bit_inst|num_00_shift~8_combout  = (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_00_shift [6] $ (((!\num_to_bit_inst|always2~0_combout  & !\num_to_bit_inst|num_00_shift [7])))))

	.dataa(\num_to_bit_inst|num_00_shift [6]),
	.datab(\num_to_bit_inst|always2~0_combout ),
	.datac(\num_to_bit_inst|num_00_shift [7]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift~8 .lut_mask = 16'h00A9;
defparam \num_to_bit_inst|num_00_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N5
dffeas \num_to_bit_inst|num_00_shift[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_00_shift[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[7] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \num_to_bit_inst|Add5~0 (
// Equation(s):
// \num_to_bit_inst|Add5~0_combout  = \num_to_bit_inst|num_00_shift [9] $ (((\num_to_bit_inst|num_00_shift [8] & ((\num_to_bit_inst|num_00_shift [7]) # (\num_to_bit_inst|num_00_shift [6])))))

	.dataa(\num_to_bit_inst|num_00_shift [7]),
	.datab(\num_to_bit_inst|num_00_shift [8]),
	.datac(\num_to_bit_inst|num_00_shift [6]),
	.datad(\num_to_bit_inst|num_00_shift [9]),
	.cin(gnd),
	.combout(\num_to_bit_inst|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|Add5~0 .lut_mask = 16'h37C8;
defparam \num_to_bit_inst|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[9]~2 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[9]~2_combout  = (\bit_to_caseg_inst|cnt_1ms [0] & (((\num_to_bit_inst|num_00_shift [8])))) # (!\bit_to_caseg_inst|cnt_1ms [0] & ((\num_to_bit_inst|Equal1~0_combout  & ((\num_to_bit_inst|num_00_shift [8]))) # 
// (!\num_to_bit_inst|Equal1~0_combout  & (\num_to_bit_inst|Add5~0_combout ))))

	.dataa(\num_to_bit_inst|Add5~0_combout ),
	.datab(\num_to_bit_inst|num_00_shift [8]),
	.datac(\bit_to_caseg_inst|cnt_1ms [0]),
	.datad(\num_to_bit_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[9]~2 .lut_mask = 16'hCCCA;
defparam \num_to_bit_inst|num_00_shift[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[9]~3 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[9]~3_combout  = (\num_to_bit_inst|num_00_shift[8]~1_combout  & (\num_to_bit_inst|num_00_shift[9]~2_combout  & (!\num_to_bit_inst|Equal0~0_combout ))) # (!\num_to_bit_inst|num_00_shift[8]~1_combout  & 
// (((\num_to_bit_inst|num_00_shift [9]))))

	.dataa(\num_to_bit_inst|num_00_shift[9]~2_combout ),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\num_to_bit_inst|num_00_shift [9]),
	.datad(\num_to_bit_inst|num_00_shift[8]~1_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[9]~3 .lut_mask = 16'h22F0;
defparam \num_to_bit_inst|num_00_shift[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N25
dffeas \num_to_bit_inst|num_00_shift[9] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift[9]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[9] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift~14 (
// Equation(s):
// \num_to_bit_inst|num_00_shift~14_combout  = (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|always2~0_combout  & ((\num_to_bit_inst|num_00_shift [9]))) # (!\num_to_bit_inst|always2~0_combout  & (!\num_to_bit_inst|num_00_shift [10]))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\num_to_bit_inst|num_00_shift [10]),
	.datad(\num_to_bit_inst|num_00_shift [9]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift~14 .lut_mask = 16'h2301;
defparam \num_to_bit_inst|num_00_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[12]~10 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[12]~10_combout  = (\num_to_bit_inst|always2~0_combout  & (((\num_to_bit_inst|num_00_shift [11])))) # (!\num_to_bit_inst|always2~0_combout  & (\num_to_bit_inst|num_00_shift [12] $ (((\num_to_bit_inst|num_00_shift [11]) # 
// (\num_to_bit_inst|num_00_shift [10])))))

	.dataa(\num_to_bit_inst|num_00_shift [12]),
	.datab(\num_to_bit_inst|num_00_shift [11]),
	.datac(\num_to_bit_inst|always2~0_combout ),
	.datad(\num_to_bit_inst|num_00_shift [10]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[12]~10 .lut_mask = 16'hC5C6;
defparam \num_to_bit_inst|num_00_shift[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[12]~11 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[12]~11_combout  = (\num_to_bit_inst|num_00_shift[13]~5_combout  & (!\num_to_bit_inst|Equal0~0_combout  & ((\num_to_bit_inst|num_00_shift[12]~10_combout )))) # (!\num_to_bit_inst|num_00_shift[13]~5_combout  & 
// (((\num_to_bit_inst|num_00_shift [12]))))

	.dataa(\num_to_bit_inst|Equal0~0_combout ),
	.datab(\num_to_bit_inst|num_00_shift[13]~5_combout ),
	.datac(\num_to_bit_inst|num_00_shift [12]),
	.datad(\num_to_bit_inst|num_00_shift[12]~10_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[12]~11 .lut_mask = 16'h7430;
defparam \num_to_bit_inst|num_00_shift[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \num_to_bit_inst|num_00_shift[12] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift[12]~11_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [12]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[12] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \num_to_bit_inst|Add6~0 (
// Equation(s):
// \num_to_bit_inst|Add6~0_combout  = \num_to_bit_inst|num_00_shift [13] $ (((\num_to_bit_inst|num_00_shift [12] & ((\num_to_bit_inst|num_00_shift [11]) # (\num_to_bit_inst|num_00_shift [10])))))

	.dataa(\num_to_bit_inst|num_00_shift [12]),
	.datab(\num_to_bit_inst|num_00_shift [13]),
	.datac(\num_to_bit_inst|num_00_shift [11]),
	.datad(\num_to_bit_inst|num_00_shift [10]),
	.cin(gnd),
	.combout(\num_to_bit_inst|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|Add6~0 .lut_mask = 16'h666C;
defparam \num_to_bit_inst|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[13]~6 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[13]~6_combout  = (\bit_to_caseg_inst|cnt_1ms [0] & (\num_to_bit_inst|num_00_shift [12])) # (!\bit_to_caseg_inst|cnt_1ms [0] & ((\num_to_bit_inst|Equal1~0_combout  & (\num_to_bit_inst|num_00_shift [12])) # 
// (!\num_to_bit_inst|Equal1~0_combout  & ((\num_to_bit_inst|Add6~0_combout )))))

	.dataa(\num_to_bit_inst|num_00_shift [12]),
	.datab(\num_to_bit_inst|Add6~0_combout ),
	.datac(\bit_to_caseg_inst|cnt_1ms [0]),
	.datad(\num_to_bit_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[13]~6 .lut_mask = 16'hAAAC;
defparam \num_to_bit_inst|num_00_shift[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[13]~7 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[13]~7_combout  = (\num_to_bit_inst|num_00_shift[13]~5_combout  & (\num_to_bit_inst|num_00_shift[13]~6_combout  & ((!\num_to_bit_inst|Equal0~0_combout )))) # (!\num_to_bit_inst|num_00_shift[13]~5_combout  & 
// (((\num_to_bit_inst|num_00_shift [13]))))

	.dataa(\num_to_bit_inst|num_00_shift[13]~6_combout ),
	.datab(\num_to_bit_inst|num_00_shift[13]~5_combout ),
	.datac(\num_to_bit_inst|num_00_shift [13]),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[13]~7 .lut_mask = 16'h30B8;
defparam \num_to_bit_inst|num_00_shift[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N3
dffeas \num_to_bit_inst|num_00_shift[13] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift[13]~7_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [13]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[13] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[13]~4 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[13]~4_combout  = (!\num_to_bit_inst|num_00_shift [13] & (((!\num_to_bit_inst|num_00_shift [11] & !\num_to_bit_inst|num_00_shift [10])) # (!\num_to_bit_inst|num_00_shift [12])))

	.dataa(\num_to_bit_inst|num_00_shift [12]),
	.datab(\num_to_bit_inst|num_00_shift [13]),
	.datac(\num_to_bit_inst|num_00_shift [11]),
	.datad(\num_to_bit_inst|num_00_shift [10]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[13]~4 .lut_mask = 16'h1113;
defparam \num_to_bit_inst|num_00_shift[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift[13]~5 (
// Equation(s):
// \num_to_bit_inst|num_00_shift[13]~5_combout  = (\num_to_bit_inst|Equal0~0_combout ) # ((!\num_to_bit_inst|Equal1~0_combout  & ((\bit_to_caseg_inst|cnt_1ms [0]) # (!\num_to_bit_inst|num_00_shift[13]~4_combout ))))

	.dataa(\bit_to_caseg_inst|cnt_1ms [0]),
	.datab(\num_to_bit_inst|num_00_shift[13]~4_combout ),
	.datac(\num_to_bit_inst|Equal1~0_combout ),
	.datad(\num_to_bit_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift[13]~5_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[13]~5 .lut_mask = 16'hFF0B;
defparam \num_to_bit_inst|num_00_shift[13]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \num_to_bit_inst|num_00_shift[10] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_00_shift[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[10] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \num_to_bit_inst|num_00_shift~9 (
// Equation(s):
// \num_to_bit_inst|num_00_shift~9_combout  = (!\num_to_bit_inst|Equal0~0_combout  & (\num_to_bit_inst|num_00_shift [10] $ (((!\num_to_bit_inst|always2~0_combout  & !\num_to_bit_inst|num_00_shift [11])))))

	.dataa(\num_to_bit_inst|always2~0_combout ),
	.datab(\num_to_bit_inst|Equal0~0_combout ),
	.datac(\num_to_bit_inst|num_00_shift [11]),
	.datad(\num_to_bit_inst|num_00_shift [10]),
	.cin(gnd),
	.combout(\num_to_bit_inst|num_00_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift~9 .lut_mask = 16'h3201;
defparam \num_to_bit_inst|num_00_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N9
dffeas \num_to_bit_inst|num_00_shift[11] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|num_00_shift~9_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|num_00_shift[13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|num_00_shift [11]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|num_00_shift[11] .is_wysiwyg = "true";
defparam \num_to_bit_inst|num_00_shift[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N22
cycloneive_lcell_comb \num_to_bit_inst|bit_1[1]~1 (
// Equation(s):
// \num_to_bit_inst|bit_1[1]~1_combout  = !\num_to_bit_inst|num_00_shift [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\num_to_bit_inst|num_00_shift [11]),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_1[1]~1 .lut_mask = 16'h00FF;
defparam \num_to_bit_inst|bit_1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \num_to_bit_inst|bit_1[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_1[1]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_1[1] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \num_to_bit_inst|bit_0[1]~1 (
// Equation(s):
// \num_to_bit_inst|bit_0[1]~1_combout  = !\num_to_bit_inst|num_00_shift [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\num_to_bit_inst|num_00_shift [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_0[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_0[1]~1 .lut_mask = 16'h0F0F;
defparam \num_to_bit_inst|bit_0[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \num_to_bit_inst|bit_0[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_0[1]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_0[1] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N28
cycloneive_lcell_comb \bit_to_caseg_inst|Mux2~3 (
// Equation(s):
// \bit_to_caseg_inst|Mux2~3_combout  = (\bit_to_caseg_inst|cnt_bit [0] & (!\num_to_bit_inst|bit_1 [1])) # (!\bit_to_caseg_inst|cnt_bit [0] & ((!\num_to_bit_inst|bit_0 [1])))

	.dataa(\bit_to_caseg_inst|cnt_bit [0]),
	.datab(gnd),
	.datac(\num_to_bit_inst|bit_1 [1]),
	.datad(\num_to_bit_inst|bit_0 [1]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux2~3 .lut_mask = 16'h0A5F;
defparam \bit_to_caseg_inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N12
cycloneive_lcell_comb \bit_to_caseg_inst|Mux2~4 (
// Equation(s):
// \bit_to_caseg_inst|Mux2~4_combout  = (\bit_to_caseg_inst|cnt_bit [2] & (\bit_to_caseg_inst|Mux2~2_combout )) # (!\bit_to_caseg_inst|cnt_bit [2] & ((\bit_to_caseg_inst|cnt_bit [1] & (\bit_to_caseg_inst|Mux2~2_combout )) # (!\bit_to_caseg_inst|cnt_bit [1] & 
// ((\bit_to_caseg_inst|Mux2~3_combout )))))

	.dataa(\bit_to_caseg_inst|Mux2~2_combout ),
	.datab(\bit_to_caseg_inst|cnt_bit [2]),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux2~4 .lut_mask = 16'hABA8;
defparam \bit_to_caseg_inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N13
dffeas \bit_to_caseg_inst|seg_disp[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg_disp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg_disp[1] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg_disp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N30
cycloneive_lcell_comb \num_to_bit_inst|bit_1[3]~0 (
// Equation(s):
// \num_to_bit_inst|bit_1[3]~0_combout  = !\num_to_bit_inst|num_00_shift [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\num_to_bit_inst|num_00_shift [13]),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_1[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_1[3]~0 .lut_mask = 16'h00FF;
defparam \num_to_bit_inst|bit_1[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N31
dffeas \num_to_bit_inst|bit_1[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_1[3]~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_1[3] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N0
cycloneive_lcell_comb \num_to_bit_inst|bit_0[3]~0 (
// Equation(s):
// \num_to_bit_inst|bit_0[3]~0_combout  = !\num_to_bit_inst|num_00_shift [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\num_to_bit_inst|num_00_shift [9]),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_0[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_0[3]~0 .lut_mask = 16'h00FF;
defparam \num_to_bit_inst|bit_0[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N1
dffeas \num_to_bit_inst|bit_0[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_0[3]~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_0[3] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N28
cycloneive_lcell_comb \bit_to_caseg_inst|Mux0~3 (
// Equation(s):
// \bit_to_caseg_inst|Mux0~3_combout  = (\bit_to_caseg_inst|cnt_bit [0] & (!\num_to_bit_inst|bit_1 [3])) # (!\bit_to_caseg_inst|cnt_bit [0] & ((!\num_to_bit_inst|bit_0 [3])))

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|cnt_bit [0]),
	.datac(\num_to_bit_inst|bit_1 [3]),
	.datad(\num_to_bit_inst|bit_0 [3]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux0~3 .lut_mask = 16'h0C3F;
defparam \bit_to_caseg_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N14
cycloneive_lcell_comb \num_to_bit_inst|bit_7[3]~0 (
// Equation(s):
// \num_to_bit_inst|bit_7[3]~0_combout  = !\num_to_bit_inst|num_02_shift [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\num_to_bit_inst|num_02_shift [13]),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_7[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_7[3]~0 .lut_mask = 16'h00FF;
defparam \num_to_bit_inst|bit_7[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N21
dffeas \num_to_bit_inst|bit_7[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\num_to_bit_inst|bit_7[3]~0_combout ),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_7[3] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_7[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N16
cycloneive_lcell_comb \num_to_bit_inst|bit_6[3]~0 (
// Equation(s):
// \num_to_bit_inst|bit_6[3]~0_combout  = !\num_to_bit_inst|num_02_shift [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\num_to_bit_inst|num_02_shift [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_6[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_6[3]~0 .lut_mask = 16'h0F0F;
defparam \num_to_bit_inst|bit_6[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N17
dffeas \num_to_bit_inst|bit_6[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_6[3]~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_6[3] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_6[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N14
cycloneive_lcell_comb \num_to_bit_inst|bit_3[3]~0 (
// Equation(s):
// \num_to_bit_inst|bit_3[3]~0_combout  = !\num_to_bit_inst|num_01_shift [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\num_to_bit_inst|num_01_shift [9]),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_3[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_3[3]~0 .lut_mask = 16'h00FF;
defparam \num_to_bit_inst|bit_3[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N15
dffeas \num_to_bit_inst|bit_3[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_3[3]~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_3[3] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N26
cycloneive_lcell_comb \num_to_bit_inst|bit_4[3]~0 (
// Equation(s):
// \num_to_bit_inst|bit_4[3]~0_combout  = !\num_to_bit_inst|num_01_shift [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\num_to_bit_inst|num_01_shift [13]),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_4[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_4[3]~0 .lut_mask = 16'h00FF;
defparam \num_to_bit_inst|bit_4[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N7
dffeas \num_to_bit_inst|bit_4[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\num_to_bit_inst|bit_4[3]~0_combout ),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_4[3] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N4
cycloneive_lcell_comb \bit_to_caseg_inst|Mux0~0 (
// Equation(s):
// \bit_to_caseg_inst|Mux0~0_combout  = (\bit_to_caseg_inst|cnt_bit [0]) # (!\num_to_bit_inst|bit_4 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\num_to_bit_inst|bit_4 [3]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux0~0 .lut_mask = 16'hFF0F;
defparam \bit_to_caseg_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N24
cycloneive_lcell_comb \bit_to_caseg_inst|Mux0~1 (
// Equation(s):
// \bit_to_caseg_inst|Mux0~1_combout  = (\bit_to_caseg_inst|seg_disp[1]~0_combout  & ((\bit_to_caseg_inst|seg_disp[1]~1_combout  & ((\bit_to_caseg_inst|Mux0~0_combout ))) # (!\bit_to_caseg_inst|seg_disp[1]~1_combout  & (!\num_to_bit_inst|bit_3 [3])))) # 
// (!\bit_to_caseg_inst|seg_disp[1]~0_combout  & (((!\bit_to_caseg_inst|seg_disp[1]~1_combout ))))

	.dataa(\num_to_bit_inst|bit_3 [3]),
	.datab(\bit_to_caseg_inst|seg_disp[1]~0_combout ),
	.datac(\bit_to_caseg_inst|Mux0~0_combout ),
	.datad(\bit_to_caseg_inst|seg_disp[1]~1_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux0~1 .lut_mask = 16'hC077;
defparam \bit_to_caseg_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N22
cycloneive_lcell_comb \bit_to_caseg_inst|Mux0~2 (
// Equation(s):
// \bit_to_caseg_inst|Mux0~2_combout  = (\bit_to_caseg_inst|Decoder0~8_combout  & ((\bit_to_caseg_inst|Mux0~1_combout  & ((!\num_to_bit_inst|bit_6 [3]))) # (!\bit_to_caseg_inst|Mux0~1_combout  & (!\num_to_bit_inst|bit_7 [3])))) # 
// (!\bit_to_caseg_inst|Decoder0~8_combout  & (((\bit_to_caseg_inst|Mux0~1_combout ))))

	.dataa(\num_to_bit_inst|bit_7 [3]),
	.datab(\bit_to_caseg_inst|Decoder0~8_combout ),
	.datac(\num_to_bit_inst|bit_6 [3]),
	.datad(\bit_to_caseg_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux0~2 .lut_mask = 16'h3F44;
defparam \bit_to_caseg_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N12
cycloneive_lcell_comb \bit_to_caseg_inst|Mux0~4 (
// Equation(s):
// \bit_to_caseg_inst|Mux0~4_combout  = (\bit_to_caseg_inst|cnt_bit [2] & (((\bit_to_caseg_inst|Mux0~2_combout )))) # (!\bit_to_caseg_inst|cnt_bit [2] & ((\bit_to_caseg_inst|cnt_bit [1] & ((\bit_to_caseg_inst|Mux0~2_combout ))) # (!\bit_to_caseg_inst|cnt_bit 
// [1] & (\bit_to_caseg_inst|Mux0~3_combout ))))

	.dataa(\bit_to_caseg_inst|cnt_bit [2]),
	.datab(\bit_to_caseg_inst|Mux0~3_combout ),
	.datac(\bit_to_caseg_inst|Mux0~2_combout ),
	.datad(\bit_to_caseg_inst|cnt_bit [1]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux0~4 .lut_mask = 16'hF0E4;
defparam \bit_to_caseg_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N13
dffeas \bit_to_caseg_inst|seg_disp[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg_disp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg_disp[3] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg_disp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y3_N22
cycloneive_lcell_comb \num_to_bit_inst|bit_6[0]~feeder (
// Equation(s):
// \num_to_bit_inst|bit_6[0]~feeder_combout  = \num_to_bit_inst|num_02_shift [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\num_to_bit_inst|num_02_shift [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_6[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_6[0]~feeder .lut_mask = 16'hF0F0;
defparam \num_to_bit_inst|bit_6[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y3_N23
dffeas \num_to_bit_inst|bit_6[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_6[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_6[0] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_6[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N31
dffeas \num_to_bit_inst|bit_7[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\num_to_bit_inst|num_02_shift [10]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_7[0] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_7[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N15
dffeas \num_to_bit_inst|bit_4[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\num_to_bit_inst|num_01_shift [10]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_4[0] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N18
cycloneive_lcell_comb \num_to_bit_inst|bit_5[0]~feeder (
// Equation(s):
// \num_to_bit_inst|bit_5[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_5[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_5[0]~feeder .lut_mask = 16'hFFFF;
defparam \num_to_bit_inst|bit_5[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N19
dffeas \num_to_bit_inst|bit_5[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_5[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_5[0] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N4
cycloneive_lcell_comb \bit_to_caseg_inst|Mux3~0 (
// Equation(s):
// \bit_to_caseg_inst|Mux3~0_combout  = (\bit_to_caseg_inst|cnt_bit [1] & (((\bit_to_caseg_inst|cnt_bit [0])))) # (!\bit_to_caseg_inst|cnt_bit [1] & ((\bit_to_caseg_inst|cnt_bit [0] & ((\num_to_bit_inst|bit_5 [0]))) # (!\bit_to_caseg_inst|cnt_bit [0] & 
// (\num_to_bit_inst|bit_4 [0]))))

	.dataa(\num_to_bit_inst|bit_4 [0]),
	.datab(\num_to_bit_inst|bit_5 [0]),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux3~0 .lut_mask = 16'hFC0A;
defparam \bit_to_caseg_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N30
cycloneive_lcell_comb \bit_to_caseg_inst|Mux3~1 (
// Equation(s):
// \bit_to_caseg_inst|Mux3~1_combout  = (\bit_to_caseg_inst|cnt_bit [1] & ((\bit_to_caseg_inst|Mux3~0_combout  & ((\num_to_bit_inst|bit_7 [0]))) # (!\bit_to_caseg_inst|Mux3~0_combout  & (\num_to_bit_inst|bit_6 [0])))) # (!\bit_to_caseg_inst|cnt_bit [1] & 
// (((\bit_to_caseg_inst|Mux3~0_combout ))))

	.dataa(\bit_to_caseg_inst|cnt_bit [1]),
	.datab(\num_to_bit_inst|bit_6 [0]),
	.datac(\num_to_bit_inst|bit_7 [0]),
	.datad(\bit_to_caseg_inst|Mux3~0_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux3~1 .lut_mask = 16'hF588;
defparam \bit_to_caseg_inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneive_lcell_comb \num_to_bit_inst|bit_0[0]~feeder (
// Equation(s):
// \num_to_bit_inst|bit_0[0]~feeder_combout  = \num_to_bit_inst|num_00_shift [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\num_to_bit_inst|num_00_shift [6]),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_0[0]~feeder .lut_mask = 16'hFF00;
defparam \num_to_bit_inst|bit_0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N31
dffeas \num_to_bit_inst|bit_0[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_0[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_0[0] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N7
dffeas \num_to_bit_inst|bit_1[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\num_to_bit_inst|num_00_shift [10]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_1[0] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N6
cycloneive_lcell_comb \bit_to_caseg_inst|Mux3~2 (
// Equation(s):
// \bit_to_caseg_inst|Mux3~2_combout  = (\bit_to_caseg_inst|cnt_bit [1] & (((\bit_to_caseg_inst|cnt_bit [0])))) # (!\bit_to_caseg_inst|cnt_bit [1] & ((\bit_to_caseg_inst|cnt_bit [0] & ((\num_to_bit_inst|bit_1 [0]))) # (!\bit_to_caseg_inst|cnt_bit [0] & 
// (\num_to_bit_inst|bit_0 [0]))))

	.dataa(\num_to_bit_inst|bit_0 [0]),
	.datab(\bit_to_caseg_inst|cnt_bit [1]),
	.datac(\num_to_bit_inst|bit_1 [0]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux3~2 .lut_mask = 16'hFC22;
defparam \bit_to_caseg_inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N29
dffeas \num_to_bit_inst|bit_3[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\num_to_bit_inst|num_01_shift [6]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_3[0] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N28
cycloneive_lcell_comb \bit_to_caseg_inst|Mux3~3 (
// Equation(s):
// \bit_to_caseg_inst|Mux3~3_combout  = (\bit_to_caseg_inst|Mux3~2_combout  & (((\num_to_bit_inst|bit_3 [0])) # (!\bit_to_caseg_inst|cnt_bit [1]))) # (!\bit_to_caseg_inst|Mux3~2_combout  & (\bit_to_caseg_inst|cnt_bit [1] & ((\num_to_bit_inst|bit_5 [0]))))

	.dataa(\bit_to_caseg_inst|Mux3~2_combout ),
	.datab(\bit_to_caseg_inst|cnt_bit [1]),
	.datac(\num_to_bit_inst|bit_3 [0]),
	.datad(\num_to_bit_inst|bit_5 [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux3~3 .lut_mask = 16'hE6A2;
defparam \bit_to_caseg_inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N10
cycloneive_lcell_comb \bit_to_caseg_inst|Mux3~4 (
// Equation(s):
// \bit_to_caseg_inst|Mux3~4_combout  = (\bit_to_caseg_inst|cnt_bit [2] & (\bit_to_caseg_inst|Mux3~1_combout )) # (!\bit_to_caseg_inst|cnt_bit [2] & ((\bit_to_caseg_inst|Mux3~3_combout )))

	.dataa(\bit_to_caseg_inst|cnt_bit [2]),
	.datab(gnd),
	.datac(\bit_to_caseg_inst|Mux3~1_combout ),
	.datad(\bit_to_caseg_inst|Mux3~3_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux3~4 .lut_mask = 16'hF5A0;
defparam \bit_to_caseg_inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N11
dffeas \bit_to_caseg_inst|seg_disp[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg_disp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg_disp[0] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg_disp[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N9
dffeas \num_to_bit_inst|bit_0[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\num_to_bit_inst|num_00_shift [8]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_0[2] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneive_lcell_comb \num_to_bit_inst|bit_1[2]~feeder (
// Equation(s):
// \num_to_bit_inst|bit_1[2]~feeder_combout  = \num_to_bit_inst|num_00_shift [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\num_to_bit_inst|num_00_shift [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\num_to_bit_inst|bit_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \num_to_bit_inst|bit_1[2]~feeder .lut_mask = 16'hF0F0;
defparam \num_to_bit_inst|bit_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \num_to_bit_inst|bit_1[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\num_to_bit_inst|bit_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_1[2] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneive_lcell_comb \bit_to_caseg_inst|Mux1~3 (
// Equation(s):
// \bit_to_caseg_inst|Mux1~3_combout  = (\bit_to_caseg_inst|cnt_bit [0] & ((\num_to_bit_inst|bit_1 [2]))) # (!\bit_to_caseg_inst|cnt_bit [0] & (\num_to_bit_inst|bit_0 [2]))

	.dataa(\bit_to_caseg_inst|cnt_bit [0]),
	.datab(gnd),
	.datac(\num_to_bit_inst|bit_0 [2]),
	.datad(\num_to_bit_inst|bit_1 [2]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux1~3 .lut_mask = 16'hFA50;
defparam \bit_to_caseg_inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N17
dffeas \num_to_bit_inst|bit_4[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\num_to_bit_inst|num_01_shift [12]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_4[2] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N16
cycloneive_lcell_comb \bit_to_caseg_inst|Mux1~0 (
// Equation(s):
// \bit_to_caseg_inst|Mux1~0_combout  = (\num_to_bit_inst|bit_4 [2] & !\bit_to_caseg_inst|cnt_bit [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\num_to_bit_inst|bit_4 [2]),
	.datad(\bit_to_caseg_inst|cnt_bit [0]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux1~0 .lut_mask = 16'h00F0;
defparam \bit_to_caseg_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N27
dffeas \num_to_bit_inst|bit_3[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\num_to_bit_inst|num_01_shift [8]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_3[2] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N26
cycloneive_lcell_comb \bit_to_caseg_inst|Mux1~1 (
// Equation(s):
// \bit_to_caseg_inst|Mux1~1_combout  = (\bit_to_caseg_inst|seg_disp[1]~1_combout  & ((\bit_to_caseg_inst|Mux1~0_combout ) # ((!\bit_to_caseg_inst|seg_disp[1]~0_combout )))) # (!\bit_to_caseg_inst|seg_disp[1]~1_combout  & (((\num_to_bit_inst|bit_3 [2] & 
// \bit_to_caseg_inst|seg_disp[1]~0_combout ))))

	.dataa(\bit_to_caseg_inst|seg_disp[1]~1_combout ),
	.datab(\bit_to_caseg_inst|Mux1~0_combout ),
	.datac(\num_to_bit_inst|bit_3 [2]),
	.datad(\bit_to_caseg_inst|seg_disp[1]~0_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux1~1 .lut_mask = 16'hD8AA;
defparam \bit_to_caseg_inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y3_N19
dffeas \num_to_bit_inst|bit_7[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\num_to_bit_inst|num_02_shift [12]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_7[2] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_7[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N9
dffeas \num_to_bit_inst|bit_6[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\num_to_bit_inst|num_02_shift [8]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\num_to_bit_inst|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\num_to_bit_inst|bit_6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \num_to_bit_inst|bit_6[2] .is_wysiwyg = "true";
defparam \num_to_bit_inst|bit_6[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y3_N8
cycloneive_lcell_comb \bit_to_caseg_inst|Mux1~2 (
// Equation(s):
// \bit_to_caseg_inst|Mux1~2_combout  = (\bit_to_caseg_inst|Mux1~1_combout  & ((\num_to_bit_inst|bit_7 [2]) # ((!\bit_to_caseg_inst|Decoder0~8_combout )))) # (!\bit_to_caseg_inst|Mux1~1_combout  & (((\num_to_bit_inst|bit_6 [2] & 
// \bit_to_caseg_inst|Decoder0~8_combout ))))

	.dataa(\bit_to_caseg_inst|Mux1~1_combout ),
	.datab(\num_to_bit_inst|bit_7 [2]),
	.datac(\num_to_bit_inst|bit_6 [2]),
	.datad(\bit_to_caseg_inst|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux1~2 .lut_mask = 16'hD8AA;
defparam \bit_to_caseg_inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y3_N22
cycloneive_lcell_comb \bit_to_caseg_inst|Mux1~4 (
// Equation(s):
// \bit_to_caseg_inst|Mux1~4_combout  = (\bit_to_caseg_inst|cnt_bit [2] & (((\bit_to_caseg_inst|Mux1~2_combout )))) # (!\bit_to_caseg_inst|cnt_bit [2] & ((\bit_to_caseg_inst|cnt_bit [1] & ((\bit_to_caseg_inst|Mux1~2_combout ))) # (!\bit_to_caseg_inst|cnt_bit 
// [1] & (\bit_to_caseg_inst|Mux1~3_combout ))))

	.dataa(\bit_to_caseg_inst|Mux1~3_combout ),
	.datab(\bit_to_caseg_inst|cnt_bit [2]),
	.datac(\bit_to_caseg_inst|cnt_bit [1]),
	.datad(\bit_to_caseg_inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux1~4 .lut_mask = 16'hFE02;
defparam \bit_to_caseg_inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y3_N23
dffeas \bit_to_caseg_inst|seg_disp[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Mux1~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|signal_1ms~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg_disp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg_disp[2] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg_disp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N22
cycloneive_lcell_comb \bit_to_caseg_inst|Mux10~0 (
// Equation(s):
// \bit_to_caseg_inst|Mux10~0_combout  = (\bit_to_caseg_inst|seg_disp [1] & (\bit_to_caseg_inst|seg_disp [3])) # (!\bit_to_caseg_inst|seg_disp [1] & (!\bit_to_caseg_inst|seg_disp [3] & (\bit_to_caseg_inst|seg_disp [0] $ (\bit_to_caseg_inst|seg_disp [2]))))

	.dataa(\bit_to_caseg_inst|seg_disp [1]),
	.datab(\bit_to_caseg_inst|seg_disp [3]),
	.datac(\bit_to_caseg_inst|seg_disp [0]),
	.datad(\bit_to_caseg_inst|seg_disp [2]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux10~0 .lut_mask = 16'h8998;
defparam \bit_to_caseg_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N12
cycloneive_lcell_comb \bit_to_caseg_inst|seg[1]~3 (
// Equation(s):
// \bit_to_caseg_inst|seg[1]~3_combout  = (!\bit_to_caseg_inst|seg_disp [2]) # (!\bit_to_caseg_inst|seg_disp [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bit_to_caseg_inst|seg_disp [3]),
	.datad(\bit_to_caseg_inst|seg_disp [2]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|seg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[1]~3 .lut_mask = 16'h0FFF;
defparam \bit_to_caseg_inst|seg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N23
dffeas \bit_to_caseg_inst|seg[0] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|seg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[0] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N20
cycloneive_lcell_comb \bit_to_caseg_inst|Mux9~0 (
// Equation(s):
// \bit_to_caseg_inst|Mux9~0_combout  = (\bit_to_caseg_inst|seg_disp [3] & (\bit_to_caseg_inst|seg_disp [1])) # (!\bit_to_caseg_inst|seg_disp [3] & (\bit_to_caseg_inst|seg_disp [2] & (\bit_to_caseg_inst|seg_disp [1] $ (\bit_to_caseg_inst|seg_disp [0]))))

	.dataa(\bit_to_caseg_inst|seg_disp [1]),
	.datab(\bit_to_caseg_inst|seg_disp [3]),
	.datac(\bit_to_caseg_inst|seg_disp [0]),
	.datad(\bit_to_caseg_inst|seg_disp [2]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux9~0 .lut_mask = 16'h9A88;
defparam \bit_to_caseg_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N21
dffeas \bit_to_caseg_inst|seg[1] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|seg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[1] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N2
cycloneive_lcell_comb \bit_to_caseg_inst|Mux8~0 (
// Equation(s):
// \bit_to_caseg_inst|Mux8~0_combout  = (\bit_to_caseg_inst|seg_disp [1] & ((\bit_to_caseg_inst|seg_disp [3]) # ((!\bit_to_caseg_inst|seg_disp [0] & !\bit_to_caseg_inst|seg_disp [2]))))

	.dataa(\bit_to_caseg_inst|seg_disp [1]),
	.datab(\bit_to_caseg_inst|seg_disp [3]),
	.datac(\bit_to_caseg_inst|seg_disp [0]),
	.datad(\bit_to_caseg_inst|seg_disp [2]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux8~0 .lut_mask = 16'h888A;
defparam \bit_to_caseg_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N3
dffeas \bit_to_caseg_inst|seg[2] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|seg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[2] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N28
cycloneive_lcell_comb \bit_to_caseg_inst|Mux7~1 (
// Equation(s):
// \bit_to_caseg_inst|Mux7~1_combout  = \bit_to_caseg_inst|seg_disp [2] $ (\bit_to_caseg_inst|seg_disp [1])

	.dataa(gnd),
	.datab(\bit_to_caseg_inst|seg_disp [2]),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|seg_disp [1]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux7~1 .lut_mask = 16'h33CC;
defparam \bit_to_caseg_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N10
cycloneive_lcell_comb \bit_to_caseg_inst|Mux7~0 (
// Equation(s):
// \bit_to_caseg_inst|Mux7~0_combout  = (\bit_to_caseg_inst|seg_disp [0]) # (!\bit_to_caseg_inst|seg_disp [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bit_to_caseg_inst|seg_disp [0]),
	.datad(\bit_to_caseg_inst|seg_disp [2]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux7~0 .lut_mask = 16'hF0FF;
defparam \bit_to_caseg_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N16
cycloneive_lcell_comb \bit_to_caseg_inst|seg[3]~0 (
// Equation(s):
// \bit_to_caseg_inst|seg[3]~0_combout  = (\bit_to_caseg_inst|Mux7~1_combout  & ((!\bit_to_caseg_inst|Mux7~0_combout ))) # (!\bit_to_caseg_inst|Mux7~1_combout  & (\bit_to_caseg_inst|seg_disp [0]))

	.dataa(\bit_to_caseg_inst|Mux7~1_combout ),
	.datab(\bit_to_caseg_inst|seg_disp [0]),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|seg[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[3]~0 .lut_mask = 16'h44EE;
defparam \bit_to_caseg_inst|seg[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N17
dffeas \bit_to_caseg_inst|seg[3] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|seg[3]~0_combout ),
	.asdata(\bit_to_caseg_inst|seg_disp [1]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bit_to_caseg_inst|seg_disp [3]),
	.ena(\bit_to_caseg_inst|seg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[3] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N0
cycloneive_lcell_comb \bit_to_caseg_inst|Mux6~0 (
// Equation(s):
// \bit_to_caseg_inst|Mux6~0_combout  = (\bit_to_caseg_inst|seg_disp [0]) # ((\bit_to_caseg_inst|seg_disp [1] & (\bit_to_caseg_inst|seg_disp [3])) # (!\bit_to_caseg_inst|seg_disp [1] & (!\bit_to_caseg_inst|seg_disp [3] & \bit_to_caseg_inst|seg_disp [2])))

	.dataa(\bit_to_caseg_inst|seg_disp [1]),
	.datab(\bit_to_caseg_inst|seg_disp [3]),
	.datac(\bit_to_caseg_inst|seg_disp [0]),
	.datad(\bit_to_caseg_inst|seg_disp [2]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux6~0 .lut_mask = 16'hF9F8;
defparam \bit_to_caseg_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N1
dffeas \bit_to_caseg_inst|seg[4] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|seg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[4] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N18
cycloneive_lcell_comb \bit_to_caseg_inst|seg[5]~1 (
// Equation(s):
// \bit_to_caseg_inst|seg[5]~1_combout  = (\bit_to_caseg_inst|Mux7~1_combout  & ((!\bit_to_caseg_inst|seg_disp [2]))) # (!\bit_to_caseg_inst|Mux7~1_combout  & (\bit_to_caseg_inst|seg_disp [0]))

	.dataa(\bit_to_caseg_inst|Mux7~1_combout ),
	.datab(\bit_to_caseg_inst|seg_disp [0]),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|seg_disp [2]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|seg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[5]~1 .lut_mask = 16'h44EE;
defparam \bit_to_caseg_inst|seg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N19
dffeas \bit_to_caseg_inst|seg[5] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|seg[5]~1_combout ),
	.asdata(\bit_to_caseg_inst|seg_disp [1]),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bit_to_caseg_inst|seg_disp [3]),
	.ena(\bit_to_caseg_inst|seg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[5] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N26
cycloneive_lcell_comb \bit_to_caseg_inst|Mux4~0 (
// Equation(s):
// \bit_to_caseg_inst|Mux4~0_combout  = (\bit_to_caseg_inst|seg_disp [0] & \bit_to_caseg_inst|seg_disp [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bit_to_caseg_inst|seg_disp [0]),
	.datad(\bit_to_caseg_inst|seg_disp [1]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux4~0 .lut_mask = 16'hF000;
defparam \bit_to_caseg_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N24
cycloneive_lcell_comb \bit_to_caseg_inst|seg[6]~2 (
// Equation(s):
// \bit_to_caseg_inst|seg[6]~2_combout  = (\bit_to_caseg_inst|seg_disp [2] & (\bit_to_caseg_inst|Mux4~0_combout )) # (!\bit_to_caseg_inst|seg_disp [2] & ((!\bit_to_caseg_inst|seg_disp [1])))

	.dataa(\bit_to_caseg_inst|Mux4~0_combout ),
	.datab(\bit_to_caseg_inst|seg_disp [2]),
	.datac(gnd),
	.datad(\bit_to_caseg_inst|seg_disp [1]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|seg[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[6]~2 .lut_mask = 16'h88BB;
defparam \bit_to_caseg_inst|seg[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N8
cycloneive_lcell_comb \bit_to_caseg_inst|Mux8~1 (
// Equation(s):
// \bit_to_caseg_inst|Mux8~1_combout  = (!\bit_to_caseg_inst|seg_disp [0] & \bit_to_caseg_inst|seg_disp [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\bit_to_caseg_inst|seg_disp [0]),
	.datad(\bit_to_caseg_inst|seg_disp [1]),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|Mux8~1 .lut_mask = 16'h0F00;
defparam \bit_to_caseg_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N25
dffeas \bit_to_caseg_inst|seg[6] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|seg[6]~2_combout ),
	.asdata(\bit_to_caseg_inst|Mux8~1_combout ),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\bit_to_caseg_inst|seg_disp [3]),
	.ena(\bit_to_caseg_inst|seg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[6] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y3_N30
cycloneive_lcell_comb \bit_to_caseg_inst|seg[7]~feeder (
// Equation(s):
// \bit_to_caseg_inst|seg[7]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\bit_to_caseg_inst|seg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[7]~feeder .lut_mask = 16'hFFFF;
defparam \bit_to_caseg_inst|seg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y3_N31
dffeas \bit_to_caseg_inst|seg[7] (
	.clk(\sclk~inputclkctrl_outclk ),
	.d(\bit_to_caseg_inst|seg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_to_caseg_inst|seg[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bit_to_caseg_inst|seg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_to_caseg_inst|seg[7] .is_wysiwyg = "true";
defparam \bit_to_caseg_inst|seg[7] .power_up = "low";
// synopsys translate_on

assign sel[0] = \sel[0]~output_o ;

assign sel[1] = \sel[1]~output_o ;

assign sel[2] = \sel[2]~output_o ;

assign sel[3] = \sel[3]~output_o ;

assign sel[4] = \sel[4]~output_o ;

assign sel[5] = \sel[5]~output_o ;

assign sel[6] = \sel[6]~output_o ;

assign sel[7] = \sel[7]~output_o ;

assign seg[0] = \seg[0]~output_o ;

assign seg[1] = \seg[1]~output_o ;

assign seg[2] = \seg[2]~output_o ;

assign seg[3] = \seg[3]~output_o ;

assign seg[4] = \seg[4]~output_o ;

assign seg[5] = \seg[5]~output_o ;

assign seg[6] = \seg[6]~output_o ;

assign seg[7] = \seg[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
