<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: ilang::IntefaceDirectiveRecorder Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">0.9.1</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="classilang_1_1_inteface_directive_recorder.html">IntefaceDirectiveRecorder</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classilang_1_1_inteface_directive_recorder-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::IntefaceDirectiveRecorder Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Used in Verilog Verification Target Generation for dealing with interface directives.  
 <a href="classilang_1_1_inteface_directive_recorder.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="directive_8h_source.html">directive.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a3b79e730a544f1de45ffdc9fca3d00f6"><td class="memItemLeft" align="right" valign="top"><a id="a3b79e730a544f1de45ffdc9fca3d00f6"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a3b79e730a544f1de45ffdc9fca3d00f6">inf_dir_t</a> { <br />
&#160;&#160;<b>KEEP</b> = 0, 
<b>NC</b>, 
<b>SO</b>, 
<b>INPUT</b>, 
<br />
&#160;&#160;<b>RESET</b>, 
<b>CLOCK</b>, 
<b>MEM_R_A</b>, 
<b>MEM_R_D</b>, 
<br />
&#160;&#160;<b>MEM_R_EN</b>, 
<b>MEM_W_A</b>, 
<b>MEM_W_D</b>, 
<b>MEM_W_EN</b>
<br />
 }<tr class="memdesc:a3b79e730a544f1de45ffdc9fca3d00f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type interface directives. <br /></td></tr>
</td></tr>
<tr class="separator:a3b79e730a544f1de45ffdc9fca3d00f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f21ced0a56391d728c8e61c3d323f16"><td class="memItemLeft" align="right" valign="top"><a id="a1f21ced0a56391d728c8e61c3d323f16"></a>
typedef std::pair&lt; <a class="el" href="classilang_1_1_inteface_directive_recorder.html#a3b79e730a544f1de45ffdc9fca3d00f6">inf_dir_t</a>, std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a1f21ced0a56391d728c8e61c3d323f16">inf_connector_t</a></td></tr>
<tr class="memdesc:a1f21ced0a56391d728c8e61c3d323f16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of interface connector. <br /></td></tr>
<tr class="separator:a1f21ced0a56391d728c8e61c3d323f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bfb068ef49b6f35fd34f2847b6d1bf"><td class="memItemLeft" align="right" valign="top"><a id="a30bfb068ef49b6f35fd34f2847b6d1bf"></a>
typedef std::map&lt; std::string, <a class="el" href="classilang_1_1_inteface_directive_recorder.html#a1f21ced0a56391d728c8e61c3d323f16">inf_connector_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a30bfb068ef49b6f35fd34f2847b6d1bf">mod_inst_rec_t</a></td></tr>
<tr class="memdesc:a30bfb068ef49b6f35fd34f2847b6d1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of interface connector storage. <br /></td></tr>
<tr class="separator:a30bfb068ef49b6f35fd34f2847b6d1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af26c1153324abfa9fa1e0d3acd86fb"><td class="memItemLeft" align="right" valign="top"><a id="a1af26c1153324abfa9fa1e0d3acd86fb"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a1af26c1153324abfa9fa1e0d3acd86fb">vlg_sig_t</a> = <a class="el" href="classilang_1_1_verilog_generator_base.html#ab55e1ab8de66bcf66a24b8db5070775c">VerilogGeneratorBase::vlg_sig_t</a></td></tr>
<tr class="memdesc:a1af26c1153324abfa9fa1e0d3acd86fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Using vlg-out's signal type. <br /></td></tr>
<tr class="separator:a1af26c1153324abfa9fa1e0d3acd86fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37e5c826f0024e2ae3627148abc991be"><td class="memItemLeft" align="right" valign="top"><a id="a37e5c826f0024e2ae3627148abc991be"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a37e5c826f0024e2ae3627148abc991be">vlg_sig_vec_t</a> = <a class="el" href="classilang_1_1_verilog_generator_base.html#a25fb99f0974b13a4b64af69c063fdac3">VerilogGeneratorBase::vlg_sigs_t</a></td></tr>
<tr class="memdesc:a37e5c826f0024e2ae3627148abc991be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Using vlg-out's signal vector type. <br /></td></tr>
<tr class="separator:a37e5c826f0024e2ae3627148abc991be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9363a8ddf35e4305696775afa110ce0f"><td class="memItemLeft" align="right" valign="top"><a id="a9363a8ddf35e4305696775afa110ce0f"></a>
typedef std::function&lt; bool(const std::string &amp;, const <a class="el" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> &amp;)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a9363a8ddf35e4305696775afa110ce0f">ila_input_checker_t</a></td></tr>
<tr class="memdesc:a9363a8ddf35e4305696775afa110ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ILA input compatible checker type. <br /></td></tr>
<tr class="separator:a9363a8ddf35e4305696775afa110ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b0f0328b01f43fc2ff16b7aec50c0a"><td class="memItemLeft" align="right" valign="top"><a id="a16b0f0328b01f43fc2ff16b7aec50c0a"></a>
typedef std::function&lt; std::pair&lt; unsigned, unsigned &gt;const std::string &amp;)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a16b0f0328b01f43fc2ff16b7aec50c0a">ila_mem_checker_t</a></td></tr>
<tr class="memdesc:a16b0f0328b01f43fc2ff16b7aec50c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of call back function to find information about a memory. <br /></td></tr>
<tr class="separator:a16b0f0328b01f43fc2ff16b7aec50c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bafc5b43c2f77a0077931ac8f42c7fe"><td class="memItemLeft" align="right" valign="top"><a id="a1bafc5b43c2f77a0077931ac8f42c7fe"></a>
typedef std::function&lt; void(const std::string &amp;)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a1bafc5b43c2f77a0077931ac8f42c7fe">assmpt_inserter_t</a></td></tr>
<tr class="memdesc:a1bafc5b43c2f77a0077931ac8f42c7fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of call back function to insert assumptions. <br /></td></tr>
<tr class="separator:a1bafc5b43c2f77a0077931ac8f42c7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67e6463ada92b0f9cb7668d87e44b4d"><td class="memItemLeft" align="right" valign="top"><a id="aa67e6463ada92b0f9cb7668d87e44b4d"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#aa67e6463ada92b0f9cb7668d87e44b4d">rport_t</a> = <a class="el" href="structilang_1_1_verilog_generator_base_1_1rport__t.html">VerilogGeneratorBase::rport_t</a></td></tr>
<tr class="memdesc:aa67e6463ada92b0f9cb7668d87e44b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of read port <br /></td></tr>
<tr class="separator:aa67e6463ada92b0f9cb7668d87e44b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e730b81597ec5f096289e503eacdf7"><td class="memItemLeft" align="right" valign="top"><a id="a14e730b81597ec5f096289e503eacdf7"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a14e730b81597ec5f096289e503eacdf7">wport_t</a> = <a class="el" href="structilang_1_1_verilog_generator_base_1_1wport__t.html">VerilogGeneratorBase::wport_t</a></td></tr>
<tr class="memdesc:a14e730b81597ec5f096289e503eacdf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of write port <br /></td></tr>
<tr class="separator:a14e730b81597ec5f096289e503eacdf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a86bc2e7e1ee09ea4c9cf367532055402"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a86bc2e7e1ee09ea4c9cf367532055402">IntefaceDirectiveRecorder</a> (bool reset_vlg)</td></tr>
<tr class="memdesc:a86bc2e7e1ee09ea4c9cf367532055402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if an interface needs to be declare as top module I/O.  <a href="#a86bc2e7e1ee09ea4c9cf367532055402">More...</a><br /></td></tr>
<tr class="separator:a86bc2e7e1ee09ea4c9cf367532055402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ef88335bba15aa21d08373a3ca94988"><td class="memItemLeft" align="right" valign="top"><a id="a7ef88335bba15aa21d08373a3ca94988"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a7ef88335bba15aa21d08373a3ca94988">Clear</a> (bool reset_vlg)</td></tr>
<tr class="memdesc:a7ef88335bba15aa21d08373a3ca94988"><td class="mdescLeft">&#160;</td><td class="mdescRight">clear all internal storage <br /></td></tr>
<tr class="separator:a7ef88335bba15aa21d08373a3ca94988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2af398a38b2b376d4f9645a51a368cc"><td class="memItemLeft" align="right" valign="top"><a id="ab2af398a38b2b376d4f9645a51a368cc"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#ab2af398a38b2b376d4f9645a51a368cc">GetVlgModInstString</a> (<a class="el" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a> &amp;gen) const</td></tr>
<tr class="memdesc:ab2af398a38b2b376d4f9645a51a368cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a string used for instantiating. <br /></td></tr>
<tr class="separator:ab2af398a38b2b376d4f9645a51a368cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d538ea8bc2292e0133837a1d997701"><td class="memItemLeft" align="right" valign="top"><a id="a97d538ea8bc2292e0133837a1d997701"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a97d538ea8bc2292e0133837a1d997701">VlgAddTopInteface</a> (<a class="el" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a> &amp;gen) const</td></tr>
<tr class="memdesc:a97d538ea8bc2292e0133837a1d997701"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add signals to the wrapper_generator. <br /></td></tr>
<tr class="separator:a97d538ea8bc2292e0133837a1d997701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a8beaabef21c6e1dce93dc179337c3d"><td class="memItemLeft" align="right" valign="top"><a id="a4a8beaabef21c6e1dce93dc179337c3d"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a4a8beaabef21c6e1dce93dc179337c3d">RegisterInterface</a> (const <a class="el" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> &amp;vlg_sig, const std::string &amp;refstr, <a class="el" href="classilang_1_1_inteface_directive_recorder.html#a9363a8ddf35e4305696775afa110ce0f">ila_input_checker_t</a> chk, <a class="el" href="classilang_1_1_inteface_directive_recorder.html#a16b0f0328b01f43fc2ff16b7aec50c0a">ila_mem_checker_t</a> mget)</td></tr>
<tr class="memdesc:a4a8beaabef21c6e1dce93dc179337c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to tell this module about the refinement relations. <br /></td></tr>
<tr class="separator:a4a8beaabef21c6e1dce93dc179337c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca701749d707c529e99104b70fc25555"><td class="memItemLeft" align="right" valign="top"><a id="aca701749d707c529e99104b70fc25555"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#aca701749d707c529e99104b70fc25555">RegisterExtraWire</a> (const std::string &amp;io_name, const std::string &amp;outside_name)</td></tr>
<tr class="memdesc:aca701749d707c529e99104b70fc25555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register the extra wire to connect (for extra wire) <br /></td></tr>
<tr class="separator:aca701749d707c529e99104b70fc25555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9562f61b5aa72b1c2445895937d8812c"><td class="memItemLeft" align="right" valign="top"><a id="a9562f61b5aa72b1c2445895937d8812c"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a9562f61b5aa72b1c2445895937d8812c">ConnectMemory</a> (const std::string &amp;directive, const std::string &amp;ila_state_name, const std::map&lt; unsigned, <a class="el" href="classilang_1_1_inteface_directive_recorder.html#aa67e6463ada92b0f9cb7668d87e44b4d">rport_t</a> &gt; &amp;rports, const std::map&lt; unsigned, <a class="el" href="classilang_1_1_inteface_directive_recorder.html#a14e730b81597ec5f096289e503eacdf7">wport_t</a> &gt; &amp;wports, int ila_addr_width, int ila_data_width, bool abs_read)</td></tr>
<tr class="memdesc:a9562f61b5aa72b1c2445895937d8812c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register the connection of signals related to a memory. <br /></td></tr>
<tr class="separator:a9562f61b5aa72b1c2445895937d8812c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ef98cd0ac3393351b28a05b6c5c024a"><td class="memItemLeft" align="right" valign="top"><a id="a7ef98cd0ac3393351b28a05b6c5c024a"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a7ef98cd0ac3393351b28a05b6c5c024a">InsertAbsMemAssmpt</a> (<a class="el" href="classilang_1_1_inteface_directive_recorder.html#a1bafc5b43c2f77a0077931ac8f42c7fe">assmpt_inserter_t</a> inserter)</td></tr>
<tr class="memdesc:a7ef98cd0ac3393351b28a05b6c5c024a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert memory abstractions' assumptions. <br /></td></tr>
<tr class="separator:a7ef98cd0ac3393351b28a05b6c5c024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1c24d3be8c3274a8be1c195301ee6a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#aed1c24d3be8c3274a8be1c195301ee6a">SetMemName</a> (const std::string &amp;directive, const std::string &amp;ila_state_name)</td></tr>
<tr class="separator:aed1c24d3be8c3274a8be1c195301ee6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2baf7fd0b0a15465b75c930afc2b8eb5"><td class="memItemLeft" align="right" valign="top"><a id="a2baf7fd0b0a15465b75c930afc2b8eb5"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a2baf7fd0b0a15465b75c930afc2b8eb5">GetAbsMemInstString</a> (<a class="el" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a> &amp;gen, const std::string &amp;endCond)</td></tr>
<tr class="memdesc:a2baf7fd0b0a15465b75c930afc2b8eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the memory instantiation string. <br /></td></tr>
<tr class="separator:a2baf7fd0b0a15465b75c930afc2b8eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:aaf29dfd3f5e470243c8e5894e491b0f9"><td class="memItemLeft" align="right" valign="top"><a id="aaf29dfd3f5e470243c8e5894e491b0f9"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#aaf29dfd3f5e470243c8e5894e491b0f9">beginsWith</a> (const std::string &amp;c, const std::string &amp;s)</td></tr>
<tr class="memdesc:aaf29dfd3f5e470243c8e5894e491b0f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return if a string 'c' begins with string 's'. <br /></td></tr>
<tr class="separator:aaf29dfd3f5e470243c8e5894e491b0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c77607dcb7fbfe39690b0e84cc4e810"><td class="memItemLeft" align="right" valign="top"><a id="a2c77607dcb7fbfe39690b0e84cc4e810"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a2c77607dcb7fbfe39690b0e84cc4e810">isSpecialInputDir</a> (const std::string &amp;c)</td></tr>
<tr class="memdesc:a2c77607dcb7fbfe39690b0e84cc4e810"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if 'c' is special input directive. <br /></td></tr>
<tr class="separator:a2c77607dcb7fbfe39690b0e84cc4e810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5afd2330f8d14c8d19b75564d9d3235b"><td class="memItemLeft" align="right" valign="top"><a id="a5afd2330f8d14c8d19b75564d9d3235b"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a5afd2330f8d14c8d19b75564d9d3235b">isSpecialInputDirCompatibleWith</a> (const std::string &amp;c, const <a class="el" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> &amp;vlg_sig)</td></tr>
<tr class="memdesc:a5afd2330f8d14c8d19b75564d9d3235b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check for compatibility. <br /></td></tr>
<tr class="separator:a5afd2330f8d14c8d19b75564d9d3235b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:aa522eccc34c46235ef60ba8576576d2e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#aa522eccc34c46235ef60ba8576576d2e">ModuleInstSanityCheck</a> (<a class="el" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a> &amp;gen) const</td></tr>
<tr class="separator:aa522eccc34c46235ef60ba8576576d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60dd9fe638786b40e566763e4203f8c3"><td class="memItemLeft" align="right" valign="top"><a id="a60dd9fe638786b40e566763e4203f8c3"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a60dd9fe638786b40e566763e4203f8c3">ConnectModuleInputAddWire</a> (const std::string &amp;short_name, unsigned width)</td></tr>
<tr class="memdesc:a60dd9fe638786b40e566763e4203f8c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">a shortcut to connect module and add wire <br /></td></tr>
<tr class="separator:a60dd9fe638786b40e566763e4203f8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6f1921f7d190bda6b628c5599d1b8c"><td class="memItemLeft" align="right" valign="top"><a id="aff6f1921f7d190bda6b628c5599d1b8c"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#aff6f1921f7d190bda6b628c5599d1b8c">ConnectModuleOutputAddWire</a> (const std::string &amp;short_name, unsigned width)</td></tr>
<tr class="memdesc:aff6f1921f7d190bda6b628c5599d1b8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">a shortcut to connect module and add wire <br /></td></tr>
<tr class="separator:aff6f1921f7d190bda6b628c5599d1b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a08d64dd60cc7be5f97f8233fe22d650c"><td class="memItemLeft" align="right" valign="top"><a id="a08d64dd60cc7be5f97f8233fe22d650c"></a>
<a class="el" href="classilang_1_1_inteface_directive_recorder.html#a30bfb068ef49b6f35fd34f2847b6d1bf">mod_inst_rec_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a08d64dd60cc7be5f97f8233fe22d650c">mod_inst_rec</a></td></tr>
<tr class="memdesc:a08d64dd60cc7be5f97f8233fe22d650c"><td class="mdescLeft">&#160;</td><td class="mdescRight">a map of port-name -&gt; (tp, signal name) <br /></td></tr>
<tr class="separator:a08d64dd60cc7be5f97f8233fe22d650c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aefe44dc8ed675206d7c35024d16547"><td class="memItemLeft" align="right" valign="top"><a id="a9aefe44dc8ed675206d7c35024d16547"></a>
<a class="el" href="classilang_1_1_inteface_directive_recorder.html#a37e5c826f0024e2ae3627148abc991be">vlg_sig_vec_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a9aefe44dc8ed675206d7c35024d16547">input_wires</a></td></tr>
<tr class="memdesc:a9aefe44dc8ed675206d7c35024d16547"><td class="mdescLeft">&#160;</td><td class="mdescRight">wires to be declared as input and wire <br /></td></tr>
<tr class="separator:a9aefe44dc8ed675206d7c35024d16547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b2e61fcaa952ca4c309b9641886c67"><td class="memItemLeft" align="right" valign="top"><a id="a38b2e61fcaa952ca4c309b9641886c67"></a>
<a class="el" href="classilang_1_1_inteface_directive_recorder.html#a37e5c826f0024e2ae3627148abc991be">vlg_sig_vec_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a38b2e61fcaa952ca4c309b9641886c67">output_wires</a></td></tr>
<tr class="memdesc:a38b2e61fcaa952ca4c309b9641886c67"><td class="mdescLeft">&#160;</td><td class="mdescRight">wires to be declared as output and wire <br /></td></tr>
<tr class="separator:a38b2e61fcaa952ca4c309b9641886c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69c2d97fea5b04783b8730b0668bcab"><td class="memItemLeft" align="right" valign="top"><a id="ac69c2d97fea5b04783b8730b0668bcab"></a>
<a class="el" href="classilang_1_1_inteface_directive_recorder.html#a37e5c826f0024e2ae3627148abc991be">vlg_sig_vec_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#ac69c2d97fea5b04783b8730b0668bcab">internal_wires</a></td></tr>
<tr class="memdesc:ac69c2d97fea5b04783b8730b0668bcab"><td class="mdescLeft">&#160;</td><td class="mdescRight">wires to be declared as just wire <br /></td></tr>
<tr class="separator:ac69c2d97fea5b04783b8730b0668bcab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1dc705ec64405f29c2a37cff836385"><td class="memItemLeft" align="right" valign="top"><a id="a4f1dc705ec64405f29c2a37cff836385"></a>
std::map&lt; std::string, <a class="el" href="structilang_1_1_vlg_abs_mem.html">VlgAbsMem</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#a4f1dc705ec64405f29c2a37cff836385">abs_mems</a></td></tr>
<tr class="memdesc:a4f1dc705ec64405f29c2a37cff836385"><td class="mdescLeft">&#160;</td><td class="mdescRight">ila-mem-name -&gt; abs <br /></td></tr>
<tr class="separator:a4f1dc705ec64405f29c2a37cff836385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae01cff7fbf1e8938304520218d72aa3a"><td class="memItemLeft" align="right" valign="top"><a id="ae01cff7fbf1e8938304520218d72aa3a"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classilang_1_1_inteface_directive_recorder.html#ae01cff7fbf1e8938304520218d72aa3a">_reset_vlg</a></td></tr>
<tr class="memdesc:ae01cff7fbf1e8938304520218d72aa3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">whether to reset this vlg (reset to rst or dummy_reset) <br /></td></tr>
<tr class="separator:ae01cff7fbf1e8938304520218d72aa3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Used in Verilog Verification Target Generation for dealing with interface directives. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a86bc2e7e1ee09ea4c9cf367532055402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86bc2e7e1ee09ea4c9cf367532055402">&#9670;&nbsp;</a></span>IntefaceDirectiveRecorder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ilang::IntefaceDirectiveRecorder::IntefaceDirectiveRecorder </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>reset_vlg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if an interface needs to be declare as top module I/O. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname"></td><td>whether to connect reset signal to rst/dummy_reset The former is for invariants, the latter for instructions </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aa522eccc34c46235ef60ba8576576d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa522eccc34c46235ef60ba8576576d2e">&#9670;&nbsp;</a></span>ModuleInstSanityCheck()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ilang::IntefaceDirectiveRecorder::ModuleInstSanityCheck </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a> &amp;&#160;</td>
          <td class="paramname"><em>gen</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>a sanity check for module instantiation string gen, check if all the vlg module i/o has been declared correctly. </p>

</div>
</div>
<a id="aed1c24d3be8c3274a8be1c195301ee6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed1c24d3be8c3274a8be1c195301ee6a">&#9670;&nbsp;</a></span>SetMemName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ilang::IntefaceDirectiveRecorder::SetMemName </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>directive</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>ila_state_name</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setting the memory abstraction name, but does not enforce any equality there </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="directive_8h_source.html">directive.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
