Analysis & Synthesis report for forest-risc-v
Tue Aug 27 02:08:27 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Aug 27 02:08:26 2024              ;
; Quartus Prime Version              ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                      ; forest-risc-v                                  ;
; Top-level Entity Name              ; forest-risc-v                                  ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; forest-risc-v      ; forest-risc-v      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Analysis & Synthesis Message Level                               ; High               ; Medium             ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Altera ; LPM_COUNTER  ; 23.1    ; N/A          ; N/A          ; |forest-risc-v|p_counter:inst   ; p_counter.vhd   ;
; Altera ; LPM_DECODE   ; 23.1    ; N/A          ; N/A          ; |forest-risc-v|b_decoder:inst48 ; b_decoder.vhd   ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Tue Aug 27 02:08:18 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off forest-risc-v -c forest-risc-v
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file p_counter.vhd
    Info (12022): Found design unit 1: p_counter-SYN File: /home/notforest/Documents/forest-riscv/p_counter.vhd Line: 55
    Info (12023): Found entity 1: p_counter File: /home/notforest/Documents/forest-riscv/p_counter.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file forest-risc-v.bdf
    Info (12023): Found entity 1: forest-risc-v
Info (12021): Found 2 design units, including 1 entities, in source file p_rom.vhd
    Info (12022): Found design unit 1: p_rom-SYN File: /home/notforest/Documents/forest-riscv/p_rom.vhd Line: 53
    Info (12023): Found entity 1: p_rom File: /home/notforest/Documents/forest-riscv/p_rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file c_decoder.vhd
    Info (12022): Found design unit 1: c_decoder-SYN File: /home/notforest/Documents/forest-riscv/c_decoder.vhd Line: 55
    Info (12023): Found entity 1: c_decoder File: /home/notforest/Documents/forest-riscv/c_decoder.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file rv32i_decoder.vhd
    Info (12022): Found design unit 1: rv32i_decoder-Behavioral File: /home/notforest/Documents/forest-riscv/rv32i_decoder.vhd Line: 89
    Info (12023): Found entity 1: rv32i_decoder File: /home/notforest/Documents/forest-riscv/rv32i_decoder.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file op_decoder.vhd
    Info (12022): Found design unit 1: op_decoder-SYN File: /home/notforest/Documents/forest-riscv/op_decoder.vhd Line: 67
    Info (12023): Found entity 1: op_decoder File: /home/notforest/Documents/forest-riscv/op_decoder.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file reg_decoder.vhd
    Info (12022): Found design unit 1: reg_decoder-SYN File: /home/notforest/Documents/forest-riscv/reg_decoder.vhd Line: 84
    Info (12023): Found entity 1: reg_decoder File: /home/notforest/Documents/forest-riscv/reg_decoder.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pp_counter.vhd
    Info (12022): Found design unit 1: pp_counter-SYN File: /home/notforest/Documents/forest-riscv/pp_counter.vhd Line: 53
    Info (12023): Found entity 1: pp_counter File: /home/notforest/Documents/forest-riscv/pp_counter.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file cnt_decoder.vhd
    Info (12022): Found design unit 1: cnt_decoder-SYN File: /home/notforest/Documents/forest-riscv/cnt_decoder.vhd Line: 55
    Info (12023): Found entity 1: cnt_decoder File: /home/notforest/Documents/forest-riscv/cnt_decoder.vhd Line: 43
Info (12021): Found 4 design units, including 2 entities, in source file zero32bit.vhd
    Info (12022): Found design unit 1: zero32bit_lpm_constant_r09-RTL File: /home/notforest/Documents/forest-riscv/zero32bit.vhd Line: 51
    Info (12022): Found design unit 2: zero32bit-RTL File: /home/notforest/Documents/forest-riscv/zero32bit.vhd Line: 72
    Info (12023): Found entity 1: zero32bit_lpm_constant_r09 File: /home/notforest/Documents/forest-riscv/zero32bit.vhd Line: 44
    Info (12023): Found entity 2: zero32bit File: /home/notforest/Documents/forest-riscv/zero32bit.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file bus_mux.vhd
    Info (12022): Found design unit 1: bus_mux-SYN File: /home/notforest/Documents/forest-riscv/bus_mux.vhd Line: 84
    Info (12023): Found entity 1: bus_mux File: /home/notforest/Documents/forest-riscv/bus_mux.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file im_mux.vhd
    Info (12022): Found design unit 1: im_mux-SYN File: /home/notforest/Documents/forest-riscv/im_mux.vhd Line: 54
    Info (12023): Found entity 1: im_mux File: /home/notforest/Documents/forest-riscv/im_mux.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file b_decoder.vhd
    Info (12022): Found design unit 1: b_decoder-SYN File: /home/notforest/Documents/forest-riscv/b_decoder.vhd Line: 59
    Info (12023): Found entity 1: b_decoder File: /home/notforest/Documents/forest-riscv/b_decoder.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file alu_add.vhd
    Info (12022): Found design unit 1: alu_add-SYN File: /home/notforest/Documents/forest-riscv/alu_add.vhd Line: 53
    Info (12023): Found entity 1: alu_add File: /home/notforest/Documents/forest-riscv/alu_add.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file alu_sub.vhd
    Info (12022): Found design unit 1: alu_sub-SYN File: /home/notforest/Documents/forest-riscv/alu_sub.vhd Line: 53
    Info (12023): Found entity 1: alu_sub File: /home/notforest/Documents/forest-riscv/alu_sub.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file alu_and.vhd
    Info (12022): Found design unit 1: alu_and-Behavioral File: /home/notforest/Documents/forest-riscv/alu_and.vhd Line: 35
    Info (12023): Found entity 1: alu_and File: /home/notforest/Documents/forest-riscv/alu_and.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file alu_or.vhd
    Info (12022): Found design unit 1: alu_or-Behavioral File: /home/notforest/Documents/forest-riscv/alu_or.vhd Line: 35
    Info (12023): Found entity 1: alu_or File: /home/notforest/Documents/forest-riscv/alu_or.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file alu_xor.vhd
    Info (12022): Found design unit 1: alu_xor-Behavioral File: /home/notforest/Documents/forest-riscv/alu_xor.vhd Line: 35
    Info (12023): Found entity 1: alu_xor File: /home/notforest/Documents/forest-riscv/alu_xor.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file alu_sll.vhd
    Info (12022): Found design unit 1: alu_sll-SYN File: /home/notforest/Documents/forest-riscv/alu_sll.vhd Line: 53
    Info (12023): Found entity 1: alu_sll File: /home/notforest/Documents/forest-riscv/alu_sll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file alu_srl.vhd
    Info (12022): Found design unit 1: alu_srl-SYN File: /home/notforest/Documents/forest-riscv/alu_srl.vhd Line: 53
    Info (12023): Found entity 1: alu_srl File: /home/notforest/Documents/forest-riscv/alu_srl.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file alu_sra.vhd
    Info (12022): Found design unit 1: alu_sra-SYN File: /home/notforest/Documents/forest-riscv/alu_sra.vhd Line: 53
    Info (12023): Found entity 1: alu_sra File: /home/notforest/Documents/forest-riscv/alu_sra.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file alu_mux.vhd
    Info (12022): Found design unit 1: alu_mux-SYN File: /home/notforest/Documents/forest-riscv/alu_mux.vhd Line: 62
    Info (12023): Found entity 1: alu_mux File: /home/notforest/Documents/forest-riscv/alu_mux.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src_mux.vhd
    Info (12022): Found design unit 1: src_mux-SYN File: /home/notforest/Documents/forest-riscv/src_mux.vhd Line: 55
    Info (12023): Found entity 1: src_mux File: /home/notforest/Documents/forest-riscv/src_mux.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pri_encoder.vhd
    Info (12022): Found design unit 1: pri_encoder-Behavioral File: /home/notforest/Documents/forest-riscv/pri_encoder.vhd Line: 35
    Info (12023): Found entity 1: pri_encoder File: /home/notforest/Documents/forest-riscv/pri_encoder.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file alu_cmp.vhd
    Info (12022): Found design unit 1: alu_cmp-SYN File: /home/notforest/Documents/forest-riscv/alu_cmp.vhd Line: 54
    Info (12023): Found entity 1: alu_cmp File: /home/notforest/Documents/forest-riscv/alu_cmp.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file alu_cmp_unsigned.vhd
    Info (12022): Found design unit 1: alu_cmp_unsigned-SYN File: /home/notforest/Documents/forest-riscv/alu_cmp_unsigned.vhd Line: 55
    Info (12023): Found entity 1: alu_cmp_unsigned File: /home/notforest/Documents/forest-riscv/alu_cmp_unsigned.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pri_encoder_8bit.vhd
    Info (12022): Found design unit 1: pri_encoder_10bit-Behavioral File: /home/notforest/Documents/forest-riscv/pri_encoder_8bit.vhd Line: 42
    Info (12023): Found entity 1: pri_encoder_10bit File: /home/notforest/Documents/forest-riscv/pri_encoder_8bit.vhd Line: 26
Info (12021): Found 4 design units, including 2 entities, in source file one32bit.vhd
    Info (12022): Found design unit 1: one32bit_lpm_constant_s09-RTL File: /home/notforest/Documents/forest-riscv/one32bit.vhd Line: 51
    Info (12022): Found design unit 2: one32bit-RTL File: /home/notforest/Documents/forest-riscv/one32bit.vhd Line: 72
    Info (12023): Found entity 1: one32bit_lpm_constant_s09 File: /home/notforest/Documents/forest-riscv/one32bit.vhd Line: 44
    Info (12023): Found entity 2: one32bit File: /home/notforest/Documents/forest-riscv/one32bit.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file const_mux.vhd
    Info (12022): Found design unit 1: const_mux-SYN File: /home/notforest/Documents/forest-riscv/const_mux.vhd Line: 54
    Info (12023): Found entity 1: const_mux File: /home/notforest/Documents/forest-riscv/const_mux.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pc_mux.vhd
    Info (12022): Found design unit 1: pc_mux-SYN File: /home/notforest/Documents/forest-riscv/pc_mux.vhd Line: 54
    Info (12023): Found entity 1: pc_mux File: /home/notforest/Documents/forest-riscv/pc_mux.vhd Line: 43
Info (12021): Found 4 design units, including 2 entities, in source file four32bit.vhd
    Info (12022): Found design unit 1: four32bit_lpm_constant_v09-RTL File: /home/notforest/Documents/forest-riscv/four32bit.vhd Line: 51
    Info (12022): Found design unit 2: four32bit-RTL File: /home/notforest/Documents/forest-riscv/four32bit.vhd Line: 72
    Info (12023): Found entity 1: four32bit_lpm_constant_v09 File: /home/notforest/Documents/forest-riscv/four32bit.vhd Line: 44
    Info (12023): Found entity 2: four32bit File: /home/notforest/Documents/forest-riscv/four32bit.vhd Line: 64
Info (12127): Elaborating entity "forest-risc-v" for the top level hierarchy
Warning (275011): Block or symbol "LPM_FF" of instance "inst6" overlaps another block or symbol
Warning (275011): Block or symbol "LPM_FF" of instance "inst10" overlaps another block or symbol
Warning (275011): Block or symbol "LPM_FF" of instance "inst12" overlaps another block or symbol
Warning (275011): Block or symbol "LPM_FF" of instance "inst15" overlaps another block or symbol
Warning (275011): Block or symbol "LPM_FF" of instance "inst17" overlaps another block or symbol
Warning (275011): Block or symbol "LPM_FF" of instance "inst19" overlaps another block or symbol
Warning (275011): Block or symbol "LPM_FF" of instance "inst23" overlaps another block or symbol
Warning (275011): Block or symbol "LPM_FF" of instance "inst25" overlaps another block or symbol
Warning (275011): Block or symbol "LPM_FF" of instance "inst27" overlaps another block or symbol
Warning (275011): Block or symbol "LPM_FF" of instance "inst31" overlaps another block or symbol
Warning (275011): Block or symbol "LPM_FF" of instance "inst33" overlaps another block or symbol
Warning (275011): Block or symbol "LPM_FF" of instance "inst35" overlaps another block or symbol
Info (12128): Elaborating entity "p_counter" for hierarchy "p_counter:inst"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "p_counter:inst|lpm_counter:LPM_COUNTER_component" File: /home/notforest/Documents/forest-riscv/p_counter.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "p_counter:inst|lpm_counter:LPM_COUNTER_component" File: /home/notforest/Documents/forest-riscv/p_counter.vhd Line: 80
Info (12133): Instantiated megafunction "p_counter:inst|lpm_counter:LPM_COUNTER_component" with the following parameter: File: /home/notforest/Documents/forest-riscv/p_counter.vhd Line: 80
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s8j.tdf
    Info (12023): Found entity 1: cntr_s8j File: /home/notforest/Documents/forest-riscv/db/cntr_s8j.tdf Line: 26
Info (12128): Elaborating entity "cntr_s8j" for hierarchy "p_counter:inst|lpm_counter:LPM_COUNTER_component|cntr_s8j:auto_generated" File: /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "b_decoder" for hierarchy "b_decoder:inst48"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "b_decoder:inst48|lpm_decode:LPM_DECODE_component" File: /home/notforest/Documents/forest-riscv/b_decoder.vhd Line: 103
Info (12130): Elaborated megafunction instantiation "b_decoder:inst48|lpm_decode:LPM_DECODE_component" File: /home/notforest/Documents/forest-riscv/b_decoder.vhd Line: 103
Info (12133): Instantiated megafunction "b_decoder:inst48|lpm_decode:LPM_DECODE_component" with the following parameter: File: /home/notforest/Documents/forest-riscv/b_decoder.vhd Line: 103
    Info (12134): Parameter "lpm_decodes" = "8"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
    Info (12134): Parameter "lpm_width" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ebf.tdf
    Info (12023): Found entity 1: decode_ebf File: /home/notforest/Documents/forest-riscv/db/decode_ebf.tdf Line: 23
Info (12128): Elaborating entity "decode_ebf" for hierarchy "b_decoder:inst48|lpm_decode:LPM_DECODE_component|decode_ebf:auto_generated" File: /home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf Line: 77
Info (12128): Elaborating entity "rv32i_decoder" for hierarchy "rv32i_decoder:inst1"
Error (10344): VHDL expression error at rv32i_decoder.vhd(182): expression has 12 elements, but must have 32 elements File: /home/notforest/Documents/forest-riscv/rv32i_decoder.vhd Line: 182
Error (12152): Can't elaborate user hierarchy "rv32i_decoder:inst1"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings
    Error: Peak virtual memory: 419 megabytes
    Error: Processing ended: Tue Aug 27 02:08:27 2024
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:20


