[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847297 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847297 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847297 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11472257 heartbeat IPC: 1.159 cumulative IPC: 1.159 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18666217 heartbeat IPC: 1.39 cumulative IPC: 1.264 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26637618 heartbeat IPC: 1.254 cumulative IPC: 1.261 (Simulation time: 00 hr 02 min 46 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31330588 cumulative IPC: 1.277 (Simulation time: 00 hr 03 min 30 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31330588 cumulative IPC: 1.277 (Simulation time: 00 hr 03 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.277 instructions: 40000000 cycles: 31330588
CPU 0 Branch Prediction Accuracy: 95.21% MPKI: 10.81 Average ROB Occupancy at Mispredict: 45.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.938
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197830 HIT:     194221 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197830 HIT:     194221 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 147.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568246 HIT:     460701 MISS:     107545 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430557 HIT:     343712 MISS:      86845 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35273 HIT:      21631 MISS:      13642 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95337 HIT:      95096 MISS:        241 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7079 HIT:        262 MISS:       6817 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.11 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3169164 HIT:    2898900 MISS:     270264 MSHR_MERGE:      70565
cpu0->cpu0_L1I LOAD         ACCESS:    3169164 HIT:    2898900 MISS:     270264 MSHR_MERGE:      70565
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.408 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13326430 HIT:   12908401 MISS:     418029 MSHR_MERGE:     144815
cpu0->cpu0_L1D LOAD         ACCESS:    7432456 HIT:    7135039 MISS:     297417 MSHR_MERGE:      66558
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5886232 HIT:    5772711 MISS:     113521 MSHR_MERGE:      78245
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7742 HIT:        651 MISS:       7091 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2795565 HIT:    2750874 MISS:      44691 MSHR_MERGE:      28817
cpu0->cpu0_ITLB LOAD         ACCESS:    2795565 HIT:    2750874 MISS:      44691 MSHR_MERGE:      28817
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.325 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12604030 HIT:   12363050 MISS:     240980 MSHR_MERGE:      59024
cpu0->cpu0_DTLB LOAD         ACCESS:   12604030 HIT:   12363050 MISS:     240980 MSHR_MERGE:      59024
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.838 cycles
cpu0->LLC TOTAL        ACCESS:     135795 HIT:     128467 MISS:       7328 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86845 HIT:      83683 MISS:       3162 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13642 HIT:      10930 MISS:       2712 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28491 HIT:      28382 MISS:        109 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6817 HIT:       5472 MISS:       1345 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        461
  ROW_BUFFER_MISS:       6758
  AVG DBUS CONGESTED CYCLE: 4.657
Channel 0 WQ ROW_BUFFER_HIT:          5
  ROW_BUFFER_MISS:        134
  FULL:          0
Channel 0 REFRESHES ISSUED:       2611
