D. Xu et al., "A Linearity-Enhanced 10-Bit 160-MS/s SAR ADC With Low-Noise Comparator Technique," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 9, pp. 1990-1997, Sept. 2019, doi: 10.1109/TVLSI.2019.2912504. keywords: {Switches;Parasitic capacitance;Linearity;Substrates;Capacitors;Junctions;Analog-to-digital converter (ADC);asynchronous successive approximation register (SAR);high-speed and low-noise comparator;linearity enhanced;parallel SAR logic},