// Seed: 3555591859
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input wire id_2,
    input supply1 id_3
    , id_16,
    output supply0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output tri0 id_7,
    output wor id_8,
    input wand id_9,
    input supply0 id_10,
    output wand id_11,
    output tri id_12,
    input tri1 id_13,
    input supply1 id_14
);
  tri1 id_17 = 1 && 1 || id_10, id_18 = ~id_14;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5
    , id_14,
    output wor id_6,
    output wor id_7,
    output uwire id_8,
    input uwire id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri id_12
    , id_15
);
  assign id_0 = 1'b0;
  id_16(
      .id_0(1),
      .id_1(1'b0),
      .id_2(1'b0),
      .id_3(id_14),
      .id_4(id_7),
      .id_5(1),
      .id_6(id_0),
      .id_7(1'b0)
  ); module_0(
      id_9, id_0, id_2, id_5, id_0, id_3, id_8, id_4, id_0, id_11, id_12, id_8, id_6, id_10, id_1
  );
  wire id_17;
  wire id_18;
endmodule
