<p align="center">
  <a href="https://github.com/paulsonkantony/risk-five/">
    <img src="images/logo.png" alt="RISK-FIVE Logo" width="256" height="80">
  </a>
</p>

<p align="center">
  A 32-bit single-core pipelined RISC-V processor with cryptographic and bit-manipulation support, ASIC-ready and optimized for SHA-3 acceleration.
</p>

---

## ğŸš€ About the Project

This is a Verilog-based implementation of a 32-bit RISC-V processor supporting the RV32I instruction set architecture with extensions for cryptographic and bit-manipulation operations. The processor is designed with a classic 5-stage pipeline and includes **4 custom instructions** to accelerate SHA-3 hashing.

### Key Highlights:
- **71 standard RISC-V instructions** implemented (RV32I subset)
- **4 custom SHA-3 instructions**:
  - Accelerate `XOR5` operation and 64-bit word rotation â€” key components of the SHA-3 algorithm
  - Achieve a **2.68Ã— speedup** over using only Zkn/Zks cryptographic extensions for SHA-3 block processing
- **Single-core, 5-stage pipelined processor**
- **Written entirely in Verilog HDL**

### Instruction Support:
- **Standard ISA:** RV32I (Unprivileged subset)
- **Not implemented:** CSR, `FENCE`, `FENCE.I`, `ECALL`, `EBREAK`, Privileged ISA
- **Extensions:**
  - **K Extension** â€“ Experimental support for Zkn and Zks (Bit-manipulation and cryptographic instructions)
  - **Custom SHA-3 instructions**

---

## ğŸ› ï¸ ASIC Implementation

The RTL design has been synthesized and taken through a complete ASIC physical design flow using **CadenceÂ® tools** on a **45nm technology node**, under multiple operating conditions.

### Implementation Details:
- **Design Flow:** Semi-custom ASIC flow  
- **Tools:** Industry-standard CadenceÂ® toolchain  
- **Technology:** 45nm slow and fast libraries  
- **Clock Frequency:** Evaluated at multiple operating frequencies, including 100 MHz  
- **Performance Metrics:**
  - Area, Power, Timing, and Delay reports generated post-synthesis  
  - At 100 MHz, **minimum power consumption recorded: 915.860 Î¼W**

---

### ğŸ–¼ï¸ Pipeline Diagram

<p align="center">
  <img src="images/Pipeline_Datapath.png" alt="Pipeline Diagram">
</p>

### ğŸ§¿ Layout

<p align="center">
  <img src="images/Layout.png" alt="ASIC Layout from Cadence" width="450">
</p>

<p align="center">
  <em>Figure: Physical Design Layout of the proposed processor with SHA-3 acceleration unit using 45nm technology</em>
</p>

---

## ğŸ“ˆ Future Scope

- Full implementation of the **Privileged ISA**
- Peripheral support: **GPIO**, **LED**, and **UART**
- Pipeline optimizations and extended support for ratified K-extension specs

---

## ğŸ“š Final Year Thesis

**Authors:**  
- Paulson K Antony â€“ 17BEC1147  
- Nikshith Narayan Ramesh â€“ 17BEC1097  
- Pranav Suryadevara â€“ 17BEC1073  

**Guide:**  
Prof. Prathiba A

---

**Vellore Institute of Technology, Chennai Campus**  
Vandalurâ€“Kelambakkam Road,  
Chennai â€“ 600127

---

## ğŸ“„ License

This project is licensed under the [MIT License](LICENSE).
