{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 05 16:02:29 2019 " "Info: Processing started: Mon Aug 05 16:02:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off contadorPulso -c contadorPulso " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off contadorPulso -c contadorPulso" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clockFPGA " "Info: Assuming node \"clockFPGA\" is an undefined clock" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 144 -40 128 160 "clockFPGA" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockFPGA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst19 " "Info: Detected ripple clock \"inst19\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1984 2048 192 "inst19" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst18 " "Info: Detected ripple clock \"inst18\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1880 1944 192 "inst18" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst17 " "Info: Detected ripple clock \"inst17\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1776 1840 192 "inst17" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst16 " "Info: Detected ripple clock \"inst16\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1672 1736 192 "inst16" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst15 " "Info: Detected ripple clock \"inst15\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1568 1632 192 "inst15" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst14 " "Info: Detected ripple clock \"inst14\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1464 1528 192 "inst14" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst13 " "Info: Detected ripple clock \"inst13\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1360 1424 192 "inst13" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst12 " "Info: Detected ripple clock \"inst12\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1256 1320 192 "inst12" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst11 " "Info: Detected ripple clock \"inst11\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1152 1216 192 "inst11" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst10 " "Info: Detected ripple clock \"inst10\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1048 1112 192 "inst10" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst9 " "Info: Detected ripple clock \"inst9\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 944 1008 192 "inst9" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst8 " "Info: Detected ripple clock \"inst8\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 840 904 192 "inst8" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst7 " "Info: Detected ripple clock \"inst7\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 736 800 192 "inst7" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst6 " "Info: Detected ripple clock \"inst6\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 632 696 192 "inst6" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst5 " "Info: Detected ripple clock \"inst5\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 528 592 192 "inst5" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst4 " "Info: Detected ripple clock \"inst4\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 424 488 192 "inst4" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 320 384 192 "inst3" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 208 272 192 "inst" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clockFPGA register register inst inst 200.0 MHz Internal " "Info: Clock \"clockFPGA\" Internal fmax is restricted to 200.0 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.200 ns + Longest register register " "Info: + Longest register to register delay is 1.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC1_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_L22; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 208 272 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.000 ns) 1.200 ns inst 2 REG LC1_L22 3 " "Info: 2: + IC(0.200 ns) + CELL(1.000 ns) = 1.200 ns; Loc. = LC1_L22; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { inst inst } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 208 272 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.000 ns ( 83.33 % ) " "Info: Total cell delay = 1.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.200 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { inst inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { inst {} inst {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockFPGA destination 1.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clockFPGA\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clockFPGA 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clockFPGA'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockFPGA } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 144 -40 128 160 "clockFPGA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns inst 2 REG LC1_L22 3 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_L22; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clockFPGA inst } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 208 272 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clockFPGA inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clockFPGA {} clockFPGA~out {} inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockFPGA source 1.900 ns - Longest register " "Info: - Longest clock path from clock \"clockFPGA\" to source register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clockFPGA 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clockFPGA'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockFPGA } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 144 -40 128 160 "clockFPGA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns inst 2 REG LC1_L22 3 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC1_L22; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clockFPGA inst } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 208 272 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clockFPGA inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clockFPGA {} clockFPGA~out {} inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clockFPGA inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clockFPGA {} clockFPGA~out {} inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 208 272 192 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 208 272 192 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { inst inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.200 ns" { inst {} inst {} } { 0.000ns 0.200ns } { 0.000ns 1.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { clockFPGA inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.900 ns" { clockFPGA {} clockFPGA~out {} inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 208 272 192 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clockFPGA S19 inst20 80.000 ns register " "Info: tco from clock \"clockFPGA\" to destination pin \"S19\" through register \"inst20\" is 80.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockFPGA source 68.700 ns + Longest register " "Info: + Longest clock path from clock \"clockFPGA\" to source register is 68.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clockFPGA 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clockFPGA'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockFPGA } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 144 -40 128 160 "clockFPGA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns inst 2 REG LC1_L22 3 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_L22; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clockFPGA inst } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 208 272 192 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(1.100 ns) 9.600 ns inst3 3 REG LC8_B20 3 " "Info: 3: + IC(5.500 ns) + CELL(1.100 ns) = 9.600 ns; Loc. = LC8_B20; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { inst inst3 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 320 384 192 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 11.900 ns inst4 4 REG LC6_B11 3 " "Info: 4: + IC(1.200 ns) + CELL(1.100 ns) = 11.900 ns; Loc. = LC6_B11; Fanout = 3; REG Node = 'inst4'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { inst3 inst4 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 424 488 192 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 14.900 ns inst5 5 REG LC1_B13 3 " "Info: 5: + IC(1.900 ns) + CELL(1.100 ns) = 14.900 ns; Loc. = LC1_B13; Fanout = 3; REG Node = 'inst5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst4 inst5 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 528 592 192 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 18.000 ns inst6 6 REG LC8_B19 3 " "Info: 6: + IC(2.000 ns) + CELL(1.100 ns) = 18.000 ns; Loc. = LC8_B19; Fanout = 3; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { inst5 inst6 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 632 696 192 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 21.000 ns inst7 7 REG LC4_B8 3 " "Info: 7: + IC(1.900 ns) + CELL(1.100 ns) = 21.000 ns; Loc. = LC4_B8; Fanout = 3; REG Node = 'inst7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst6 inst7 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 736 800 192 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(1.100 ns) 26.500 ns inst8 8 REG LC8_L12 3 " "Info: 8: + IC(4.400 ns) + CELL(1.100 ns) = 26.500 ns; Loc. = LC8_L12; Fanout = 3; REG Node = 'inst8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { inst7 inst8 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 840 904 192 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 29.600 ns inst9 9 REG LC8_L16 3 " "Info: 9: + IC(2.000 ns) + CELL(1.100 ns) = 29.600 ns; Loc. = LC8_L16; Fanout = 3; REG Node = 'inst9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { inst8 inst9 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 944 1008 192 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 32.900 ns inst10 10 REG LC8_L48 3 " "Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 32.900 ns; Loc. = LC8_L48; Fanout = 3; REG Node = 'inst10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { inst9 inst10 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1048 1112 192 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 36.600 ns inst11 11 REG LC4_L7 3 " "Info: 11: + IC(2.600 ns) + CELL(1.100 ns) = 36.600 ns; Loc. = LC4_L7; Fanout = 3; REG Node = 'inst11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { inst10 inst11 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1152 1216 192 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 40.000 ns inst12 12 REG LC3_L22 3 " "Info: 12: + IC(2.300 ns) + CELL(1.100 ns) = 40.000 ns; Loc. = LC3_L22; Fanout = 3; REG Node = 'inst12'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { inst11 inst12 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1256 1320 192 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.100 ns) 44.900 ns inst13 13 REG LC1_H29 3 " "Info: 13: + IC(3.800 ns) + CELL(1.100 ns) = 44.900 ns; Loc. = LC1_H29; Fanout = 3; REG Node = 'inst13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { inst12 inst13 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1360 1424 192 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 47.400 ns inst14 14 REG LC2_H52 3 " "Info: 14: + IC(1.400 ns) + CELL(1.100 ns) = 47.400 ns; Loc. = LC2_H52; Fanout = 3; REG Node = 'inst14'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { inst13 inst14 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1464 1528 192 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 48.700 ns inst15 15 REG LC1_H52 3 " "Info: 15: + IC(0.200 ns) + CELL(1.100 ns) = 48.700 ns; Loc. = LC1_H52; Fanout = 3; REG Node = 'inst15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst14 inst15 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1568 1632 192 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.100 ns) 53.800 ns inst16 16 REG LC6_G28 3 " "Info: 16: + IC(4.000 ns) + CELL(1.100 ns) = 53.800 ns; Loc. = LC6_G28; Fanout = 3; REG Node = 'inst16'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { inst15 inst16 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1672 1736 192 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 56.800 ns inst17 17 REG LC2_G13 3 " "Info: 17: + IC(1.900 ns) + CELL(1.100 ns) = 56.800 ns; Loc. = LC2_G13; Fanout = 3; REG Node = 'inst17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { inst16 inst17 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1776 1840 192 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 61.800 ns inst18 18 REG LC4_I29 3 " "Info: 18: + IC(3.900 ns) + CELL(1.100 ns) = 61.800 ns; Loc. = LC4_I29; Fanout = 3; REG Node = 'inst18'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { inst17 inst18 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1880 1944 192 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 66.800 ns inst19 19 REG LC5_G13 3 " "Info: 19: + IC(3.900 ns) + CELL(1.100 ns) = 66.800 ns; Loc. = LC5_G13; Fanout = 3; REG Node = 'inst19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { inst18 inst19 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 1984 2048 192 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.000 ns) 68.700 ns inst20 20 REG LC4_G2 2 " "Info: 20: + IC(1.900 ns) + CELL(0.000 ns) = 68.700 ns; Loc. = LC4_G2; Fanout = 2; REG Node = 'inst20'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { inst19 inst20 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 2088 2152 192 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.300 ns ( 29.55 % ) " "Info: Total cell delay = 20.300 ns ( 29.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "48.400 ns ( 70.45 % ) " "Info: Total interconnect delay = 48.400 ns ( 70.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "68.700 ns" { clockFPGA inst inst3 inst4 inst5 inst6 inst7 inst8 inst9 inst10 inst11 inst12 inst13 inst14 inst15 inst16 inst17 inst18 inst19 inst20 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "68.700 ns" { clockFPGA {} clockFPGA~out {} inst {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} inst20 {} } { 0.000ns 0.000ns 1.400ns 5.500ns 1.200ns 1.900ns 2.000ns 1.900ns 4.400ns 2.000ns 2.200ns 2.600ns 2.300ns 3.800ns 1.400ns 0.200ns 4.000ns 1.900ns 3.900ns 3.900ns 1.900ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 2088 2152 192 "inst20" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.200 ns + Longest register pin " "Info: + Longest register to pin delay is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst20 1 REG LC4_G2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_G2; Fanout = 2; REG Node = 'inst20'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { 112 2088 2152 192 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(8.600 ns) 10.200 ns S19 2 PIN PIN_28 0 " "Info: 2: + IC(1.600 ns) + CELL(8.600 ns) = 10.200 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'S19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { inst20 S19 } "NODE_NAME" } } { "contadorPulso.bdf" "" { Schematic "C:/Users/demer/Downloads/UEFS/06 Semestre/CDzada/PBL_CD2-Demerson e Rafael/contadorPulso/contadorPulso.bdf" { { -208 2152 2168 -32 "S19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.600 ns ( 84.31 % ) " "Info: Total cell delay = 8.600 ns ( 84.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 15.69 % ) " "Info: Total interconnect delay = 1.600 ns ( 15.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { inst20 S19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { inst20 {} S19 {} } { 0.000ns 1.600ns } { 0.000ns 8.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "68.700 ns" { clockFPGA inst inst3 inst4 inst5 inst6 inst7 inst8 inst9 inst10 inst11 inst12 inst13 inst14 inst15 inst16 inst17 inst18 inst19 inst20 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "68.700 ns" { clockFPGA {} clockFPGA~out {} inst {} inst3 {} inst4 {} inst5 {} inst6 {} inst7 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} inst15 {} inst16 {} inst17 {} inst18 {} inst19 {} inst20 {} } { 0.000ns 0.000ns 1.400ns 5.500ns 1.200ns 1.900ns 2.000ns 1.900ns 4.400ns 2.000ns 2.200ns 2.600ns 2.300ns 3.800ns 1.400ns 0.200ns 4.000ns 1.900ns 3.900ns 3.900ns 1.900ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { inst20 S19 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.200 ns" { inst20 {} S19 {} } { 0.000ns 1.600ns } { 0.000ns 8.600ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 05 16:02:30 2019 " "Info: Processing ended: Mon Aug 05 16:02:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
