-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Tue Feb 26 16:10:10 2019
-- Host        : ubuntu running 64-bit Ubuntu 18.04.2 LTS
-- Command     : write_vhdl -mode funcsim -nolib -force -file
--               /home/nicolai/one_filter/one_filter.sim/sim_1/synth/func/xsim/one_filter_func_synth.vhd
-- Design      : one_filter
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory3 is
  port (
    \b0_out[dob]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    \b0_in[ena]\ : in STD_LOGIC;
    read_en_in : in STD_LOGIC;
    \b0_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    read_addr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b0_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b0_in[wea]\ : in STD_LOGIC
  );
end memory3;

architecture STRUCTURE of memory3 is
  signal ram_reg_n_0 : STD_LOGIC;
  signal ram_reg_n_1 : STD_LOGIC;
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_2 : STD_LOGIC;
  signal ram_reg_n_3 : STD_LOGIC;
  signal ram_reg_n_32 : STD_LOGIC;
  signal ram_reg_n_33 : STD_LOGIC;
  signal ram_reg_n_4 : STD_LOGIC;
  signal ram_reg_n_5 : STD_LOGIC;
  signal ram_reg_n_6 : STD_LOGIC;
  signal ram_reg_n_7 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => \b0_in[addra]\(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => read_addr_in(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => clock_IBUF_BUFG,
      CLKBWRCLK => clock_IBUF_BUFG,
      DIADI(15 downto 0) => \b0_in[dia]\(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => \b0_in[dia]\(17 downto 16),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => ram_reg_n_0,
      DOADO(14) => ram_reg_n_1,
      DOADO(13) => ram_reg_n_2,
      DOADO(12) => ram_reg_n_3,
      DOADO(11) => ram_reg_n_4,
      DOADO(10) => ram_reg_n_5,
      DOADO(9) => ram_reg_n_6,
      DOADO(8) => ram_reg_n_7,
      DOADO(7) => ram_reg_n_8,
      DOADO(6) => ram_reg_n_9,
      DOADO(5) => ram_reg_n_10,
      DOADO(4) => ram_reg_n_11,
      DOADO(3) => ram_reg_n_12,
      DOADO(2) => ram_reg_n_13,
      DOADO(1) => ram_reg_n_14,
      DOADO(0) => ram_reg_n_15,
      DOBDO(15 downto 0) => \b0_out[dob]\(15 downto 0),
      DOPADOP(1) => ram_reg_n_32,
      DOPADOP(0) => ram_reg_n_33,
      DOPBDOP(1 downto 0) => \b0_out[dob]\(17 downto 16),
      ENARDEN => \b0_in[ena]\,
      ENBWREN => read_en_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \b0_in[wea]\,
      WEA(0) => \b0_in[wea]\,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory3_10 is
  port (
    \a2_out[dob]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    \a2_in[ena]\ : in STD_LOGIC;
    read_en_in : in STD_LOGIC;
    \a2_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    read_addr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \a2_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \a2_in[wea]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory3_10 : entity is "memory3";
end memory3_10;

architecture STRUCTURE of memory3_10 is
  signal ram_reg_n_0 : STD_LOGIC;
  signal ram_reg_n_1 : STD_LOGIC;
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_2 : STD_LOGIC;
  signal ram_reg_n_3 : STD_LOGIC;
  signal ram_reg_n_32 : STD_LOGIC;
  signal ram_reg_n_33 : STD_LOGIC;
  signal ram_reg_n_4 : STD_LOGIC;
  signal ram_reg_n_5 : STD_LOGIC;
  signal ram_reg_n_6 : STD_LOGIC;
  signal ram_reg_n_7 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => \a2_in[addra]\(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => read_addr_in(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => clock_IBUF_BUFG,
      CLKBWRCLK => clock_IBUF_BUFG,
      DIADI(15 downto 0) => \a2_in[dia]\(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => \a2_in[dia]\(17 downto 16),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => ram_reg_n_0,
      DOADO(14) => ram_reg_n_1,
      DOADO(13) => ram_reg_n_2,
      DOADO(12) => ram_reg_n_3,
      DOADO(11) => ram_reg_n_4,
      DOADO(10) => ram_reg_n_5,
      DOADO(9) => ram_reg_n_6,
      DOADO(8) => ram_reg_n_7,
      DOADO(7) => ram_reg_n_8,
      DOADO(6) => ram_reg_n_9,
      DOADO(5) => ram_reg_n_10,
      DOADO(4) => ram_reg_n_11,
      DOADO(3) => ram_reg_n_12,
      DOADO(2) => ram_reg_n_13,
      DOADO(1) => ram_reg_n_14,
      DOADO(0) => ram_reg_n_15,
      DOBDO(15 downto 0) => \a2_out[dob]\(15 downto 0),
      DOPADOP(1) => ram_reg_n_32,
      DOPADOP(0) => ram_reg_n_33,
      DOPBDOP(1 downto 0) => \a2_out[dob]\(17 downto 16),
      ENARDEN => \a2_in[ena]\,
      ENBWREN => read_en_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \a2_in[wea]\,
      WEA(0) => \a2_in[wea]\,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory3_7 is
  port (
    \b1_out[dob]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    \b1_in[ena]\ : in STD_LOGIC;
    read_en_in : in STD_LOGIC;
    \b1_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    read_addr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b1_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b1_in[wea]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory3_7 : entity is "memory3";
end memory3_7;

architecture STRUCTURE of memory3_7 is
  signal ram_reg_n_0 : STD_LOGIC;
  signal ram_reg_n_1 : STD_LOGIC;
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_2 : STD_LOGIC;
  signal ram_reg_n_3 : STD_LOGIC;
  signal ram_reg_n_32 : STD_LOGIC;
  signal ram_reg_n_33 : STD_LOGIC;
  signal ram_reg_n_4 : STD_LOGIC;
  signal ram_reg_n_5 : STD_LOGIC;
  signal ram_reg_n_6 : STD_LOGIC;
  signal ram_reg_n_7 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => \b1_in[addra]\(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => read_addr_in(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => clock_IBUF_BUFG,
      CLKBWRCLK => clock_IBUF_BUFG,
      DIADI(15 downto 0) => \b1_in[dia]\(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => \b1_in[dia]\(17 downto 16),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => ram_reg_n_0,
      DOADO(14) => ram_reg_n_1,
      DOADO(13) => ram_reg_n_2,
      DOADO(12) => ram_reg_n_3,
      DOADO(11) => ram_reg_n_4,
      DOADO(10) => ram_reg_n_5,
      DOADO(9) => ram_reg_n_6,
      DOADO(8) => ram_reg_n_7,
      DOADO(7) => ram_reg_n_8,
      DOADO(6) => ram_reg_n_9,
      DOADO(5) => ram_reg_n_10,
      DOADO(4) => ram_reg_n_11,
      DOADO(3) => ram_reg_n_12,
      DOADO(2) => ram_reg_n_13,
      DOADO(1) => ram_reg_n_14,
      DOADO(0) => ram_reg_n_15,
      DOBDO(15 downto 0) => \b1_out[dob]\(15 downto 0),
      DOPADOP(1) => ram_reg_n_32,
      DOPADOP(0) => ram_reg_n_33,
      DOPBDOP(1 downto 0) => \b1_out[dob]\(17 downto 16),
      ENARDEN => \b1_in[ena]\,
      ENBWREN => read_en_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \b1_in[wea]\,
      WEA(0) => \b1_in[wea]\,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory3_8 is
  port (
    \b2_out[dob]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    \b2_in[ena]\ : in STD_LOGIC;
    read_en_in : in STD_LOGIC;
    \b2_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    read_addr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b2_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b2_in[wea]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory3_8 : entity is "memory3";
end memory3_8;

architecture STRUCTURE of memory3_8 is
  signal ram_reg_n_0 : STD_LOGIC;
  signal ram_reg_n_1 : STD_LOGIC;
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_2 : STD_LOGIC;
  signal ram_reg_n_3 : STD_LOGIC;
  signal ram_reg_n_32 : STD_LOGIC;
  signal ram_reg_n_33 : STD_LOGIC;
  signal ram_reg_n_4 : STD_LOGIC;
  signal ram_reg_n_5 : STD_LOGIC;
  signal ram_reg_n_6 : STD_LOGIC;
  signal ram_reg_n_7 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => \b2_in[addra]\(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => read_addr_in(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => clock_IBUF_BUFG,
      CLKBWRCLK => clock_IBUF_BUFG,
      DIADI(15 downto 0) => \b2_in[dia]\(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => \b2_in[dia]\(17 downto 16),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => ram_reg_n_0,
      DOADO(14) => ram_reg_n_1,
      DOADO(13) => ram_reg_n_2,
      DOADO(12) => ram_reg_n_3,
      DOADO(11) => ram_reg_n_4,
      DOADO(10) => ram_reg_n_5,
      DOADO(9) => ram_reg_n_6,
      DOADO(8) => ram_reg_n_7,
      DOADO(7) => ram_reg_n_8,
      DOADO(6) => ram_reg_n_9,
      DOADO(5) => ram_reg_n_10,
      DOADO(4) => ram_reg_n_11,
      DOADO(3) => ram_reg_n_12,
      DOADO(2) => ram_reg_n_13,
      DOADO(1) => ram_reg_n_14,
      DOADO(0) => ram_reg_n_15,
      DOBDO(15 downto 0) => \b2_out[dob]\(15 downto 0),
      DOPADOP(1) => ram_reg_n_32,
      DOPADOP(0) => ram_reg_n_33,
      DOPBDOP(1 downto 0) => \b2_out[dob]\(17 downto 16),
      ENARDEN => \b2_in[ena]\,
      ENBWREN => read_en_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \b2_in[wea]\,
      WEA(0) => \b2_in[wea]\,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity memory3_9 is
  port (
    \a1_out[dob]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    \a1_in[ena]\ : in STD_LOGIC;
    read_en_in : in STD_LOGIC;
    \a1_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    read_addr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \a1_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \a1_in[wea]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of memory3_9 : entity is "memory3";
end memory3_9;

architecture STRUCTURE of memory3_9 is
  signal ram_reg_n_0 : STD_LOGIC;
  signal ram_reg_n_1 : STD_LOGIC;
  signal ram_reg_n_10 : STD_LOGIC;
  signal ram_reg_n_11 : STD_LOGIC;
  signal ram_reg_n_12 : STD_LOGIC;
  signal ram_reg_n_13 : STD_LOGIC;
  signal ram_reg_n_14 : STD_LOGIC;
  signal ram_reg_n_15 : STD_LOGIC;
  signal ram_reg_n_2 : STD_LOGIC;
  signal ram_reg_n_3 : STD_LOGIC;
  signal ram_reg_n_32 : STD_LOGIC;
  signal ram_reg_n_33 : STD_LOGIC;
  signal ram_reg_n_4 : STD_LOGIC;
  signal ram_reg_n_5 : STD_LOGIC;
  signal ram_reg_n_6 : STD_LOGIC;
  signal ram_reg_n_7 : STD_LOGIC;
  signal ram_reg_n_8 : STD_LOGIC;
  signal ram_reg_n_9 : STD_LOGIC;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 17;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 17;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 4) => \a1_in[addra]\(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 4) => read_addr_in(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => clock_IBUF_BUFG,
      CLKBWRCLK => clock_IBUF_BUFG,
      DIADI(15 downto 0) => \a1_in[dia]\(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => \a1_in[dia]\(17 downto 16),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => ram_reg_n_0,
      DOADO(14) => ram_reg_n_1,
      DOADO(13) => ram_reg_n_2,
      DOADO(12) => ram_reg_n_3,
      DOADO(11) => ram_reg_n_4,
      DOADO(10) => ram_reg_n_5,
      DOADO(9) => ram_reg_n_6,
      DOADO(8) => ram_reg_n_7,
      DOADO(7) => ram_reg_n_8,
      DOADO(6) => ram_reg_n_9,
      DOADO(5) => ram_reg_n_10,
      DOADO(4) => ram_reg_n_11,
      DOADO(3) => ram_reg_n_12,
      DOADO(2) => ram_reg_n_13,
      DOADO(1) => ram_reg_n_14,
      DOADO(0) => ram_reg_n_15,
      DOBDO(15 downto 0) => \a1_out[dob]\(15 downto 0),
      DOPADOP(1) => ram_reg_n_32,
      DOPADOP(0) => ram_reg_n_33,
      DOPBDOP(1 downto 0) => \a1_out[dob]\(17 downto 16),
      ENARDEN => \a1_in[ena]\,
      ENBWREN => read_en_in,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \a1_in[wea]\,
      WEA(0) => \a1_in[wea]\,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \memory3__parameterized0\ is
  port (
    \x1_out[dob]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    read_en_in : in STD_LOGIC;
    read_addr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    x_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \memory3__parameterized0\ : entity is "memory3";
end \memory3__parameterized0\;

architecture STRUCTURE of \memory3__parameterized0\ is
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d24";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d24";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 12288;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "bram_block/feed_bram_gen[0].feed_bram/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 23;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 23;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => read_addr_in(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => Q(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clock_IBUF_BUFG,
      CLKBWRCLK => clock_IBUF_BUFG,
      DIADI(15 downto 0) => x_in(15 downto 0),
      DIBDI(15 downto 8) => B"11111111",
      DIBDI(7 downto 0) => x_in(23 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \x1_out[dob]\(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \x1_out[dob]\(23 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => read_en_in,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \memory3__parameterized0_11\ is
  port (
    \x2_out[dob]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    read_en_in : in STD_LOGIC;
    read_addr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \x1_out[dob]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \memory3__parameterized0_11\ : entity is "memory3";
end \memory3__parameterized0_11\;

architecture STRUCTURE of \memory3__parameterized0_11\ is
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d24";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d24";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 12288;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "bram_block/feed_bram_gen[1].feed_bram/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 23;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 23;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => read_addr_in(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => Q(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clock_IBUF_BUFG,
      CLKBWRCLK => clock_IBUF_BUFG,
      DIADI(15 downto 0) => \x1_out[dob]\(15 downto 0),
      DIBDI(15 downto 8) => B"11111111",
      DIBDI(7 downto 0) => \x1_out[dob]\(23 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \x2_out[dob]\(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \x2_out[dob]\(23 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => read_en_in,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \memory3__parameterized0_12\ is
  port (
    \y1_out[dob]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    read_en_in : in STD_LOGIC;
    read_addr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    write_addr_in_del : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    write_en_del : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \memory3__parameterized0_12\ : entity is "memory3";
end \memory3__parameterized0_12\;

architecture STRUCTURE of \memory3__parameterized0_12\ is
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d24";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d24";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 12288;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "bram_block/feed_bram_gen[2].feed_bram/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 23;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 23;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => read_addr_in(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => write_addr_in_del(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clock_IBUF_BUFG,
      CLKBWRCLK => clock_IBUF_BUFG,
      DIADI(15 downto 0) => ram_reg_0(15 downto 0),
      DIBDI(15 downto 8) => B"11111111",
      DIBDI(7 downto 0) => ram_reg_0(23 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \y1_out[dob]\(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \y1_out[dob]\(23 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => read_en_in,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => write_en_del,
      WEBWE(2) => write_en_del,
      WEBWE(1) => write_en_del,
      WEBWE(0) => write_en_del
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \memory3__parameterized0_13\ is
  port (
    \y2_out[dob]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    read_en_in : in STD_LOGIC;
    read_addr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \y1_out[dob]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \memory3__parameterized0_13\ : entity is "memory3";
end \memory3__parameterized0_13\;

architecture STRUCTURE of \memory3__parameterized0_13\ is
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d24";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d24";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 12288;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "bram_block/feed_bram_gen[3].feed_bram/ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 23;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 23;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => read_addr_in(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => Q(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clock_IBUF_BUFG,
      CLKBWRCLK => clock_IBUF_BUFG,
      DIADI(15 downto 0) => \y1_out[dob]\(15 downto 0),
      DIBDI(15 downto 8) => B"11111111",
      DIBDI(7 downto 0) => \y1_out[dob]\(23 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \y2_out[dob]\(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \y2_out[dob]\(23 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => read_en_in,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ram_control is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \en_delay_s_reg[8]__0_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ch_out[address]_OBUF\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    read_en_in : in STD_LOGIC;
    clock_IBUF_BUFG : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end ram_control;

architecture STRUCTURE of ram_control is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr_delay_s_reg[7][0]_srl7_n_0\ : STD_LOGIC;
  signal \addr_delay_s_reg[7][1]_srl7_n_0\ : STD_LOGIC;
  signal \addr_delay_s_reg[7][2]_srl7_n_0\ : STD_LOGIC;
  signal \addr_delay_s_reg[7][3]_srl7_n_0\ : STD_LOGIC;
  signal \addr_delay_s_reg[7][4]_srl7_n_0\ : STD_LOGIC;
  signal \addr_delay_s_reg[7][5]_srl7_n_0\ : STD_LOGIC;
  signal \addr_delay_s_reg[7][6]_srl7_n_0\ : STD_LOGIC;
  signal \addr_delay_s_reg[7][7]_srl7_n_0\ : STD_LOGIC;
  signal \addr_delay_s_reg[7][8]_srl7_n_0\ : STD_LOGIC;
  signal \en_delay_s_reg[7]_srl7_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \addr_delay_s_reg[7][0]_srl7\ : label is "\ram_control/addr_delay_s_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \addr_delay_s_reg[7][0]_srl7\ : label is "\ram_control/addr_delay_s_reg[7][0]_srl7 ";
  attribute srl_bus_name of \addr_delay_s_reg[7][1]_srl7\ : label is "\ram_control/addr_delay_s_reg[7] ";
  attribute srl_name of \addr_delay_s_reg[7][1]_srl7\ : label is "\ram_control/addr_delay_s_reg[7][1]_srl7 ";
  attribute srl_bus_name of \addr_delay_s_reg[7][2]_srl7\ : label is "\ram_control/addr_delay_s_reg[7] ";
  attribute srl_name of \addr_delay_s_reg[7][2]_srl7\ : label is "\ram_control/addr_delay_s_reg[7][2]_srl7 ";
  attribute srl_bus_name of \addr_delay_s_reg[7][3]_srl7\ : label is "\ram_control/addr_delay_s_reg[7] ";
  attribute srl_name of \addr_delay_s_reg[7][3]_srl7\ : label is "\ram_control/addr_delay_s_reg[7][3]_srl7 ";
  attribute srl_bus_name of \addr_delay_s_reg[7][4]_srl7\ : label is "\ram_control/addr_delay_s_reg[7] ";
  attribute srl_name of \addr_delay_s_reg[7][4]_srl7\ : label is "\ram_control/addr_delay_s_reg[7][4]_srl7 ";
  attribute srl_bus_name of \addr_delay_s_reg[7][5]_srl7\ : label is "\ram_control/addr_delay_s_reg[7] ";
  attribute srl_name of \addr_delay_s_reg[7][5]_srl7\ : label is "\ram_control/addr_delay_s_reg[7][5]_srl7 ";
  attribute srl_bus_name of \addr_delay_s_reg[7][6]_srl7\ : label is "\ram_control/addr_delay_s_reg[7] ";
  attribute srl_name of \addr_delay_s_reg[7][6]_srl7\ : label is "\ram_control/addr_delay_s_reg[7][6]_srl7 ";
  attribute srl_bus_name of \addr_delay_s_reg[7][7]_srl7\ : label is "\ram_control/addr_delay_s_reg[7] ";
  attribute srl_name of \addr_delay_s_reg[7][7]_srl7\ : label is "\ram_control/addr_delay_s_reg[7][7]_srl7 ";
  attribute srl_bus_name of \addr_delay_s_reg[7][8]_srl7\ : label is "\ram_control/addr_delay_s_reg[7] ";
  attribute srl_name of \addr_delay_s_reg[7][8]_srl7\ : label is "\ram_control/addr_delay_s_reg[7][8]_srl7 ";
  attribute srl_bus_name of \en_delay_s_reg[7]_srl7\ : label is "\ram_control/en_delay_s_reg ";
  attribute srl_name of \en_delay_s_reg[7]_srl7\ : label is "\ram_control/en_delay_s_reg[7]_srl7 ";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  WEBWE(0) <= \^webwe\(0);
\addr_delay_s_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\addr_delay_s_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\addr_delay_s_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\addr_delay_s_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\addr_delay_s_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\addr_delay_s_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\addr_delay_s_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\addr_delay_s_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\addr_delay_s_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\addr_delay_s_reg[7][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock_IBUF_BUFG,
      D => \^q\(0),
      Q => \addr_delay_s_reg[7][0]_srl7_n_0\
    );
\addr_delay_s_reg[7][1]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock_IBUF_BUFG,
      D => \^q\(1),
      Q => \addr_delay_s_reg[7][1]_srl7_n_0\
    );
\addr_delay_s_reg[7][2]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock_IBUF_BUFG,
      D => \^q\(2),
      Q => \addr_delay_s_reg[7][2]_srl7_n_0\
    );
\addr_delay_s_reg[7][3]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock_IBUF_BUFG,
      D => \^q\(3),
      Q => \addr_delay_s_reg[7][3]_srl7_n_0\
    );
\addr_delay_s_reg[7][4]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock_IBUF_BUFG,
      D => \^q\(4),
      Q => \addr_delay_s_reg[7][4]_srl7_n_0\
    );
\addr_delay_s_reg[7][5]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock_IBUF_BUFG,
      D => \^q\(5),
      Q => \addr_delay_s_reg[7][5]_srl7_n_0\
    );
\addr_delay_s_reg[7][6]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock_IBUF_BUFG,
      D => \^q\(6),
      Q => \addr_delay_s_reg[7][6]_srl7_n_0\
    );
\addr_delay_s_reg[7][7]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock_IBUF_BUFG,
      D => \^q\(7),
      Q => \addr_delay_s_reg[7][7]_srl7_n_0\
    );
\addr_delay_s_reg[7][8]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock_IBUF_BUFG,
      D => \^q\(8),
      Q => \addr_delay_s_reg[7][8]_srl7_n_0\
    );
\addr_delay_s_reg[8][0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \addr_delay_s_reg[7][0]_srl7_n_0\,
      Q => \ch_out[address]_OBUF\(0),
      R => '0'
    );
\addr_delay_s_reg[8][1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \addr_delay_s_reg[7][1]_srl7_n_0\,
      Q => \ch_out[address]_OBUF\(1),
      R => '0'
    );
\addr_delay_s_reg[8][2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \addr_delay_s_reg[7][2]_srl7_n_0\,
      Q => \ch_out[address]_OBUF\(2),
      R => '0'
    );
\addr_delay_s_reg[8][3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \addr_delay_s_reg[7][3]_srl7_n_0\,
      Q => \ch_out[address]_OBUF\(3),
      R => '0'
    );
\addr_delay_s_reg[8][4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \addr_delay_s_reg[7][4]_srl7_n_0\,
      Q => \ch_out[address]_OBUF\(4),
      R => '0'
    );
\addr_delay_s_reg[8][5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \addr_delay_s_reg[7][5]_srl7_n_0\,
      Q => \ch_out[address]_OBUF\(5),
      R => '0'
    );
\addr_delay_s_reg[8][6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \addr_delay_s_reg[7][6]_srl7_n_0\,
      Q => \ch_out[address]_OBUF\(6),
      R => '0'
    );
\addr_delay_s_reg[8][7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \addr_delay_s_reg[7][7]_srl7_n_0\,
      Q => \ch_out[address]_OBUF\(7),
      R => '0'
    );
\addr_delay_s_reg[8][8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \addr_delay_s_reg[7][8]_srl7_n_0\,
      Q => \ch_out[address]_OBUF\(8),
      R => '0'
    );
\en_delay_s_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => read_en_in,
      Q => \^webwe\(0),
      R => '0'
    );
\en_delay_s_reg[7]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => clock_IBUF_BUFG,
      D => \^webwe\(0),
      Q => \en_delay_s_reg[7]_srl7_n_0\
    );
\en_delay_s_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => \en_delay_s_reg[7]_srl7_n_0\,
      Q => \en_delay_s_reg[8]__0_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity unimacro_ADDSUB_MACRO is
  port (
    P : out STD_LOGIC_VECTOR ( 41 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    \bl.DSP48_2_0\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \bl.DSP48_2_1\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
end unimacro_ADDSUB_MACRO;

architecture STRUCTURE of unimacro_ADDSUB_MACRO is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \bl.DSP48_2_n_54\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_bl.DSP48_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48_2\ : label is "PRIMITIVE";
begin
\bl.DSP48_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => \bl.DSP48_2_0\(41 downto 12),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => \bl.DSP48_2_0\(11 downto 0),
      B(5 downto 0) => B"000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 6) => \bl.DSP48_2_1\(41 downto 0),
      C(5 downto 0) => B"100000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3) => \bl.DSP48_2_n_54\,
      CARRYOUT(2 downto 0) => \NLW_bl.DSP48_2_CARRYOUT_UNCONNECTED\(2 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clock_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110011",
      OVERFLOW => \NLW_bl.DSP48_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 6) => P(41 downto 0),
      P(5 downto 0) => RESULT_OUT(5 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => reset_IBUF,
      RSTALLCARRYIN => reset_IBUF,
      RSTALUMODE => reset_IBUF,
      RSTB => reset_IBUF,
      RSTC => reset_IBUF,
      RSTCTRL => reset_IBUF,
      RSTD => reset_IBUF,
      RSTINMODE => reset_IBUF,
      RSTM => reset_IBUF,
      RSTP => reset_IBUF,
      UNDERFLOW => \NLW_bl.DSP48_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity unimacro_ADDSUB_MACRO_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 41 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \bl.DSP48_2_0\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of unimacro_ADDSUB_MACRO_0 : entity is "unimacro_ADDSUB_MACRO";
end unimacro_ADDSUB_MACRO_0;

architecture STRUCTURE of unimacro_ADDSUB_MACRO_0 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \bl.DSP48_2_n_54\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_bl.DSP48_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48_2\ : label is "PRIMITIVE";
begin
\bl.DSP48_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => P(41 downto 12),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => P(11 downto 0),
      B(5 downto 0) => B"000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 6) => \bl.DSP48_2_0\(41 downto 0),
      C(5 downto 0) => B"100000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3) => \bl.DSP48_2_n_54\,
      CARRYOUT(2 downto 0) => \NLW_bl.DSP48_2_CARRYOUT_UNCONNECTED\(2 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clock_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110011",
      OVERFLOW => \NLW_bl.DSP48_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 6) => D(41 downto 0),
      P(5 downto 0) => RESULT_OUT(5 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => reset_IBUF,
      RSTALLCARRYIN => reset_IBUF,
      RSTALUMODE => reset_IBUF,
      RSTB => reset_IBUF,
      RSTC => reset_IBUF,
      RSTCTRL => reset_IBUF,
      RSTD => reset_IBUF,
      RSTINMODE => reset_IBUF,
      RSTM => reset_IBUF,
      RSTP => reset_IBUF,
      UNDERFLOW => \NLW_bl.DSP48_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity unimacro_ADDSUB_MACRO_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 41 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \bl.DSP48_2_0\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of unimacro_ADDSUB_MACRO_1 : entity is "unimacro_ADDSUB_MACRO";
end unimacro_ADDSUB_MACRO_1;

architecture STRUCTURE of unimacro_ADDSUB_MACRO_1 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \bl.DSP48_2_n_54\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_bl.DSP48_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48_2\ : label is "PRIMITIVE";
begin
\bl.DSP48_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => Q(41 downto 12),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => Q(11 downto 0),
      B(5 downto 0) => B"000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 6) => \bl.DSP48_2_0\(41 downto 0),
      C(5 downto 0) => B"100000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3) => \bl.DSP48_2_n_54\,
      CARRYOUT(2 downto 0) => \NLW_bl.DSP48_2_CARRYOUT_UNCONNECTED\(2 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clock_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110011",
      OVERFLOW => \NLW_bl.DSP48_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 6) => P(41 downto 0),
      P(5 downto 0) => RESULT_OUT(5 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => reset_IBUF,
      RSTALLCARRYIN => reset_IBUF,
      RSTALUMODE => reset_IBUF,
      RSTB => reset_IBUF,
      RSTC => reset_IBUF,
      RSTCTRL => reset_IBUF,
      RSTD => reset_IBUF,
      RSTINMODE => reset_IBUF,
      RSTM => reset_IBUF,
      RSTP => reset_IBUF,
      UNDERFLOW => \NLW_bl.DSP48_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity unimacro_ADDSUB_MACRO_2 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 41 downto 0 );
    P : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of unimacro_ADDSUB_MACRO_2 : entity is "unimacro_ADDSUB_MACRO";
end unimacro_ADDSUB_MACRO_2;

architecture STRUCTURE of unimacro_ADDSUB_MACRO_2 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \bl.DSP48_2_n_54\ : STD_LOGIC;
  signal y : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \y_resized[22]_i_2_n_0\ : STD_LOGIC;
  signal \y_resized[22]_i_3_n_0\ : STD_LOGIC;
  signal \y_resized[22]_i_4_n_0\ : STD_LOGIC;
  signal \y_resized[22]_i_5_n_0\ : STD_LOGIC;
  signal \y_resized[23]_i_3_n_0\ : STD_LOGIC;
  signal \y_resized[23]_i_4_n_0\ : STD_LOGIC;
  signal \y_resized[23]_i_5_n_0\ : STD_LOGIC;
  signal \y_resized[23]_i_6_n_0\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_bl.DSP48_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48_2\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_resized[22]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \y_resized[23]_i_5\ : label is "soft_lutpair0";
begin
\bl.DSP48_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => Q(41 downto 12),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => Q(11 downto 0),
      B(5 downto 0) => B"000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 6) => P(41 downto 0),
      C(5 downto 0) => B"100000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3) => \bl.DSP48_2_n_54\,
      CARRYOUT(2 downto 0) => \NLW_bl.DSP48_2_CARRYOUT_UNCONNECTED\(2 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => clock_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0110011",
      OVERFLOW => \NLW_bl.DSP48_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 6) => y(41 downto 0),
      P(5 downto 0) => RESULT_OUT(5 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => reset_IBUF,
      RSTALLCARRYIN => reset_IBUF,
      RSTALUMODE => reset_IBUF,
      RSTB => reset_IBUF,
      RSTC => reset_IBUF,
      RSTCTRL => reset_IBUF,
      RSTD => reset_IBUF,
      RSTINMODE => reset_IBUF,
      RSTM => reset_IBUF,
      RSTP => reset_IBUF,
      UNDERFLOW => \NLW_bl.DSP48_2_UNDERFLOW_UNCONNECTED\
    );
\y_resized[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(0),
      O => D(0)
    );
\y_resized[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(10),
      O => D(10)
    );
\y_resized[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(11),
      O => D(11)
    );
\y_resized[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(12),
      O => D(12)
    );
\y_resized[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(13),
      O => D(13)
    );
\y_resized[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(14),
      O => D(14)
    );
\y_resized[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(15),
      O => D(15)
    );
\y_resized[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(16),
      O => D(16)
    );
\y_resized[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(17),
      O => D(17)
    );
\y_resized[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(18),
      O => D(18)
    );
\y_resized[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(19),
      O => D(19)
    );
\y_resized[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(1),
      O => D(1)
    );
\y_resized[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(20),
      O => D(20)
    );
\y_resized[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(21),
      O => D(21)
    );
\y_resized[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(22),
      O => D(22)
    );
\y_resized[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => y(24),
      I1 => y(23),
      I2 => y(26),
      I3 => y(25),
      O => \y_resized[22]_i_2_n_0\
    );
\y_resized[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => y(30),
      I1 => y(29),
      I2 => y(28),
      I3 => y(27),
      O => \y_resized[22]_i_3_n_0\
    );
\y_resized[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => y(34),
      I1 => y(33),
      I2 => y(32),
      I3 => y(31),
      O => \y_resized[22]_i_4_n_0\
    );
\y_resized[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => y(35),
      I1 => y(36),
      I2 => y(37),
      I3 => y(38),
      I4 => y(40),
      I5 => y(39),
      O => \y_resized[22]_i_5_n_0\
    );
\y_resized[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_resized[23]_i_3_n_0\,
      I1 => \y_resized[23]_i_4_n_0\,
      I2 => \y_resized[23]_i_5_n_0\,
      I3 => \y_resized[23]_i_6_n_0\,
      O => SR(0)
    );
\y_resized[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y(23),
      I1 => y(41),
      O => D(23)
    );
\y_resized[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => y(31),
      I1 => y(34),
      I2 => y(35),
      I3 => y(33),
      I4 => y(41),
      I5 => y(32),
      O => \y_resized[23]_i_3_n_0\
    );
\y_resized[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => y(36),
      I1 => y(39),
      I2 => y(40),
      I3 => y(38),
      I4 => y(41),
      I5 => y(37),
      O => \y_resized[23]_i_4_n_0\
    );
\y_resized[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => y(25),
      I1 => y(24),
      I2 => y(41),
      I3 => y(23),
      O => \y_resized[23]_i_5_n_0\
    );
\y_resized[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => y(26),
      I1 => y(29),
      I2 => y(30),
      I3 => y(28),
      I4 => y(41),
      I5 => y(27),
      O => \y_resized[23]_i_6_n_0\
    );
\y_resized[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(2),
      O => D(2)
    );
\y_resized[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(3),
      O => D(3)
    );
\y_resized[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(4),
      O => D(4)
    );
\y_resized[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(5),
      O => D(5)
    );
\y_resized[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(6),
      O => D(6)
    );
\y_resized[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(7),
      O => D(7)
    );
\y_resized[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(8),
      O => D(8)
    );
\y_resized[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => y(41),
      I1 => \y_resized[22]_i_2_n_0\,
      I2 => \y_resized[22]_i_3_n_0\,
      I3 => \y_resized[22]_i_4_n_0\,
      I4 => \y_resized[22]_i_5_n_0\,
      I5 => y(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity unimacro_MULT_MACRO is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    \a1_out[dob]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \y1_out[dob]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end unimacro_MULT_MACRO;

architecture STRUCTURE of unimacro_MULT_MACRO is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 1) => \y1_out[dob]\(23 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => \a1_out[dob]\(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clock_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42 downto 1) => \bl.DSP48E_2_0\(41 downto 0),
      P(0) => RESULT_OUT(0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => reset_IBUF,
      RSTALLCARRYIN => reset_IBUF,
      RSTALUMODE => reset_IBUF,
      RSTB => reset_IBUF,
      RSTC => reset_IBUF,
      RSTCTRL => reset_IBUF,
      RSTD => reset_IBUF,
      RSTINMODE => reset_IBUF,
      RSTM => reset_IBUF,
      RSTP => reset_IBUF,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity unimacro_MULT_MACRO_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 41 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    \a2_out[dob]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \y2_out[dob]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of unimacro_MULT_MACRO_3 : entity is "unimacro_MULT_MACRO";
end unimacro_MULT_MACRO_3;

architecture STRUCTURE of unimacro_MULT_MACRO_3 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 1) => \y2_out[dob]\(23 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => \a2_out[dob]\(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clock_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42 downto 1) => P(41 downto 0),
      P(0) => RESULT_OUT(0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => reset_IBUF,
      RSTALLCARRYIN => reset_IBUF,
      RSTALUMODE => reset_IBUF,
      RSTB => reset_IBUF,
      RSTC => reset_IBUF,
      RSTCTRL => reset_IBUF,
      RSTD => reset_IBUF,
      RSTINMODE => reset_IBUF,
      RSTM => reset_IBUF,
      RSTP => reset_IBUF,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity unimacro_MULT_MACRO_4 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    \b0_out[dob]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    x_in : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of unimacro_MULT_MACRO_4 : entity is "unimacro_MULT_MACRO";
end unimacro_MULT_MACRO_4;

architecture STRUCTURE of unimacro_MULT_MACRO_4 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 1) => x_in(23 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => \b0_out[dob]\(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clock_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42 downto 1) => \bl.DSP48E_2_0\(41 downto 0),
      P(0) => RESULT_OUT(0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => reset_IBUF,
      RSTALLCARRYIN => reset_IBUF,
      RSTALUMODE => reset_IBUF,
      RSTB => reset_IBUF,
      RSTC => reset_IBUF,
      RSTCTRL => reset_IBUF,
      RSTD => reset_IBUF,
      RSTINMODE => reset_IBUF,
      RSTM => reset_IBUF,
      RSTP => reset_IBUF,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity unimacro_MULT_MACRO_5 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    \b1_out[dob]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \x1_out[dob]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of unimacro_MULT_MACRO_5 : entity is "unimacro_MULT_MACRO";
end unimacro_MULT_MACRO_5;

architecture STRUCTURE of unimacro_MULT_MACRO_5 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 1) => \x1_out[dob]\(23 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => \b1_out[dob]\(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clock_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42 downto 1) => \bl.DSP48E_2_0\(41 downto 0),
      P(0) => RESULT_OUT(0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => reset_IBUF,
      RSTALLCARRYIN => reset_IBUF,
      RSTALUMODE => reset_IBUF,
      RSTB => reset_IBUF,
      RSTC => reset_IBUF,
      RSTCTRL => reset_IBUF,
      RSTD => reset_IBUF,
      RSTINMODE => reset_IBUF,
      RSTM => reset_IBUF,
      RSTP => reset_IBUF,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity unimacro_MULT_MACRO_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 41 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    \b2_out[dob]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \x2_out[dob]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of unimacro_MULT_MACRO_6 : entity is "unimacro_MULT_MACRO";
end unimacro_MULT_MACRO_6;

architecture STRUCTURE of unimacro_MULT_MACRO_6 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 1) => \x2_out[dob]\(23 downto 0),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => \b2_out[dob]\(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => clock_IBUF_BUFG,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42 downto 1) => D(41 downto 0),
      P(0) => RESULT_OUT(0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => reset_IBUF,
      RSTALLCARRYIN => reset_IBUF,
      RSTALUMODE => reset_IBUF,
      RSTB => reset_IBUF,
      RSTC => reset_IBUF,
      RSTCTRL => reset_IBUF,
      RSTD => reset_IBUF,
      RSTINMODE => reset_IBUF,
      RSTM => reset_IBUF,
      RSTP => reset_IBUF,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bram_block is
  port (
    \b0_out[dob]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \b1_out[dob]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \b2_out[dob]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \a1_out[dob]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \a2_out[dob]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \x1_out[dob]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \x2_out[dob]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \y1_out[dob]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \y2_out[dob]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    \b0_in[ena]\ : in STD_LOGIC;
    read_en_in : in STD_LOGIC;
    \b0_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    read_addr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b0_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b0_in[wea]\ : in STD_LOGIC;
    \b1_in[ena]\ : in STD_LOGIC;
    \b1_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b1_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b1_in[wea]\ : in STD_LOGIC;
    \b2_in[ena]\ : in STD_LOGIC;
    \b2_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b2_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b2_in[wea]\ : in STD_LOGIC;
    \a1_in[ena]\ : in STD_LOGIC;
    \a1_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \a1_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \a1_in[wea]\ : in STD_LOGIC;
    \a2_in[ena]\ : in STD_LOGIC;
    \a2_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \a2_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \a2_in[wea]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    x_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    write_addr_in_del : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 23 downto 0 );
    write_en_del : in STD_LOGIC
  );
end bram_block;

architecture STRUCTURE of bram_block is
  signal \^x1_out[dob]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^y1_out[dob]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
  \x1_out[dob]\(23 downto 0) <= \^x1_out[dob]\(23 downto 0);
  \y1_out[dob]\(23 downto 0) <= \^y1_out[dob]\(23 downto 0);
\coeff_bram_gen[0].coeff_bram\: entity work.memory3
     port map (
      \b0_in[addra]\(8 downto 0) => \b0_in[addra]\(8 downto 0),
      \b0_in[dia]\(17 downto 0) => \b0_in[dia]\(17 downto 0),
      \b0_in[ena]\ => \b0_in[ena]\,
      \b0_in[wea]\ => \b0_in[wea]\,
      \b0_out[dob]\(17 downto 0) => \b0_out[dob]\(17 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      read_addr_in(8 downto 0) => read_addr_in(8 downto 0),
      read_en_in => read_en_in
    );
\coeff_bram_gen[1].coeff_bram\: entity work.memory3_7
     port map (
      \b1_in[addra]\(8 downto 0) => \b1_in[addra]\(8 downto 0),
      \b1_in[dia]\(17 downto 0) => \b1_in[dia]\(17 downto 0),
      \b1_in[ena]\ => \b1_in[ena]\,
      \b1_in[wea]\ => \b1_in[wea]\,
      \b1_out[dob]\(17 downto 0) => \b1_out[dob]\(17 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      read_addr_in(8 downto 0) => read_addr_in(8 downto 0),
      read_en_in => read_en_in
    );
\coeff_bram_gen[2].coeff_bram\: entity work.memory3_8
     port map (
      \b2_in[addra]\(8 downto 0) => \b2_in[addra]\(8 downto 0),
      \b2_in[dia]\(17 downto 0) => \b2_in[dia]\(17 downto 0),
      \b2_in[ena]\ => \b2_in[ena]\,
      \b2_in[wea]\ => \b2_in[wea]\,
      \b2_out[dob]\(17 downto 0) => \b2_out[dob]\(17 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      read_addr_in(8 downto 0) => read_addr_in(8 downto 0),
      read_en_in => read_en_in
    );
\coeff_bram_gen[3].coeff_bram\: entity work.memory3_9
     port map (
      \a1_in[addra]\(8 downto 0) => \a1_in[addra]\(8 downto 0),
      \a1_in[dia]\(17 downto 0) => \a1_in[dia]\(17 downto 0),
      \a1_in[ena]\ => \a1_in[ena]\,
      \a1_in[wea]\ => \a1_in[wea]\,
      \a1_out[dob]\(17 downto 0) => \a1_out[dob]\(17 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      read_addr_in(8 downto 0) => read_addr_in(8 downto 0),
      read_en_in => read_en_in
    );
\coeff_bram_gen[4].coeff_bram\: entity work.memory3_10
     port map (
      \a2_in[addra]\(8 downto 0) => \a2_in[addra]\(8 downto 0),
      \a2_in[dia]\(17 downto 0) => \a2_in[dia]\(17 downto 0),
      \a2_in[ena]\ => \a2_in[ena]\,
      \a2_in[wea]\ => \a2_in[wea]\,
      \a2_out[dob]\(17 downto 0) => \a2_out[dob]\(17 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      read_addr_in(8 downto 0) => read_addr_in(8 downto 0),
      read_en_in => read_en_in
    );
\feed_bram_gen[0].feed_bram\: entity work.\memory3__parameterized0\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      read_addr_in(8 downto 0) => read_addr_in(8 downto 0),
      read_en_in => read_en_in,
      \x1_out[dob]\(23 downto 0) => \^x1_out[dob]\(23 downto 0),
      x_in(23 downto 0) => x_in(23 downto 0)
    );
\feed_bram_gen[1].feed_bram\: entity work.\memory3__parameterized0_11\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      read_addr_in(8 downto 0) => read_addr_in(8 downto 0),
      read_en_in => read_en_in,
      \x1_out[dob]\(23 downto 0) => \^x1_out[dob]\(23 downto 0),
      \x2_out[dob]\(23 downto 0) => \x2_out[dob]\(23 downto 0)
    );
\feed_bram_gen[2].feed_bram\: entity work.\memory3__parameterized0_12\
     port map (
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      ram_reg_0(23 downto 0) => ram_reg(23 downto 0),
      read_addr_in(8 downto 0) => read_addr_in(8 downto 0),
      read_en_in => read_en_in,
      write_addr_in_del(8 downto 0) => write_addr_in_del(8 downto 0),
      write_en_del => write_en_del,
      \y1_out[dob]\(23 downto 0) => \^y1_out[dob]\(23 downto 0)
    );
\feed_bram_gen[3].feed_bram\: entity work.\memory3__parameterized0_13\
     port map (
      Q(8 downto 0) => Q(8 downto 0),
      WEBWE(0) => WEBWE(0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      read_addr_in(8 downto 0) => read_addr_in(8 downto 0),
      read_en_in => read_en_in,
      \y1_out[dob]\(23 downto 0) => \^y1_out[dob]\(23 downto 0),
      \y2_out[dob]\(23 downto 0) => \y2_out[dob]\(23 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity filter is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clock_IBUF_BUFG : in STD_LOGIC;
    reset_IBUF : in STD_LOGIC;
    \b0_out[dob]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    x_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \b1_out[dob]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \x1_out[dob]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \b2_out[dob]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \x2_out[dob]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \a1_out[dob]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \y1_out[dob]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \a2_out[dob]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \y2_out[dob]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end filter;

architecture STRUCTURE of filter is
  signal add0 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal add1 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal add1_delay0 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal add1_delay1 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal add2 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal result0 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal result1 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal result2 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal result2_delay0 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal result2_delay1 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal result3 : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal result4 : STD_LOGIC_VECTOR ( 41 downto 0 );
begin
ADDSUB_MACRO_inst1: entity work.unimacro_ADDSUB_MACRO
     port map (
      P(41 downto 0) => add0(41 downto 0),
      \bl.DSP48_2_0\(41 downto 0) => result1(41 downto 0),
      \bl.DSP48_2_1\(41 downto 0) => result0(41 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      reset_IBUF => reset_IBUF
    );
ADDSUB_MACRO_inst2: entity work.unimacro_ADDSUB_MACRO_0
     port map (
      D(41 downto 0) => add1(41 downto 0),
      P(41 downto 0) => result4(41 downto 0),
      \bl.DSP48_2_0\(41 downto 0) => result3(41 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      reset_IBUF => reset_IBUF
    );
ADDSUB_MACRO_inst3: entity work.unimacro_ADDSUB_MACRO_1
     port map (
      P(41 downto 0) => add2(41 downto 0),
      Q(41 downto 0) => result2_delay1(41 downto 0),
      \bl.DSP48_2_0\(41 downto 0) => add0(41 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      reset_IBUF => reset_IBUF
    );
ADDSUB_MACRO_inst4: entity work.unimacro_ADDSUB_MACRO_2
     port map (
      D(23 downto 0) => D(23 downto 0),
      P(41 downto 0) => add2(41 downto 0),
      Q(41 downto 0) => add1_delay1(41 downto 0),
      SR(0) => SR(0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      reset_IBUF => reset_IBUF
    );
MULT_a1_yn1: entity work.unimacro_MULT_MACRO
     port map (
      \a1_out[dob]\(17 downto 0) => \a1_out[dob]\(17 downto 0),
      \bl.DSP48E_2_0\(41 downto 0) => result3(41 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      reset_IBUF => reset_IBUF,
      \y1_out[dob]\(23 downto 0) => \y1_out[dob]\(23 downto 0)
    );
MULT_a2_yn2: entity work.unimacro_MULT_MACRO_3
     port map (
      P(41 downto 0) => result4(41 downto 0),
      \a2_out[dob]\(17 downto 0) => \a2_out[dob]\(17 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      reset_IBUF => reset_IBUF,
      \y2_out[dob]\(23 downto 0) => \y2_out[dob]\(23 downto 0)
    );
MULT_b0_xn: entity work.unimacro_MULT_MACRO_4
     port map (
      \b0_out[dob]\(17 downto 0) => \b0_out[dob]\(17 downto 0),
      \bl.DSP48E_2_0\(41 downto 0) => result0(41 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      reset_IBUF => reset_IBUF,
      x_in(23 downto 0) => x_in(23 downto 0)
    );
MULT_b1_xn1: entity work.unimacro_MULT_MACRO_5
     port map (
      \b1_out[dob]\(17 downto 0) => \b1_out[dob]\(17 downto 0),
      \bl.DSP48E_2_0\(41 downto 0) => result1(41 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      reset_IBUF => reset_IBUF,
      \x1_out[dob]\(23 downto 0) => \x1_out[dob]\(23 downto 0)
    );
MULT_b2_xn2: entity work.unimacro_MULT_MACRO_6
     port map (
      D(41 downto 0) => result2(41 downto 0),
      \b2_out[dob]\(17 downto 0) => \b2_out[dob]\(17 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      reset_IBUF => reset_IBUF,
      \x2_out[dob]\(23 downto 0) => \x2_out[dob]\(23 downto 0)
    );
\add1_delay0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(0),
      Q => add1_delay0(0),
      R => '0'
    );
\add1_delay0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(10),
      Q => add1_delay0(10),
      R => '0'
    );
\add1_delay0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(11),
      Q => add1_delay0(11),
      R => '0'
    );
\add1_delay0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(12),
      Q => add1_delay0(12),
      R => '0'
    );
\add1_delay0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(13),
      Q => add1_delay0(13),
      R => '0'
    );
\add1_delay0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(14),
      Q => add1_delay0(14),
      R => '0'
    );
\add1_delay0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(15),
      Q => add1_delay0(15),
      R => '0'
    );
\add1_delay0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(16),
      Q => add1_delay0(16),
      R => '0'
    );
\add1_delay0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(17),
      Q => add1_delay0(17),
      R => '0'
    );
\add1_delay0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(18),
      Q => add1_delay0(18),
      R => '0'
    );
\add1_delay0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(19),
      Q => add1_delay0(19),
      R => '0'
    );
\add1_delay0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(1),
      Q => add1_delay0(1),
      R => '0'
    );
\add1_delay0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(20),
      Q => add1_delay0(20),
      R => '0'
    );
\add1_delay0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(21),
      Q => add1_delay0(21),
      R => '0'
    );
\add1_delay0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(22),
      Q => add1_delay0(22),
      R => '0'
    );
\add1_delay0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(23),
      Q => add1_delay0(23),
      R => '0'
    );
\add1_delay0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(24),
      Q => add1_delay0(24),
      R => '0'
    );
\add1_delay0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(25),
      Q => add1_delay0(25),
      R => '0'
    );
\add1_delay0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(26),
      Q => add1_delay0(26),
      R => '0'
    );
\add1_delay0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(27),
      Q => add1_delay0(27),
      R => '0'
    );
\add1_delay0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(28),
      Q => add1_delay0(28),
      R => '0'
    );
\add1_delay0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(29),
      Q => add1_delay0(29),
      R => '0'
    );
\add1_delay0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(2),
      Q => add1_delay0(2),
      R => '0'
    );
\add1_delay0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(30),
      Q => add1_delay0(30),
      R => '0'
    );
\add1_delay0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(31),
      Q => add1_delay0(31),
      R => '0'
    );
\add1_delay0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(32),
      Q => add1_delay0(32),
      R => '0'
    );
\add1_delay0_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(33),
      Q => add1_delay0(33),
      R => '0'
    );
\add1_delay0_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(34),
      Q => add1_delay0(34),
      R => '0'
    );
\add1_delay0_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(35),
      Q => add1_delay0(35),
      R => '0'
    );
\add1_delay0_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(36),
      Q => add1_delay0(36),
      R => '0'
    );
\add1_delay0_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(37),
      Q => add1_delay0(37),
      R => '0'
    );
\add1_delay0_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(38),
      Q => add1_delay0(38),
      R => '0'
    );
\add1_delay0_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(39),
      Q => add1_delay0(39),
      R => '0'
    );
\add1_delay0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(3),
      Q => add1_delay0(3),
      R => '0'
    );
\add1_delay0_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(40),
      Q => add1_delay0(40),
      R => '0'
    );
\add1_delay0_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(41),
      Q => add1_delay0(41),
      R => '0'
    );
\add1_delay0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(4),
      Q => add1_delay0(4),
      R => '0'
    );
\add1_delay0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(5),
      Q => add1_delay0(5),
      R => '0'
    );
\add1_delay0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(6),
      Q => add1_delay0(6),
      R => '0'
    );
\add1_delay0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(7),
      Q => add1_delay0(7),
      R => '0'
    );
\add1_delay0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(8),
      Q => add1_delay0(8),
      R => '0'
    );
\add1_delay0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1(9),
      Q => add1_delay0(9),
      R => '0'
    );
\add1_delay1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(0),
      Q => add1_delay1(0),
      R => '0'
    );
\add1_delay1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(10),
      Q => add1_delay1(10),
      R => '0'
    );
\add1_delay1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(11),
      Q => add1_delay1(11),
      R => '0'
    );
\add1_delay1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(12),
      Q => add1_delay1(12),
      R => '0'
    );
\add1_delay1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(13),
      Q => add1_delay1(13),
      R => '0'
    );
\add1_delay1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(14),
      Q => add1_delay1(14),
      R => '0'
    );
\add1_delay1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(15),
      Q => add1_delay1(15),
      R => '0'
    );
\add1_delay1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(16),
      Q => add1_delay1(16),
      R => '0'
    );
\add1_delay1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(17),
      Q => add1_delay1(17),
      R => '0'
    );
\add1_delay1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(18),
      Q => add1_delay1(18),
      R => '0'
    );
\add1_delay1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(19),
      Q => add1_delay1(19),
      R => '0'
    );
\add1_delay1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(1),
      Q => add1_delay1(1),
      R => '0'
    );
\add1_delay1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(20),
      Q => add1_delay1(20),
      R => '0'
    );
\add1_delay1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(21),
      Q => add1_delay1(21),
      R => '0'
    );
\add1_delay1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(22),
      Q => add1_delay1(22),
      R => '0'
    );
\add1_delay1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(23),
      Q => add1_delay1(23),
      R => '0'
    );
\add1_delay1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(24),
      Q => add1_delay1(24),
      R => '0'
    );
\add1_delay1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(25),
      Q => add1_delay1(25),
      R => '0'
    );
\add1_delay1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(26),
      Q => add1_delay1(26),
      R => '0'
    );
\add1_delay1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(27),
      Q => add1_delay1(27),
      R => '0'
    );
\add1_delay1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(28),
      Q => add1_delay1(28),
      R => '0'
    );
\add1_delay1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(29),
      Q => add1_delay1(29),
      R => '0'
    );
\add1_delay1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(2),
      Q => add1_delay1(2),
      R => '0'
    );
\add1_delay1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(30),
      Q => add1_delay1(30),
      R => '0'
    );
\add1_delay1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(31),
      Q => add1_delay1(31),
      R => '0'
    );
\add1_delay1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(32),
      Q => add1_delay1(32),
      R => '0'
    );
\add1_delay1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(33),
      Q => add1_delay1(33),
      R => '0'
    );
\add1_delay1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(34),
      Q => add1_delay1(34),
      R => '0'
    );
\add1_delay1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(35),
      Q => add1_delay1(35),
      R => '0'
    );
\add1_delay1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(36),
      Q => add1_delay1(36),
      R => '0'
    );
\add1_delay1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(37),
      Q => add1_delay1(37),
      R => '0'
    );
\add1_delay1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(38),
      Q => add1_delay1(38),
      R => '0'
    );
\add1_delay1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(39),
      Q => add1_delay1(39),
      R => '0'
    );
\add1_delay1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(3),
      Q => add1_delay1(3),
      R => '0'
    );
\add1_delay1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(40),
      Q => add1_delay1(40),
      R => '0'
    );
\add1_delay1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(41),
      Q => add1_delay1(41),
      R => '0'
    );
\add1_delay1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(4),
      Q => add1_delay1(4),
      R => '0'
    );
\add1_delay1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(5),
      Q => add1_delay1(5),
      R => '0'
    );
\add1_delay1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(6),
      Q => add1_delay1(6),
      R => '0'
    );
\add1_delay1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(7),
      Q => add1_delay1(7),
      R => '0'
    );
\add1_delay1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(8),
      Q => add1_delay1(8),
      R => '0'
    );
\add1_delay1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => add1_delay0(9),
      Q => add1_delay1(9),
      R => '0'
    );
\result2_delay0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(0),
      Q => result2_delay0(0),
      R => '0'
    );
\result2_delay0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(10),
      Q => result2_delay0(10),
      R => '0'
    );
\result2_delay0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(11),
      Q => result2_delay0(11),
      R => '0'
    );
\result2_delay0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(12),
      Q => result2_delay0(12),
      R => '0'
    );
\result2_delay0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(13),
      Q => result2_delay0(13),
      R => '0'
    );
\result2_delay0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(14),
      Q => result2_delay0(14),
      R => '0'
    );
\result2_delay0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(15),
      Q => result2_delay0(15),
      R => '0'
    );
\result2_delay0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(16),
      Q => result2_delay0(16),
      R => '0'
    );
\result2_delay0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(17),
      Q => result2_delay0(17),
      R => '0'
    );
\result2_delay0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(18),
      Q => result2_delay0(18),
      R => '0'
    );
\result2_delay0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(19),
      Q => result2_delay0(19),
      R => '0'
    );
\result2_delay0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(1),
      Q => result2_delay0(1),
      R => '0'
    );
\result2_delay0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(20),
      Q => result2_delay0(20),
      R => '0'
    );
\result2_delay0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(21),
      Q => result2_delay0(21),
      R => '0'
    );
\result2_delay0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(22),
      Q => result2_delay0(22),
      R => '0'
    );
\result2_delay0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(23),
      Q => result2_delay0(23),
      R => '0'
    );
\result2_delay0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(24),
      Q => result2_delay0(24),
      R => '0'
    );
\result2_delay0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(25),
      Q => result2_delay0(25),
      R => '0'
    );
\result2_delay0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(26),
      Q => result2_delay0(26),
      R => '0'
    );
\result2_delay0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(27),
      Q => result2_delay0(27),
      R => '0'
    );
\result2_delay0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(28),
      Q => result2_delay0(28),
      R => '0'
    );
\result2_delay0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(29),
      Q => result2_delay0(29),
      R => '0'
    );
\result2_delay0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(2),
      Q => result2_delay0(2),
      R => '0'
    );
\result2_delay0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(30),
      Q => result2_delay0(30),
      R => '0'
    );
\result2_delay0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(31),
      Q => result2_delay0(31),
      R => '0'
    );
\result2_delay0_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(32),
      Q => result2_delay0(32),
      R => '0'
    );
\result2_delay0_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(33),
      Q => result2_delay0(33),
      R => '0'
    );
\result2_delay0_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(34),
      Q => result2_delay0(34),
      R => '0'
    );
\result2_delay0_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(35),
      Q => result2_delay0(35),
      R => '0'
    );
\result2_delay0_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(36),
      Q => result2_delay0(36),
      R => '0'
    );
\result2_delay0_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(37),
      Q => result2_delay0(37),
      R => '0'
    );
\result2_delay0_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(38),
      Q => result2_delay0(38),
      R => '0'
    );
\result2_delay0_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(39),
      Q => result2_delay0(39),
      R => '0'
    );
\result2_delay0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(3),
      Q => result2_delay0(3),
      R => '0'
    );
\result2_delay0_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(40),
      Q => result2_delay0(40),
      R => '0'
    );
\result2_delay0_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(41),
      Q => result2_delay0(41),
      R => '0'
    );
\result2_delay0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(4),
      Q => result2_delay0(4),
      R => '0'
    );
\result2_delay0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(5),
      Q => result2_delay0(5),
      R => '0'
    );
\result2_delay0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(6),
      Q => result2_delay0(6),
      R => '0'
    );
\result2_delay0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(7),
      Q => result2_delay0(7),
      R => '0'
    );
\result2_delay0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(8),
      Q => result2_delay0(8),
      R => '0'
    );
\result2_delay0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2(9),
      Q => result2_delay0(9),
      R => '0'
    );
\result2_delay1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(0),
      Q => result2_delay1(0),
      R => '0'
    );
\result2_delay1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(10),
      Q => result2_delay1(10),
      R => '0'
    );
\result2_delay1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(11),
      Q => result2_delay1(11),
      R => '0'
    );
\result2_delay1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(12),
      Q => result2_delay1(12),
      R => '0'
    );
\result2_delay1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(13),
      Q => result2_delay1(13),
      R => '0'
    );
\result2_delay1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(14),
      Q => result2_delay1(14),
      R => '0'
    );
\result2_delay1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(15),
      Q => result2_delay1(15),
      R => '0'
    );
\result2_delay1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(16),
      Q => result2_delay1(16),
      R => '0'
    );
\result2_delay1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(17),
      Q => result2_delay1(17),
      R => '0'
    );
\result2_delay1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(18),
      Q => result2_delay1(18),
      R => '0'
    );
\result2_delay1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(19),
      Q => result2_delay1(19),
      R => '0'
    );
\result2_delay1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(1),
      Q => result2_delay1(1),
      R => '0'
    );
\result2_delay1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(20),
      Q => result2_delay1(20),
      R => '0'
    );
\result2_delay1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(21),
      Q => result2_delay1(21),
      R => '0'
    );
\result2_delay1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(22),
      Q => result2_delay1(22),
      R => '0'
    );
\result2_delay1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(23),
      Q => result2_delay1(23),
      R => '0'
    );
\result2_delay1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(24),
      Q => result2_delay1(24),
      R => '0'
    );
\result2_delay1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(25),
      Q => result2_delay1(25),
      R => '0'
    );
\result2_delay1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(26),
      Q => result2_delay1(26),
      R => '0'
    );
\result2_delay1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(27),
      Q => result2_delay1(27),
      R => '0'
    );
\result2_delay1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(28),
      Q => result2_delay1(28),
      R => '0'
    );
\result2_delay1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(29),
      Q => result2_delay1(29),
      R => '0'
    );
\result2_delay1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(2),
      Q => result2_delay1(2),
      R => '0'
    );
\result2_delay1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(30),
      Q => result2_delay1(30),
      R => '0'
    );
\result2_delay1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(31),
      Q => result2_delay1(31),
      R => '0'
    );
\result2_delay1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(32),
      Q => result2_delay1(32),
      R => '0'
    );
\result2_delay1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(33),
      Q => result2_delay1(33),
      R => '0'
    );
\result2_delay1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(34),
      Q => result2_delay1(34),
      R => '0'
    );
\result2_delay1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(35),
      Q => result2_delay1(35),
      R => '0'
    );
\result2_delay1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(36),
      Q => result2_delay1(36),
      R => '0'
    );
\result2_delay1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(37),
      Q => result2_delay1(37),
      R => '0'
    );
\result2_delay1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(38),
      Q => result2_delay1(38),
      R => '0'
    );
\result2_delay1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(39),
      Q => result2_delay1(39),
      R => '0'
    );
\result2_delay1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(3),
      Q => result2_delay1(3),
      R => '0'
    );
\result2_delay1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(40),
      Q => result2_delay1(40),
      R => '0'
    );
\result2_delay1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(41),
      Q => result2_delay1(41),
      R => '0'
    );
\result2_delay1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(4),
      Q => result2_delay1(4),
      R => '0'
    );
\result2_delay1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(5),
      Q => result2_delay1(5),
      R => '0'
    );
\result2_delay1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(6),
      Q => result2_delay1(6),
      R => '0'
    );
\result2_delay1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(7),
      Q => result2_delay1(7),
      R => '0'
    );
\result2_delay1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(8),
      Q => result2_delay1(8),
      R => '0'
    );
\result2_delay1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => result2_delay0(9),
      Q => result2_delay1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity one_filter is
  port (
    clock : in STD_LOGIC;
    reset : in STD_LOGIC;
    \b0_in[ena]\ : in STD_LOGIC;
    \b0_in[wea]\ : in STD_LOGIC;
    \b0_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b0_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b0_in[enb]\ : in STD_LOGIC;
    \b0_in[web]\ : in STD_LOGIC;
    \b0_in[addrb]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b0_in[dib]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b1_in[ena]\ : in STD_LOGIC;
    \b1_in[wea]\ : in STD_LOGIC;
    \b1_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b1_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b1_in[enb]\ : in STD_LOGIC;
    \b1_in[web]\ : in STD_LOGIC;
    \b1_in[addrb]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b1_in[dib]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b2_in[ena]\ : in STD_LOGIC;
    \b2_in[wea]\ : in STD_LOGIC;
    \b2_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b2_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b2_in[enb]\ : in STD_LOGIC;
    \b2_in[web]\ : in STD_LOGIC;
    \b2_in[addrb]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \b2_in[dib]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \a1_in[ena]\ : in STD_LOGIC;
    \a1_in[wea]\ : in STD_LOGIC;
    \a1_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \a1_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \a1_in[enb]\ : in STD_LOGIC;
    \a1_in[web]\ : in STD_LOGIC;
    \a1_in[addrb]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \a1_in[dib]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \a2_in[ena]\ : in STD_LOGIC;
    \a2_in[wea]\ : in STD_LOGIC;
    \a2_in[addra]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \a2_in[dia]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \a2_in[enb]\ : in STD_LOGIC;
    \a2_in[web]\ : in STD_LOGIC;
    \a2_in[addrb]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \a2_in[dib]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    x : in STD_LOGIC_VECTOR ( 23 downto 0 );
    y_resized : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \ch_in[address]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ch_in[en]\ : in STD_LOGIC;
    \ch_delayed_in[address]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ch_delayed_in[en]\ : in STD_LOGIC;
    \ch_delayed_out[address]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ch_delayed_out[en]\ : out STD_LOGIC;
    \ch_out[address]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ch_out[en]\ : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of one_filter : entity is true;
end one_filter;

architecture STRUCTURE of one_filter is
  signal \a1_out[dob]\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \a2_out[dob]\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \b0_out[dob]\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \b1_out[dob]\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \b2_out[dob]\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \ch_delayed_out[address]_OBUF\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ch_out[address]_OBUF\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal clock_IBUF : STD_LOGIC;
  signal clock_IBUF_BUFG : STD_LOGIC;
  signal ram_control_n_0 : STD_LOGIC;
  signal ram_control_n_1 : STD_LOGIC;
  signal \ram_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_10__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_10__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_10_n_0 : STD_LOGIC;
  signal \ram_reg_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_11__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_11_n_0 : STD_LOGIC;
  signal \ram_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_12__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_12__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_12_n_0 : STD_LOGIC;
  signal \ram_reg_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_13__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_13__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_13__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_13_n_0 : STD_LOGIC;
  signal \ram_reg_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_14__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_14__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_14__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_15__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_15__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_15_n_0 : STD_LOGIC;
  signal \ram_reg_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_16__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_16_n_0 : STD_LOGIC;
  signal \ram_reg_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_17__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_17__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_17__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_17_n_0 : STD_LOGIC;
  signal \ram_reg_i_18__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_18_n_0 : STD_LOGIC;
  signal \ram_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_19__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_19__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_19__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_19_n_0 : STD_LOGIC;
  signal \ram_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_1__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_1_n_0 : STD_LOGIC;
  signal \ram_reg_i_20__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_20_n_0 : STD_LOGIC;
  signal \ram_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_21__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_21__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_21__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_21_n_0 : STD_LOGIC;
  signal \ram_reg_i_22__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_22_n_0 : STD_LOGIC;
  signal \ram_reg_i_23__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_23__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_23__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_23__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_23_n_0 : STD_LOGIC;
  signal \ram_reg_i_24__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_24_n_0 : STD_LOGIC;
  signal \ram_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_25__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_25__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_25__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_25_n_0 : STD_LOGIC;
  signal \ram_reg_i_26__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_26_n_0 : STD_LOGIC;
  signal \ram_reg_i_27__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_27__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_27__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_27__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_27_n_0 : STD_LOGIC;
  signal \ram_reg_i_28__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_28_n_0 : STD_LOGIC;
  signal \ram_reg_i_29__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_29_n_0 : STD_LOGIC;
  signal \ram_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_2__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_2_n_0 : STD_LOGIC;
  signal ram_reg_i_30_n_0 : STD_LOGIC;
  signal ram_reg_i_31_n_0 : STD_LOGIC;
  signal ram_reg_i_32_n_0 : STD_LOGIC;
  signal ram_reg_i_33_n_0 : STD_LOGIC;
  signal ram_reg_i_34_n_0 : STD_LOGIC;
  signal ram_reg_i_35_n_0 : STD_LOGIC;
  signal ram_reg_i_36_n_0 : STD_LOGIC;
  signal ram_reg_i_37_n_0 : STD_LOGIC;
  signal ram_reg_i_38_n_0 : STD_LOGIC;
  signal ram_reg_i_39_n_0 : STD_LOGIC;
  signal \ram_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_3_n_0 : STD_LOGIC;
  signal \ram_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_4_n_0 : STD_LOGIC;
  signal \ram_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_5_n_0 : STD_LOGIC;
  signal \ram_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_6_n_0 : STD_LOGIC;
  signal \ram_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_7_n_0 : STD_LOGIC;
  signal \ram_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_8_n_0 : STD_LOGIC;
  signal \ram_reg_i_9__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_9_n_0 : STD_LOGIC;
  signal reset_IBUF : STD_LOGIC;
  signal resize : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal result : STD_LOGIC;
  signal \x1_out[dob]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \x2_out[dob]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal x_IBUF : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \y1_out[dob]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \y2_out[dob]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal y_resized_OBUF : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
bram_block: entity work.bram_block
     port map (
      Q(8 downto 0) => \ch_delayed_out[address]_OBUF\(8 downto 0),
      WEBWE(0) => ram_control_n_0,
      \a1_in[addra]\(8) => \ram_reg_i_2__1_n_0\,
      \a1_in[addra]\(7) => \ram_reg_i_3__2_n_0\,
      \a1_in[addra]\(6) => \ram_reg_i_4__2_n_0\,
      \a1_in[addra]\(5) => \ram_reg_i_5__2_n_0\,
      \a1_in[addra]\(4) => \ram_reg_i_6__2_n_0\,
      \a1_in[addra]\(3) => \ram_reg_i_7__2_n_0\,
      \a1_in[addra]\(2) => \ram_reg_i_8__2_n_0\,
      \a1_in[addra]\(1) => \ram_reg_i_9__2_n_0\,
      \a1_in[addra]\(0) => \ram_reg_i_10__2_n_0\,
      \a1_in[dia]\(17) => \ram_reg_i_27__2_n_0\,
      \a1_in[dia]\(16) => \ram_reg_i_28__2_n_0\,
      \a1_in[dia]\(15) => \ram_reg_i_11__2_n_0\,
      \a1_in[dia]\(14) => \ram_reg_i_12__1_n_0\,
      \a1_in[dia]\(13) => \ram_reg_i_13__1_n_0\,
      \a1_in[dia]\(12) => \ram_reg_i_14__1_n_0\,
      \a1_in[dia]\(11) => \ram_reg_i_15__1_n_0\,
      \a1_in[dia]\(10) => \ram_reg_i_16__1_n_0\,
      \a1_in[dia]\(9) => \ram_reg_i_17__1_n_0\,
      \a1_in[dia]\(8) => \ram_reg_i_18__1_n_0\,
      \a1_in[dia]\(7) => \ram_reg_i_19__1_n_0\,
      \a1_in[dia]\(6) => \ram_reg_i_20__1_n_0\,
      \a1_in[dia]\(5) => \ram_reg_i_21__2_n_0\,
      \a1_in[dia]\(4) => \ram_reg_i_22__2_n_0\,
      \a1_in[dia]\(3) => \ram_reg_i_23__2_n_0\,
      \a1_in[dia]\(2) => \ram_reg_i_24__2_n_0\,
      \a1_in[dia]\(1) => \ram_reg_i_25__2_n_0\,
      \a1_in[dia]\(0) => \ram_reg_i_26__2_n_0\,
      \a1_in[ena]\ => \ram_reg_i_1__2_n_0\,
      \a1_in[wea]\ => \ram_reg_i_29__2_n_0\,
      \a1_out[dob]\(17 downto 0) => \a1_out[dob]\(17 downto 0),
      \a2_in[addra]\(8) => \ram_reg_i_2__2_n_0\,
      \a2_in[addra]\(7) => \ram_reg_i_3__3_n_0\,
      \a2_in[addra]\(6) => \ram_reg_i_4__3_n_0\,
      \a2_in[addra]\(5) => \ram_reg_i_5__3_n_0\,
      \a2_in[addra]\(4) => \ram_reg_i_6__3_n_0\,
      \a2_in[addra]\(3) => \ram_reg_i_7__3_n_0\,
      \a2_in[addra]\(2) => \ram_reg_i_8__3_n_0\,
      \a2_in[addra]\(1) => \ram_reg_i_9__3_n_0\,
      \a2_in[addra]\(0) => \ram_reg_i_10__3_n_0\,
      \a2_in[dia]\(17) => \ram_reg_i_27__3_n_0\,
      \a2_in[dia]\(16) => \ram_reg_i_28__3_n_0\,
      \a2_in[dia]\(15) => \ram_reg_i_11__3_n_0\,
      \a2_in[dia]\(14) => \ram_reg_i_12__2_n_0\,
      \a2_in[dia]\(13) => \ram_reg_i_13__2_n_0\,
      \a2_in[dia]\(12) => \ram_reg_i_14__2_n_0\,
      \a2_in[dia]\(11) => \ram_reg_i_15__2_n_0\,
      \a2_in[dia]\(10) => \ram_reg_i_16__2_n_0\,
      \a2_in[dia]\(9) => \ram_reg_i_17__2_n_0\,
      \a2_in[dia]\(8) => \ram_reg_i_18__2_n_0\,
      \a2_in[dia]\(7) => \ram_reg_i_19__2_n_0\,
      \a2_in[dia]\(6) => \ram_reg_i_20__2_n_0\,
      \a2_in[dia]\(5) => \ram_reg_i_21__3_n_0\,
      \a2_in[dia]\(4) => \ram_reg_i_22__3_n_0\,
      \a2_in[dia]\(3) => \ram_reg_i_23__3_n_0\,
      \a2_in[dia]\(2) => \ram_reg_i_24__3_n_0\,
      \a2_in[dia]\(1) => \ram_reg_i_25__3_n_0\,
      \a2_in[dia]\(0) => \ram_reg_i_26__3_n_0\,
      \a2_in[ena]\ => \ram_reg_i_1__3_n_0\,
      \a2_in[wea]\ => \ram_reg_i_29__3_n_0\,
      \a2_out[dob]\(17 downto 0) => \a2_out[dob]\(17 downto 0),
      \b0_in[addra]\(8) => ram_reg_i_3_n_0,
      \b0_in[addra]\(7) => ram_reg_i_4_n_0,
      \b0_in[addra]\(6) => ram_reg_i_5_n_0,
      \b0_in[addra]\(5) => ram_reg_i_6_n_0,
      \b0_in[addra]\(4) => ram_reg_i_7_n_0,
      \b0_in[addra]\(3) => ram_reg_i_8_n_0,
      \b0_in[addra]\(2) => ram_reg_i_9_n_0,
      \b0_in[addra]\(1) => ram_reg_i_10_n_0,
      \b0_in[addra]\(0) => ram_reg_i_11_n_0,
      \b0_in[dia]\(17) => ram_reg_i_37_n_0,
      \b0_in[dia]\(16) => ram_reg_i_38_n_0,
      \b0_in[dia]\(15) => ram_reg_i_21_n_0,
      \b0_in[dia]\(14) => ram_reg_i_22_n_0,
      \b0_in[dia]\(13) => ram_reg_i_23_n_0,
      \b0_in[dia]\(12) => ram_reg_i_24_n_0,
      \b0_in[dia]\(11) => ram_reg_i_25_n_0,
      \b0_in[dia]\(10) => ram_reg_i_26_n_0,
      \b0_in[dia]\(9) => ram_reg_i_27_n_0,
      \b0_in[dia]\(8) => ram_reg_i_28_n_0,
      \b0_in[dia]\(7) => ram_reg_i_29_n_0,
      \b0_in[dia]\(6) => ram_reg_i_30_n_0,
      \b0_in[dia]\(5) => ram_reg_i_31_n_0,
      \b0_in[dia]\(4) => ram_reg_i_32_n_0,
      \b0_in[dia]\(3) => ram_reg_i_33_n_0,
      \b0_in[dia]\(2) => ram_reg_i_34_n_0,
      \b0_in[dia]\(1) => ram_reg_i_35_n_0,
      \b0_in[dia]\(0) => ram_reg_i_36_n_0,
      \b0_in[ena]\ => ram_reg_i_1_n_0,
      \b0_in[wea]\ => ram_reg_i_39_n_0,
      \b0_out[dob]\(17 downto 0) => \b0_out[dob]\(17 downto 0),
      \b1_in[addra]\(8) => ram_reg_i_2_n_0,
      \b1_in[addra]\(7) => \ram_reg_i_3__0_n_0\,
      \b1_in[addra]\(6) => \ram_reg_i_4__0_n_0\,
      \b1_in[addra]\(5) => \ram_reg_i_5__0_n_0\,
      \b1_in[addra]\(4) => \ram_reg_i_6__0_n_0\,
      \b1_in[addra]\(3) => \ram_reg_i_7__0_n_0\,
      \b1_in[addra]\(2) => \ram_reg_i_8__0_n_0\,
      \b1_in[addra]\(1) => \ram_reg_i_9__0_n_0\,
      \b1_in[addra]\(0) => \ram_reg_i_10__0_n_0\,
      \b1_in[dia]\(17) => \ram_reg_i_27__0_n_0\,
      \b1_in[dia]\(16) => \ram_reg_i_28__0_n_0\,
      \b1_in[dia]\(15) => \ram_reg_i_11__0_n_0\,
      \b1_in[dia]\(14) => ram_reg_i_12_n_0,
      \b1_in[dia]\(13) => ram_reg_i_13_n_0,
      \b1_in[dia]\(12) => ram_reg_i_14_n_0,
      \b1_in[dia]\(11) => ram_reg_i_15_n_0,
      \b1_in[dia]\(10) => ram_reg_i_16_n_0,
      \b1_in[dia]\(9) => ram_reg_i_17_n_0,
      \b1_in[dia]\(8) => ram_reg_i_18_n_0,
      \b1_in[dia]\(7) => ram_reg_i_19_n_0,
      \b1_in[dia]\(6) => ram_reg_i_20_n_0,
      \b1_in[dia]\(5) => \ram_reg_i_21__0_n_0\,
      \b1_in[dia]\(4) => \ram_reg_i_22__0_n_0\,
      \b1_in[dia]\(3) => \ram_reg_i_23__0_n_0\,
      \b1_in[dia]\(2) => \ram_reg_i_24__0_n_0\,
      \b1_in[dia]\(1) => \ram_reg_i_25__0_n_0\,
      \b1_in[dia]\(0) => \ram_reg_i_26__0_n_0\,
      \b1_in[ena]\ => \ram_reg_i_1__0_n_0\,
      \b1_in[wea]\ => \ram_reg_i_29__0_n_0\,
      \b1_out[dob]\(17 downto 0) => \b1_out[dob]\(17 downto 0),
      \b2_in[addra]\(8) => \ram_reg_i_2__0_n_0\,
      \b2_in[addra]\(7) => \ram_reg_i_3__1_n_0\,
      \b2_in[addra]\(6) => \ram_reg_i_4__1_n_0\,
      \b2_in[addra]\(5) => \ram_reg_i_5__1_n_0\,
      \b2_in[addra]\(4) => \ram_reg_i_6__1_n_0\,
      \b2_in[addra]\(3) => \ram_reg_i_7__1_n_0\,
      \b2_in[addra]\(2) => \ram_reg_i_8__1_n_0\,
      \b2_in[addra]\(1) => \ram_reg_i_9__1_n_0\,
      \b2_in[addra]\(0) => \ram_reg_i_10__1_n_0\,
      \b2_in[dia]\(17) => \ram_reg_i_27__1_n_0\,
      \b2_in[dia]\(16) => \ram_reg_i_28__1_n_0\,
      \b2_in[dia]\(15) => \ram_reg_i_11__1_n_0\,
      \b2_in[dia]\(14) => \ram_reg_i_12__0_n_0\,
      \b2_in[dia]\(13) => \ram_reg_i_13__0_n_0\,
      \b2_in[dia]\(12) => \ram_reg_i_14__0_n_0\,
      \b2_in[dia]\(11) => \ram_reg_i_15__0_n_0\,
      \b2_in[dia]\(10) => \ram_reg_i_16__0_n_0\,
      \b2_in[dia]\(9) => \ram_reg_i_17__0_n_0\,
      \b2_in[dia]\(8) => \ram_reg_i_18__0_n_0\,
      \b2_in[dia]\(7) => \ram_reg_i_19__0_n_0\,
      \b2_in[dia]\(6) => \ram_reg_i_20__0_n_0\,
      \b2_in[dia]\(5) => \ram_reg_i_21__1_n_0\,
      \b2_in[dia]\(4) => \ram_reg_i_22__1_n_0\,
      \b2_in[dia]\(3) => \ram_reg_i_23__1_n_0\,
      \b2_in[dia]\(2) => \ram_reg_i_24__1_n_0\,
      \b2_in[dia]\(1) => \ram_reg_i_25__1_n_0\,
      \b2_in[dia]\(0) => \ram_reg_i_26__1_n_0\,
      \b2_in[ena]\ => \ram_reg_i_1__1_n_0\,
      \b2_in[wea]\ => \ram_reg_i_29__1_n_0\,
      \b2_out[dob]\(17 downto 0) => \b2_out[dob]\(17 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      ram_reg(23 downto 0) => y_resized_OBUF(23 downto 0),
      read_addr_in(8) => \ram_reg_i_12__3_n_0\,
      read_addr_in(7) => \ram_reg_i_13__3_n_0\,
      read_addr_in(6) => \ram_reg_i_14__3_n_0\,
      read_addr_in(5) => \ram_reg_i_15__3_n_0\,
      read_addr_in(4) => \ram_reg_i_16__3_n_0\,
      read_addr_in(3) => \ram_reg_i_17__3_n_0\,
      read_addr_in(2) => \ram_reg_i_18__3_n_0\,
      read_addr_in(1) => \ram_reg_i_19__3_n_0\,
      read_addr_in(0) => \ram_reg_i_20__3_n_0\,
      read_en_in => \ram_reg_i_2__3_n_0\,
      write_addr_in_del(8) => \ram_reg_i_1__4_n_0\,
      write_addr_in_del(7) => \ram_reg_i_2__4_n_0\,
      write_addr_in_del(6) => \ram_reg_i_3__4_n_0\,
      write_addr_in_del(5) => \ram_reg_i_4__4_n_0\,
      write_addr_in_del(4) => \ram_reg_i_5__4_n_0\,
      write_addr_in_del(3) => \ram_reg_i_6__4_n_0\,
      write_addr_in_del(2) => \ram_reg_i_7__4_n_0\,
      write_addr_in_del(1) => \ram_reg_i_8__4_n_0\,
      write_addr_in_del(0) => \ram_reg_i_9__4_n_0\,
      write_en_del => \ram_reg_i_10__4_n_0\,
      \x1_out[dob]\(23 downto 0) => \x1_out[dob]\(23 downto 0),
      \x2_out[dob]\(23 downto 0) => \x2_out[dob]\(23 downto 0),
      x_in(23 downto 0) => x_IBUF(23 downto 0),
      \y1_out[dob]\(23 downto 0) => \y1_out[dob]\(23 downto 0),
      \y2_out[dob]\(23 downto 0) => \y2_out[dob]\(23 downto 0)
    );
\ch_delayed_out[address][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_delayed_out[address]_OBUF\(0),
      O => \ch_delayed_out[address]\(0)
    );
\ch_delayed_out[address][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_delayed_out[address]_OBUF\(1),
      O => \ch_delayed_out[address]\(1)
    );
\ch_delayed_out[address][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_delayed_out[address]_OBUF\(2),
      O => \ch_delayed_out[address]\(2)
    );
\ch_delayed_out[address][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_delayed_out[address]_OBUF\(3),
      O => \ch_delayed_out[address]\(3)
    );
\ch_delayed_out[address][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_delayed_out[address]_OBUF\(4),
      O => \ch_delayed_out[address]\(4)
    );
\ch_delayed_out[address][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_delayed_out[address]_OBUF\(5),
      O => \ch_delayed_out[address]\(5)
    );
\ch_delayed_out[address][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_delayed_out[address]_OBUF\(6),
      O => \ch_delayed_out[address]\(6)
    );
\ch_delayed_out[address][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_delayed_out[address]_OBUF\(7),
      O => \ch_delayed_out[address]\(7)
    );
\ch_delayed_out[address][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_delayed_out[address]_OBUF\(8),
      O => \ch_delayed_out[address]\(8)
    );
\ch_delayed_out[en]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => ram_control_n_0,
      O => \ch_delayed_out[en]\
    );
\ch_out[address][0]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_out[address]_OBUF\(0),
      O => \ch_out[address]\(0)
    );
\ch_out[address][1]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_out[address]_OBUF\(1),
      O => \ch_out[address]\(1)
    );
\ch_out[address][2]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_out[address]_OBUF\(2),
      O => \ch_out[address]\(2)
    );
\ch_out[address][3]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_out[address]_OBUF\(3),
      O => \ch_out[address]\(3)
    );
\ch_out[address][4]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_out[address]_OBUF\(4),
      O => \ch_out[address]\(4)
    );
\ch_out[address][5]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_out[address]_OBUF\(5),
      O => \ch_out[address]\(5)
    );
\ch_out[address][6]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_out[address]_OBUF\(6),
      O => \ch_out[address]\(6)
    );
\ch_out[address][7]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_out[address]_OBUF\(7),
      O => \ch_out[address]\(7)
    );
\ch_out[address][8]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => \ch_out[address]_OBUF\(8),
      O => \ch_out[address]\(8)
    );
\ch_out[en]_INST_0\: unisim.vcomponents.OBUF
     port map (
      I => ram_control_n_1,
      O => \ch_out[en]\
    );
clock_IBUF_BUFG_inst: unisim.vcomponents.BUFG
     port map (
      I => clock_IBUF,
      O => clock_IBUF_BUFG
    );
clock_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => clock,
      O => clock_IBUF
    );
filter: entity work.filter
     port map (
      D(23 downto 0) => resize(23 downto 0),
      SR(0) => result,
      \a1_out[dob]\(17 downto 0) => \a1_out[dob]\(17 downto 0),
      \a2_out[dob]\(17 downto 0) => \a2_out[dob]\(17 downto 0),
      \b0_out[dob]\(17 downto 0) => \b0_out[dob]\(17 downto 0),
      \b1_out[dob]\(17 downto 0) => \b1_out[dob]\(17 downto 0),
      \b2_out[dob]\(17 downto 0) => \b2_out[dob]\(17 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      reset_IBUF => reset_IBUF,
      \x1_out[dob]\(23 downto 0) => \x1_out[dob]\(23 downto 0),
      \x2_out[dob]\(23 downto 0) => \x2_out[dob]\(23 downto 0),
      x_in(23 downto 0) => x_IBUF(23 downto 0),
      \y1_out[dob]\(23 downto 0) => \y1_out[dob]\(23 downto 0),
      \y2_out[dob]\(23 downto 0) => \y2_out[dob]\(23 downto 0)
    );
ram_control: entity work.ram_control
     port map (
      D(8) => \ram_reg_i_12__3_n_0\,
      D(7) => \ram_reg_i_13__3_n_0\,
      D(6) => \ram_reg_i_14__3_n_0\,
      D(5) => \ram_reg_i_15__3_n_0\,
      D(4) => \ram_reg_i_16__3_n_0\,
      D(3) => \ram_reg_i_17__3_n_0\,
      D(2) => \ram_reg_i_18__3_n_0\,
      D(1) => \ram_reg_i_19__3_n_0\,
      D(0) => \ram_reg_i_20__3_n_0\,
      Q(8 downto 0) => \ch_delayed_out[address]_OBUF\(8 downto 0),
      WEBWE(0) => ram_control_n_0,
      \ch_out[address]_OBUF\(8 downto 0) => \ch_out[address]_OBUF\(8 downto 0),
      clock_IBUF_BUFG => clock_IBUF_BUFG,
      \en_delay_s_reg[8]__0_0\ => ram_control_n_1,
      read_en_in => \ram_reg_i_2__3_n_0\
    );
ram_reg_i_1: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[ena]\,
      O => ram_reg_i_1_n_0
    );
ram_reg_i_10: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[addra]\(1),
      O => ram_reg_i_10_n_0
    );
\ram_reg_i_10__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[addra]\(0),
      O => \ram_reg_i_10__0_n_0\
    );
\ram_reg_i_10__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[addra]\(0),
      O => \ram_reg_i_10__1_n_0\
    );
\ram_reg_i_10__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[addra]\(0),
      O => \ram_reg_i_10__2_n_0\
    );
\ram_reg_i_10__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[addra]\(0),
      O => \ram_reg_i_10__3_n_0\
    );
\ram_reg_i_10__4\: unisim.vcomponents.IBUF
     port map (
      I => \ch_delayed_in[en]\,
      O => \ram_reg_i_10__4_n_0\
    );
ram_reg_i_11: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[addra]\(0),
      O => ram_reg_i_11_n_0
    );
\ram_reg_i_11__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(15),
      O => \ram_reg_i_11__0_n_0\
    );
\ram_reg_i_11__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(15),
      O => \ram_reg_i_11__1_n_0\
    );
\ram_reg_i_11__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(15),
      O => \ram_reg_i_11__2_n_0\
    );
\ram_reg_i_11__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(15),
      O => \ram_reg_i_11__3_n_0\
    );
ram_reg_i_12: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(14),
      O => ram_reg_i_12_n_0
    );
\ram_reg_i_12__0\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(14),
      O => \ram_reg_i_12__0_n_0\
    );
\ram_reg_i_12__1\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(14),
      O => \ram_reg_i_12__1_n_0\
    );
\ram_reg_i_12__2\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(14),
      O => \ram_reg_i_12__2_n_0\
    );
\ram_reg_i_12__3\: unisim.vcomponents.IBUF
     port map (
      I => \ch_in[address]\(8),
      O => \ram_reg_i_12__3_n_0\
    );
ram_reg_i_13: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(13),
      O => ram_reg_i_13_n_0
    );
\ram_reg_i_13__0\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(13),
      O => \ram_reg_i_13__0_n_0\
    );
\ram_reg_i_13__1\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(13),
      O => \ram_reg_i_13__1_n_0\
    );
\ram_reg_i_13__2\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(13),
      O => \ram_reg_i_13__2_n_0\
    );
\ram_reg_i_13__3\: unisim.vcomponents.IBUF
     port map (
      I => \ch_in[address]\(7),
      O => \ram_reg_i_13__3_n_0\
    );
ram_reg_i_14: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(12),
      O => ram_reg_i_14_n_0
    );
\ram_reg_i_14__0\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(12),
      O => \ram_reg_i_14__0_n_0\
    );
\ram_reg_i_14__1\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(12),
      O => \ram_reg_i_14__1_n_0\
    );
\ram_reg_i_14__2\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(12),
      O => \ram_reg_i_14__2_n_0\
    );
\ram_reg_i_14__3\: unisim.vcomponents.IBUF
     port map (
      I => \ch_in[address]\(6),
      O => \ram_reg_i_14__3_n_0\
    );
ram_reg_i_15: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(11),
      O => ram_reg_i_15_n_0
    );
\ram_reg_i_15__0\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(11),
      O => \ram_reg_i_15__0_n_0\
    );
\ram_reg_i_15__1\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(11),
      O => \ram_reg_i_15__1_n_0\
    );
\ram_reg_i_15__2\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(11),
      O => \ram_reg_i_15__2_n_0\
    );
\ram_reg_i_15__3\: unisim.vcomponents.IBUF
     port map (
      I => \ch_in[address]\(5),
      O => \ram_reg_i_15__3_n_0\
    );
ram_reg_i_16: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(10),
      O => ram_reg_i_16_n_0
    );
\ram_reg_i_16__0\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(10),
      O => \ram_reg_i_16__0_n_0\
    );
\ram_reg_i_16__1\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(10),
      O => \ram_reg_i_16__1_n_0\
    );
\ram_reg_i_16__2\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(10),
      O => \ram_reg_i_16__2_n_0\
    );
\ram_reg_i_16__3\: unisim.vcomponents.IBUF
     port map (
      I => \ch_in[address]\(4),
      O => \ram_reg_i_16__3_n_0\
    );
ram_reg_i_17: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(9),
      O => ram_reg_i_17_n_0
    );
\ram_reg_i_17__0\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(9),
      O => \ram_reg_i_17__0_n_0\
    );
\ram_reg_i_17__1\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(9),
      O => \ram_reg_i_17__1_n_0\
    );
\ram_reg_i_17__2\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(9),
      O => \ram_reg_i_17__2_n_0\
    );
\ram_reg_i_17__3\: unisim.vcomponents.IBUF
     port map (
      I => \ch_in[address]\(3),
      O => \ram_reg_i_17__3_n_0\
    );
ram_reg_i_18: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(8),
      O => ram_reg_i_18_n_0
    );
\ram_reg_i_18__0\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(8),
      O => \ram_reg_i_18__0_n_0\
    );
\ram_reg_i_18__1\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(8),
      O => \ram_reg_i_18__1_n_0\
    );
\ram_reg_i_18__2\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(8),
      O => \ram_reg_i_18__2_n_0\
    );
\ram_reg_i_18__3\: unisim.vcomponents.IBUF
     port map (
      I => \ch_in[address]\(2),
      O => \ram_reg_i_18__3_n_0\
    );
ram_reg_i_19: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(7),
      O => ram_reg_i_19_n_0
    );
\ram_reg_i_19__0\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(7),
      O => \ram_reg_i_19__0_n_0\
    );
\ram_reg_i_19__1\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(7),
      O => \ram_reg_i_19__1_n_0\
    );
\ram_reg_i_19__2\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(7),
      O => \ram_reg_i_19__2_n_0\
    );
\ram_reg_i_19__3\: unisim.vcomponents.IBUF
     port map (
      I => \ch_in[address]\(1),
      O => \ram_reg_i_19__3_n_0\
    );
\ram_reg_i_1__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[ena]\,
      O => \ram_reg_i_1__0_n_0\
    );
\ram_reg_i_1__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[ena]\,
      O => \ram_reg_i_1__1_n_0\
    );
\ram_reg_i_1__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[ena]\,
      O => \ram_reg_i_1__2_n_0\
    );
\ram_reg_i_1__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[ena]\,
      O => \ram_reg_i_1__3_n_0\
    );
\ram_reg_i_1__4\: unisim.vcomponents.IBUF
     port map (
      I => \ch_delayed_in[address]\(8),
      O => \ram_reg_i_1__4_n_0\
    );
ram_reg_i_2: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[addra]\(8),
      O => ram_reg_i_2_n_0
    );
ram_reg_i_20: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(6),
      O => ram_reg_i_20_n_0
    );
\ram_reg_i_20__0\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(6),
      O => \ram_reg_i_20__0_n_0\
    );
\ram_reg_i_20__1\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(6),
      O => \ram_reg_i_20__1_n_0\
    );
\ram_reg_i_20__2\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(6),
      O => \ram_reg_i_20__2_n_0\
    );
\ram_reg_i_20__3\: unisim.vcomponents.IBUF
     port map (
      I => \ch_in[address]\(0),
      O => \ram_reg_i_20__3_n_0\
    );
ram_reg_i_21: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(15),
      O => ram_reg_i_21_n_0
    );
\ram_reg_i_21__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(5),
      O => \ram_reg_i_21__0_n_0\
    );
\ram_reg_i_21__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(5),
      O => \ram_reg_i_21__1_n_0\
    );
\ram_reg_i_21__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(5),
      O => \ram_reg_i_21__2_n_0\
    );
\ram_reg_i_21__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(5),
      O => \ram_reg_i_21__3_n_0\
    );
ram_reg_i_22: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(14),
      O => ram_reg_i_22_n_0
    );
\ram_reg_i_22__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(4),
      O => \ram_reg_i_22__0_n_0\
    );
\ram_reg_i_22__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(4),
      O => \ram_reg_i_22__1_n_0\
    );
\ram_reg_i_22__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(4),
      O => \ram_reg_i_22__2_n_0\
    );
\ram_reg_i_22__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(4),
      O => \ram_reg_i_22__3_n_0\
    );
ram_reg_i_23: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(13),
      O => ram_reg_i_23_n_0
    );
\ram_reg_i_23__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(3),
      O => \ram_reg_i_23__0_n_0\
    );
\ram_reg_i_23__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(3),
      O => \ram_reg_i_23__1_n_0\
    );
\ram_reg_i_23__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(3),
      O => \ram_reg_i_23__2_n_0\
    );
\ram_reg_i_23__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(3),
      O => \ram_reg_i_23__3_n_0\
    );
ram_reg_i_24: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(12),
      O => ram_reg_i_24_n_0
    );
\ram_reg_i_24__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(2),
      O => \ram_reg_i_24__0_n_0\
    );
\ram_reg_i_24__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(2),
      O => \ram_reg_i_24__1_n_0\
    );
\ram_reg_i_24__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(2),
      O => \ram_reg_i_24__2_n_0\
    );
\ram_reg_i_24__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(2),
      O => \ram_reg_i_24__3_n_0\
    );
ram_reg_i_25: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(11),
      O => ram_reg_i_25_n_0
    );
\ram_reg_i_25__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(1),
      O => \ram_reg_i_25__0_n_0\
    );
\ram_reg_i_25__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(1),
      O => \ram_reg_i_25__1_n_0\
    );
\ram_reg_i_25__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(1),
      O => \ram_reg_i_25__2_n_0\
    );
\ram_reg_i_25__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(1),
      O => \ram_reg_i_25__3_n_0\
    );
ram_reg_i_26: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(10),
      O => ram_reg_i_26_n_0
    );
\ram_reg_i_26__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(0),
      O => \ram_reg_i_26__0_n_0\
    );
\ram_reg_i_26__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(0),
      O => \ram_reg_i_26__1_n_0\
    );
\ram_reg_i_26__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(0),
      O => \ram_reg_i_26__2_n_0\
    );
\ram_reg_i_26__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(0),
      O => \ram_reg_i_26__3_n_0\
    );
ram_reg_i_27: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(9),
      O => ram_reg_i_27_n_0
    );
\ram_reg_i_27__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(17),
      O => \ram_reg_i_27__0_n_0\
    );
\ram_reg_i_27__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(17),
      O => \ram_reg_i_27__1_n_0\
    );
\ram_reg_i_27__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(17),
      O => \ram_reg_i_27__2_n_0\
    );
\ram_reg_i_27__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(17),
      O => \ram_reg_i_27__3_n_0\
    );
ram_reg_i_28: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(8),
      O => ram_reg_i_28_n_0
    );
\ram_reg_i_28__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[dia]\(16),
      O => \ram_reg_i_28__0_n_0\
    );
\ram_reg_i_28__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[dia]\(16),
      O => \ram_reg_i_28__1_n_0\
    );
\ram_reg_i_28__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[dia]\(16),
      O => \ram_reg_i_28__2_n_0\
    );
\ram_reg_i_28__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[dia]\(16),
      O => \ram_reg_i_28__3_n_0\
    );
ram_reg_i_29: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(7),
      O => ram_reg_i_29_n_0
    );
\ram_reg_i_29__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[wea]\,
      O => \ram_reg_i_29__0_n_0\
    );
\ram_reg_i_29__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[wea]\,
      O => \ram_reg_i_29__1_n_0\
    );
\ram_reg_i_29__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[wea]\,
      O => \ram_reg_i_29__2_n_0\
    );
\ram_reg_i_29__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[wea]\,
      O => \ram_reg_i_29__3_n_0\
    );
\ram_reg_i_2__0\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[addra]\(8),
      O => \ram_reg_i_2__0_n_0\
    );
\ram_reg_i_2__1\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[addra]\(8),
      O => \ram_reg_i_2__1_n_0\
    );
\ram_reg_i_2__2\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[addra]\(8),
      O => \ram_reg_i_2__2_n_0\
    );
\ram_reg_i_2__3\: unisim.vcomponents.IBUF
     port map (
      I => \ch_in[en]\,
      O => \ram_reg_i_2__3_n_0\
    );
\ram_reg_i_2__4\: unisim.vcomponents.IBUF
     port map (
      I => \ch_delayed_in[address]\(7),
      O => \ram_reg_i_2__4_n_0\
    );
ram_reg_i_3: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[addra]\(8),
      O => ram_reg_i_3_n_0
    );
ram_reg_i_30: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(6),
      O => ram_reg_i_30_n_0
    );
ram_reg_i_31: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(5),
      O => ram_reg_i_31_n_0
    );
ram_reg_i_32: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(4),
      O => ram_reg_i_32_n_0
    );
ram_reg_i_33: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(3),
      O => ram_reg_i_33_n_0
    );
ram_reg_i_34: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(2),
      O => ram_reg_i_34_n_0
    );
ram_reg_i_35: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(1),
      O => ram_reg_i_35_n_0
    );
ram_reg_i_36: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(0),
      O => ram_reg_i_36_n_0
    );
ram_reg_i_37: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(17),
      O => ram_reg_i_37_n_0
    );
ram_reg_i_38: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[dia]\(16),
      O => ram_reg_i_38_n_0
    );
ram_reg_i_39: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[wea]\,
      O => ram_reg_i_39_n_0
    );
\ram_reg_i_3__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[addra]\(7),
      O => \ram_reg_i_3__0_n_0\
    );
\ram_reg_i_3__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[addra]\(7),
      O => \ram_reg_i_3__1_n_0\
    );
\ram_reg_i_3__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[addra]\(7),
      O => \ram_reg_i_3__2_n_0\
    );
\ram_reg_i_3__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[addra]\(7),
      O => \ram_reg_i_3__3_n_0\
    );
\ram_reg_i_3__4\: unisim.vcomponents.IBUF
     port map (
      I => \ch_delayed_in[address]\(6),
      O => \ram_reg_i_3__4_n_0\
    );
ram_reg_i_4: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[addra]\(7),
      O => ram_reg_i_4_n_0
    );
\ram_reg_i_4__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[addra]\(6),
      O => \ram_reg_i_4__0_n_0\
    );
\ram_reg_i_4__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[addra]\(6),
      O => \ram_reg_i_4__1_n_0\
    );
\ram_reg_i_4__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[addra]\(6),
      O => \ram_reg_i_4__2_n_0\
    );
\ram_reg_i_4__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[addra]\(6),
      O => \ram_reg_i_4__3_n_0\
    );
\ram_reg_i_4__4\: unisim.vcomponents.IBUF
     port map (
      I => \ch_delayed_in[address]\(5),
      O => \ram_reg_i_4__4_n_0\
    );
ram_reg_i_5: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[addra]\(6),
      O => ram_reg_i_5_n_0
    );
\ram_reg_i_5__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[addra]\(5),
      O => \ram_reg_i_5__0_n_0\
    );
\ram_reg_i_5__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[addra]\(5),
      O => \ram_reg_i_5__1_n_0\
    );
\ram_reg_i_5__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[addra]\(5),
      O => \ram_reg_i_5__2_n_0\
    );
\ram_reg_i_5__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[addra]\(5),
      O => \ram_reg_i_5__3_n_0\
    );
\ram_reg_i_5__4\: unisim.vcomponents.IBUF
     port map (
      I => \ch_delayed_in[address]\(4),
      O => \ram_reg_i_5__4_n_0\
    );
ram_reg_i_6: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[addra]\(5),
      O => ram_reg_i_6_n_0
    );
\ram_reg_i_6__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[addra]\(4),
      O => \ram_reg_i_6__0_n_0\
    );
\ram_reg_i_6__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[addra]\(4),
      O => \ram_reg_i_6__1_n_0\
    );
\ram_reg_i_6__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[addra]\(4),
      O => \ram_reg_i_6__2_n_0\
    );
\ram_reg_i_6__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[addra]\(4),
      O => \ram_reg_i_6__3_n_0\
    );
\ram_reg_i_6__4\: unisim.vcomponents.IBUF
     port map (
      I => \ch_delayed_in[address]\(3),
      O => \ram_reg_i_6__4_n_0\
    );
ram_reg_i_7: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[addra]\(4),
      O => ram_reg_i_7_n_0
    );
\ram_reg_i_7__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[addra]\(3),
      O => \ram_reg_i_7__0_n_0\
    );
\ram_reg_i_7__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[addra]\(3),
      O => \ram_reg_i_7__1_n_0\
    );
\ram_reg_i_7__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[addra]\(3),
      O => \ram_reg_i_7__2_n_0\
    );
\ram_reg_i_7__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[addra]\(3),
      O => \ram_reg_i_7__3_n_0\
    );
\ram_reg_i_7__4\: unisim.vcomponents.IBUF
     port map (
      I => \ch_delayed_in[address]\(2),
      O => \ram_reg_i_7__4_n_0\
    );
ram_reg_i_8: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[addra]\(3),
      O => ram_reg_i_8_n_0
    );
\ram_reg_i_8__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[addra]\(2),
      O => \ram_reg_i_8__0_n_0\
    );
\ram_reg_i_8__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[addra]\(2),
      O => \ram_reg_i_8__1_n_0\
    );
\ram_reg_i_8__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[addra]\(2),
      O => \ram_reg_i_8__2_n_0\
    );
\ram_reg_i_8__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[addra]\(2),
      O => \ram_reg_i_8__3_n_0\
    );
\ram_reg_i_8__4\: unisim.vcomponents.IBUF
     port map (
      I => \ch_delayed_in[address]\(1),
      O => \ram_reg_i_8__4_n_0\
    );
ram_reg_i_9: unisim.vcomponents.IBUF
     port map (
      I => \b0_in[addra]\(2),
      O => ram_reg_i_9_n_0
    );
\ram_reg_i_9__0\: unisim.vcomponents.IBUF
     port map (
      I => \b1_in[addra]\(1),
      O => \ram_reg_i_9__0_n_0\
    );
\ram_reg_i_9__1\: unisim.vcomponents.IBUF
     port map (
      I => \b2_in[addra]\(1),
      O => \ram_reg_i_9__1_n_0\
    );
\ram_reg_i_9__2\: unisim.vcomponents.IBUF
     port map (
      I => \a1_in[addra]\(1),
      O => \ram_reg_i_9__2_n_0\
    );
\ram_reg_i_9__3\: unisim.vcomponents.IBUF
     port map (
      I => \a2_in[addra]\(1),
      O => \ram_reg_i_9__3_n_0\
    );
\ram_reg_i_9__4\: unisim.vcomponents.IBUF
     port map (
      I => \ch_delayed_in[address]\(0),
      O => \ram_reg_i_9__4_n_0\
    );
reset_IBUF_inst: unisim.vcomponents.IBUF
     port map (
      I => reset,
      O => reset_IBUF
    );
\x_IBUF[0]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(0),
      O => x_IBUF(0)
    );
\x_IBUF[10]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(10),
      O => x_IBUF(10)
    );
\x_IBUF[11]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(11),
      O => x_IBUF(11)
    );
\x_IBUF[12]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(12),
      O => x_IBUF(12)
    );
\x_IBUF[13]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(13),
      O => x_IBUF(13)
    );
\x_IBUF[14]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(14),
      O => x_IBUF(14)
    );
\x_IBUF[15]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(15),
      O => x_IBUF(15)
    );
\x_IBUF[16]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(16),
      O => x_IBUF(16)
    );
\x_IBUF[17]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(17),
      O => x_IBUF(17)
    );
\x_IBUF[18]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(18),
      O => x_IBUF(18)
    );
\x_IBUF[19]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(19),
      O => x_IBUF(19)
    );
\x_IBUF[1]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(1),
      O => x_IBUF(1)
    );
\x_IBUF[20]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(20),
      O => x_IBUF(20)
    );
\x_IBUF[21]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(21),
      O => x_IBUF(21)
    );
\x_IBUF[22]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(22),
      O => x_IBUF(22)
    );
\x_IBUF[23]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(23),
      O => x_IBUF(23)
    );
\x_IBUF[2]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(2),
      O => x_IBUF(2)
    );
\x_IBUF[3]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(3),
      O => x_IBUF(3)
    );
\x_IBUF[4]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(4),
      O => x_IBUF(4)
    );
\x_IBUF[5]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(5),
      O => x_IBUF(5)
    );
\x_IBUF[6]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(6),
      O => x_IBUF(6)
    );
\x_IBUF[7]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(7),
      O => x_IBUF(7)
    );
\x_IBUF[8]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(8),
      O => x_IBUF(8)
    );
\x_IBUF[9]_inst\: unisim.vcomponents.IBUF
     port map (
      I => x(9),
      O => x_IBUF(9)
    );
\y_resized_OBUF[0]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(0),
      O => y_resized(0)
    );
\y_resized_OBUF[10]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(10),
      O => y_resized(10)
    );
\y_resized_OBUF[11]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(11),
      O => y_resized(11)
    );
\y_resized_OBUF[12]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(12),
      O => y_resized(12)
    );
\y_resized_OBUF[13]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(13),
      O => y_resized(13)
    );
\y_resized_OBUF[14]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(14),
      O => y_resized(14)
    );
\y_resized_OBUF[15]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(15),
      O => y_resized(15)
    );
\y_resized_OBUF[16]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(16),
      O => y_resized(16)
    );
\y_resized_OBUF[17]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(17),
      O => y_resized(17)
    );
\y_resized_OBUF[18]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(18),
      O => y_resized(18)
    );
\y_resized_OBUF[19]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(19),
      O => y_resized(19)
    );
\y_resized_OBUF[1]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(1),
      O => y_resized(1)
    );
\y_resized_OBUF[20]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(20),
      O => y_resized(20)
    );
\y_resized_OBUF[21]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(21),
      O => y_resized(21)
    );
\y_resized_OBUF[22]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(22),
      O => y_resized(22)
    );
\y_resized_OBUF[23]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(23),
      O => y_resized(23)
    );
\y_resized_OBUF[2]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(2),
      O => y_resized(2)
    );
\y_resized_OBUF[3]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(3),
      O => y_resized(3)
    );
\y_resized_OBUF[4]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(4),
      O => y_resized(4)
    );
\y_resized_OBUF[5]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(5),
      O => y_resized(5)
    );
\y_resized_OBUF[6]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(6),
      O => y_resized(6)
    );
\y_resized_OBUF[7]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(7),
      O => y_resized(7)
    );
\y_resized_OBUF[8]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(8),
      O => y_resized(8)
    );
\y_resized_OBUF[9]_inst\: unisim.vcomponents.OBUF
     port map (
      I => y_resized_OBUF(9),
      O => y_resized(9)
    );
\y_resized_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(0),
      Q => y_resized_OBUF(0),
      S => result
    );
\y_resized_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(10),
      Q => y_resized_OBUF(10),
      S => result
    );
\y_resized_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(11),
      Q => y_resized_OBUF(11),
      S => result
    );
\y_resized_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(12),
      Q => y_resized_OBUF(12),
      S => result
    );
\y_resized_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(13),
      Q => y_resized_OBUF(13),
      S => result
    );
\y_resized_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(14),
      Q => y_resized_OBUF(14),
      S => result
    );
\y_resized_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(15),
      Q => y_resized_OBUF(15),
      S => result
    );
\y_resized_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(16),
      Q => y_resized_OBUF(16),
      S => result
    );
\y_resized_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(17),
      Q => y_resized_OBUF(17),
      S => result
    );
\y_resized_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(18),
      Q => y_resized_OBUF(18),
      S => result
    );
\y_resized_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(19),
      Q => y_resized_OBUF(19),
      S => result
    );
\y_resized_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(1),
      Q => y_resized_OBUF(1),
      S => result
    );
\y_resized_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(20),
      Q => y_resized_OBUF(20),
      S => result
    );
\y_resized_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(21),
      Q => y_resized_OBUF(21),
      S => result
    );
\y_resized_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(22),
      Q => y_resized_OBUF(22),
      S => result
    );
\y_resized_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(23),
      Q => y_resized_OBUF(23),
      R => result
    );
\y_resized_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(2),
      Q => y_resized_OBUF(2),
      S => result
    );
\y_resized_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(3),
      Q => y_resized_OBUF(3),
      S => result
    );
\y_resized_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(4),
      Q => y_resized_OBUF(4),
      S => result
    );
\y_resized_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(5),
      Q => y_resized_OBUF(5),
      S => result
    );
\y_resized_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(6),
      Q => y_resized_OBUF(6),
      S => result
    );
\y_resized_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(7),
      Q => y_resized_OBUF(7),
      S => result
    );
\y_resized_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(8),
      Q => y_resized_OBUF(8),
      S => result
    );
\y_resized_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clock_IBUF_BUFG,
      CE => '1',
      D => resize(9),
      Q => y_resized_OBUF(9),
      S => result
    );
end STRUCTURE;
