--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml display.twx display.ncd -o display.twr display.pcf -ucf
display.ucf

Design file:              display.ncd
Physical constraint file: display.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    3.215(R)|      SLOW  |   -1.340(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
display<0>  |         8.625(R)|      SLOW  |         4.604(R)|      FAST  |clk_BUFGP         |   0.000|
display<1>  |         8.708(R)|      SLOW  |         4.628(R)|      FAST  |clk_BUFGP         |   0.000|
display<2>  |         8.712(R)|      SLOW  |         4.632(R)|      FAST  |clk_BUFGP         |   0.000|
display<3>  |         9.025(R)|      SLOW  |         4.845(R)|      FAST  |clk_BUFGP         |   0.000|
display<4>  |         9.349(R)|      SLOW  |         5.090(R)|      FAST  |clk_BUFGP         |   0.000|
display<5>  |         8.998(R)|      SLOW  |         4.892(R)|      FAST  |clk_BUFGP         |   0.000|
display<6>  |         9.153(R)|      SLOW  |         4.950(R)|      FAST  |clk_BUFGP         |   0.000|
display<7>  |         8.755(R)|      SLOW  |         4.498(R)|      FAST  |clk_BUFGP         |   0.000|
display<8>  |         9.470(R)|      SLOW  |         4.979(R)|      FAST  |clk_BUFGP         |   0.000|
display<9>  |         9.153(R)|      SLOW  |         4.781(R)|      FAST  |clk_BUFGP         |   0.000|
display<10> |         8.568(R)|      SLOW  |         4.578(R)|      FAST  |clk_BUFGP         |   0.000|
display<11> |         9.108(R)|      SLOW  |         4.830(R)|      FAST  |clk_BUFGP         |   0.000|
display<12> |         8.977(R)|      SLOW  |         4.539(R)|      FAST  |clk_BUFGP         |   0.000|
display<13> |         9.434(R)|      SLOW  |         4.911(R)|      FAST  |clk_BUFGP         |   0.000|
display<14> |         9.146(R)|      SLOW  |         4.806(R)|      FAST  |clk_BUFGP         |   0.000|
display<15> |         8.513(R)|      SLOW  |         4.330(R)|      FAST  |clk_BUFGP         |   0.000|
display<16> |         8.483(R)|      SLOW  |         4.308(R)|      FAST  |clk_BUFGP         |   0.000|
display<17> |         8.609(R)|      SLOW  |         4.546(R)|      FAST  |clk_BUFGP         |   0.000|
display<18> |         8.534(R)|      SLOW  |         4.494(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.858|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Apr 02 23:48:24 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



