LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY macrofunction IS

PORT (

		a, b: IN STD_LOGIC_VECTOR (31 downto 0);
		s : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
		);
		
END macrofunction;

architecture hardware of macrofunction is
begin
	
	s <= a + b;
end hardware;
	