{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591324140650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591324140651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 14:29:00 2020 " "Processing started: Fri Jun 05 14:29:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591324140651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591324140651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaTest -c vgaTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaTest -c vgaTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591324140651 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../MiniprojectResources/altpll0.qip " "Tcl Script File ../MiniprojectResources/altpll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip " "set_global_assignment -name QIP_FILE ../MiniprojectResources/altpll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1591324140843 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1591324140843 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591324141133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behaviour " "Found design unit 1: LFSR-behaviour" {  } { { "LFSR.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/LFSR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324141980 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/LFSR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324141980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324141980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_over.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameover-loser " "Found design unit 1: gameover-loser" {  } { { "game_over.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/game_over.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324141987 ""} { "Info" "ISGN_ENTITY_NAME" "1 gameover " "Found entity 1: gameover" {  } { { "game_over.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/game_over.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324141987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324141987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324141995 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324141995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324141995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menu-main " "Found design unit 1: menu-main" {  } { { "menu.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/menu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142002 ""} { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/menu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324142002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_fsm-fsm " "Found design unit 1: game_fsm-fsm" {  } { { "game_fsm.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/game_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142009 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_fsm " "Found entity 1: game_fsm" {  } { { "game_fsm.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/game_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324142009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142015 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324142015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142022 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324142022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142029 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324142029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142036 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324142036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142043 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324142043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Found design unit 1: altpll1-SYN" {  } { { "altpll1.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/altpll1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142053 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "altpll1.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/altpll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324142053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgatest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vgaTest " "Found entity 1: vgaTest" {  } { { "vgaTest.bdf" "" { Schematic "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324142060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vgaTest " "Elaborating entity \"vgaTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591324142214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst3 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst3\"" {  } { { "vgaTest.bdf" "inst3" { Schematic "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { { 328 1016 1240 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst " "Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst\"" {  } { { "vgaTest.bdf" "inst" { Schematic "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { { 32 304 656 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll1:inst\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "altpll_component" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/altpll1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll1:inst\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/altpll1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591324142321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll1:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142323 ""}  } { { "altpll1.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/altpll1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591324142323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1_altpll " "Found entity 1: altpll1_altpll" {  } { { "db/altpll1_altpll.v" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/db/altpll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324142479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1_altpll altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated " "Elaborating entity \"altpll1_altpll\" for hierarchy \"altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst4 " "Elaborating entity \"display\" for hierarchy \"display:inst4\"" {  } { { "vgaTest.bdf" "inst4" { Schematic "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { { 344 688 888 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142490 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_screen_on display.vhd(76) " "VHDL Process Statement warning at display.vhd(76): signal \"menu_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142492 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_text_on display.vhd(76) " "VHDL Process Statement warning at display.vhd(76): signal \"menu_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142492 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_screen_on display.vhd(77) " "VHDL Process Statement warning at display.vhd(77): signal \"menu_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142492 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_text_on display.vhd(77) " "VHDL Process Statement warning at display.vhd(77): signal \"menu_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142492 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_screen_on display.vhd(78) " "VHDL Process Statement warning at display.vhd(78): signal \"menu_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142493 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu_text_on display.vhd(78) " "VHDL Process Statement warning at display.vhd(78): signal \"menu_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142493 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_screen_on display.vhd(82) " "VHDL Process Statement warning at display.vhd(82): signal \"over_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142493 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_text_on display.vhd(83) " "VHDL Process Statement warning at display.vhd(83): signal \"over_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142493 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_screen_on display.vhd(84) " "VHDL Process Statement warning at display.vhd(84): signal \"over_screen_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142493 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "over_text_on display.vhd(84) " "VHDL Process Statement warning at display.vhd(84): signal \"over_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142493 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_text_on display.vhd(88) " "VHDL Process Statement warning at display.vhd(88): signal \"bird_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142493 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display.vhd(88) " "VHDL Process Statement warning at display.vhd(88): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142493 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_text_on display.vhd(89) " "VHDL Process Statement warning at display.vhd(89): signal \"bird_text_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142494 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display.vhd(89) " "VHDL Process Statement warning at display.vhd(89): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142494 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_pipe_on display.vhd(89) " "VHDL Process Statement warning at display.vhd(89): signal \"bird_pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142494 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display.vhd(90) " "VHDL Process Statement warning at display.vhd(90): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142494 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_hit display.vhd(91) " "VHDL Process Statement warning at display.vhd(91): signal \"player_hit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142494 "|vgaTest|display:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hit display.vhd(70) " "VHDL Process Statement warning at display.vhd(70): inferring latch(es) for signal or variable \"hit\", which holds its previous value in one or more paths through the process" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591324142494 "|vgaTest|display:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit display.vhd(70) " "Inferred latch for \"hit\" at display.vhd(70)" {  } { { "display.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591324142494 "|vgaTest|display:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball display:inst4\|bouncy_ball:bird " "Elaborating entity \"bouncy_ball\" for hierarchy \"display:inst4\|bouncy_ball:bird\"" {  } { { "display.vhd" "bird" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom display:inst4\|bouncy_ball:bird\|char_rom:textscore " "Elaborating entity \"char_rom\" for hierarchy \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\"" {  } { { "bouncy_ball.vhd" "textscore" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component " "Instantiated megafunction \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142583 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591324142583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591324142730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591324142730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"display:inst4\|bouncy_ball:bird\|char_rom:textscore\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes display:inst4\|bouncy_ball:bird\|pipes:pipe " "Elaborating entity \"pipes\" for hierarchy \"display:inst4\|bouncy_ball:bird\|pipes:pipe\"" {  } { { "bouncy_ball.vhd" "pipe" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142769 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gap pipes.vhd(34) " "VHDL Signal Declaration warning at pipes.vhd(34): used explicit default value for signal \"gap\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591324142774 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_width pipes.vhd(36) " "VHDL Signal Declaration warning at pipes.vhd(36): used explicit default value for signal \"pipe_width\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591324142775 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height1_1 pipes.vhd(42) " "VHDL Signal Declaration warning at pipes.vhd(42): used explicit default value for signal \"height1_1\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591324142775 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height2_1 pipes.vhd(43) " "VHDL Signal Declaration warning at pipes.vhd(43): used explicit default value for signal \"height2_1\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591324142775 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height1_2 pipes.vhd(44) " "VHDL Signal Declaration warning at pipes.vhd(44): used explicit default value for signal \"height1_2\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591324142775 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "height2_2 pipes.vhd(45) " "VHDL Signal Declaration warning at pipes.vhd(45): used explicit default value for signal \"height2_2\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591324142775 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_y_pos pipes.vhd(47) " "VHDL Signal Declaration warning at pipes.vhd(47): used explicit default value for signal \"pipe_y_pos\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591324142775 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LFSR_reset pipes.vhd(54) " "VHDL Signal Declaration warning at pipes.vhd(54): used explicit default value for signal \"LFSR_reset\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591324142776 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit_temp pipes.vhd(94) " "VHDL Process Statement warning at pipes.vhd(94): signal \"hit_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142776 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pause pipes.vhd(98) " "VHDL Process Statement warning at pipes.vhd(98): signal \"pause\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142776 "|vgaTest|display:inst4|bouncy_ball:bird|pipes:pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR display:inst4\|bouncy_ball:bird\|pipes:pipe\|LFSR:rand " "Elaborating entity \"LFSR\" for hierarchy \"display:inst4\|bouncy_ball:bird\|pipes:pipe\|LFSR:rand\"" {  } { { "pipes.vhd" "rand" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu display:inst4\|menu:menu_screen " "Elaborating entity \"menu\" for hierarchy \"display:inst4\|menu:menu_screen\"" {  } { { "display.vhd" "menu_screen" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover display:inst4\|gameover:game_over_screen " "Elaborating entity \"gameover\" for hierarchy \"display:inst4\|gameover:game_over_screen\"" {  } { { "display.vhd" "game_over_screen" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/display.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst2 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst2\"" {  } { { "vgaTest.bdf" "inst2" { Schematic "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { { 72 992 1256 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142890 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1591324142895 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142895 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142895 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142895 "|vgaTest|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142896 "|vgaTest|MOUSE:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_fsm game_fsm:inst5 " "Elaborating entity \"game_fsm\" for hierarchy \"game_fsm:inst5\"" {  } { { "vgaTest.bdf" "inst5" { Schematic "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/vgaTest.bdf" { { 352 216 440 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591324142899 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_fsm.vhd(50) " "VHDL Process Statement warning at game_fsm.vhd(50): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_fsm.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/game_fsm.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142901 "|vgaTest|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_fsm.vhd(59) " "VHDL Process Statement warning at game_fsm.vhd(59): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_fsm.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/game_fsm.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142901 "|vgaTest|game_fsm:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_fsm.vhd(66) " "VHDL Process Statement warning at game_fsm.vhd(66): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_fsm.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/game_fsm.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591324142901 "|vgaTest|game_fsm:inst5"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pipes.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/pipes.vhd" 84 -1 0 } } { "bouncy_ball.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/bouncy_ball.vhd" 129 -1 0 } } { "mouse.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/mouse.vhd" 37 -1 0 } } { "mouse.vhd" "" { Text "C:/Users/hp/Desktop/Final_sub/FlaPGA-CS305-master/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1591324145797 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1591324145798 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591324147191 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1591324148827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591324149431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591324149431 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1048 " "Implemented 1048 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591324149744 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591324149744 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1591324149744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "987 " "Implemented 987 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591324149744 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1591324149744 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1591324149744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591324149744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591324149890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 14:29:09 2020 " "Processing ended: Fri Jun 05 14:29:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591324149890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591324149890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591324149890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591324149890 ""}
