set ::env(PROJECT_NAME) PoC-Examples
set ::env(DESIGN_TOP) cachetest_de0
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/PoC-Examples/src/cache
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/PoC-Examples/src/cache/cachetest_de0.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
