module count (switch, out);

input switch;
output reg [5:0] out;

always @(posedge switch)
begin

out<=out+1;

end

endmodule
