Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Apr  7 01:15:29 2025
| Host         : DESKTOP-R9-7945HX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SoC_wrapper_control_sets_placed.rpt
| Design       : SoC_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1329 |
|    Minimum number of control sets                        |  1329 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   940 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1329 |
| >= 0 to < 4        |   176 |
| >= 4 to < 6        |   278 |
| >= 6 to < 8        |    55 |
| >= 8 to < 10       |    72 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |     2 |
| >= 16              |   688 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12241 |         2071 |
| No           | No                    | Yes                    |             306 |           87 |
| No           | Yes                   | No                     |            1983 |          668 |
| Yes          | No                    | No                     |           11578 |         1762 |
| Yes          | No                    | Yes                    |            4176 |          597 |
| Yes          | Yes                   | No                     |            3172 |          571 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                         | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                            |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                         | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                            |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                           | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                      | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                           | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                      | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                       | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                         | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                            |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                                                                                                    | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                           | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                                                                                                    | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                            |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                         | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                            |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                                      |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                     | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                     | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]                                                                                    |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.write_ptr                                                                                                                                                                               | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4_NO_ID.read_ptr                                                                                                                                                                                | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1                                                                                   |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                        | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_wsplitter.accum_bresp                                                                                            | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/SR[0]                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                             |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                      | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/dout_reg1_reg                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_1[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                     | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                      | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                                 | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                       | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                    | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                    | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                                                                                  | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                               | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                                                                                      | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/p_0_in2_out[1]                                                                                                    | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                               | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                                                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                      | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                    | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                    | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                       | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_0[0]                                                                                                                | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                      | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                    | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_3[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_0[0]                                                                                                                | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                      | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/p_0_in2_out[0]                                                                                                    | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                    | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |              4 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              4 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                            | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                               | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                       | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/read_ptr0                                                                                                                                                                                                     | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                    | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                       | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                        | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                                      | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                                                                                            | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                                  | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                 |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                              | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                       | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                                                                 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                                                                                            | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                      | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                                  | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                 |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                    | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                       | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                       | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                               |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              5 |         1.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                             | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                             |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                     | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                             |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                             |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/E[0]                                                                                                                                                                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                             | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |              5 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                     | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              5 |         1.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                     | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              6 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                         | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                      |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                    | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                             |                1 |              6 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                      | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                   |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                |                4 |              6 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                         | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                      |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | SoC_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/we_data_r_reg_n_0                                                                                                                                                                                                                  | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                             |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                1 |              6 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer_ready15_out                                                                                                                                                                                                 | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                       |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                              |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                           | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                                                                           |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              7 |         1.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                       |                3 |              7 |         2.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                              | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                   |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                              | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                   |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                                                                                       |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                                                                                |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              7 |         1.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                           | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                    |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                              | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                   |                3 |              7 |         2.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                              | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                   |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                   |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                         | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                     |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                         | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/dout_reg1_reg_0                                                                                                                                                     |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                              | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/axi_awlen_cntr[7]_i_2_n_0                                                                                                                                                                                                             | SoC_i/MY_IP_0/inst/axi_awlen_cntr[7]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                         | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                       |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                   |                4 |              8 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                         | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                     |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/axi_araddr1                                                                                                                                                                                                                           | SoC_i/MY_IP_0/inst/axi_arlen_cntr[7]_i_1_n_0                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                              | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                      | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                  |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/bias_buf/buffer_ready15_out                                                                                                                                                                                                 | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                      | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                    |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                |                4 |              8 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                  | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                     |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              9 |         1.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][3]                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][1]                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][5]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                  | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                     |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                        | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                        | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                   |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][2]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][4]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][10]                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][11]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                        | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                     | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                |                1 |              9 |         9.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][0]                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][13]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][9]                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][8]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][7]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][14]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                     | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              9 |         1.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                        | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                   |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][12]                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                4 |             10 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ff_pointer0                                                                                                                                                                                                                        | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                5 |             10 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/r_pointer0                                                                                                                                                                                                                         | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/p_12_in                                                                                                                                                                                                                               | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/axi_araddr12_out                                                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                                                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                                                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |             10 |         3.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             11 |         1.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                             | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                2 |             11 |         5.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                             | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                          |                4 |             11 |         2.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                6 |             11 |         1.83 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                           |                6 |             11 |         1.83 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                             | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                          |                3 |             11 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                             | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                4 |             11 |         2.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                           |                6 |             11 |         1.83 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |                3 |             11 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                       |                3 |             11 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                   |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                   |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                        | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                2 |             12 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             12 |         2.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                                                                                              |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                7 |             13 |         1.86 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                  | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |             13 |         4.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                5 |             13 |         2.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                        | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                3 |             13 |         4.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                  | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |             13 |         6.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                               |                7 |             13 |         1.86 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                        | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                5 |             13 |         2.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             13 |         2.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                   |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                          |                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[38][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[40][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[43][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[47][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[4][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[34][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[36][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[60][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[63][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[6][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               12 |             16 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[41][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[61][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/PU_array/valid_adder_tree                                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/PU_array/temp_bias[15]_i_1_n_0                                                                                                                                                                                                 | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[3][15]_i_1__0_n_0                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dout_fifo[0][15]_i_1_n_0                                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dout_fifo[1][15]_i_1_n_0                                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dout_fifo[3][15]_i_1_n_0                                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dout_fifo[9][15]_i_1_n_0                                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dout_fifo[4][15]_i_1_n_0                                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dout_fifo[5][15]_i_1_n_0                                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dout_fifo[6][15]_i_1_n_0                                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dout_fifo[7][15]_i_1_n_0                                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dout_fifo[8][15]_i_1_n_0                                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dout_fifo[2][15]_i_1_n_0                                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/we_bias_r                                                                                                                                                                                                                          | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/we_weight_r                                                                                                                                                                                                                        | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/we_bias_r_reg_n_0                                                                                                                                                                                                                  | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/we_weight_r_reg_n_0                                                                                                                                                                                                                | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/we_data_r                                                                                                                                                                                                                          | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                              | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                              |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                           |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                              |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[33][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[36][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[3][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[49][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[43][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[45][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[42][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[40][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[41][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[44][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[46][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[55][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[62][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[38][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[61][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[34][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[5][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[56][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[4][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[54][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[53][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[6][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[48][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               12 |             16 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[7][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[50][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[58][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[9][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[39][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[47][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[51][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[60][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[59][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[63][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[52][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[35][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[57][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[8][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[37][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ctl/load_en                                                                                                                                                                                                                        | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[12][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[21][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[36][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                              | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[49][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[43][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[17][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[2][15]_i_1_n_0                                                                                                                                                                                              | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[31][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[25][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[41][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[20][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[28][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[29][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[42][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[26][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[18][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[22][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[23][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[24][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[16][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[13][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[10][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[19][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[1][15]_i_1_n_0                                                                                                                                                                                              | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[27][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[32][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[33][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[34][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[37][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[39][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[15][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[40][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[14][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[30][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[45][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[46][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[47][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[44][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[11][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[38][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[35][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[48][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[0][15]_i_1__0_n_0                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[58][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[57][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[56][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[60][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[7][15]_i_1_n_0                                                                                                                                                                                              | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[4][15]_i_1_n_0                                                                                                                                                                                              | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[50][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[53][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[62][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[9][15]_i_1_n_0                                                                                                                                                                                              | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[59][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[6][15]_i_1__0_n_0                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[5][15]_i_1__0_n_0                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[63][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[52][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[54][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[61][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[8][15]_i_1_n_0                                                                                                                                                                                              | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[55][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/data_buf/buffer[51][15]_i_1_n_0                                                                                                                                                                                             | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/bias_buf/buffer[7][15]_i_1__0_n_0                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/bias_buf/buffer[3][15]_i_1_n_0                                                                                                                                                                                              | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/bias_buf/buffer[4][15]_i_1__0_n_0                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/bias_buf/buffer[0][15]_i_1_n_0                                                                                                                                                                                              | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/bias_buf/buffer[1][15]_i_1__0_n_0                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/bias_buf/buffer[8][15]_i_1__0_n_0                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/bias_buf/buffer[5][15]_i_1_n_0                                                                                                                                                                                              | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/bias_buf/buffer[9][15]_i_1__0_n_0                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/bias_buf/buffer[6][15]_i_1_n_0                                                                                                                                                                                              | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/bias_buf/buffer[2][15]_i_1__0_n_0                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[15][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[19][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[1][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[20][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[24][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[21][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[26][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[29][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[10][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[23][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[27][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[30][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[2][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[25][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[17][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[16][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[31][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[32][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[11][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[12][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[14][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[22][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B                                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[13][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[28][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_B[18][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[10][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[15][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               12 |             16 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[17][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[18][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[20][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[26][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[14][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[16][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               12 |             16 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[12][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[19][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[1][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[21][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[22][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[23][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[24][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               12 |             16 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A                                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               12 |             16 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[25][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[11][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[13][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[37][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[7][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[8][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[32][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[45][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[9][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[49][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[35][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[51][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[39][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[2][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[29][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[31][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[44][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[42][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[50][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[52][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[53][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[54][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[33][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[55][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[3][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[57][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[58][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[59][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[5][15]_i_1_n_0                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[62][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               11 |             16 |         1.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[48][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[56][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[46][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[27][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[28][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/bg/pp_buf_weight/buffer_A[30][15]_i_1_n_0                                                                                                                                                                                      | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             17 |         1.70 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                8 |             18 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                9 |             18 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             20 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             20 |         1.82 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             20 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |               17 |             21 |         1.24 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                         |                3 |             23 |         7.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                              |                                                                                                                                                                                                                                         |                9 |             23 |         2.56 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                         |                4 |             23 |         5.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                              |                                                                                                                                                                                                                                         |                9 |             23 |         2.56 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                      | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                7 |             24 |         3.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                6 |             24 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                7 |             24 |         3.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             24 |         4.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                7 |             24 |         3.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                7 |             24 |         3.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                7 |             24 |         3.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                6 |             24 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             31 |         2.07 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             31 |         2.38 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             31 |         7.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             32 |         6.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                |               11 |             32 |         2.91 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                             |                6 |             32 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |               27 |             34 |         1.26 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                6 |             34 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                9 |             35 |         3.89 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             37 |         3.70 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             37 |         3.70 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/axi_awaddr[39]_i_1_n_0                                                                                                                                                                                                                | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               14 |             38 |         2.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             38 |         4.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/axi_araddr[39]_i_1_n_0                                                                                                                                                                                                                | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               12 |             38 |         3.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             38 |         5.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1131]_1[0]                                                                                                                            |                                                                                                                                                                                                                                         |               15 |             40 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               20 |             40 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |               13 |             50 |         3.85 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                    |                                                                                                                                                                                                                                         |               23 |             54 |         2.35 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                       |                                                                                                                                                                                                                                         |               25 |             54 |         2.16 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                       |                                                                                                                                                                                                                                         |               25 |             54 |         2.16 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             57 |         4.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             57 |         6.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             57 |         6.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             57 |         5.70 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                             |               14 |             58 |         4.14 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |               17 |             66 |         3.88 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                          |               22 |             66 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |               16 |             66 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                             |               18 |             66 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               24 |             67 |         2.79 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             77 |         6.42 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             77 |         5.92 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             77 |         4.53 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               17 |             77 |         4.53 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             81 |         8.10 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             81 |         8.10 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             81 |         9.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             81 |         9.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             81 |         8.10 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             81 |         8.10 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             81 |         7.36 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             81 |         7.36 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             81 |         7.36 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             81 |        11.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             81 |         9.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                     |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             81 |         9.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             81 |         9.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             81 |         8.10 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             81 |         8.10 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             94 |         4.95 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               23 |             94 |         4.09 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                                         |               22 |             94 |         4.27 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               10 |             94 |         9.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                                                                               |                                                                                                                                                                                                                                         |               23 |             94 |         4.09 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               28 |             96 |         3.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                                         |               22 |             96 |         4.36 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___0_n_0                                                                                                                                            |                                                                                                                                                                                                                                         |               26 |             96 |         3.69 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                                         |               26 |             96 |         3.69 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |               22 |             97 |         4.41 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             97 |         5.11 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               19 |             97 |         5.11 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               30 |             97 |         3.23 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |               19 |             97 |         5.11 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             97 |         6.06 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             97 |         5.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |               21 |             97 |         4.62 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___0_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               28 |             97 |         3.46 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                               |                                                                                                                                                                                                                                         |               26 |             97 |         3.73 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |               19 |             97 |         5.11 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               26 |             97 |         3.73 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |               18 |             97 |         5.39 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                               |                                                                                                                                                                                                                                         |               24 |             97 |         4.04 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___0_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               24 |             97 |         4.04 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               21 |             97 |         4.62 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               25 |             97 |         3.88 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             97 |         5.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               21 |             97 |         4.62 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |               22 |             97 |         4.41 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               10 |            101 |        10.10 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/ila_top_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                     |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/ils_test_ins/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |            103 |         5.72 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               11 |            112 |        10.18 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               10 |            112 |        11.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               10 |            112 |        11.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               10 |            112 |        11.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               40 |            113 |         2.83 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                          |                                                                                                                                                                                                                                         |               22 |            130 |         5.91 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                                                                                        |                                                                                                                                                                                                                                         |               22 |            130 |         5.91 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                           |                                                                                                                                                                                                                                         |               46 |            130 |         2.83 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                           |                                                                                                                                                                                                                                         |               44 |            130 |         2.95 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                          |                                                                                                                                                                                                                                         |               20 |            130 |         6.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                                                                                        |                                                                                                                                                                                                                                         |               20 |            130 |         6.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                        |                                                                                                                                                                                                                                         |               35 |            135 |         3.86 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                        |                                                                                                                                                                                                                                         |               30 |            135 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               14 |            136 |         9.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               12 |            137 |        11.42 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               13 |            143 |        11.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                         |               19 |            144 |         7.58 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                         |               20 |            144 |         7.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                                                                                          |                                                                                                                                                                                                                                         |               19 |            144 |         7.58 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_0[0]                                                   |                                                                                                                                                                                                                                         |               21 |            145 |         6.90 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               24 |            145 |         6.04 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               25 |            145 |         5.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            145 |         4.53 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               38 |            145 |         3.82 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               54 |            147 |         2.72 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               57 |            147 |         2.58 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               58 |            147 |         2.53 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               54 |            147 |         2.72 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |               53 |            154 |         2.91 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               12 |            155 |        12.92 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               14 |            156 |        11.14 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               14 |            156 |        11.14 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               12 |            184 |        15.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               12 |            184 |        15.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/PU_array/PU_instances[0].PU_mul_add/E[0]                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               32 |            256 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/td/dtp/PU_array/out_PU_ins_dff0                                                                                                                                                                                                       | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               39 |            256 |         6.56 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             2049 |          12561 |         6.13 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


