project -load C:/Users/22144/Desktop/Gowin_FPGA/Project/04_ov5640_vga/src/rdfifo/fifo_top/temp/FIFO/FIFO.prj
project -run synthesis 
