Reading netlist file: "C:\Users\ilyda\OneDrive\Desktop\fpga\ACProject\impl\gwsynthesis\ACProject.vg"
Parsing netlist file "C:\Users\ilyda\OneDrive\Desktop\fpga\ACProject\impl\gwsynthesis\ACProject.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\ilyda\OneDrive\Desktop\fpga\ACProject\src\ACProject.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\ilyda\OneDrive\Desktop\fpga\ACProject\impl\pnr\ACProject.power.html" completed
Generate file "C:\Users\ilyda\OneDrive\Desktop\fpga\ACProject\impl\pnr\ACProject.pin.html" completed
Generate file "C:\Users\ilyda\OneDrive\Desktop\fpga\ACProject\impl\pnr\ACProject.rpt.html" completed
Generate file "C:\Users\ilyda\OneDrive\Desktop\fpga\ACProject\impl\pnr\ACProject.rpt.txt" completed
Generate file "C:\Users\ilyda\OneDrive\Desktop\fpga\ACProject\impl\pnr\ACProject.tr.html" completed
Sun May 28 23:03:08 2023

