{
  "module_name": "phy-qcom-qmp-qserdes-txrx-v3.h",
  "hash_id": "79805ca66c702bacabdc8c343515c7ceb9c118aeef9bf5dc6057c238e3969f9b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v3.h",
  "human_readable_source": " \n \n\n#ifndef QCOM_PHY_QMP_QSERDES_TXRX_V3_H_\n#define QCOM_PHY_QMP_QSERDES_TXRX_V3_H_\n\n \n#define QSERDES_V3_TX_BIST_MODE_LANENO\t\t\t0x000\n#define QSERDES_V3_TX_CLKBUF_ENABLE\t\t\t0x008\n#define QSERDES_V3_TX_TX_EMP_POST1_LVL\t\t\t0x00c\n#define QSERDES_V3_TX_TX_DRV_LVL\t\t\t0x01c\n#define QSERDES_V3_TX_RESET_TSYNC_EN\t\t\t0x024\n#define QSERDES_V3_TX_PRE_STALL_LDO_BOOST_EN\t\t0x028\n#define QSERDES_V3_TX_TX_BAND\t\t\t\t0x02c\n#define QSERDES_V3_TX_SLEW_CNTL\t\t\t\t0x030\n#define QSERDES_V3_TX_INTERFACE_SELECT\t\t\t0x034\n#define QSERDES_V3_TX_RES_CODE_LANE_TX\t\t\t0x03c\n#define QSERDES_V3_TX_RES_CODE_LANE_RX\t\t\t0x040\n#define QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TX\t\t0x044\n#define QSERDES_V3_TX_RES_CODE_LANE_OFFSET_RX\t\t0x048\n#define QSERDES_V3_TX_DEBUG_BUS_SEL\t\t\t0x058\n#define QSERDES_V3_TX_TRANSCEIVER_BIAS_EN\t\t0x05c\n#define QSERDES_V3_TX_HIGHZ_DRVR_EN\t\t\t0x060\n#define QSERDES_V3_TX_TX_POL_INV\t\t\t0x064\n#define QSERDES_V3_TX_PARRATE_REC_DETECT_IDLE_EN\t0x068\n#define QSERDES_V3_TX_LANE_MODE_1\t\t\t0x08c\n#define QSERDES_V3_TX_LANE_MODE_2\t\t\t0x090\n#define QSERDES_V3_TX_LANE_MODE_3\t\t\t0x094\n#define QSERDES_V3_TX_RCV_DETECT_LVL_2\t\t\t0x0a4\n#define QSERDES_V3_TX_TRAN_DRVR_EMP_EN\t\t\t0x0c0\n#define QSERDES_V3_TX_TX_INTERFACE_MODE\t\t\t0x0c4\n#define QSERDES_V3_TX_VMODE_CTRL1\t\t\t0x0f0\n\n \n#define QSERDES_V3_RX_UCDR_FO_GAIN\t\t\t0x008\n#define QSERDES_V3_RX_UCDR_SO_GAIN_HALF\t\t\t0x00c\n#define QSERDES_V3_RX_UCDR_SO_GAIN\t\t\t0x014\n#define QSERDES_V3_RX_UCDR_SVS_SO_GAIN_HALF\t\t0x024\n#define QSERDES_V3_RX_UCDR_SVS_SO_GAIN_QUARTER\t\t0x028\n#define QSERDES_V3_RX_UCDR_SVS_SO_GAIN\t\t\t0x02c\n#define QSERDES_V3_RX_UCDR_FASTLOCK_FO_GAIN\t\t0x030\n#define QSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLE\t0x034\n#define QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_LOW\t\t0x03c\n#define QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_HIGH\t\t0x040\n#define QSERDES_V3_RX_UCDR_PI_CONTROLS\t\t\t0x044\n#define QSERDES_V3_RX_RX_TERM_BW\t\t\t0x07c\n#define QSERDES_V3_RX_VGA_CAL_CNTRL1\t\t\t0x0bc\n#define QSERDES_V3_RX_VGA_CAL_CNTRL2\t\t\t0x0c0\n#define QSERDES_V3_RX_RX_EQ_GAIN2_LSB\t\t\t0x0c8\n#define QSERDES_V3_RX_RX_EQ_GAIN2_MSB\t\t\t0x0cc\n#define QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL1\t\t0x0d0\n#define QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2\t\t0x0d4\n#define QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3\t\t0x0d8\n#define QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4\t\t0x0dc\n#define QSERDES_V3_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1\t0x0f8\n#define QSERDES_V3_RX_RX_OFFSET_ADAPTOR_CNTRL2\t\t0x0fc\n#define QSERDES_V3_RX_SIGDET_ENABLES\t\t\t0x100\n#define QSERDES_V3_RX_SIGDET_CNTRL\t\t\t0x104\n#define QSERDES_V3_RX_SIGDET_LVL\t\t\t0x108\n#define QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRL\t\t0x10c\n#define QSERDES_V3_RX_RX_BAND\t\t\t\t0x110\n#define QSERDES_V3_RX_RX_INTERFACE_MODE\t\t\t0x11c\n#define QSERDES_V3_RX_RX_MODE_00\t\t\t0x164\n#define QSERDES_V3_RX_RX_MODE_01\t\t\t0x168\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}