/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [22:0] celloutsig_0_4z;
  wire [19:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  reg [3:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_8z[1] ? celloutsig_0_2z : celloutsig_0_1z[8];
  assign celloutsig_1_16z = ~(in_data[125] & celloutsig_1_5z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_5z[13] & celloutsig_0_11z);
  assign celloutsig_1_14z = ~(celloutsig_1_12z | celloutsig_1_7z);
  assign celloutsig_0_40z = ~((celloutsig_0_23z[1] | celloutsig_0_0z) & celloutsig_0_19z);
  assign celloutsig_0_17z = ~((celloutsig_0_3z | celloutsig_0_1z[5]) & celloutsig_0_7z);
  assign celloutsig_0_41z = celloutsig_0_26z[2] | ~(celloutsig_0_24z[5]);
  assign celloutsig_0_73z = in_data[9] | ~(celloutsig_0_19z);
  assign celloutsig_0_3z = celloutsig_0_0z | celloutsig_0_2z;
  assign celloutsig_1_6z = { celloutsig_1_4z[2:0], celloutsig_1_4z, celloutsig_1_4z } / { 1'h1, in_data[177:169], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[14:4] / { 1'h1, in_data[47:39], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_5z[8:6], celloutsig_0_2z, celloutsig_0_8z } / { 1'h1, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_6z = { in_data[44:30], celloutsig_0_2z } / { 1'h1, in_data[58:45], celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_1z[9:2] === { celloutsig_0_1z[10:4], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[170:165] === in_data[111:106];
  assign celloutsig_0_14z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } === { in_data[84:78], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_7z = in_data[151:145] && { in_data[153:152], celloutsig_1_1z };
  assign celloutsig_1_2z = { celloutsig_1_1z[3:1], celloutsig_1_1z } < { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_14z } < celloutsig_0_4z[22:1];
  assign celloutsig_1_8z = { celloutsig_1_5z[1:0], celloutsig_1_3z } % { 1'h1, celloutsig_1_4z[2], celloutsig_1_3z[5:1], in_data[96] };
  assign celloutsig_0_24z = celloutsig_0_4z[15:9] % { 1'h1, celloutsig_0_9z[4:0], celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[57:44] != in_data[66:53];
  assign celloutsig_0_71z = { celloutsig_0_5z[15:7], celloutsig_0_7z } != { celloutsig_0_12z[3:1], celloutsig_0_41z, celloutsig_0_40z, celloutsig_0_25z };
  assign celloutsig_1_9z = { celloutsig_1_8z[5:3], celloutsig_1_0z } != celloutsig_1_4z;
  assign celloutsig_1_11z = celloutsig_1_6z[9:0] != { celloutsig_1_8z[5:0], celloutsig_1_4z };
  assign celloutsig_1_19z = { in_data[135:110], celloutsig_1_3z } != { in_data[177:165], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_16z };
  assign celloutsig_0_11z = celloutsig_0_6z[7:3] != celloutsig_0_1z[10:6];
  assign celloutsig_0_21z = celloutsig_0_1z[6:0] != { celloutsig_0_15z[6:2], celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_3z = - { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = - { celloutsig_1_3z[3:1], celloutsig_1_2z };
  assign celloutsig_0_8z = - celloutsig_0_6z[7:4];
  assign celloutsig_1_13z = - { celloutsig_1_5z[4:3], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_30z = - { celloutsig_0_9z[5:2], celloutsig_0_21z, celloutsig_0_17z };
  assign celloutsig_0_5z = ~ celloutsig_0_4z[21:2];
  assign celloutsig_1_12z = celloutsig_1_6z[2] & celloutsig_1_9z;
  assign celloutsig_1_18z = | celloutsig_1_13z[9:0];
  assign celloutsig_0_16z = | celloutsig_0_4z[4:1];
  assign celloutsig_0_12z = { celloutsig_0_9z[3:0], celloutsig_0_2z } << { in_data[17:14], celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_1z[4], celloutsig_0_8z } << { celloutsig_0_23z[3:2], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_0_4z = { in_data[78:57], celloutsig_0_2z } <<< { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[171:167] <<< in_data[136:132];
  assign celloutsig_1_5z = in_data[178:169] <<< { celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z } <<< { in_data[22:18], celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_6z[13:6], celloutsig_0_14z } <<< { celloutsig_0_1z[4:2], celloutsig_0_12z, celloutsig_0_21z };
  assign celloutsig_0_26z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z } <<< celloutsig_0_9z[2:0];
  assign celloutsig_0_2z = ~((in_data[62] & celloutsig_0_1z[9]) | celloutsig_0_1z[3]);
  always_latch
    if (!clkin_data[96]) celloutsig_0_72z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_72z = { celloutsig_0_30z[4:3], celloutsig_0_10z, celloutsig_0_71z };
  assign celloutsig_1_15z = ~((celloutsig_1_14z & celloutsig_1_0z) | (celloutsig_1_6z[2] & celloutsig_1_12z));
  assign celloutsig_1_17z = ~((celloutsig_1_15z & celloutsig_1_7z) | (celloutsig_1_7z & celloutsig_1_15z));
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
