{
  "wires": [
    "HCLK_INT_INTERFACE_CK_IN5",
    "HCLK_INT_INTERFACE_REFCK_EASTCLK1",
    "HCLK_INT_INTERFACE_CCIO0",
    "HCLK_INT_INTERFACE_CK_BUFRCLK1",
    "HCLK_INT_INTERFACE_CCIO2",
    "HCLK_INT_INTERFACE_CK_IN2",
    "HCLK_INT_INTERFACE_PERFCLK1",
    "HCLK_INT_INTERFACE_CK_IN11",
    "HCLK_INT_INTERFACE_CK_IN8",
    "HCLK_INT_INTERFACE_CK_BUFHCLK8",
    "HCLK_INT_INTERFACE_CK_IN13",
    "HCLK_INT_INTERFACE_CK_IN7",
    "HCLK_INT_INTERFACE_REFCK_WESTCLK1",
    "HCLK_INT_INTERFACE_CK_BUFHCLK4",
    "HCLK_INT_INTERFACE_PERFCLK0",
    "HCLK_INT_INTERFACE_CK_BUFHCLK2",
    "HCLK_INT_INTERFACE_CK_IN3",
    "HCLK_INT_INTERFACE_PERFCLK2",
    "HCLK_INT_INTERFACE_CCIO3",
    "HCLK_INT_INTERFACE_CK_BUFHCLK11",
    "HCLK_INT_INTERFACE_CK_IN0",
    "HCLK_INT_INTERFACE_CK_BUFRCLK2",
    "HCLK_INT_INTERFACE_CK_IN10",
    "HCLK_INT_INTERFACE_CK_IN9",
    "HCLK_INT_INTERFACE_CK_IN12",
    "HCLK_INT_INTERFACE_CK_IN1",
    "HCLK_INT_INTERFACE_CK_IN4",
    "HCLK_INT_INTERFACE_CK_BUFHCLK6",
    "HCLK_INT_INTERFACE_PERFCLK3",
    "HCLK_INT_INTERFACE_REFCK_WESTCLK0",
    "HCLK_INT_INTERFACE_CK_BUFHCLK5",
    "HCLK_INT_INTERFACE_CK_IN6",
    "HCLK_INT_INTERFACE_CK_BUFHCLK7",
    "HCLK_INT_INTERFACE_CK_BUFHCLK0",
    "HCLK_INT_INTERFACE_CK_BUFRCLK0",
    "HCLK_INT_INTERFACE_CK_BUFHCLK1",
    "HCLK_INT_INTERFACE_CK_BUFHCLK9",
    "HCLK_INT_INTERFACE_CK_BUFHCLK10",
    "HCLK_INT_INTERFACE_CK_BUFHCLK3",
    "HCLK_INT_INTERFACE_CCIO1",
    "HCLK_INT_INTERFACE_REFCK_EASTCLK0",
    "HCLK_INT_INTERFACE_CK_BUFRCLK3"
  ],
  "sites": [],
  "pips": {},
  "tile_type": "HCLK_INT_INTERFACE"
}