

Keywords:
		Search keywords: 	vera ntb sva ova atm switch

Technical content:
		Title: 	ATM SWITCH

		Objective: To Demonstrate VERA/NTB testbench, SVA, OVA with SV, Verilog2001 DUT.

		Description: 	
		The ATM switch design and testbench is organized in the following directories.  
			dut  - Contain systemVerilog and verilog 2000 versions of the design
			tb   - Contain the VERA/NTB testbench,SVA and OVA  
			run  - Contain run instructions for running the design
			Refer individual README in these directories for an additional info.

		Additional setup: None	

To run the example:
	Use Makefile
