

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Thu Jul 30 16:23:20 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.680|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |                               |                    |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |grp_sin_or_cos_float_s_fu_152  |sin_or_cos_float_s  |     21|     25|     21|     25|   none  |
        |grp_sin_or_cos_float_s_fu_168  |sin_or_cos_float_s  |     21|     25|     21|     25|   none  |
        |grp_bit_reverse_fu_184         |bit_reverse         |  13313|  14337|  13313|  14337|   none  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+---------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- stages      |    ?|    ?|         ?|          -|          -|       10|    no    |
        | + butterfly  |    ?|    ?|         ?|          -|          -| 1 ~ 512 |    no    |
        |  ++ DFTpts   |    ?|    ?|        25|          -|          -|        ?|    no    |
        +--------------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 71
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 3 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 42 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 47 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x float]* %X_R, [1024 x float]* %X_I)" [src/music.cpp:157]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x float]* %X_R, [1024 x float]* %X_I)" [src/music.cpp:157]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 74 [1/1] (1.76ns)   --->   "br label %1" [src/music.cpp:163]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.67>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%stage_0 = phi i4 [ 1, %0 ], [ %stage, %stages_end ]"   --->   Operation 75 'phi' 'stage_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i4 %stage_0 to i11" [src/music.cpp:163]   --->   Operation 76 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.30ns)   --->   "%icmp_ln163 = icmp eq i4 %stage_0, -5" [src/music.cpp:163]   --->   Operation 77 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 78 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln163, label %5, label %stages_begin" [src/music.cpp:163]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.39ns)   --->   "%DFTpts = shl i11 1, %zext_ln163" [src/music.cpp:165]   --->   Operation 80 'shl' 'DFTpts' <Predicate = (!icmp_ln163)> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i11 %DFTpts to i32" [src/music.cpp:165]   --->   Operation 81 'zext' 'zext_ln165' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %DFTpts, i32 1, i32 10)" [src/music.cpp:166]   --->   Operation 82 'partselect' 'trunc_ln' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_3 : Operation 83 [6/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln165 to double" [src/music.cpp:169]   --->   Operation 83 'sitodp' 'tmp' <Predicate = (!icmp_ln163)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [src/music.cpp:197]   --->   Operation 84 'ret' <Predicate = (icmp_ln163)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 85 [5/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln165 to double" [src/music.cpp:169]   --->   Operation 85 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 86 [4/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln165 to double" [src/music.cpp:169]   --->   Operation 86 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 87 [3/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln165 to double" [src/music.cpp:169]   --->   Operation 87 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 88 [2/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln165 to double" [src/music.cpp:169]   --->   Operation 88 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 89 [1/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln165 to double" [src/music.cpp:169]   --->   Operation 89 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.62>
ST_9 : Operation 90 [31/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 90 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.62>
ST_10 : Operation 91 [30/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 91 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.62>
ST_11 : Operation 92 [29/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 92 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.62>
ST_12 : Operation 93 [28/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 93 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.62>
ST_13 : Operation 94 [27/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 94 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 95 [26/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 95 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 96 [25/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 96 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.62>
ST_16 : Operation 97 [24/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 97 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 98 [23/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 98 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 99 [22/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 99 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.62>
ST_19 : Operation 100 [21/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 100 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.62>
ST_20 : Operation 101 [20/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 101 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 102 [19/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 102 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.62>
ST_22 : Operation 103 [18/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 103 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.62>
ST_23 : Operation 104 [17/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 104 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 105 [16/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 105 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.62>
ST_25 : Operation 106 [15/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 106 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.62>
ST_26 : Operation 107 [14/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 107 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.62>
ST_27 : Operation 108 [13/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 108 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.62>
ST_28 : Operation 109 [12/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 109 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.62>
ST_29 : Operation 110 [11/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 110 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.62>
ST_30 : Operation 111 [10/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 111 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.62>
ST_31 : Operation 112 [9/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 112 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.62>
ST_32 : Operation 113 [8/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 113 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.62>
ST_33 : Operation 114 [7/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 114 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.62>
ST_34 : Operation 115 [6/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 115 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.62>
ST_35 : Operation 116 [5/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 116 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.62>
ST_36 : Operation 117 [4/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 117 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.62>
ST_37 : Operation 118 [3/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 118 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.62>
ST_38 : Operation 119 [2/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 119 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.62>
ST_39 : Operation 120 [1/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:169]   --->   Operation 120 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.20>
ST_40 : Operation 121 [2/2] (5.20ns)   --->   "%e = fptrunc double %tmp_s to float" [src/music.cpp:169]   --->   Operation 121 'fptrunc' 'e' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.20>
ST_41 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind" [src/music.cpp:164]   --->   Operation 122 'specloopname' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)" [src/music.cpp:164]   --->   Operation 123 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 124 [1/1] (0.00ns)   --->   "%numBF = zext i10 %trunc_ln to i32" [src/music.cpp:166]   --->   Operation 124 'zext' 'numBF' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 125 [1/2] (5.20ns)   --->   "%e = fptrunc double %tmp_s to float" [src/music.cpp:169]   --->   Operation 125 'fptrunc' 'e' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 126 [1/1] (1.76ns)   --->   "br label %2" [src/music.cpp:173]   --->   Operation 126 'br' <Predicate = true> <Delay = 1.76>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 127 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %stages_begin ], [ %j, %butterfly_end ]"   --->   Operation 127 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 128 [1/1] (0.00ns)   --->   "%p_x_assign = phi float [ 0.000000e+00, %stages_begin ], [ %a, %butterfly_end ]"   --->   Operation 128 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 129 [1/1] (0.00ns)   --->   "%i_cast = zext i10 %i to i32" [src/music.cpp:173]   --->   Operation 129 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 512, i64 0)"   --->   Operation 130 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 131 [1/1] (1.77ns)   --->   "%icmp_ln173 = icmp eq i10 %i, %trunc_ln" [src/music.cpp:173]   --->   Operation 131 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 132 [1/1] (1.73ns)   --->   "%j = add i10 %i, 1" [src/music.cpp:173]   --->   Operation 132 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln173, label %stages_end, label %butterfly_begin" [src/music.cpp:173]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 134 [5/5] (7.25ns)   --->   "%a = fadd float %p_x_assign, %e" [src/music.cpp:178]   --->   Operation 134 'fadd' 'a' <Predicate = (!icmp_ln173)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 135 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_4)" [src/music.cpp:196]   --->   Operation 135 'specregionend' 'empty_70' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_42 : Operation 136 [1/1] (1.73ns)   --->   "%stage = add i4 %stage_0, 1" [src/music.cpp:163]   --->   Operation 136 'add' 'stage' <Predicate = (icmp_ln173)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 137 [1/1] (0.00ns)   --->   "br label %1" [src/music.cpp:163]   --->   Operation 137 'br' <Predicate = (icmp_ln173)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 138 [4/5] (7.25ns)   --->   "%a = fadd float %p_x_assign, %e" [src/music.cpp:178]   --->   Operation 138 'fadd' 'a' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 139 [3/5] (7.25ns)   --->   "%a = fadd float %p_x_assign, %e" [src/music.cpp:178]   --->   Operation 139 'fadd' 'a' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.18>
ST_45 : Operation 140 [2/2] (8.18ns)   --->   "%c = call fastcc float @"sin_or_cos<float>"(float %p_x_assign, i1 zeroext true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:127->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:12->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:200->src/music.cpp:176]   --->   Operation 140 'call' 'c' <Predicate = true> <Delay = 8.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 141 [2/2] (8.18ns)   --->   "%s = call fastcc float @"sin_or_cos<float>"(float %p_x_assign, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:123->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->src/music.cpp:177]   --->   Operation 141 'call' 's' <Predicate = true> <Delay = 8.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 142 [2/5] (7.25ns)   --->   "%a = fadd float %p_x_assign, %e" [src/music.cpp:178]   --->   Operation 142 'fadd' 'a' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind" [src/music.cpp:174]   --->   Operation 143 'specloopname' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str7)" [src/music.cpp:174]   --->   Operation 144 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 145 [1/2] (0.99ns)   --->   "%c = call fastcc float @"sin_or_cos<float>"(float %p_x_assign, i1 zeroext true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:127->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:12->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:200->src/music.cpp:176]   --->   Operation 145 'call' 'c' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 146 [1/2] (0.99ns)   --->   "%s = call fastcc float @"sin_or_cos<float>"(float %p_x_assign, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:123->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->src/music.cpp:177]   --->   Operation 146 'call' 's' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 147 [1/5] (7.25ns)   --->   "%a = fadd float %p_x_assign, %e" [src/music.cpp:178]   --->   Operation 147 'fadd' 'a' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 148 [1/1] (1.76ns)   --->   "br label %3" [src/music.cpp:181]   --->   Operation 148 'br' <Predicate = true> <Delay = 1.76>

State 47 <SV = 46> <Delay = 5.80>
ST_47 : Operation 149 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i_cast, %butterfly_begin ], [ %i_8, %4 ]"   --->   Operation 149 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_26 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [src/music.cpp:181]   --->   Operation 150 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 151 [1/1] (2.44ns)   --->   "%icmp_ln181 = icmp slt i22 %tmp_26, 1" [src/music.cpp:181]   --->   Operation 151 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln181, label %4, label %butterfly_end" [src/music.cpp:181]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 153 [1/1] (2.55ns)   --->   "%i_lower = add nsw i32 %i_0, %numBF" [src/music.cpp:184]   --->   Operation 153 'add' 'i_lower' <Predicate = (icmp_ln181)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i32 %i_lower to i64" [src/music.cpp:185]   --->   Operation 154 'sext' 'sext_ln185' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_47 : Operation 155 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr [1024 x float]* %X_R, i64 0, i64 %sext_ln185" [src/music.cpp:185]   --->   Operation 155 'getelementptr' 'X_R_addr' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_47 : Operation 156 [2/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [src/music.cpp:185]   --->   Operation 156 'load' 'X_R_load' <Predicate = (icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 157 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr [1024 x float]* %X_I, i64 0, i64 %sext_ln185" [src/music.cpp:185]   --->   Operation 157 'getelementptr' 'X_I_addr' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_47 : Operation 158 [2/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [src/music.cpp:185]   --->   Operation 158 'load' 'X_I_load' <Predicate = (icmp_ln181)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_47 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln188 = sext i32 %i_0 to i64" [src/music.cpp:188]   --->   Operation 159 'sext' 'sext_ln188' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_47 : Operation 160 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr [1024 x float]* %X_R, i64 0, i64 %sext_ln188" [src/music.cpp:188]   --->   Operation 160 'getelementptr' 'X_R_addr_1' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_47 : Operation 161 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr [1024 x float]* %X_I, i64 0, i64 %sext_ln188" [src/music.cpp:189]   --->   Operation 161 'getelementptr' 'X_I_addr_1' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_47 : Operation 162 [1/1] (2.55ns)   --->   "%i_8 = add nsw i32 %zext_ln165, %i_0" [src/music.cpp:181]   --->   Operation 162 'add' 'i_8' <Predicate = (icmp_ln181)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 163 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str7, i32 %tmp_5)" [src/music.cpp:194]   --->   Operation 163 'specregionend' 'empty' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_47 : Operation 164 [1/1] (0.00ns)   --->   "br label %2" [src/music.cpp:173]   --->   Operation 164 'br' <Predicate = (!icmp_ln181)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 3.25>
ST_48 : Operation 165 [1/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr, align 4" [src/music.cpp:185]   --->   Operation 165 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_48 : Operation 166 [1/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr, align 4" [src/music.cpp:185]   --->   Operation 166 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 49 <SV = 48> <Delay = 5.70>
ST_49 : Operation 167 [4/4] (5.70ns)   --->   "%tmp_6 = fmul float %X_R_load, %c" [src/music.cpp:185]   --->   Operation 167 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 168 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %X_I_load, %s" [src/music.cpp:185]   --->   Operation 168 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 169 [4/4] (5.70ns)   --->   "%tmp_8 = fmul float %X_I_load, %c" [src/music.cpp:186]   --->   Operation 169 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 170 [4/4] (5.70ns)   --->   "%tmp_9 = fmul float %X_R_load, %s" [src/music.cpp:186]   --->   Operation 170 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.70>
ST_50 : Operation 171 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %X_R_load, %c" [src/music.cpp:185]   --->   Operation 171 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 172 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %X_I_load, %s" [src/music.cpp:185]   --->   Operation 172 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 173 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %X_I_load, %c" [src/music.cpp:186]   --->   Operation 173 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 174 [3/4] (5.70ns)   --->   "%tmp_9 = fmul float %X_R_load, %s" [src/music.cpp:186]   --->   Operation 174 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.70>
ST_51 : Operation 175 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %X_R_load, %c" [src/music.cpp:185]   --->   Operation 175 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 176 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %X_I_load, %s" [src/music.cpp:185]   --->   Operation 176 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 177 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %X_I_load, %c" [src/music.cpp:186]   --->   Operation 177 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 178 [2/4] (5.70ns)   --->   "%tmp_9 = fmul float %X_R_load, %s" [src/music.cpp:186]   --->   Operation 178 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.70>
ST_52 : Operation 179 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %X_R_load, %c" [src/music.cpp:185]   --->   Operation 179 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 180 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %X_I_load, %s" [src/music.cpp:185]   --->   Operation 180 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 181 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %X_I_load, %c" [src/music.cpp:186]   --->   Operation 181 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 182 [1/4] (5.70ns)   --->   "%tmp_9 = fmul float %X_R_load, %s" [src/music.cpp:186]   --->   Operation 182 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 183 [5/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_6, %tmp_7" [src/music.cpp:185]   --->   Operation 183 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 184 [5/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_8, %tmp_9" [src/music.cpp:186]   --->   Operation 184 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 185 [4/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_6, %tmp_7" [src/music.cpp:185]   --->   Operation 185 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 186 [4/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_8, %tmp_9" [src/music.cpp:186]   --->   Operation 186 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 187 [3/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_6, %tmp_7" [src/music.cpp:185]   --->   Operation 187 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 188 [3/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_8, %tmp_9" [src/music.cpp:186]   --->   Operation 188 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 189 [2/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_6, %tmp_7" [src/music.cpp:185]   --->   Operation 189 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 190 [2/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_8, %tmp_9" [src/music.cpp:186]   --->   Operation 190 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 191 [2/2] (3.25ns)   --->   "%X_R_load_1 = load float* %X_R_addr_1, align 4" [src/music.cpp:188]   --->   Operation 191 'load' 'X_R_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_56 : Operation 192 [2/2] (3.25ns)   --->   "%X_I_load_1 = load float* %X_I_addr_1, align 4" [src/music.cpp:189]   --->   Operation 192 'load' 'X_I_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 193 [1/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_6, %tmp_7" [src/music.cpp:185]   --->   Operation 193 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 194 [1/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_8, %tmp_9" [src/music.cpp:186]   --->   Operation 194 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 195 [1/2] (3.25ns)   --->   "%X_R_load_1 = load float* %X_R_addr_1, align 4" [src/music.cpp:188]   --->   Operation 195 'load' 'X_R_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_57 : Operation 196 [1/2] (3.25ns)   --->   "%X_I_load_1 = load float* %X_I_addr_1, align 4" [src/music.cpp:189]   --->   Operation 196 'load' 'X_I_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 197 [5/5] (7.25ns)   --->   "%tmp_10 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:188]   --->   Operation 197 'fsub' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 198 [5/5] (7.25ns)   --->   "%tmp_11 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:189]   --->   Operation 198 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 199 [4/5] (7.25ns)   --->   "%tmp_10 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:188]   --->   Operation 199 'fsub' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 200 [4/5] (7.25ns)   --->   "%tmp_11 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:189]   --->   Operation 200 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 201 [3/5] (7.25ns)   --->   "%tmp_10 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:188]   --->   Operation 201 'fsub' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 202 [3/5] (7.25ns)   --->   "%tmp_11 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:189]   --->   Operation 202 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 203 [2/5] (7.25ns)   --->   "%tmp_10 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:188]   --->   Operation 203 'fsub' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 204 [2/5] (7.25ns)   --->   "%tmp_11 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:189]   --->   Operation 204 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 205 [1/5] (7.25ns)   --->   "%tmp_10 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:188]   --->   Operation 205 'fsub' 'tmp_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 206 [1/5] (7.25ns)   --->   "%tmp_11 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:189]   --->   Operation 206 'fsub' 'tmp_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.25>
ST_63 : Operation 207 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %X_R_addr, align 4" [src/music.cpp:188]   --->   Operation 207 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_63 : Operation 208 [1/1] (3.25ns)   --->   "store float %tmp_11, float* %X_I_addr, align 4" [src/music.cpp:189]   --->   Operation 208 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 64 <SV = 63> <Delay = 3.25>
ST_64 : Operation 209 [2/2] (3.25ns)   --->   "%X_R_load_2 = load float* %X_R_addr_1, align 4" [src/music.cpp:190]   --->   Operation 209 'load' 'X_R_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_64 : Operation 210 [2/2] (3.25ns)   --->   "%X_I_load_2 = load float* %X_I_addr_1, align 4" [src/music.cpp:191]   --->   Operation 210 'load' 'X_I_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 65 <SV = 64> <Delay = 3.25>
ST_65 : Operation 211 [1/2] (3.25ns)   --->   "%X_R_load_2 = load float* %X_R_addr_1, align 4" [src/music.cpp:190]   --->   Operation 211 'load' 'X_R_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 212 [1/2] (3.25ns)   --->   "%X_I_load_2 = load float* %X_I_addr_1, align 4" [src/music.cpp:191]   --->   Operation 212 'load' 'X_I_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 213 [5/5] (7.25ns)   --->   "%tmp_12 = fadd float %X_R_load_2, %temp_R" [src/music.cpp:190]   --->   Operation 213 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 214 [5/5] (7.25ns)   --->   "%tmp_13 = fadd float %X_I_load_2, %temp_I" [src/music.cpp:191]   --->   Operation 214 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 215 [4/5] (7.25ns)   --->   "%tmp_12 = fadd float %X_R_load_2, %temp_R" [src/music.cpp:190]   --->   Operation 215 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 216 [4/5] (7.25ns)   --->   "%tmp_13 = fadd float %X_I_load_2, %temp_I" [src/music.cpp:191]   --->   Operation 216 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 217 [3/5] (7.25ns)   --->   "%tmp_12 = fadd float %X_R_load_2, %temp_R" [src/music.cpp:190]   --->   Operation 217 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 218 [3/5] (7.25ns)   --->   "%tmp_13 = fadd float %X_I_load_2, %temp_I" [src/music.cpp:191]   --->   Operation 218 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 219 [2/5] (7.25ns)   --->   "%tmp_12 = fadd float %X_R_load_2, %temp_R" [src/music.cpp:190]   --->   Operation 219 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 220 [2/5] (7.25ns)   --->   "%tmp_13 = fadd float %X_I_load_2, %temp_I" [src/music.cpp:191]   --->   Operation 220 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 221 [1/5] (7.25ns)   --->   "%tmp_12 = fadd float %X_R_load_2, %temp_R" [src/music.cpp:190]   --->   Operation 221 'fadd' 'tmp_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 222 [1/5] (7.25ns)   --->   "%tmp_13 = fadd float %X_I_load_2, %temp_I" [src/music.cpp:191]   --->   Operation 222 'fadd' 'tmp_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.25>
ST_71 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [src/music.cpp:182]   --->   Operation 223 'specloopname' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 224 [1/1] (3.25ns)   --->   "store float %tmp_12, float* %X_R_addr_1, align 4" [src/music.cpp:190]   --->   Operation 224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 225 [1/1] (3.25ns)   --->   "store float %tmp_13, float* %X_I_addr_1, align 4" [src/music.cpp:191]   --->   Operation 225 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_71 : Operation 226 [1/1] (0.00ns)   --->   "br label %3" [src/music.cpp:181]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln157            (call             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln163              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
stage_0               (phi              ) [ 000111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln163            (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln163            (icmp             ) [ 000111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln163              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
DFTpts                (shl              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln165            (zext             ) [ 000011111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln              (partselect       ) [ 000011111111111111111111111111111111111111111111111111111111111111111111]
ret_ln197             (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (sitodp           ) [ 000000000111111111111111111111111111111100000000000000000000000000000000]
tmp_s                 (ddiv             ) [ 000000000000000000000000000000000000000011000000000000000000000000000000]
specloopname_ln164    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                 (specregionbegin  ) [ 000000000000000000000000000000000000000000111111111111111111111111111111]
numBF                 (zext             ) [ 000000000000000000000000000000000000000000111111111111111111111111111111]
e                     (fptrunc          ) [ 000000000000000000000000000000000000000000111111111111111111111111111111]
br_ln173              (br               ) [ 000111111111111111111111111111111111111111111111111111111111111111111111]
i                     (phi              ) [ 000000000000000000000000000000000000000000100000000000000000000000000000]
p_x_assign            (phi              ) [ 000000000000000000000000000000000000000000111110000000000000000000000000]
i_cast                (zext             ) [ 000000000000000000000000000000000000000000011111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln173            (icmp             ) [ 000111111111111111111111111111111111111111111111111111111111111111111111]
j                     (add              ) [ 000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln173              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
empty_70              (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
stage                 (add              ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
br_ln163              (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111111111]
specloopname_ln174    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                 (specregionbegin  ) [ 000000000000000000000000000000000000000000000001111111111111111111111111]
c                     (call             ) [ 000000000000000000000000000000000000000000000001111111111111111111111111]
s                     (call             ) [ 000000000000000000000000000000000000000000000001111111111111111111111111]
a                     (fadd             ) [ 000111111111111111111111111111111111111111100001111111111111111111111111]
br_ln181              (br               ) [ 000111111111111111111111111111111111111111111111111111111111111111111111]
i_0                   (phi              ) [ 000000000000000000000000000000000000000000000001000000000000000000000000]
tmp_26                (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln181            (icmp             ) [ 000111111111111111111111111111111111111111111111111111111111111111111111]
br_ln181              (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
i_lower               (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln185            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
X_R_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000111111111111111100000000]
X_I_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000111111111111111100000000]
sext_ln188            (sext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
X_R_addr_1            (getelementptr    ) [ 000000000000000000000000000000000000000000000000111111111111111111111111]
X_I_addr_1            (getelementptr    ) [ 000000000000000000000000000000000000000000000000111111111111111111111111]
i_8                   (add              ) [ 000111111111111111111111111111111111111111111111111111111111111111111111]
empty                 (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln173              (br               ) [ 000111111111111111111111111111111111111111111111111111111111111111111111]
X_R_load              (load             ) [ 000000000000000000000000000000000000000000000000011110000000000000000000]
X_I_load              (load             ) [ 000000000000000000000000000000000000000000000000011110000000000000000000]
tmp_6                 (fmul             ) [ 000000000000000000000000000000000000000000000000000001111100000000000000]
tmp_7                 (fmul             ) [ 000000000000000000000000000000000000000000000000000001111100000000000000]
tmp_8                 (fmul             ) [ 000000000000000000000000000000000000000000000000000001111100000000000000]
tmp_9                 (fmul             ) [ 000000000000000000000000000000000000000000000000000001111100000000000000]
temp_R                (fsub             ) [ 000000000000000000000000000000000000000000000000000000000011111111111110]
temp_I                (fadd             ) [ 000000000000000000000000000000000000000000000000000000000011111111111110]
X_R_load_1            (load             ) [ 000000000000000000000000000000000000000000000000000000000011111000000000]
X_I_load_1            (load             ) [ 000000000000000000000000000000000000000000000000000000000011111000000000]
tmp_10                (fsub             ) [ 000000000000000000000000000000000000000000000000000000000000000100000000]
tmp_11                (fsub             ) [ 000000000000000000000000000000000000000000000000000000000000000100000000]
store_ln188           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln189           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
X_R_load_2            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000111110]
X_I_load_2            (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000111110]
tmp_12                (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_13                (fadd             ) [ 000000000000000000000000000000000000000000000000000000000000000000000001]
specloopname_ln182    (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln190           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln191           (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln181              (br               ) [ 000111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="second_order_float_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="second_order_float_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="second_order_float_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_reverse"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<float>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="X_R_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/47 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="1"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_load/47 X_R_load_1/56 store_ln188/63 X_R_load_2/64 store_ln190/71 "/>
</bind>
</comp>

<comp id="81" class="1004" name="X_I_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/47 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_load/47 X_I_load_1/56 store_ln189/63 X_I_load_2/64 store_ln191/71 "/>
</bind>
</comp>

<comp id="94" class="1004" name="X_R_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/47 "/>
</bind>
</comp>

<comp id="101" class="1004" name="X_I_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="32" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/47 "/>
</bind>
</comp>

<comp id="108" class="1005" name="stage_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="stage_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="4" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stage_0/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="1"/>
<pin id="122" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="10" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/42 "/>
</bind>
</comp>

<comp id="131" class="1005" name="p_x_assign_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_x_assign_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign/42 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="145" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="5"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/47 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_sin_or_cos_float_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="3"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="0" index="3" bw="100" slack="0"/>
<pin id="157" dir="0" index="4" bw="30" slack="0"/>
<pin id="158" dir="0" index="5" bw="23" slack="0"/>
<pin id="159" dir="0" index="6" bw="15" slack="0"/>
<pin id="160" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="c/45 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_sin_or_cos_float_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="3"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="0" index="3" bw="100" slack="0"/>
<pin id="173" dir="0" index="4" bw="30" slack="0"/>
<pin id="174" dir="0" index="5" bw="23" slack="0"/>
<pin id="175" dir="0" index="6" bw="15" slack="0"/>
<pin id="176" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s/45 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_bit_reverse_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln157/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="a/42 temp_R/53 tmp_10/58 tmp_12/66 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="32" slack="1"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_I/53 tmp_11/58 tmp_13/66 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="32" slack="3"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6/49 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="3"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/49 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="3"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/49 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="3"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_9/49 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="e/40 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="1"/>
<pin id="223" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load X_R_load_1 X_R_load_2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load X_I_load_1 X_I_load_2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R tmp_12 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I tmp_13 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln163_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln163_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="DFTpts_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="DFTpts/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln165_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="11" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="0" index="3" bw="5" slack="0"/>
<pin id="280" dir="1" index="4" bw="10" slack="38"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="numBF_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="38"/>
<pin id="287" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numBF/41 "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/42 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln173_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="10" slack="39"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/42 "/>
</bind>
</comp>

<comp id="297" class="1004" name="j_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/42 "/>
</bind>
</comp>

<comp id="303" class="1004" name="stage_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="39"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stage/42 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_26_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="22" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="0" index="3" bw="6" slack="0"/>
<pin id="314" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/47 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln181_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="22" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/47 "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_lower_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="6"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/47 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln185_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln185/47 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln188_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln188/47 "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_8_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="44"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/47 "/>
</bind>
</comp>

<comp id="350" class="1005" name="zext_ln165_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln165 "/>
</bind>
</comp>

<comp id="356" class="1005" name="trunc_ln_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="38"/>
<pin id="358" dir="1" index="1" bw="10" slack="38"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="1"/>
<pin id="364" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_s_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="372" class="1005" name="numBF_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="6"/>
<pin id="374" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="numBF "/>
</bind>
</comp>

<comp id="377" class="1005" name="e_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="382" class="1005" name="i_cast_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="5"/>
<pin id="384" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="390" class="1005" name="j_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="395" class="1005" name="stage_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="1"/>
<pin id="397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage "/>
</bind>
</comp>

<comp id="400" class="1005" name="c_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="3"/>
<pin id="402" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="406" class="1005" name="s_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="3"/>
<pin id="408" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="412" class="1005" name="a_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="420" class="1005" name="X_R_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="1"/>
<pin id="422" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="X_I_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="1"/>
<pin id="427" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="X_R_addr_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="9"/>
<pin id="432" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="X_I_addr_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="9"/>
<pin id="437" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_8_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_6_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_7_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_8_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_9_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_10_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_11_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="46" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="46" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="131" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="131" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="168" pin=6"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="135" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="75" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="238"><net_src comp="88" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="245"><net_src comp="192" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="251"><net_src comp="197" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="257"><net_src comp="112" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="112" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="254" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="264" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="26" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="291"><net_src comp="124" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="124" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="124" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="48" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="108" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="146" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="323"><net_src comp="309" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="146" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="339"><net_src comp="146" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="346"><net_src comp="146" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="270" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="359"><net_src comp="275" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="365"><net_src comp="225" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="370"><net_src comp="220" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="375"><net_src comp="285" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="380"><net_src comp="217" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="385"><net_src comp="288" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="393"><net_src comp="297" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="398"><net_src comp="303" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="403"><net_src comp="152" pin="7"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="409"><net_src comp="168" pin="7"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="415"><net_src comp="192" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="423"><net_src comp="68" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="428"><net_src comp="81" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="433"><net_src comp="94" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="438"><net_src comp="101" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="443"><net_src comp="342" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="448"><net_src comp="201" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="453"><net_src comp="205" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="458"><net_src comp="209" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="463"><net_src comp="213" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="468"><net_src comp="192" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="473"><net_src comp="197" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="88" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {1 2 63 71 }
	Port: X_I | {1 2 63 71 }
 - Input state : 
	Port: fft : X_R | {1 2 47 48 56 57 64 65 }
	Port: fft : X_I | {1 2 47 48 56 57 64 65 }
	Port: fft : ref_4oPi_table_100_V | {45 46 }
	Port: fft : second_order_float_2 | {45 46 }
	Port: fft : second_order_float_3 | {45 46 }
	Port: fft : second_order_float_s | {45 46 }
  - Chain level:
	State 1
	State 2
	State 3
		zext_ln163 : 1
		icmp_ln163 : 1
		br_ln163 : 2
		DFTpts : 2
		zext_ln165 : 3
		trunc_ln : 3
		tmp : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		i_cast : 1
		icmp_ln173 : 1
		j : 1
		br_ln173 : 2
		a : 1
	State 43
	State 44
	State 45
	State 46
	State 47
		tmp_26 : 1
		icmp_ln181 : 2
		br_ln181 : 3
		i_lower : 1
		sext_ln185 : 2
		X_R_addr : 3
		X_R_load : 4
		X_I_addr : 3
		X_I_load : 4
		sext_ln188 : 1
		X_R_addr_1 : 2
		X_I_addr_1 : 2
		i_8 : 1
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          | grp_sin_or_cos_float_s_fu_152 |    13   |  19.459 |   1763  |   2448  |
|   call   | grp_sin_or_cos_float_s_fu_168 |    13   |  19.459 |   1763  |   2448  |
|          |     grp_bit_reverse_fu_184    |    0    |  8.845  |   261   |   111   |
|----------|-------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_220          |    0    |    0    |   3211  |   3658  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_201          |    3    |    0    |   143   |   321   |
|   fmul   |           grp_fu_205          |    3    |    0    |   143   |   321   |
|          |           grp_fu_209          |    3    |    0    |   143   |   321   |
|          |           grp_fu_213          |    3    |    0    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_192          |    2    |    0    |   205   |   390   |
|          |           grp_fu_197          |    2    |    0    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_225          |    0    |    0    |   412   |   645   |
|----------|-------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_217          |    0    |    0    |   128   |   277   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |            j_fu_297           |    0    |    0    |    0    |    14   |
|    add   |          stage_fu_303         |    0    |    0    |    0    |    13   |
|          |         i_lower_fu_325        |    0    |    0    |    0    |    39   |
|          |           i_8_fu_342          |    0    |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       icmp_ln163_fu_258       |    0    |    0    |    0    |    9    |
|   icmp   |       icmp_ln173_fu_292       |    0    |    0    |    0    |    13   |
|          |       icmp_ln181_fu_319       |    0    |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|---------|
|    shl   |         DFTpts_fu_264         |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       zext_ln163_fu_254       |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln165_fu_270       |    0    |    0    |    0    |    0    |
|          |          numBF_fu_285         |    0    |    0    |    0    |    0    |
|          |         i_cast_fu_288         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|        trunc_ln_fu_275        |    0    |    0    |    0    |    0    |
|          |         tmp_26_fu_309         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   sext   |       sext_ln185_fu_330       |    0    |    0    |    0    |    0    |
|          |       sext_ln188_fu_336       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    42   |  47.763 |   8520  |  11807  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|X_I_addr_1_reg_435|   10   |
| X_I_addr_reg_425 |   10   |
|X_R_addr_1_reg_430|   10   |
| X_R_addr_reg_420 |   10   |
|     a_reg_412    |   32   |
|     c_reg_400    |   32   |
|     e_reg_377    |   32   |
|    i_0_reg_143   |   32   |
|    i_8_reg_440   |   32   |
|  i_cast_reg_382  |   32   |
|     i_reg_120    |   10   |
|     j_reg_390    |   10   |
|   numBF_reg_372  |   32   |
|p_x_assign_reg_131|   32   |
|      reg_228     |   32   |
|      reg_235     |   32   |
|      reg_242     |   32   |
|      reg_248     |   32   |
|     s_reg_406    |   32   |
|  stage_0_reg_108 |    4   |
|   stage_reg_395  |    4   |
|  tmp_10_reg_465  |   32   |
|  tmp_11_reg_470  |   32   |
|   tmp_6_reg_445  |   32   |
|   tmp_7_reg_450  |   32   |
|   tmp_8_reg_455  |   32   |
|   tmp_9_reg_460  |   32   |
|    tmp_reg_362   |   64   |
|   tmp_s_reg_367  |   64   |
| trunc_ln_reg_356 |   10   |
|zext_ln165_reg_350|   32   |
+------------------+--------+
|       Total      |   846  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75  |  p0  |   3  |  10  |   30   ||    15   |
|  grp_access_fu_75  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_88  |  p0  |   3  |  10  |   30   ||    15   |
|  grp_access_fu_88  |  p1  |   2  |  32  |   64   ||    9    |
|   stage_0_reg_108  |  p0  |   2  |   4  |    8   ||    9    |
| p_x_assign_reg_131 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_192     |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_192     |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_197     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_197     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_225     |  p0  |   2  |  11  |   22   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   602  ||  19.642 ||   123   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   42   |   47   |  8520  |  11807 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   123  |
|  Register |    -   |    -   |   846  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   42   |   67   |  9366  |  11930 |
+-----------+--------+--------+--------+--------+
