// Seed: 1536064802
module module_0 (
    output tri1 id_0
);
  wire id_2;
  supply0 id_3, id_4;
  assign id_2 = id_3 + 1'b0 - id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output tri0 id_4
);
  assign id_4 = id_0;
  xnor primCall (id_4, id_2, id_1);
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = 1;
endmodule
