Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Decode_Stage/TB_Jmp_Branch_Manager_isim_beh.exe -prj C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Decode_Stage/TB_Jmp_Branch_Manager_beh.prj work.TB_Jmp_Branch_Manager 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Decode_Stage/PG_cell.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Decode_Stage/Sum_Network.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Decode_Stage/PG_network.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Decode_Stage/Carry_Network.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Decode_Stage/PropagateCarryLookahead.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Decode_Stage/Mux_NBit_2x1.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Decode_Stage/Jmp_Branch_Manager.vhd" into library work
Parsing VHDL file "C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Decode_Stage/TB_Jmp_Branch_Manager.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 162952 KB
Fuse CPU Usage: 374 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Mux_NBit_2x1 [\Mux_NBit_2x1(32)\]
Compiling architecture behavioral of entity PG_cell [pg_cell_default]
Compiling architecture behavioral of entity PG_network [\PG_network(32)\]
Compiling architecture behavioral of entity Carry_Network [\Carry_Network(32)\]
Compiling architecture behavioral of entity Sum_Network [\Sum_Network(32)\]
Compiling architecture behavioral of entity PropagateCarryLookahead [\PropagateCarryLookahead(32)\]
Compiling architecture behavioral of entity Jmp_Branch_Manager [\Jmp_Branch_Manager(32)\]
Compiling architecture behavior of entity tb_jmp_branch_manager
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable C:/Users/UTENTE/Desktop/Politecnico di Torino/Laurea Magistrale/I Anno/Microelectronic Systems/DLX/MyDLX/Decode_Stage/TB_Jmp_Branch_Manager_isim_beh.exe
Fuse Memory Usage: 177000 KB
Fuse CPU Usage: 593 ms
