pr_debug	,	F_16
BCMA_CC_PPL_P1_MASK	,	V_46
bcma_pmu_get_clockcpu	,	F_24
bcma_pmu_swreg_init	,	F_12
BCMA_CC_PPL_MDIV_MASK	,	V_52
BCMA_CC_PMU_CAP	,	V_30
BCMA_CC_PLLCTL_ADDR	,	V_4
BCMA_CC_REGCTL_DATA	,	V_12
enable	,	V_22
tmp	,	V_38
BCMA_CC_PPL_P1_SHIFT	,	V_47
pr_warn	,	F_20
bcma_pmu_clock	,	F_21
pmu	,	V_31
BCMA_CC_PPL_P2_MASK	,	V_48
id	,	V_17
val	,	V_23
bcma_chipco_pll_maskset	,	F_5
"Workarounds for 43224 rev 0 not fully "	,	L_5
"pmu rev. %d, using default %d Hz\n"	,	L_11
bcma_chipco_chipctl_maskset	,	F_7
BCMA_CC_PMU_CAP_REVISION	,	V_32
"No backplane clock specified for %04X device, "	,	L_12
BCMA_CC_PMU5_MAINPLL_CPU	,	V_62
pr_err	,	F_10
bcma_cc_write32	,	F_2
bcma_cc_set32	,	F_18
bcma_pmu_workarounds	,	F_14
BCMA_CC_PMU_HT_CLOCK	,	V_60
BCMA_CC_PPL_M14_OFF	,	V_50
bcma_cc_mask32	,	F_17
BCMA_CC_PPL_MDIV_WIDTH	,	V_51
BCMA_CC_PMU_ALP_CLOCK	,	V_35
BCMA_CC_PMU5_MAINPLL_SSB	,	V_56
ndiv	,	V_39
bcma_chipco_bcm4331_ext_pa_lines_ctl	,	F_13
bcma_pmu_init	,	F_15
bcma_cc_read32	,	F_3
BCMA_CC_PMU_MINRES_MSK	,	V_20
bcma_pmu_pll_init	,	F_9
bcma_pmu_alp_clock	,	F_19
BCMA_CC_PMU4716_MAINPLL_PLL0	,	V_43
cc	,	V_2
BCMA_CC_PPL_P1P2_OFF	,	V_45
set	,	V_8
bcma_bus	,	V_13
"Found rev %u PMU (capabilities 0x%08X)\n"	,	L_8
m	,	V_37
bcma_chipco_pll_read	,	F_1
BCMA_CHIPCTL_4331_EXTPA_EN	,	V_25
BCMA_CC_PMU4706_MAINPLL_PLL0	,	V_59
pll0	,	V_36
BCMA_CC_PMU5357_MAINPLL_PLL0	,	V_58
min_msk	,	V_18
bcma_pmu_resources_init	,	F_11
max_msk	,	V_19
bus	,	V_14
BCMA_CC_PPL_NDIV_SHIFT	,	V_55
"No ALP clock specified for %04X device, "	,	L_10
bcma_chipco_pll_write	,	F_4
u32	,	T_1
"implemented\n"	,	L_6
rev	,	V_28
"PMU switch/regulators init unknown for device "	,	L_3
offset	,	V_3
BCMA_CC_PPL_NM5_OFF	,	V_53
"Workarounds unknown for device 0x%04X\n"	,	L_7
core	,	V_15
BCMA_CC_CHIPCTL_DATA	,	V_10
bcma_drv_cc	,	V_1
fc	,	V_42
p1	,	V_40
p2	,	V_41
BCMA_CC_REGCTL_ADDR	,	V_11
BCMA_CC_CHIPCTL	,	V_24
BCMA_CC_CHIPSTAT	,	V_44
BUG_ON	,	F_22
bcma_cc_maskset32	,	F_6
"PLL init unknown for device 0x%04X\n"	,	L_1
pkg	,	V_26
BCMA_CC_PPL_P2_SHIFT	,	V_49
BCMA_CC_PLLCTL_DATA	,	V_5
BCMA_CC_PMU_MAXRES_MSK	,	V_21
BCMA_CC_PMU_CTL_NOILPONW	,	V_34
value	,	V_6
BCMA_CC_PMU_CTL	,	V_33
chipinfo	,	V_16
mask	,	V_7
BCMA_CC_CHIPCTL_ADDR	,	V_9
"Fix for 4329b0 bad LPOM state not implemented!\n"	,	L_9
bcma_chipco_regctl_maskset	,	F_8
"0x%04X\n"	,	L_4
pmucap	,	V_29
bcma_pmu_get_clockcontrol	,	F_23
BCMA_CC_PPL_NDIV_MASK	,	V_54
pll	,	V_61
BCMA_CC_PMU5356_MAINPLL_PLL0	,	V_57
BCMA_CHIPCTL_4331_EXTPA_ON_GPIO2_5	,	V_27
"PMU resource config unknown for device 0x%04X\n"	,	L_2
