###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin5.ecn.purdue.edu)
#  Generated on:      Tue Mar  8 14:56:42 2016
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[3] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
+ Removal                       0.480
+ Phase Shift                   0.000
= Required Time                 1.393
  Arrival Time                  1.570
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.923 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.334 | 
     | I0/LD/CTRL/\curr_state_reg[3] | R ^            | DFFSR  | 0.732 | 0.059 |   1.570 |    1.393 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.277 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.418 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.744 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.049 | 
     | I0/LD/CTRL/\curr_state_reg[3] | CLK ^          | DFFSR  | 0.376 | 0.040 |   0.913 |    1.090 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[2] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.480
+ Phase Shift                   0.000
= Required Time                 1.393
  Arrival Time                  1.571
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.922 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.333 | 
     | I0/LD/CTRL/\curr_state_reg[2] | R ^            | DFFSR  | 0.733 | 0.060 |   1.571 |    1.393 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.278 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.419 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.745 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.050 | 
     | I0/LD/CTRL/\curr_state_reg[2] | CLK ^          | DFFSR  | 0.376 | 0.040 |   0.912 |    1.090 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin I0/LD/OCTRL/d_minus_reg_reg/CLK 
Endpoint:   I0/LD/OCTRL/d_minus_reg_reg/R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Removal                       0.482
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.591
  Slack Time                    0.212
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | n_rst ^        |        | 0.161 |       |   1.100 |    0.888 | 
     | U8                          | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.299 | 
     | I0/LD/OCTRL/d_minus_reg_reg | R ^            | DFFSR  | 0.750 | 0.080 |   1.591 |    1.379 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |                |        |       |       |  Time   |   Time   | 
     |-----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                             | clk ^          |        | 0.161 |       |   0.100 |    0.312 | 
     | U7                          | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.453 | 
     | nclk__L1_I0                 | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.779 | 
     | nclk__L2_I4                 | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.081 | 
     | I0/LD/OCTRL/d_minus_reg_reg | CLK ^          | DFFSR  | 0.366 | 0.028 |   0.896 |    1.109 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.616
  Slack Time                    0.218
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.882 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.293 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | R ^            | DFFSR  | 0.768 | 0.105 |   1.616 |    1.398 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.318 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.458 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.785 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.090 | 
     | I0/LD/T_SR_0/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.375 | 0.040 |   0.912 |    1.130 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.896
+ Removal                       0.483
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.598
  Slack Time                    0.219
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.881 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.292 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | R ^            | DFFSR  | 0.756 | 0.087 |   1.598 |    1.379 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.319 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.459 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.786 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.087 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.366 | 0.028 |   0.896 |    1.115 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.399
  Arrival Time                  1.620
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.879 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.290 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | R ^            | DFFSR  | 0.770 | 0.109 |   1.620 |    1.399 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.321 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.462 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.788 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.094 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.376 | 0.040 |   0.912 |    1.134 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.484
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.611
  Slack Time                    0.232
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.868 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | R ^            | DFFSR  | 0.763 | 0.100 |   1.611 |    1.379 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.332 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.472 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.799 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.100 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[2] | CLK ^          | DFFSR  | 0.365 | 0.026 |   0.895 |    1.127 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[0] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.633
  Slack Time                    0.235
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.865 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.277 | 
     | I0/LD/CTRL/\curr_state_reg[0] | R ^            | DFFSR  | 0.775 | 0.121 |   1.633 |    1.398 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.335 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.475 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.801 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.107 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^          | DFFSR  | 0.375 | 0.039 |   0.911 |    1.145 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
+ Removal                       0.478
+ Phase Shift                   0.000
= Required Time                 1.361
  Arrival Time                  1.601
  Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.860 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.271 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | R ^            | DFFSR  | 0.758 | 0.089 |   1.601 |    1.361 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.340 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.480 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.807 | 
     | nclk__L2_I6                                | A v -> Y ^     | INVX8  | 0.300 | 0.297 |   0.864 |    1.104 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[1] | CLK ^          | DFFSR  | 0.310 | 0.019 |   0.883 |    1.123 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
+ Removal                       0.478
+ Phase Shift                   0.000
= Required Time                 1.360
  Arrival Time                  1.600
  Slack Time                    0.240
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.860 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.271 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | R ^            | DFFSR  | 0.758 | 0.089 |   1.600 |    1.360 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.340 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.480 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.807 | 
     | nclk__L2_I6                   | A v -> Y ^     | INVX8  | 0.300 | 0.297 |   0.864 |    1.104 | 
     | I0/LD/T_SR_0/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.310 | 0.019 |   0.883 |    1.123 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.485
+ Phase Shift                   0.000
= Required Time                 1.380
  Arrival Time                  1.622
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.858 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | R ^            | DFFSR  | 0.768 | 0.111 |   1.622 |    1.380 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.342 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.482 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.809 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.110 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.365 | 0.027 |   0.895 |    1.137 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin I0/LD/T_SR_0/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_0/\curr_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
+ Removal                       0.479
+ Phase Shift                   0.000
= Required Time                 1.362
  Arrival Time                  1.608
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.853 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.264 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | R ^            | DFFSR  | 0.763 | 0.097 |   1.608 |    1.362 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.347 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.487 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.814 | 
     | nclk__L2_I6                   | A v -> Y ^     | INVX8  | 0.300 | 0.297 |   0.864 |    1.111 | 
     | I0/LD/T_SR_0/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.310 | 0.019 |   0.883 |    1.130 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
+ Removal                       0.485
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.627
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.852 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.264 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | R ^            | DFFSR  | 0.770 | 0.115 |   1.627 |    1.379 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.348 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.488 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.814 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.116 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.364 | 0.025 |   0.894 |    1.141 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.396
  Arrival Time                  1.647
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.849 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.260 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | R ^            | DFFSR  | 0.779 | 0.136 |   1.647 |    1.396 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.351 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.492 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.818 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.124 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.375 | 0.036 |   0.908 |    1.160 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin I0/LD/CTRL/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.651
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.847 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.258 | 
     | I0/LD/CTRL/\curr_state_reg[1] | R ^            | DFFSR  | 0.779 | 0.140 |   1.651 |    1.398 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.353 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.493 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.820 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.125 | 
     | I0/LD/CTRL/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.375 | 0.038 |   0.910 |    1.163 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.397
  Arrival Time                  1.654
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.843 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | R ^            | DFFSR  | 0.775 | 0.143 |   1.654 |    1.397 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.357 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.498 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.824 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.042 |   0.910 |    1.168 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.399
  Arrival Time                  1.657
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.842 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | R ^            | DFFSR  | 0.776 | 0.146 |   1.657 |    1.399 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.358 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.498 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.825 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.126 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\binary_r_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.044 |   0.912 |    1.170 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  1.652
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.842 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | R ^            | DFFSR  | 0.775 | 0.141 |   1.652 |    1.394 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.358 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.498 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.825 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[0] | CLK ^          | DFFSR  | 0.370 | 0.039 |   0.908 |    1.166 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.395
  Arrival Time                  1.654
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.841 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.252 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | R ^            | DFFSR  | 0.776 | 0.143 |   1.654 |    1.395 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.359 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.499 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.826 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.127 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.040 |   0.908 |    1.167 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.390
  Arrival Time                  1.650
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.839 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.250 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | R ^            | DFFSR  | 0.775 | 0.139 |   1.650 |    1.390 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.361 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.501 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.828 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.129 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[0] | CLK ^          | DFFSR  | 0.368 | 0.035 |   0.903 |    1.164 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.659
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.839 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | R ^            | DFFSR  | 0.776 | 0.148 |   1.659 |    1.398 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.361 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.501 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.828 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.911 |    1.172 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.898
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.385
  Arrival Time                  1.647
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.838 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | R ^            | DFFSR  | 0.774 | 0.135 |   1.647 |    1.385 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.362 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.502 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.829 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.130 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[0] | CLK ^          | DFFSR  | 0.367 | 0.030 |   0.898 |    1.160 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.660
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.838 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | R ^            | DFFSR  | 0.776 | 0.149 |   1.660 |    1.398 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.362 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.502 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.829 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.130 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.911 |    1.173 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.660
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.838 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | R ^            | DFFSR  | 0.776 | 0.149 |   1.660 |    1.398 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.362 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.503 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.829 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.130 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.042 |   0.911 |    1.173 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.661
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.838 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | R ^            | DFFSR  | 0.776 | 0.150 |   1.661 |    1.398 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.362 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.503 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.829 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.131 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r2_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.911 |    1.174 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.661
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.837 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | R ^            | DFFSR  | 0.776 | 0.149 |   1.661 |    1.398 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.363 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.503 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.830 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.911 |    1.174 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.662
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.837 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.248 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | R ^            | DFFSR  | 0.776 | 0.151 |   1.662 |    1.398 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.363 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.504 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.830 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.132 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/\gray_r_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.911 |    1.175 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.399
  Arrival Time                  1.663
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.836 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | R ^            | DFFSR  | 0.776 | 0.151 |   1.663 |    1.399 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.364 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.504 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.831 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.912 |    1.175 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.662
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.836 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | R ^            | DFFSR  | 0.776 | 0.151 |   1.662 |    1.398 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.364 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.504 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.831 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[2] | CLK ^          | DFFSR  | 0.370 | 0.043 |   0.911 |    1.175 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.400
  Arrival Time                  1.665
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.835 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] | R ^            | DFFSR  | 0.777 | 0.154 |   1.665 |    1.400 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.365 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.505 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.832 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.336 | 0.295 |   0.862 |    1.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[2] | CLK ^          | DFFSR  | 0.372 | 0.051 |   0.913 |    1.178 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.400
  Arrival Time                  1.665
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.835 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] | R ^            | DFFSR  | 0.777 | 0.154 |   1.665 |    1.400 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.365 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.505 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.832 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.336 | 0.295 |   0.862 |    1.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[0] | CLK ^          | DFFSR  | 0.372 | 0.051 |   0.913 |    1.178 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.395
  Arrival Time                  1.660
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.835 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.246 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | R ^            | DFFSR  | 0.781 | 0.149 |   1.660 |    1.395 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.365 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.506 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.832 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.137 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.375 | 0.035 |   0.907 |    1.172 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.913
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.400
  Arrival Time                  1.666
  Slack Time                    0.265
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.835 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.246 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] | R ^            | DFFSR  | 0.777 | 0.155 |   1.666 |    1.400 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.366 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.506 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.832 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.336 | 0.295 |   0.862 |    1.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[0] | CLK ^          | DFFSR  | 0.372 | 0.051 |   0.913 |    1.179 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.397
  Arrival Time                  1.663
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.834 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | R ^            | DFFSR  | 0.776 | 0.152 |   1.663 |    1.397 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.366 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.506 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.833 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.134 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/\rwptr_r1_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.042 |   0.910 |    1.176 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.912
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.399
  Arrival Time                  1.665
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.834 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] | R ^            | DFFSR  | 0.777 | 0.154 |   1.665 |    1.399 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.366 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.507 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.833 | 
     | nclk__L2_I7                                     | A v -> Y ^     | INVX8  | 0.336 | 0.295 |   0.862 |    1.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[1] | CLK ^          | DFFSR  | 0.372 | 0.050 |   0.912 |    1.178 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                            (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.397
  Arrival Time                  1.664
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.834 | 
     | U8                                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | R ^            | DFFSR  | 0.777 | 0.152 |   1.664 |    1.397 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                               |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                               | clk ^          |        | 0.161 |       |   0.100 |    0.366 | 
     | U7                                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.507 | 
     | nclk__L1_I0                                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.833 | 
     | nclk__L2_I4                                   | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\gray_r_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.042 |   0.910 |    1.177 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.380
  Arrival Time                  1.646
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.834 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | R ^            | DFFSR  | 0.774 | 0.135 |   1.646 |    1.380 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.366 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.507 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.833 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.026 |   0.894 |    1.160 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_
reg[3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] /R (^) checked with 
leading edge of 'clk'
Beginpoint: n_rst                                              (^) triggered by 
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.397
  Arrival Time                  1.664
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | n_rst ^        |        | 0.161 |       |   1.100 |    0.834 | 
     | U8                                              | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] | R ^            | DFFSR  | 0.777 | 0.153 |   1.664 |    1.397 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                 |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                 | clk ^          |        | 0.161 |       |   0.100 |    0.366 | 
     | U7                                              | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.507 | 
     | nclk__L1_I0                                     | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.833 | 
     | nclk__L2_I4                                     | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/\binary_r_reg[3] | CLK ^          | DFFSR  | 0.370 | 0.042 |   0.910 |    1.177 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.905
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.394
  Arrival Time                  1.662
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.832 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.243 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | R ^            | DFFSR  | 0.781 | 0.151 |   1.662 |    1.394 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.368 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.509 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.835 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.140 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.374 | 0.033 |   0.905 |    1.174 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.894
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.381
  Arrival Time                  1.651
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.829 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | R ^            | DFFSR  | 0.775 | 0.140 |   1.651 |    1.381 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.370 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.511 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.837 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r1_reg[1] | CLK ^          | DFFSR  | 0.365 | 0.026 |   0.894 |    1.165 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.381
  Arrival Time                  1.652
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.829 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | R ^            | DFFSR  | 0.775 | 0.141 |   1.652 |    1.381 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.371 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.512 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.838 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.139 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[0] | CLK ^          | DFFSR  | 0.365 | 0.027 |   0.895 |    1.166 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin I0/LD/T_SR_1/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                            (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.903
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.391
  Arrival Time                  1.664
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | n_rst ^        |        | 0.161 |       |   1.100 |    0.828 | 
     | U8                            | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.239 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | R ^            | DFFSR  | 0.781 | 0.152 |   1.664 |    1.391 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.372 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.513 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.839 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.144 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.374 | 0.031 |   0.903 |    1.175 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                         (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.895
+ Removal                       0.486
+ Phase Shift                   0.000
= Required Time                 1.381
  Arrival Time                  1.654
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.827 | 
     | U8                                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | R ^            | DFFSR  | 0.775 | 0.143 |   1.654 |    1.381 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.373 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.513 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.840 | 
     | nclk__L2_I4                                | A v -> Y ^     | INVX8  | 0.336 | 0.301 |   0.868 |    1.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\wrptr_r2_reg[1] | CLK ^          | DFFSR  | 0.365 | 0.027 |   0.895 |    1.168 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[1] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[1] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.907
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.396
  Arrival Time                  1.670
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.826 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.237 | 
     | I0/LD/TIM/\clk_cnt_reg[1] | R ^            | DFFSR  | 0.782 | 0.159 |   1.670 |    1.396 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.374 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.514 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.841 | 
     | nclk__L2_I5               | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.146 | 
     | I0/LD/TIM/\clk_cnt_reg[1] | CLK ^          | DFFSR  | 0.375 | 0.035 |   0.907 |    1.181 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[0] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[0] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.908
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.396
  Arrival Time                  1.671
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.825 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.236 | 
     | I0/LD/TIM/\clk_cnt_reg[0] | R ^            | DFFSR  | 0.782 | 0.160 |   1.671 |    1.396 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.375 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.515 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.842 | 
     | nclk__L2_I5               | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.147 | 
     | I0/LD/TIM/\clk_cnt_reg[0] | CLK ^          | DFFSR  | 0.375 | 0.036 |   0.908 |    1.183 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin I0/LD/TIM/\clk_cnt_reg[2] /CLK 
Endpoint:   I0/LD/TIM/\clk_cnt_reg[2] /R (^) checked with  leading edge of 'clk'
Beginpoint: n_rst                        (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.398
  Arrival Time                  1.674
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | n_rst ^        |        | 0.161 |       |   1.100 |    0.824 | 
     | U8                        | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.235 | 
     | I0/LD/TIM/\clk_cnt_reg[2] | R ^            | DFFSR  | 0.782 | 0.163 |   1.674 |    1.398 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                |        |       |       |  Time   |   Time   | 
     |---------------------------+----------------+--------+-------+-------+---------+----------| 
     |                           | clk ^          |        | 0.161 |       |   0.100 |    0.376 | 
     | U7                        | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.517 | 
     | nclk__L1_I0               | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.843 | 
     | nclk__L2_I5               | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.148 | 
     | I0/LD/TIM/\clk_cnt_reg[2] | CLK ^          | DFFSR  | 0.375 | 0.038 |   0.910 |    1.186 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin I0/LD/TIM/\curr_state_reg[0] /CLK 
Endpoint:   I0/LD/TIM/\curr_state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.910
+ Removal                       0.489
+ Phase Shift                   0.000
= Required Time                 1.399
  Arrival Time                  1.675
  Slack Time                    0.276
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | n_rst ^        |        | 0.161 |       |   1.100 |    0.824 | 
     | U8                           | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.235 | 
     | I0/LD/TIM/\curr_state_reg[0] | R ^            | DFFSR  | 0.782 | 0.164 |   1.675 |    1.399 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.376 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.517 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.843 | 
     | nclk__L2_I5                  | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.149 | 
     | I0/LD/TIM/\curr_state_reg[0] | CLK ^          | DFFSR  | 0.375 | 0.038 |   0.910 |    1.187 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.892
+ Removal                       0.487
+ Phase Shift                   0.000
= Required Time                 1.379
  Arrival Time                  1.656
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | n_rst ^        |        | 0.161 |       |   1.100 |    0.823 | 
     | U8                                      | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | R ^            | DFFSR  | 0.775 | 0.145 |   1.656 |    1.379 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                         |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                         | clk ^          |        | 0.161 |       |   0.100 |    0.377 | 
     | U7                                      | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.241 |    0.517 | 
     | nclk__L1_I0                             | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.844 | 
     | nclk__L2_I7                             | A v -> Y ^     | INVX8  | 0.336 | 0.295 |   0.862 |    1.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] | CLK ^          | DFFSR  | 0.368 | 0.031 |   0.892 |    1.169 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin I0/LD/CTRL/\bit_cnt_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\bit_cnt_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.399
  Arrival Time                  1.676
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | n_rst ^        |        | 0.161 |       |   1.100 |    0.823 | 
     | U8                         | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.234 | 
     | I0/LD/CTRL/\bit_cnt_reg[1] | R ^            | DFFSR  | 0.782 | 0.165 |   1.676 |    1.399 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.377 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.517 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.844 | 
     | nclk__L2_I5                | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.149 | 
     | I0/LD/CTRL/\bit_cnt_reg[1] | CLK ^          | DFFSR  | 0.375 | 0.039 |   0.911 |    1.187 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin I0/LD/TIM/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/TIM/\curr_state_reg[1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.911
+ Removal                       0.488
+ Phase Shift                   0.000
= Required Time                 1.399
  Arrival Time                  1.676
  Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | n_rst ^        |        | 0.161 |       |   1.100 |    0.823 | 
     | U8                           | YPAD ^ -> DI ^ | PADINC | 0.678 | 0.411 |   1.511 |    1.234 | 
     | I0/LD/TIM/\curr_state_reg[1] | R ^            | DFFSR  | 0.782 | 0.165 |   1.676 |    1.399 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.377 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.076 | 0.140 |   0.240 |    0.517 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.403 | 0.326 |   0.567 |    0.844 | 
     | nclk__L2_I5                  | A v -> Y ^     | INVX8  | 0.342 | 0.305 |   0.872 |    1.149 | 
     | I0/LD/TIM/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.375 | 0.039 |   0.911 |    1.188 | 
     +---------------------------------------------------------------------------------------------+ 

