# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SCPU.gen/sources_1/ip/ROM_D/sim/ROM_D.v" \
"../../../../SCPU.gen/sources_1/ip/RAM_B/sim/RAM_B.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/imports/Lab1/ALU/ALU.srcs/sources_1/new/ALU.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Adder_32.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Branch_control.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Controller.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Data_Path.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/ImmG.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Load_control.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Mux2to1.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Mux3to1.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Mux5to1.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/PC.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/imports/Lab1/Register_File/Register_File.srcs/sources_1/new/Regs.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/SCPU.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Store_control.v" \
"../../../../SCPU.srcs/sources_1/imports/new/Testbench.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/inst14_12.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/inst30.v" \
"../../../../SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/inst6_2.v" \
"../../../../SCPU.srcs/sim_1/imports/new/Testbench_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
