Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA3_TB_behav xil_defaultlib.SHA3_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/vivado_projects/sha3/sha3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/vivado_projects/sha3/sha3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.THETA_column
Compiling module xil_defaultlib.THETA_default
Compiling module xil_defaultlib.RHO
Compiling module xil_defaultlib.PI
Compiling module xil_defaultlib.CHI_row
Compiling module xil_defaultlib.CHI_default
Compiling module xil_defaultlib.IOTA
Compiling module xil_defaultlib.RND
Compiling module xil_defaultlib.ROUND_CONSTANT_COUNTER
Compiling module xil_defaultlib.PERMUTATION_MODULE
Compiling module xil_defaultlib.SHA3_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SHA3_TB_behav
