
---------- Begin Simulation Statistics ----------
final_tick                                 1736975000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 386161                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713272                       # Number of bytes of host memory used
host_op_rate                                   386415                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.82                       # Real time elapsed on the host
host_tick_rate                              454486294                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1475790                       # Number of instructions simulated
sim_ops                                       1476805                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001737                       # Number of seconds simulated
sim_ticks                                  1736975000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.451075                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   10079                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                11395                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               542                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10965                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             113                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               96                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11871                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     197                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1475790                       # Number of instructions committed
system.cpu.committedOps                       1476805                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.176980                       # CPI: cycles per instruction
system.cpu.discardedOps                          1845                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             768755                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            586126                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            53035                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          178536                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.849632                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          1736975                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804897     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                  34148      2.31%     56.81% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                 584656     39.59%     96.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 53104      3.60%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1476805                       # Class of committed instruction
system.cpu.tickCycles                         1558439                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2927                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                455                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1248                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1248                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           455                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       108992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  108992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1703                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1703    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1703                       # Request fanout histogram
system.membus.respLayer1.occupancy            9102500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1703000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1044                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           62                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              84                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1248                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1248                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          136                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       155392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 181952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1737                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010938                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104043                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1718     98.91%     98.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     19      1.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1737                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5139000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4152999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1059000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   19                       # number of demand (read+write) hits
system.l2.demand_hits::total                       33                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data                  19                       # number of overall hits
system.l2.overall_hits::total                      33                       # number of overall hits
system.l2.demand_misses::.cpu.inst                339                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1365                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1704                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               339                       # number of overall misses
system.l2.overall_misses::.cpu.data              1365                       # number of overall misses
system.l2.overall_misses::total                  1704                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32570000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    139881000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        172451000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32570000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    139881000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       172451000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              353                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1737                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             353                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1737                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.960340                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986272                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.981002                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.960340                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986272                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.981002                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96076.696165                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102476.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101203.638498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96076.696165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102476.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101203.638498                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1703                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25790000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    112516000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    138306000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25790000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    112516000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    138306000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.960340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.985549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.960340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.985549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980426                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76076.696165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82489.736070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81213.153259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76076.696165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82489.736070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81213.153259                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1044                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1044                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1044                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1044                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           57                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               57                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           57                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           57                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            1248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1248                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    127607000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     127607000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102249.198718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102249.198718                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    102647000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    102647000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82249.198718                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82249.198718                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32570000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32570000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.960340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960340                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96076.696165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96076.696165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          339                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          339                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25790000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25790000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.960340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960340                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76076.696165                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76076.696165                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12274000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860294                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860294                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104905.982906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104905.982906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          116                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          116                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9869000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9869000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.852941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.852941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85077.586207                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85077.586207                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1329.117373                       # Cycle average of tags in use
system.l2.tags.total_refs                        2909                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1703                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.708162                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       332.206369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       996.911004                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.010138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.030423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.040561                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          275                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1395                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.051971                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     24983                       # Number of tag accesses
system.l2.tags.data_accesses                    24983                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          87296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             108992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21696                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1703                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12490681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          50257488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              62748169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12490681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12490681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12490681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         50257488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             62748169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000508500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3844                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1703                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1703                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     18925000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                50856250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11112.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29862.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1051                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.642527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.455815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.317306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          448     69.03%     69.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           43      6.63%     75.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39      6.01%     81.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      3.24%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           88     13.56%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.15%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.31%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.46%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4      0.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          649                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 108992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  108992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        62.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     62.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1736834000                       # Total gap between requests
system.mem_ctrls.avgGap                    1019867.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        87296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 12490680.637314872816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 50257487.874033883214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8394250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42462000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24761.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31130.50                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    61.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2134860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1127115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6461700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     137064720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        346660320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        375073920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          868522635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.020228                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    971776500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     57980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    707218500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2520420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1335840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5697720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     137064720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        378949110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        347883360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          873451170                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.857652                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    900635250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     57980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    778359750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      1736975000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        80917                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            80917                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        80917                       # number of overall hits
system.cpu.icache.overall_hits::total           80917                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34649000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34649000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34649000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34649000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        81270                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        81270                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        81270                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        81270                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004344                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004344                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004344                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004344                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98155.807365                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98155.807365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98155.807365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98155.807365                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           62                       # number of writebacks
system.cpu.icache.writebacks::total                62                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33943000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33943000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004344                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004344                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004344                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004344                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96155.807365                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96155.807365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96155.807365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96155.807365                       # average overall mshr miss latency
system.cpu.icache.replacements                     62                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        80917                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           80917                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        81270                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        81270                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98155.807365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98155.807365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33943000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004344                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004344                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96155.807365                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96155.807365                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           285.471523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               81270                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            230.226629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   285.471523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.557562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.557562                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          291                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.568359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            162893                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           162893                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       627240                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           627240                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       627258                       # number of overall hits
system.cpu.dcache.overall_hits::total          627258                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1425                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1425                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1437                       # number of overall misses
system.cpu.dcache.overall_misses::total          1437                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    151100000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    151100000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    151100000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    151100000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       628665                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       628665                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       628695                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       628695                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002267                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002267                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002286                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 106035.087719                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106035.087719                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105149.617258                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105149.617258                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1044                       # number of writebacks
system.cpu.dcache.writebacks::total              1044                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           51                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1383                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    143089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    143089000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    144332000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    144332000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002186                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002186                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002200                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002200                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104140.465793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104140.465793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104361.532899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104361.532899                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1128                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       575464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          575464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12589000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12589000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       575595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       575595                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 96099.236641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96099.236641                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11738000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11738000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93158.730159                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93158.730159                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51776                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51776                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    138511000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    138511000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        53070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        53070                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 107040.958269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107040.958269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    131351000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    131351000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023516                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023516                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105249.198718                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105249.198718                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.400000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1243000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1243000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 138111.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 138111.111111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           246.843378                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              628649                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            454.226156                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   246.843378                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.964232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964232                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1258790                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1258790                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1736975000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
