
ECEN-361-STM32-Lab-08-Sampling-Solution.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007820  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000968  080079b0  080079b0  000179b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008318  08008318  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08008318  08008318  00018318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008320  08008320  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008320  08008320  00018320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008324  08008324  00018324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08008328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c8  2000006c  08008394  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  08008394  00020434  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001704f  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fa8  00000000  00000000  0003712e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015b0  00000000  00000000  0003a0d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010de  00000000  00000000  0003b688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a618  00000000  00000000  0003c766  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001821f  00000000  00000000  00066d7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010a114  00000000  00000000  0007ef9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000063f0  00000000  00000000  001890b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  0018f4a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007998 	.word	0x08007998

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007998 	.word	0x08007998

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <shiftOut>:
#define SevenSeg_LATCH_Port

void shiftOut(	GPIO_TypeDef* dataPort,uint16_t dataPin,
				GPIO_TypeDef* clockPort, uint16_t clockPin,
				uint8_t bitOrder, uint8_t val)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b086      	sub	sp, #24
 8000570:	af00      	add	r7, sp, #0
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	607a      	str	r2, [r7, #4]
 8000576:	461a      	mov	r2, r3
 8000578:	460b      	mov	r3, r1
 800057a:	817b      	strh	r3, [r7, #10]
 800057c:	4613      	mov	r3, r2
 800057e:	813b      	strh	r3, [r7, #8]
	uint8_t i;

	for (i = 0; i < 8; i++)  {
 8000580:	2300      	movs	r3, #0
 8000582:	75fb      	strb	r3, [r7, #23]
 8000584:	e038      	b.n	80005f8 <shiftOut+0x8c>
		if (bitOrder == LSBFIRST) {
 8000586:	f897 3020 	ldrb.w	r3, [r7, #32]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d10f      	bne.n	80005ae <shiftOut+0x42>
			HAL_GPIO_WritePin(dataPort, dataPin,val & 1);
 800058e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000592:	f003 0301 	and.w	r3, r3, #1
 8000596:	b2da      	uxtb	r2, r3
 8000598:	897b      	ldrh	r3, [r7, #10]
 800059a:	4619      	mov	r1, r3
 800059c:	68f8      	ldr	r0, [r7, #12]
 800059e:	f003 fd21 	bl	8003fe4 <HAL_GPIO_WritePin>
			val >>= 1;
 80005a2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80005a6:	085b      	lsrs	r3, r3, #1
 80005a8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80005ac:	e00f      	b.n	80005ce <shiftOut+0x62>
		} else {	
			HAL_GPIO_WritePin(dataPort, dataPin, (val & 128) != 0);
 80005ae:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	09db      	lsrs	r3, r3, #7
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	461a      	mov	r2, r3
 80005ba:	897b      	ldrh	r3, [r7, #10]
 80005bc:	4619      	mov	r1, r3
 80005be:	68f8      	ldr	r0, [r7, #12]
 80005c0:	f003 fd10 	bl	8003fe4 <HAL_GPIO_WritePin>
			val <<= 1;
 80005c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80005c8:	005b      	lsls	r3, r3, #1
 80005ca:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		}
			
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005ce:	893b      	ldrh	r3, [r7, #8]
 80005d0:	2200      	movs	r2, #0
 80005d2:	4619      	mov	r1, r3
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f003 fd05 	bl	8003fe4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_SET);
 80005da:	893b      	ldrh	r3, [r7, #8]
 80005dc:	2201      	movs	r2, #1
 80005de:	4619      	mov	r1, r3
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f003 fcff 	bl	8003fe4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005e6:	893b      	ldrh	r3, [r7, #8]
 80005e8:	2200      	movs	r2, #0
 80005ea:	4619      	mov	r1, r3
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f003 fcf9 	bl	8003fe4 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)  {
 80005f2:	7dfb      	ldrb	r3, [r7, #23]
 80005f4:	3301      	adds	r3, #1
 80005f6:	75fb      	strb	r3, [r7, #23]
 80005f8:	7dfb      	ldrb	r3, [r7, #23]
 80005fa:	2b07      	cmp	r3, #7
 80005fc:	d9c3      	bls.n	8000586 <shiftOut+0x1a>
	}
}
 80005fe:	bf00      	nop
 8000600:	bf00      	nop
 8000602:	3718      	adds	r7, #24
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <MultiFunctionShield_Display>:
	SEGMENT_VALUE[0] = 0x0e;    // Letter F
	}


void MultiFunctionShield_Display (int16_t value)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	80fb      	strh	r3, [r7, #6]
  if ((value > 9999) || (value < -999))   // out of range
 8000612:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000616:	f242 720f 	movw	r2, #9999	; 0x270f
 800061a:	4293      	cmp	r3, r2
 800061c:	dc04      	bgt.n	8000628 <MultiFunctionShield_Display+0x20>
 800061e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000622:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 8000626:	dc0c      	bgt.n	8000642 <MultiFunctionShield_Display+0x3a>
  {
    SEGMENT_VALUE[0] = SEGMENT_MINUS;
 8000628:	22bf      	movs	r2, #191	; 0xbf
 800062a:	4b7f      	ldr	r3, [pc, #508]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800062c:	701a      	strb	r2, [r3, #0]
    SEGMENT_VALUE[1] = SEGMENT_MINUS;
 800062e:	22bf      	movs	r2, #191	; 0xbf
 8000630:	4b7d      	ldr	r3, [pc, #500]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000632:	705a      	strb	r2, [r3, #1]
    SEGMENT_VALUE[2] = SEGMENT_MINUS;
 8000634:	22bf      	movs	r2, #191	; 0xbf
 8000636:	4b7c      	ldr	r3, [pc, #496]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000638:	709a      	strb	r2, [r3, #2]
    SEGMENT_VALUE[3] = SEGMENT_MINUS;
 800063a:	22bf      	movs	r2, #191	; 0xbf
 800063c:	4b7a      	ldr	r3, [pc, #488]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800063e:	70da      	strb	r2, [r3, #3]
        SEGMENT_VALUE[2] = BLANK_OR_ZERO_FILL;

      SEGMENT_VALUE[3] = SEGMENT_MAP [(uint8_t) (value % 10)];
    }
  }
}
 8000640:	e0ec      	b.n	800081c <MultiFunctionShield_Display+0x214>
    if (value > 0)   // positive values
 8000642:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000646:	2b00      	cmp	r3, #0
 8000648:	dd72      	ble.n	8000730 <MultiFunctionShield_Display+0x128>
      if (value > 999)
 800064a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800064e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000652:	db0f      	blt.n	8000674 <MultiFunctionShield_Display+0x6c>
        SEGMENT_VALUE[0] = SEGMENT_MAP [(uint8_t) (value / 1000)];
 8000654:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000658:	4a74      	ldr	r2, [pc, #464]	; (800082c <MultiFunctionShield_Display+0x224>)
 800065a:	fb82 1203 	smull	r1, r2, r2, r3
 800065e:	1192      	asrs	r2, r2, #6
 8000660:	17db      	asrs	r3, r3, #31
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	b21b      	sxth	r3, r3
 8000666:	b2db      	uxtb	r3, r3
 8000668:	461a      	mov	r2, r3
 800066a:	4b71      	ldr	r3, [pc, #452]	; (8000830 <MultiFunctionShield_Display+0x228>)
 800066c:	5c9a      	ldrb	r2, [r3, r2]
 800066e:	4b6e      	ldr	r3, [pc, #440]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000670:	701a      	strb	r2, [r3, #0]
 8000672:	e002      	b.n	800067a <MultiFunctionShield_Display+0x72>
        SEGMENT_VALUE[0] = BLANK_OR_ZERO_FILL;
 8000674:	22ff      	movs	r2, #255	; 0xff
 8000676:	4b6c      	ldr	r3, [pc, #432]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000678:	701a      	strb	r2, [r3, #0]
      if (value > 99)
 800067a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800067e:	2b63      	cmp	r3, #99	; 0x63
 8000680:	dd1b      	ble.n	80006ba <MultiFunctionShield_Display+0xb2>
        SEGMENT_VALUE[1] = SEGMENT_MAP [(uint8_t) ((value / 100) % 10)];
 8000682:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000686:	4a6b      	ldr	r2, [pc, #428]	; (8000834 <MultiFunctionShield_Display+0x22c>)
 8000688:	fb82 1203 	smull	r1, r2, r2, r3
 800068c:	1152      	asrs	r2, r2, #5
 800068e:	17db      	asrs	r3, r3, #31
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	b21a      	sxth	r2, r3
 8000694:	4b68      	ldr	r3, [pc, #416]	; (8000838 <MultiFunctionShield_Display+0x230>)
 8000696:	fb83 1302 	smull	r1, r3, r3, r2
 800069a:	1099      	asrs	r1, r3, #2
 800069c:	17d3      	asrs	r3, r2, #31
 800069e:	1ac9      	subs	r1, r1, r3
 80006a0:	460b      	mov	r3, r1
 80006a2:	009b      	lsls	r3, r3, #2
 80006a4:	440b      	add	r3, r1
 80006a6:	005b      	lsls	r3, r3, #1
 80006a8:	1ad3      	subs	r3, r2, r3
 80006aa:	b21b      	sxth	r3, r3
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	461a      	mov	r2, r3
 80006b0:	4b5f      	ldr	r3, [pc, #380]	; (8000830 <MultiFunctionShield_Display+0x228>)
 80006b2:	5c9a      	ldrb	r2, [r3, r2]
 80006b4:	4b5c      	ldr	r3, [pc, #368]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80006b6:	705a      	strb	r2, [r3, #1]
 80006b8:	e002      	b.n	80006c0 <MultiFunctionShield_Display+0xb8>
        SEGMENT_VALUE[1] = BLANK_OR_ZERO_FILL;
 80006ba:	22ff      	movs	r2, #255	; 0xff
 80006bc:	4b5a      	ldr	r3, [pc, #360]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80006be:	705a      	strb	r2, [r3, #1]
      if (value > 9)
 80006c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006c4:	2b09      	cmp	r3, #9
 80006c6:	dd1b      	ble.n	8000700 <MultiFunctionShield_Display+0xf8>
        SEGMENT_VALUE[2] = SEGMENT_MAP [(uint8_t) ((value / 10) % 10)];
 80006c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80006cc:	4a5a      	ldr	r2, [pc, #360]	; (8000838 <MultiFunctionShield_Display+0x230>)
 80006ce:	fb82 1203 	smull	r1, r2, r2, r3
 80006d2:	1092      	asrs	r2, r2, #2
 80006d4:	17db      	asrs	r3, r3, #31
 80006d6:	1ad3      	subs	r3, r2, r3
 80006d8:	b21a      	sxth	r2, r3
 80006da:	4b57      	ldr	r3, [pc, #348]	; (8000838 <MultiFunctionShield_Display+0x230>)
 80006dc:	fb83 1302 	smull	r1, r3, r3, r2
 80006e0:	1099      	asrs	r1, r3, #2
 80006e2:	17d3      	asrs	r3, r2, #31
 80006e4:	1ac9      	subs	r1, r1, r3
 80006e6:	460b      	mov	r3, r1
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	440b      	add	r3, r1
 80006ec:	005b      	lsls	r3, r3, #1
 80006ee:	1ad3      	subs	r3, r2, r3
 80006f0:	b21b      	sxth	r3, r3
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	461a      	mov	r2, r3
 80006f6:	4b4e      	ldr	r3, [pc, #312]	; (8000830 <MultiFunctionShield_Display+0x228>)
 80006f8:	5c9a      	ldrb	r2, [r3, r2]
 80006fa:	4b4b      	ldr	r3, [pc, #300]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80006fc:	709a      	strb	r2, [r3, #2]
 80006fe:	e002      	b.n	8000706 <MultiFunctionShield_Display+0xfe>
        SEGMENT_VALUE[2] = BLANK_OR_ZERO_FILL;
 8000700:	22ff      	movs	r2, #255	; 0xff
 8000702:	4b49      	ldr	r3, [pc, #292]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000704:	709a      	strb	r2, [r3, #2]
      SEGMENT_VALUE[3] = SEGMENT_MAP [(uint8_t) (value % 10)];
 8000706:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800070a:	4b4b      	ldr	r3, [pc, #300]	; (8000838 <MultiFunctionShield_Display+0x230>)
 800070c:	fb83 1302 	smull	r1, r3, r3, r2
 8000710:	1099      	asrs	r1, r3, #2
 8000712:	17d3      	asrs	r3, r2, #31
 8000714:	1ac9      	subs	r1, r1, r3
 8000716:	460b      	mov	r3, r1
 8000718:	009b      	lsls	r3, r3, #2
 800071a:	440b      	add	r3, r1
 800071c:	005b      	lsls	r3, r3, #1
 800071e:	1ad3      	subs	r3, r2, r3
 8000720:	b21b      	sxth	r3, r3
 8000722:	b2db      	uxtb	r3, r3
 8000724:	461a      	mov	r2, r3
 8000726:	4b42      	ldr	r3, [pc, #264]	; (8000830 <MultiFunctionShield_Display+0x228>)
 8000728:	5c9a      	ldrb	r2, [r3, r2]
 800072a:	4b3f      	ldr	r3, [pc, #252]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800072c:	70da      	strb	r2, [r3, #3]
}
 800072e:	e075      	b.n	800081c <MultiFunctionShield_Display+0x214>
    else if (value == 0)   // positive values
 8000730:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d10c      	bne.n	8000752 <MultiFunctionShield_Display+0x14a>
		SEGMENT_VALUE[0] = SEGMENT_MAP[0];
 8000738:	22c0      	movs	r2, #192	; 0xc0
 800073a:	4b3b      	ldr	r3, [pc, #236]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800073c:	701a      	strb	r2, [r3, #0]
		SEGMENT_VALUE[1] = SEGMENT_MAP[0];
 800073e:	22c0      	movs	r2, #192	; 0xc0
 8000740:	4b39      	ldr	r3, [pc, #228]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000742:	705a      	strb	r2, [r3, #1]
		SEGMENT_VALUE[2] = SEGMENT_MAP[0];
 8000744:	22c0      	movs	r2, #192	; 0xc0
 8000746:	4b38      	ldr	r3, [pc, #224]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000748:	709a      	strb	r2, [r3, #2]
		SEGMENT_VALUE[3] = SEGMENT_MAP[0];
 800074a:	22c0      	movs	r2, #192	; 0xc0
 800074c:	4b36      	ldr	r3, [pc, #216]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800074e:	70da      	strb	r2, [r3, #3]
}
 8000750:	e064      	b.n	800081c <MultiFunctionShield_Display+0x214>
    else if (value < 0)      // negative values: "-" left
 8000752:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000756:	2b00      	cmp	r3, #0
 8000758:	da60      	bge.n	800081c <MultiFunctionShield_Display+0x214>
      value *= -1;
 800075a:	88fb      	ldrh	r3, [r7, #6]
 800075c:	425b      	negs	r3, r3
 800075e:	b29b      	uxth	r3, r3
 8000760:	80fb      	strh	r3, [r7, #6]
      SEGMENT_VALUE[0] = SEGMENT_MINUS;
 8000762:	22bf      	movs	r2, #191	; 0xbf
 8000764:	4b30      	ldr	r3, [pc, #192]	; (8000828 <MultiFunctionShield_Display+0x220>)
 8000766:	701a      	strb	r2, [r3, #0]
      if (value > 99)
 8000768:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800076c:	2b63      	cmp	r3, #99	; 0x63
 800076e:	dd1b      	ble.n	80007a8 <MultiFunctionShield_Display+0x1a0>
        SEGMENT_VALUE[1] = SEGMENT_MAP [(uint8_t) ((value / 100) % 10)];
 8000770:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000774:	4a2f      	ldr	r2, [pc, #188]	; (8000834 <MultiFunctionShield_Display+0x22c>)
 8000776:	fb82 1203 	smull	r1, r2, r2, r3
 800077a:	1152      	asrs	r2, r2, #5
 800077c:	17db      	asrs	r3, r3, #31
 800077e:	1ad3      	subs	r3, r2, r3
 8000780:	b21a      	sxth	r2, r3
 8000782:	4b2d      	ldr	r3, [pc, #180]	; (8000838 <MultiFunctionShield_Display+0x230>)
 8000784:	fb83 1302 	smull	r1, r3, r3, r2
 8000788:	1099      	asrs	r1, r3, #2
 800078a:	17d3      	asrs	r3, r2, #31
 800078c:	1ac9      	subs	r1, r1, r3
 800078e:	460b      	mov	r3, r1
 8000790:	009b      	lsls	r3, r3, #2
 8000792:	440b      	add	r3, r1
 8000794:	005b      	lsls	r3, r3, #1
 8000796:	1ad3      	subs	r3, r2, r3
 8000798:	b21b      	sxth	r3, r3
 800079a:	b2db      	uxtb	r3, r3
 800079c:	461a      	mov	r2, r3
 800079e:	4b24      	ldr	r3, [pc, #144]	; (8000830 <MultiFunctionShield_Display+0x228>)
 80007a0:	5c9a      	ldrb	r2, [r3, r2]
 80007a2:	4b21      	ldr	r3, [pc, #132]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80007a4:	705a      	strb	r2, [r3, #1]
 80007a6:	e002      	b.n	80007ae <MultiFunctionShield_Display+0x1a6>
        SEGMENT_VALUE[1] = BLANK_OR_ZERO_FILL;
 80007a8:	22ff      	movs	r2, #255	; 0xff
 80007aa:	4b1f      	ldr	r3, [pc, #124]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80007ac:	705a      	strb	r2, [r3, #1]
      if (value > 9)
 80007ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007b2:	2b09      	cmp	r3, #9
 80007b4:	dd1b      	ble.n	80007ee <MultiFunctionShield_Display+0x1e6>
        SEGMENT_VALUE[2] = SEGMENT_MAP [(uint8_t) ((value / 10) % 10)];
 80007b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80007ba:	4a1f      	ldr	r2, [pc, #124]	; (8000838 <MultiFunctionShield_Display+0x230>)
 80007bc:	fb82 1203 	smull	r1, r2, r2, r3
 80007c0:	1092      	asrs	r2, r2, #2
 80007c2:	17db      	asrs	r3, r3, #31
 80007c4:	1ad3      	subs	r3, r2, r3
 80007c6:	b21a      	sxth	r2, r3
 80007c8:	4b1b      	ldr	r3, [pc, #108]	; (8000838 <MultiFunctionShield_Display+0x230>)
 80007ca:	fb83 1302 	smull	r1, r3, r3, r2
 80007ce:	1099      	asrs	r1, r3, #2
 80007d0:	17d3      	asrs	r3, r2, #31
 80007d2:	1ac9      	subs	r1, r1, r3
 80007d4:	460b      	mov	r3, r1
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	440b      	add	r3, r1
 80007da:	005b      	lsls	r3, r3, #1
 80007dc:	1ad3      	subs	r3, r2, r3
 80007de:	b21b      	sxth	r3, r3
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	461a      	mov	r2, r3
 80007e4:	4b12      	ldr	r3, [pc, #72]	; (8000830 <MultiFunctionShield_Display+0x228>)
 80007e6:	5c9a      	ldrb	r2, [r3, r2]
 80007e8:	4b0f      	ldr	r3, [pc, #60]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80007ea:	709a      	strb	r2, [r3, #2]
 80007ec:	e002      	b.n	80007f4 <MultiFunctionShield_Display+0x1ec>
        SEGMENT_VALUE[2] = BLANK_OR_ZERO_FILL;
 80007ee:	22ff      	movs	r2, #255	; 0xff
 80007f0:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <MultiFunctionShield_Display+0x220>)
 80007f2:	709a      	strb	r2, [r3, #2]
      SEGMENT_VALUE[3] = SEGMENT_MAP [(uint8_t) (value % 10)];
 80007f4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80007f8:	4b0f      	ldr	r3, [pc, #60]	; (8000838 <MultiFunctionShield_Display+0x230>)
 80007fa:	fb83 1302 	smull	r1, r3, r3, r2
 80007fe:	1099      	asrs	r1, r3, #2
 8000800:	17d3      	asrs	r3, r2, #31
 8000802:	1ac9      	subs	r1, r1, r3
 8000804:	460b      	mov	r3, r1
 8000806:	009b      	lsls	r3, r3, #2
 8000808:	440b      	add	r3, r1
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	1ad3      	subs	r3, r2, r3
 800080e:	b21b      	sxth	r3, r3
 8000810:	b2db      	uxtb	r3, r3
 8000812:	461a      	mov	r2, r3
 8000814:	4b06      	ldr	r3, [pc, #24]	; (8000830 <MultiFunctionShield_Display+0x228>)
 8000816:	5c9a      	ldrb	r2, [r3, r2]
 8000818:	4b03      	ldr	r3, [pc, #12]	; (8000828 <MultiFunctionShield_Display+0x220>)
 800081a:	70da      	strb	r2, [r3, #3]
}
 800081c:	bf00      	nop
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	2000008c 	.word	0x2000008c
 800082c:	10624dd3 	.word	0x10624dd3
 8000830:	080079e0 	.word	0x080079e0
 8000834:	51eb851f 	.word	0x51eb851f
 8000838:	66666667 	.word	0x66666667

0800083c <Clear_LEDs>:
		SEGMENT_VALUE[1] = SEGMENT_MAP [1];
		}
	}

void Clear_LEDs(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
	  // Clear the LED lights


// LAB-04 needs D1 and D3 for SPI
#ifndef          LAB_04
  HAL_GPIO_WritePin(LED_D3_GPIO_Port, LED_D3_Pin,GPIO_PIN_SET);
 8000840:	2201      	movs	r2, #1
 8000842:	2180      	movs	r1, #128	; 0x80
 8000844:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000848:	f003 fbcc 	bl	8003fe4 <HAL_GPIO_WritePin>
#endif

  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin,GPIO_PIN_SET);
 800084c:	2201      	movs	r2, #1
 800084e:	2140      	movs	r1, #64	; 0x40
 8000850:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000854:	f003 fbc6 	bl	8003fe4 <HAL_GPIO_WritePin>

#ifndef          LAB_06
  HAL_GPIO_WritePin(LED_D4_GPIO_Port, LED_D4_Pin,GPIO_PIN_SET);
 8000858:	2201      	movs	r2, #1
 800085a:	2140      	movs	r1, #64	; 0x40
 800085c:	4805      	ldr	r0, [pc, #20]	; (8000874 <Clear_LEDs+0x38>)
 800085e:	f003 fbc1 	bl	8003fe4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin,GPIO_PIN_SET);
 8000862:	2201      	movs	r2, #1
 8000864:	2120      	movs	r1, #32
 8000866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800086a:	f003 fbbb 	bl	8003fe4 <HAL_GPIO_WritePin>
#endif
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	48000400 	.word	0x48000400

08000878 <MultiFunctionShield_Clear>:

void MultiFunctionShield_Clear(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
	/* This blanks the SevenSegments and turns off the LEDs */


  SEGMENT_VALUE[0] = SEGMENT_BLANK;
 800087c:	22ff      	movs	r2, #255	; 0xff
 800087e:	4b08      	ldr	r3, [pc, #32]	; (80008a0 <MultiFunctionShield_Clear+0x28>)
 8000880:	701a      	strb	r2, [r3, #0]
  SEGMENT_VALUE[1] = SEGMENT_BLANK;
 8000882:	22ff      	movs	r2, #255	; 0xff
 8000884:	4b06      	ldr	r3, [pc, #24]	; (80008a0 <MultiFunctionShield_Clear+0x28>)
 8000886:	705a      	strb	r2, [r3, #1]
  SEGMENT_VALUE[2] = SEGMENT_BLANK;
 8000888:	22ff      	movs	r2, #255	; 0xff
 800088a:	4b05      	ldr	r3, [pc, #20]	; (80008a0 <MultiFunctionShield_Clear+0x28>)
 800088c:	709a      	strb	r2, [r3, #2]
  SEGMENT_VALUE[3] = SEGMENT_BLANK;
 800088e:	22ff      	movs	r2, #255	; 0xff
 8000890:	4b03      	ldr	r3, [pc, #12]	; (80008a0 <MultiFunctionShield_Clear+0x28>)
 8000892:	70da      	strb	r2, [r3, #3]
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	2000008c 	.word	0x2000008c

080008a4 <MultiFunctionShield_WriteNumberToSegment>:

void MultiFunctionShield_WriteNumberToSegment(uint8_t digit)
	{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af02      	add	r7, sp, #8
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2120      	movs	r1, #32
 80008b2:	4816      	ldr	r0, [pc, #88]	; (800090c <MultiFunctionShield_WriteNumberToSegment+0x68>)
 80008b4:	f003 fb96 	bl	8003fe4 <HAL_GPIO_WritePin>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80008b8:	79fb      	ldrb	r3, [r7, #7]
			MSBFIRST, SEGMENT_VALUE[digit]);
 80008ba:	4a15      	ldr	r2, [pc, #84]	; (8000910 <MultiFunctionShield_WriteNumberToSegment+0x6c>)
 80008bc:	5cd3      	ldrb	r3, [r2, r3]
 80008be:	b2db      	uxtb	r3, r3
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80008c0:	9301      	str	r3, [sp, #4]
 80008c2:	2301      	movs	r3, #1
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008ca:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80008ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008d6:	f7ff fe49 	bl	800056c <shiftOut>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80008da:	79fb      	ldrb	r3, [r7, #7]
				MSBFIRST, SEGMENT_SELECT[digit]);
 80008dc:	4a0d      	ldr	r2, [pc, #52]	; (8000914 <MultiFunctionShield_WriteNumberToSegment+0x70>)
 80008de:	5cd3      	ldrb	r3, [r2, r3]
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80008e0:	9301      	str	r3, [sp, #4]
 80008e2:	2301      	movs	r3, #1
 80008e4:	9300      	str	r3, [sp, #0]
 80008e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008ea:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80008ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008f6:	f7ff fe39 	bl	800056c <shiftOut>
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_SET);
 80008fa:	2201      	movs	r2, #1
 80008fc:	2120      	movs	r1, #32
 80008fe:	4803      	ldr	r0, [pc, #12]	; (800090c <MultiFunctionShield_WriteNumberToSegment+0x68>)
 8000900:	f003 fb70 	bl	8003fe4 <HAL_GPIO_WritePin>
	}
 8000904:	bf00      	nop
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	48000400 	.word	0x48000400
 8000910:	2000008c 	.word	0x2000008c
 8000914:	080079ec 	.word	0x080079ec

08000918 <MultiFunctionShield__ISRFunc>:
	}



void MultiFunctionShield__ISRFunc(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  switch (++ActDigit)
 800091c:	4b16      	ldr	r3, [pc, #88]	; (8000978 <MultiFunctionShield__ISRFunc+0x60>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	b2db      	uxtb	r3, r3
 8000922:	3301      	adds	r3, #1
 8000924:	b2da      	uxtb	r2, r3
 8000926:	4b14      	ldr	r3, [pc, #80]	; (8000978 <MultiFunctionShield__ISRFunc+0x60>)
 8000928:	4611      	mov	r1, r2
 800092a:	7019      	strb	r1, [r3, #0]
 800092c:	4613      	mov	r3, r2
 800092e:	3b01      	subs	r3, #1
 8000930:	2b03      	cmp	r3, #3
 8000932:	d81e      	bhi.n	8000972 <MultiFunctionShield__ISRFunc+0x5a>
 8000934:	a201      	add	r2, pc, #4	; (adr r2, 800093c <MultiFunctionShield__ISRFunc+0x24>)
 8000936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800093a:	bf00      	nop
 800093c:	0800094d 	.word	0x0800094d
 8000940:	08000955 	.word	0x08000955
 8000944:	0800095d 	.word	0x0800095d
 8000948:	08000965 	.word	0x08000965
  {
    case 1 : MultiFunctionShield_WriteNumberToSegment(0); break;
 800094c:	2000      	movs	r0, #0
 800094e:	f7ff ffa9 	bl	80008a4 <MultiFunctionShield_WriteNumberToSegment>
 8000952:	e00e      	b.n	8000972 <MultiFunctionShield__ISRFunc+0x5a>
    case 2 : MultiFunctionShield_WriteNumberToSegment(1); break;
 8000954:	2001      	movs	r0, #1
 8000956:	f7ff ffa5 	bl	80008a4 <MultiFunctionShield_WriteNumberToSegment>
 800095a:	e00a      	b.n	8000972 <MultiFunctionShield__ISRFunc+0x5a>
    case 3 : MultiFunctionShield_WriteNumberToSegment(2); break;
 800095c:	2002      	movs	r0, #2
 800095e:	f7ff ffa1 	bl	80008a4 <MultiFunctionShield_WriteNumberToSegment>
 8000962:	e006      	b.n	8000972 <MultiFunctionShield__ISRFunc+0x5a>
    case 4 : MultiFunctionShield_WriteNumberToSegment(3); ActDigit = 0; break;
 8000964:	2003      	movs	r0, #3
 8000966:	f7ff ff9d 	bl	80008a4 <MultiFunctionShield_WriteNumberToSegment>
 800096a:	4b03      	ldr	r3, [pc, #12]	; (8000978 <MultiFunctionShield__ISRFunc+0x60>)
 800096c:	2200      	movs	r2, #0
 800096e:	701a      	strb	r2, [r3, #0]
 8000970:	bf00      	nop
  }
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000088 	.word	0x20000088

0800097c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000980:	f000 fec0 	bl	8001704 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000984:	f000 f84c 	bl	8000a20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000988:	f000 fa0a 	bl	8000da0 <MX_GPIO_Init>
  MX_DMA_Init();
 800098c:	f000 f9d6 	bl	8000d3c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000990:	f000 f9a4 	bl	8000cdc <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8000994:	f000 f8fc 	bl	8000b90 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000998:	f000 f92c 	bl	8000bf4 <MX_TIM2_Init>
  MX_TIM17_Init();
 800099c:	f000 f978 	bl	8000c90 <MX_TIM17_Init>
  MX_ADC3_Init();
 80009a0:	f000 f890 	bl	8000ac4 <MX_ADC3_Init>


  // HAL_DAC_Start_DMA(&hdac1,DAC_CHANNEL_1);


  HAL_TIM_Base_Start_IT(&htim2);
 80009a4:	4815      	ldr	r0, [pc, #84]	; (80009fc <main+0x80>)
 80009a6:	f004 fedf 	bl	8005768 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,1);

  printf("\033\143"); printf("Welcome to ECEN-361 SineWave Generator\n\r");
 80009aa:	4815      	ldr	r0, [pc, #84]	; (8000a00 <main+0x84>)
 80009ac:	f006 f982 	bl	8006cb4 <iprintf>
 80009b0:	4814      	ldr	r0, [pc, #80]	; (8000a04 <main+0x88>)
 80009b2:	f006 f97f 	bl	8006cb4 <iprintf>

  // Start timer
  MultiFunctionShield_Clear();								// Clear the 7-seg display
 80009b6:	f7ff ff5f 	bl	8000878 <MultiFunctionShield_Clear>
  HAL_TIM_Base_Start_IT(&htim17);							// LED SevenSeg cycle thru them
 80009ba:	4813      	ldr	r0, [pc, #76]	; (8000a08 <main+0x8c>)
 80009bc:	f004 fed4 	bl	8005768 <HAL_TIM_Base_Start_IT>
  Clear_LEDs();
 80009c0:	f7ff ff3c 	bl	800083c <Clear_LEDs>
  // MultiFunctionShield_Display(points_per_output_wave);
  MultiFunctionShield_Display(points_to_use_in_a_cycle);
 80009c4:	4b11      	ldr	r3, [pc, #68]	; (8000a0c <main+0x90>)
 80009c6:	881b      	ldrh	r3, [r3, #0]
 80009c8:	b21b      	sxth	r3, r3
 80009ca:	4618      	mov	r0, r3
 80009cc:	f7ff fe1c 	bl	8000608 <MultiFunctionShield_Display>

  /* Setup the DMA */

  if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)	{while(1);}
 80009d0:	480f      	ldr	r0, [pc, #60]	; (8000a10 <main+0x94>)
 80009d2:	f002 ff27 	bl	8003824 <HAL_DMA_Init>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d000      	beq.n	80009de <main+0x62>
 80009dc:	e7fe      	b.n	80009dc <main+0x60>
  if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)		{while(1);}
 80009de:	480d      	ldr	r0, [pc, #52]	; (8000a14 <main+0x98>)
 80009e0:	f002 ff20 	bl	8003824 <HAL_DMA_Init>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d000      	beq.n	80009ec <main+0x70>
 80009ea:	e7fe      	b.n	80009ea <main+0x6e>


  Start_the_DAC_DMA();
 80009ec:	f000 fab6 	bl	8000f5c <Start_the_DAC_DMA>

  HAL_ADC_Start_DMA(&hadc3, (uint32_t*) adc_buffer, ADC_BUFFER_LENGTH);
 80009f0:	2214      	movs	r2, #20
 80009f2:	4909      	ldr	r1, [pc, #36]	; (8000a18 <main+0x9c>)
 80009f4:	4809      	ldr	r0, [pc, #36]	; (8000a1c <main+0xa0>)
 80009f6:	f001 fa6b 	bl	8001ed0 <HAL_ADC_Start_DMA>
	   //            HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) sineLookupTable_10_pts, 10,DAC_ALIGN_12B_R);

   // HAL_DMA_Start_IT(&hdma_dac_ch1, (uint32_t) &sineLookupTable_100_pts, (uint32_t) &hdac1, sizeof(sineLookupTable_100_pts));
   //HAL_DMA_PollForTransfer(&hdma_memtomem_dma1_channel1, );

  while (1)
 80009fa:	e7fe      	b.n	80009fa <main+0x7e>
 80009fc:	20000198 	.word	0x20000198
 8000a00:	080079b0 	.word	0x080079b0
 8000a04:	080079b4 	.word	0x080079b4
 8000a08:	200001e4 	.word	0x200001e4
 8000a0c:	20000000 	.word	0x20000000
 8000a10:	20000150 	.word	0x20000150
 8000a14:	200000f4 	.word	0x200000f4
 8000a18:	200002b8 	.word	0x200002b8
 8000a1c:	20000090 	.word	0x20000090

08000a20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b096      	sub	sp, #88	; 0x58
 8000a24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a26:	f107 0314 	add.w	r3, r7, #20
 8000a2a:	2244      	movs	r2, #68	; 0x44
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f006 f952 	bl	8006cd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a34:	463b      	mov	r3, r7
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]
 8000a3c:	609a      	str	r2, [r3, #8]
 8000a3e:	60da      	str	r2, [r3, #12]
 8000a40:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a42:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000a46:	f003 fb25 	bl	8004094 <HAL_PWREx_ControlVoltageScaling>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a50:	f000 fb1c 	bl	800108c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a54:	2302      	movs	r3, #2
 8000a56:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a5c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a5e:	2310      	movs	r3, #16
 8000a60:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a62:	2302      	movs	r3, #2
 8000a64:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a66:	2302      	movs	r3, #2
 8000a68:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000a6e:	230a      	movs	r3, #10
 8000a70:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000a72:	2307      	movs	r3, #7
 8000a74:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a76:	2302      	movs	r3, #2
 8000a78:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a7e:	f107 0314 	add.w	r3, r7, #20
 8000a82:	4618      	mov	r0, r3
 8000a84:	f003 fb5c 	bl	8004140 <HAL_RCC_OscConfig>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000a8e:	f000 fafd 	bl	800108c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a92:	230f      	movs	r3, #15
 8000a94:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a96:	2303      	movs	r3, #3
 8000a98:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000aa6:	463b      	mov	r3, r7
 8000aa8:	2104      	movs	r1, #4
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f003 ff24 	bl	80048f8 <HAL_RCC_ClockConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ab6:	f000 fae9 	bl	800108c <Error_Handler>
  }
}
 8000aba:	bf00      	nop
 8000abc:	3758      	adds	r7, #88	; 0x58
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
	...

08000ac4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000aca:	463b      	mov	r3, r7
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	605a      	str	r2, [r3, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	60da      	str	r2, [r3, #12]
 8000ad6:	611a      	str	r2, [r3, #16]
 8000ad8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000ada:	4b2a      	ldr	r3, [pc, #168]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000adc:	4a2a      	ldr	r2, [pc, #168]	; (8000b88 <MX_ADC3_Init+0xc4>)
 8000ade:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ae0:	4b28      	ldr	r3, [pc, #160]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000ae6:	4b27      	ldr	r3, [pc, #156]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000aec:	4b25      	ldr	r3, [pc, #148]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000af2:	4b24      	ldr	r3, [pc, #144]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000af8:	4b22      	ldr	r3, [pc, #136]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000afa:	2204      	movs	r2, #4
 8000afc:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000afe:	4b21      	ldr	r3, [pc, #132]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000b04:	4b1f      	ldr	r3, [pc, #124]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8000b0a:	4b1e      	ldr	r3, [pc, #120]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000b10:	4b1c      	ldr	r3, [pc, #112]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_EXT_IT11;
 8000b18:	4b1a      	ldr	r3, [pc, #104]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000b1a:	f44f 62b0 	mov.w	r2, #1408	; 0x580
 8000b1e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000b20:	4b18      	ldr	r3, [pc, #96]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000b22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b26:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8000b28:	4b16      	ldr	r3, [pc, #88]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b30:	4b14      	ldr	r3, [pc, #80]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 8000b36:	4b13      	ldr	r3, [pc, #76]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000b3e:	4811      	ldr	r0, [pc, #68]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000b40:	f001 f876 	bl	8001c30 <HAL_ADC_Init>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_ADC3_Init+0x8a>
  {
    Error_Handler();
 8000b4a:	f000 fa9f 	bl	800108c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b4e:	4b0f      	ldr	r3, [pc, #60]	; (8000b8c <MX_ADC3_Init+0xc8>)
 8000b50:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b52:	2306      	movs	r3, #6
 8000b54:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000b56:	2300      	movs	r3, #0
 8000b58:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b5a:	237f      	movs	r3, #127	; 0x7f
 8000b5c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b5e:	2304      	movs	r3, #4
 8000b60:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000b66:	463b      	mov	r3, r7
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4806      	ldr	r0, [pc, #24]	; (8000b84 <MX_ADC3_Init+0xc0>)
 8000b6c:	f001 fca4 	bl	80024b8 <HAL_ADC_ConfigChannel>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 8000b76:	f000 fa89 	bl	800108c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000b7a:	bf00      	nop
 8000b7c:	3718      	adds	r7, #24
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000090 	.word	0x20000090
 8000b88:	50040200 	.word	0x50040200
 8000b8c:	10c00010 	.word	0x10c00010

08000b90 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b08a      	sub	sp, #40	; 0x28
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	2224      	movs	r2, #36	; 0x24
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f006 f89b 	bl	8006cd8 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000ba2:	4b12      	ldr	r3, [pc, #72]	; (8000bec <MX_DAC1_Init+0x5c>)
 8000ba4:	4a12      	ldr	r2, [pc, #72]	; (8000bf0 <MX_DAC1_Init+0x60>)
 8000ba6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000ba8:	4810      	ldr	r0, [pc, #64]	; (8000bec <MX_DAC1_Init+0x5c>)
 8000baa:	f002 fad4 	bl	8003156 <HAL_DAC_Init>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000bb4:	f000 fa6a 	bl	800108c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000bbc:	2324      	movs	r3, #36	; 0x24
 8000bbe:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000bc0:	2302      	movs	r3, #2
 8000bc2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000bcc:	1d3b      	adds	r3, r7, #4
 8000bce:	2200      	movs	r2, #0
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4806      	ldr	r0, [pc, #24]	; (8000bec <MX_DAC1_Init+0x5c>)
 8000bd4:	f002 fc6b 	bl	80034ae <HAL_DAC_ConfigChannel>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000bde:	f000 fa55 	bl	800108c <Error_Handler>
  /* USER CODE BEGIN DAC1_Init 2 */
  // sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;

  /* USER CODE END DAC1_Init 2 */

}
 8000be2:	bf00      	nop
 8000be4:	3728      	adds	r7, #40	; 0x28
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	2000013c 	.word	0x2000013c
 8000bf0:	40007400 	.word	0x40007400

08000bf4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bfa:	f107 0310 	add.w	r3, r7, #16
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
 8000c02:	605a      	str	r2, [r3, #4]
 8000c04:	609a      	str	r2, [r3, #8]
 8000c06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c12:	4b1e      	ldr	r3, [pc, #120]	; (8000c8c <MX_TIM2_Init+0x98>)
 8000c14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c18:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8000c1a:	4b1c      	ldr	r3, [pc, #112]	; (8000c8c <MX_TIM2_Init+0x98>)
 8000c1c:	224f      	movs	r2, #79	; 0x4f
 8000c1e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c20:	4b1a      	ldr	r3, [pc, #104]	; (8000c8c <MX_TIM2_Init+0x98>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8000c26:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <MX_TIM2_Init+0x98>)
 8000c28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000c2c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c2e:	4b17      	ldr	r3, [pc, #92]	; (8000c8c <MX_TIM2_Init+0x98>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c34:	4b15      	ldr	r3, [pc, #84]	; (8000c8c <MX_TIM2_Init+0x98>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c3a:	4814      	ldr	r0, [pc, #80]	; (8000c8c <MX_TIM2_Init+0x98>)
 8000c3c:	f004 fd3c 	bl	80056b8 <HAL_TIM_Base_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000c46:	f000 fa21 	bl	800108c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c50:	f107 0310 	add.w	r3, r7, #16
 8000c54:	4619      	mov	r1, r3
 8000c56:	480d      	ldr	r0, [pc, #52]	; (8000c8c <MX_TIM2_Init+0x98>)
 8000c58:	f004 fef8 	bl	8005a4c <HAL_TIM_ConfigClockSource>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000c62:	f000 fa13 	bl	800108c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c66:	2320      	movs	r3, #32
 8000c68:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c6e:	1d3b      	adds	r3, r7, #4
 8000c70:	4619      	mov	r1, r3
 8000c72:	4806      	ldr	r0, [pc, #24]	; (8000c8c <MX_TIM2_Init+0x98>)
 8000c74:	f005 f910 	bl	8005e98 <HAL_TIMEx_MasterConfigSynchronization>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000c7e:	f000 fa05 	bl	800108c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c82:	bf00      	nop
 8000c84:	3720      	adds	r7, #32
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	20000198 	.word	0x20000198

08000c90 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000c94:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <MX_TIM17_Init+0x44>)
 8000c96:	4a10      	ldr	r2, [pc, #64]	; (8000cd8 <MX_TIM17_Init+0x48>)
 8000c98:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 800-1;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <MX_TIM17_Init+0x44>)
 8000c9c:	f240 321f 	movw	r2, #799	; 0x31f
 8000ca0:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <MX_TIM17_Init+0x44>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 100;
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <MX_TIM17_Init+0x44>)
 8000caa:	2264      	movs	r2, #100	; 0x64
 8000cac:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cae:	4b09      	ldr	r3, [pc, #36]	; (8000cd4 <MX_TIM17_Init+0x44>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000cb4:	4b07      	ldr	r3, [pc, #28]	; (8000cd4 <MX_TIM17_Init+0x44>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cba:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <MX_TIM17_Init+0x44>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000cc0:	4804      	ldr	r0, [pc, #16]	; (8000cd4 <MX_TIM17_Init+0x44>)
 8000cc2:	f004 fcf9 	bl	80056b8 <HAL_TIM_Base_Init>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8000ccc:	f000 f9de 	bl	800108c <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	200001e4 	.word	0x200001e4
 8000cd8:	40014800 	.word	0x40014800

08000cdc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ce0:	4b14      	ldr	r3, [pc, #80]	; (8000d34 <MX_USART2_UART_Init+0x58>)
 8000ce2:	4a15      	ldr	r2, [pc, #84]	; (8000d38 <MX_USART2_UART_Init+0x5c>)
 8000ce4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000ce6:	4b13      	ldr	r3, [pc, #76]	; (8000d34 <MX_USART2_UART_Init+0x58>)
 8000ce8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cee:	4b11      	ldr	r3, [pc, #68]	; (8000d34 <MX_USART2_UART_Init+0x58>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cf4:	4b0f      	ldr	r3, [pc, #60]	; (8000d34 <MX_USART2_UART_Init+0x58>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cfa:	4b0e      	ldr	r3, [pc, #56]	; (8000d34 <MX_USART2_UART_Init+0x58>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <MX_USART2_UART_Init+0x58>)
 8000d02:	220c      	movs	r2, #12
 8000d04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d06:	4b0b      	ldr	r3, [pc, #44]	; (8000d34 <MX_USART2_UART_Init+0x58>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d0c:	4b09      	ldr	r3, [pc, #36]	; (8000d34 <MX_USART2_UART_Init+0x58>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d12:	4b08      	ldr	r3, [pc, #32]	; (8000d34 <MX_USART2_UART_Init+0x58>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d18:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <MX_USART2_UART_Init+0x58>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d1e:	4805      	ldr	r0, [pc, #20]	; (8000d34 <MX_USART2_UART_Init+0x58>)
 8000d20:	f005 f960 	bl	8005fe4 <HAL_UART_Init>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000d2a:	f000 f9af 	bl	800108c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d2e:	bf00      	nop
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000230 	.word	0x20000230
 8000d38:	40004400 	.word	0x40004400

08000d3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d42:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <MX_DMA_Init+0x60>)
 8000d44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d46:	4a15      	ldr	r2, [pc, #84]	; (8000d9c <MX_DMA_Init+0x60>)
 8000d48:	f043 0301 	orr.w	r3, r3, #1
 8000d4c:	6493      	str	r3, [r2, #72]	; 0x48
 8000d4e:	4b13      	ldr	r3, [pc, #76]	; (8000d9c <MX_DMA_Init+0x60>)
 8000d50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d5a:	4b10      	ldr	r3, [pc, #64]	; (8000d9c <MX_DMA_Init+0x60>)
 8000d5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d5e:	4a0f      	ldr	r2, [pc, #60]	; (8000d9c <MX_DMA_Init+0x60>)
 8000d60:	f043 0302 	orr.w	r3, r3, #2
 8000d64:	6493      	str	r3, [r2, #72]	; 0x48
 8000d66:	4b0d      	ldr	r3, [pc, #52]	; (8000d9c <MX_DMA_Init+0x60>)
 8000d68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	603b      	str	r3, [r7, #0]
 8000d70:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2105      	movs	r1, #5
 8000d76:	200d      	movs	r0, #13
 8000d78:	f002 f9b7 	bl	80030ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000d7c:	200d      	movs	r0, #13
 8000d7e:	f002 f9d0 	bl	8003122 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8000d82:	2200      	movs	r2, #0
 8000d84:	2100      	movs	r1, #0
 8000d86:	203c      	movs	r0, #60	; 0x3c
 8000d88:	f002 f9af 	bl	80030ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8000d8c:	203c      	movs	r0, #60	; 0x3c
 8000d8e:	f002 f9c8 	bl	8003122 <HAL_NVIC_EnableIRQ>

}
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40021000 	.word	0x40021000

08000da0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b08a      	sub	sp, #40	; 0x28
 8000da4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da6:	f107 0314 	add.w	r3, r7, #20
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	605a      	str	r2, [r3, #4]
 8000db0:	609a      	str	r2, [r3, #8]
 8000db2:	60da      	str	r2, [r3, #12]
 8000db4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000db6:	4b58      	ldr	r3, [pc, #352]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dba:	4a57      	ldr	r2, [pc, #348]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000dbc:	f043 0304 	orr.w	r3, r3, #4
 8000dc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dc2:	4b55      	ldr	r3, [pc, #340]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc6:	f003 0304 	and.w	r3, r3, #4
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dce:	4b52      	ldr	r3, [pc, #328]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd2:	4a51      	ldr	r2, [pc, #324]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000dd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dda:	4b4f      	ldr	r3, [pc, #316]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de6:	4b4c      	ldr	r3, [pc, #304]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dea:	4a4b      	ldr	r2, [pc, #300]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000dec:	f043 0301 	orr.w	r3, r3, #1
 8000df0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000df2:	4b49      	ldr	r3, [pc, #292]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	60bb      	str	r3, [r7, #8]
 8000dfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfe:	4b46      	ldr	r3, [pc, #280]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e02:	4a45      	ldr	r2, [pc, #276]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000e04:	f043 0302 	orr.w	r3, r3, #2
 8000e08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e0a:	4b43      	ldr	r3, [pc, #268]	; (8000f18 <MX_GPIO_Init+0x178>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	607b      	str	r3, [r7, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|SevenSeg_CLK_Pin
 8000e16:	2200      	movs	r2, #0
 8000e18:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 8000e1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e20:	f003 f8e0 	bl	8003fe4 <HAL_GPIO_WritePin>
                          |SevenSeg_DATA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SevenSeg_LATCH_Pin|LED_D4_Pin, GPIO_PIN_RESET);
 8000e24:	2200      	movs	r2, #0
 8000e26:	2160      	movs	r1, #96	; 0x60
 8000e28:	483c      	ldr	r0, [pc, #240]	; (8000f1c <MX_GPIO_Init+0x17c>)
 8000e2a:	f003 f8db 	bl	8003fe4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e34:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000e38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	4619      	mov	r1, r3
 8000e44:	4836      	ldr	r0, [pc, #216]	; (8000f20 <MX_GPIO_Init+0x180>)
 8000e46:	f002 ff23 	bl	8003c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_1_Pin */
  GPIO_InitStruct.Pin = Button_1_Pin;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e4e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_1_GPIO_Port, &GPIO_InitStruct);
 8000e58:	f107 0314 	add.w	r3, r7, #20
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e62:	f002 ff15 	bl	8003c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D1_Pin LED_D2_Pin LED_D3_Pin SevenSeg_CLK_Pin
                           SevenSeg_DATA_Pin */
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|SevenSeg_CLK_Pin
 8000e66:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8000e6a:	617b      	str	r3, [r7, #20]
                          |SevenSeg_DATA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e74:	2300      	movs	r3, #0
 8000e76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e78:	f107 0314 	add.w	r3, r7, #20
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e82:	f002 ff05 	bl	8003c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_3_Pin PB11 */
  GPIO_InitStruct.Pin = Button_3_Pin|GPIO_PIN_11;
 8000e86:	f640 0301 	movw	r3, #2049	; 0x801
 8000e8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e8c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e96:	f107 0314 	add.w	r3, r7, #20
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	481f      	ldr	r0, [pc, #124]	; (8000f1c <MX_GPIO_Init+0x17c>)
 8000e9e:	f002 fef7 	bl	8003c90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ea2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ea6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4818      	ldr	r0, [pc, #96]	; (8000f20 <MX_GPIO_Init+0x180>)
 8000ec0:	f002 fee6 	bl	8003c90 <HAL_GPIO_Init>

  /*Configure GPIO pins : SevenSeg_LATCH_Pin LED_D4_Pin */
  GPIO_InitStruct.Pin = SevenSeg_LATCH_Pin|LED_D4_Pin;
 8000ec4:	2360      	movs	r3, #96	; 0x60
 8000ec6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed4:	f107 0314 	add.w	r3, r7, #20
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4810      	ldr	r0, [pc, #64]	; (8000f1c <MX_GPIO_Init+0x17c>)
 8000edc:	f002 fed8 	bl	8003c90 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	2006      	movs	r0, #6
 8000ee6:	f002 f900 	bl	80030ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000eea:	2006      	movs	r0, #6
 8000eec:	f002 f919 	bl	8003122 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	2007      	movs	r0, #7
 8000ef6:	f002 f8f8 	bl	80030ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000efa:	2007      	movs	r0, #7
 8000efc:	f002 f911 	bl	8003122 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f00:	2200      	movs	r2, #0
 8000f02:	2100      	movs	r1, #0
 8000f04:	2028      	movs	r0, #40	; 0x28
 8000f06:	f002 f8f0 	bl	80030ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f0a:	2028      	movs	r0, #40	; 0x28
 8000f0c:	f002 f909 	bl	8003122 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f10:	bf00      	nop
 8000f12:	3728      	adds	r7, #40	; 0x28
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40021000 	.word	0x40021000
 8000f1c:	48000400 	.word	0x48000400
 8000f20:	48000800 	.word	0x48000800

08000f24 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000f2c:	1d39      	adds	r1, r7, #4
 8000f2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f32:	2201      	movs	r2, #1
 8000f34:	4803      	ldr	r0, [pc, #12]	; (8000f44 <__io_putchar+0x20>)
 8000f36:	f005 f8a3 	bl	8006080 <HAL_UART_Transmit>

  return ch;
 8000f3a:	687b      	ldr	r3, [r7, #4]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	20000230 	.word	0x20000230

08000f48 <HAL_DAC_ConvCpltCallbackCh1>:



void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
	/* Fill this in when I know what to do if I get here */
// printf("              FINISHED DAC OUT\n\n");
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr

08000f5c <Start_the_DAC_DMA>:
		}
	}


void Start_the_DAC_DMA(void)
	{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af02      	add	r7, sp, #8
	 //First stop it, just to be clean (if running)
	HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8000f62:	2100      	movs	r1, #0
 8000f64:	4817      	ldr	r0, [pc, #92]	; (8000fc4 <Start_the_DAC_DMA+0x68>)
 8000f66:	f002 f9e5 	bl	8003334 <HAL_DAC_Stop_DMA>
	// Just use the global

	switch(points_to_use_in_a_cycle)
 8000f6a:	4b17      	ldr	r3, [pc, #92]	; (8000fc8 <Start_the_DAC_DMA+0x6c>)
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f72:	d019      	beq.n	8000fa8 <Start_the_DAC_DMA+0x4c>
 8000f74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f78:	dc20      	bgt.n	8000fbc <Start_the_DAC_DMA+0x60>
 8000f7a:	2b0a      	cmp	r3, #10
 8000f7c:	d002      	beq.n	8000f84 <Start_the_DAC_DMA+0x28>
 8000f7e:	2b64      	cmp	r3, #100	; 0x64
 8000f80:	d009      	beq.n	8000f96 <Start_the_DAC_DMA+0x3a>
			break;
		case thousand:
		   HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) sineLookupTable_1000_pts, 1000,DAC_ALIGN_12B_R);
			break;
		}
	}
 8000f82:	e01b      	b.n	8000fbc <Start_the_DAC_DMA+0x60>
		   HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) sineLookupTable_10_pts, 10,DAC_ALIGN_12B_R);
 8000f84:	2300      	movs	r3, #0
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	230a      	movs	r3, #10
 8000f8a:	4a10      	ldr	r2, [pc, #64]	; (8000fcc <Start_the_DAC_DMA+0x70>)
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	480d      	ldr	r0, [pc, #52]	; (8000fc4 <Start_the_DAC_DMA+0x68>)
 8000f90:	f002 f904 	bl	800319c <HAL_DAC_Start_DMA>
			break;
 8000f94:	e012      	b.n	8000fbc <Start_the_DAC_DMA+0x60>
		   HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) sineLookupTable_100_pts, 100,DAC_ALIGN_12B_R);
 8000f96:	2300      	movs	r3, #0
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	2364      	movs	r3, #100	; 0x64
 8000f9c:	4a0c      	ldr	r2, [pc, #48]	; (8000fd0 <Start_the_DAC_DMA+0x74>)
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	4808      	ldr	r0, [pc, #32]	; (8000fc4 <Start_the_DAC_DMA+0x68>)
 8000fa2:	f002 f8fb 	bl	800319c <HAL_DAC_Start_DMA>
			break;
 8000fa6:	e009      	b.n	8000fbc <Start_the_DAC_DMA+0x60>
		   HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) sineLookupTable_1000_pts, 1000,DAC_ALIGN_12B_R);
 8000fa8:	2300      	movs	r3, #0
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb0:	4a08      	ldr	r2, [pc, #32]	; (8000fd4 <Start_the_DAC_DMA+0x78>)
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	4803      	ldr	r0, [pc, #12]	; (8000fc4 <Start_the_DAC_DMA+0x68>)
 8000fb6:	f002 f8f1 	bl	800319c <HAL_DAC_Start_DMA>
			break;
 8000fba:	bf00      	nop
	}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	2000013c 	.word	0x2000013c
 8000fc8:	20000000 	.word	0x20000000
 8000fcc:	080079f0 	.word	0x080079f0
 8000fd0:	08007a04 	.word	0x08007a04
 8000fd4:	08007acc 	.word	0x08007acc

08000fd8 <change_points_per_cycle>:




void change_points_per_cycle()
	{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
	 *  2.) Change the DMA Call to point to the address of that set
	 *      and the new number of points
	 *
	 *  3.) Re-display the new set on the 7-Seg.  It'll show '10', or '100', or '1000'
	 */
	switch(points_to_use_in_a_cycle)
 8000fdc:	4b11      	ldr	r3, [pc, #68]	; (8001024 <change_points_per_cycle+0x4c>)
 8000fde:	881b      	ldrh	r3, [r3, #0]
 8000fe0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fe4:	d010      	beq.n	8001008 <change_points_per_cycle+0x30>
 8000fe6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000fea:	dc11      	bgt.n	8001010 <change_points_per_cycle+0x38>
 8000fec:	2b0a      	cmp	r3, #10
 8000fee:	d002      	beq.n	8000ff6 <change_points_per_cycle+0x1e>
 8000ff0:	2b64      	cmp	r3, #100	; 0x64
 8000ff2:	d004      	beq.n	8000ffe <change_points_per_cycle+0x26>
 8000ff4:	e00c      	b.n	8001010 <change_points_per_cycle+0x38>
		{
		case ten:
			points_to_use_in_a_cycle = hundred;
 8000ff6:	4b0b      	ldr	r3, [pc, #44]	; (8001024 <change_points_per_cycle+0x4c>)
 8000ff8:	2264      	movs	r2, #100	; 0x64
 8000ffa:	801a      	strh	r2, [r3, #0]
			break;
 8000ffc:	e008      	b.n	8001010 <change_points_per_cycle+0x38>
		case hundred:
			points_to_use_in_a_cycle = thousand;
 8000ffe:	4b09      	ldr	r3, [pc, #36]	; (8001024 <change_points_per_cycle+0x4c>)
 8001000:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001004:	801a      	strh	r2, [r3, #0]
			break;
 8001006:	e003      	b.n	8001010 <change_points_per_cycle+0x38>
		case thousand:
			points_to_use_in_a_cycle = ten;
 8001008:	4b06      	ldr	r3, [pc, #24]	; (8001024 <change_points_per_cycle+0x4c>)
 800100a:	220a      	movs	r2, #10
 800100c:	801a      	strh	r2, [r3, #0]
			break;
 800100e:	bf00      	nop
		}
		Start_the_DAC_DMA();
 8001010:	f7ff ffa4 	bl	8000f5c <Start_the_DAC_DMA>
		MultiFunctionShield_Display(points_to_use_in_a_cycle);
 8001014:	4b03      	ldr	r3, [pc, #12]	; (8001024 <change_points_per_cycle+0x4c>)
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	b21b      	sxth	r3, r3
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff faf4 	bl	8000608 <MultiFunctionShield_Display>
	}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000000 	.word	0x20000000

08001028 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
	{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  if (htim == &htim17 ) { MultiFunctionShield__ISRFunc(); }
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a04      	ldr	r2, [pc, #16]	; (8001044 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d101      	bne.n	800103c <HAL_TIM_PeriodElapsedCallback+0x14>
 8001038:	f7ff fc6e 	bl	8000918 <MultiFunctionShield__ISRFunc>
		//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R,(uint32_t) sineLookup[sindex++]);
		//HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);
	  	// int u = 1;
		// if (sindex >=SINE_WAVE_SAMPLES ) {sindex=0;}
		}
	}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	200001e4 	.word	0x200001e4

08001048 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
	{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	80fb      	strh	r3, [r7, #6]
	// When the DAC is being used, Button_2 is unavailable.
	// The other two generate GPIO interrupts
	// Don't spend much time in the ISR because there are other interrupts happening
	switch(GPIO_Pin)
 8001052:	88fb      	ldrh	r3, [r7, #6]
 8001054:	2b01      	cmp	r3, #1
 8001056:	d006      	beq.n	8001066 <HAL_GPIO_EXTI_Callback+0x1e>
 8001058:	2b02      	cmp	r3, #2
 800105a:	d102      	bne.n	8001062 <HAL_GPIO_EXTI_Callback+0x1a>
	{
	case Button_1_Pin:
		change_points_per_cycle();
 800105c:	f7ff ffbc 	bl	8000fd8 <change_points_per_cycle>
		break;
 8001060:	e002      	b.n	8001068 <HAL_GPIO_EXTI_Callback+0x20>
	case Button_3_Pin:
		// Button_3 changes the Frequency of the DAC, going thru different
		// speeds
		break;
	default:
      __NOP();
 8001062:	bf00      	nop
	}
}
 8001064:	e000      	b.n	8001068 <HAL_GPIO_EXTI_Callback+0x20>
		break;
 8001066:	bf00      	nop
}
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc3) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	/* When the ADC Buffer is filled, come here and do the edge detect */
   HAL_GPIO_TogglePin(LED_D4_GPIO_Port, LED_D4_Pin);
 8001078:	2140      	movs	r1, #64	; 0x40
 800107a:	4803      	ldr	r0, [pc, #12]	; (8001088 <HAL_ADC_ConvCpltCallback+0x18>)
 800107c:	f002 ffca 	bl	8004014 <HAL_GPIO_TogglePin>
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	48000400 	.word	0x48000400

0800108c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001090:	b672      	cpsid	i
}
 8001092:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001094:	e7fe      	b.n	8001094 <Error_Handler+0x8>
	...

08001098 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800109e:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <HAL_MspInit+0x44>)
 80010a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010a2:	4a0e      	ldr	r2, [pc, #56]	; (80010dc <HAL_MspInit+0x44>)
 80010a4:	f043 0301 	orr.w	r3, r3, #1
 80010a8:	6613      	str	r3, [r2, #96]	; 0x60
 80010aa:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <HAL_MspInit+0x44>)
 80010ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010b6:	4b09      	ldr	r3, [pc, #36]	; (80010dc <HAL_MspInit+0x44>)
 80010b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010ba:	4a08      	ldr	r2, [pc, #32]	; (80010dc <HAL_MspInit+0x44>)
 80010bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010c0:	6593      	str	r3, [r2, #88]	; 0x58
 80010c2:	4b06      	ldr	r3, [pc, #24]	; (80010dc <HAL_MspInit+0x44>)
 80010c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ca:	603b      	str	r3, [r7, #0]
 80010cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	40021000 	.word	0x40021000

080010e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b0ac      	sub	sp, #176	; 0xb0
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	2288      	movs	r2, #136	; 0x88
 80010fe:	2100      	movs	r1, #0
 8001100:	4618      	mov	r0, r3
 8001102:	f005 fde9 	bl	8006cd8 <memset>
  if(hadc->Instance==ADC3)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a40      	ldr	r2, [pc, #256]	; (800120c <HAL_ADC_MspInit+0x12c>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d179      	bne.n	8001204 <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001110:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001114:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001116:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800111a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800111e:	2302      	movs	r3, #2
 8001120:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001122:	2301      	movs	r3, #1
 8001124:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001126:	2308      	movs	r3, #8
 8001128:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800112a:	2307      	movs	r3, #7
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800112e:	2302      	movs	r3, #2
 8001130:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001132:	2302      	movs	r3, #2
 8001134:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001136:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800113a:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4618      	mov	r0, r3
 8001142:	f003 fdfd 	bl	8004d40 <HAL_RCCEx_PeriphCLKConfig>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800114c:	f7ff ff9e 	bl	800108c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001150:	4b2f      	ldr	r3, [pc, #188]	; (8001210 <HAL_ADC_MspInit+0x130>)
 8001152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001154:	4a2e      	ldr	r2, [pc, #184]	; (8001210 <HAL_ADC_MspInit+0x130>)
 8001156:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800115a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800115c:	4b2c      	ldr	r3, [pc, #176]	; (8001210 <HAL_ADC_MspInit+0x130>)
 800115e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001160:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001168:	4b29      	ldr	r3, [pc, #164]	; (8001210 <HAL_ADC_MspInit+0x130>)
 800116a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800116c:	4a28      	ldr	r2, [pc, #160]	; (8001210 <HAL_ADC_MspInit+0x130>)
 800116e:	f043 0304 	orr.w	r3, r3, #4
 8001172:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001174:	4b26      	ldr	r3, [pc, #152]	; (8001210 <HAL_ADC_MspInit+0x130>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001178:	f003 0304 	and.w	r3, r3, #4
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PC3     ------> ADC3_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001180:	2308      	movs	r3, #8
 8001182:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001186:	230b      	movs	r3, #11
 8001188:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118c:	2300      	movs	r3, #0
 800118e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001192:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001196:	4619      	mov	r1, r3
 8001198:	481e      	ldr	r0, [pc, #120]	; (8001214 <HAL_ADC_MspInit+0x134>)
 800119a:	f002 fd79 	bl	8003c90 <HAL_GPIO_Init>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA2_Channel5;
 800119e:	4b1e      	ldr	r3, [pc, #120]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011a0:	4a1e      	ldr	r2, [pc, #120]	; (800121c <HAL_ADC_MspInit+0x13c>)
 80011a2:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_0;
 80011a4:	4b1c      	ldr	r3, [pc, #112]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011aa:	4b1b      	ldr	r3, [pc, #108]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80011b0:	4b19      	ldr	r3, [pc, #100]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80011b6:	4b18      	ldr	r3, [pc, #96]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011b8:	2280      	movs	r2, #128	; 0x80
 80011ba:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011bc:	4b16      	ldr	r3, [pc, #88]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011c2:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011c4:	4b14      	ldr	r3, [pc, #80]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011ca:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011ce:	2220      	movs	r2, #32
 80011d0:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 80011d2:	4b11      	ldr	r3, [pc, #68]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80011d8:	480f      	ldr	r0, [pc, #60]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011da:	f002 fb23 	bl	8003824 <HAL_DMA_Init>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80011e4:	f7ff ff52 	bl	800108c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	4a0b      	ldr	r2, [pc, #44]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011ec:	64da      	str	r2, [r3, #76]	; 0x4c
 80011ee:	4a0a      	ldr	r2, [pc, #40]	; (8001218 <HAL_ADC_MspInit+0x138>)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 80011f4:	2200      	movs	r2, #0
 80011f6:	2100      	movs	r1, #0
 80011f8:	202f      	movs	r0, #47	; 0x2f
 80011fa:	f001 ff76 	bl	80030ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 80011fe:	202f      	movs	r0, #47	; 0x2f
 8001200:	f001 ff8f 	bl	8003122 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001204:	bf00      	nop
 8001206:	37b0      	adds	r7, #176	; 0xb0
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	50040200 	.word	0x50040200
 8001210:	40021000 	.word	0x40021000
 8001214:	48000800 	.word	0x48000800
 8001218:	200000f4 	.word	0x200000f4
 800121c:	40020458 	.word	0x40020458

08001220 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08a      	sub	sp, #40	; 0x28
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001228:	f107 0314 	add.w	r3, r7, #20
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
 8001236:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a2f      	ldr	r2, [pc, #188]	; (80012fc <HAL_DAC_MspInit+0xdc>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d158      	bne.n	80012f4 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001242:	4b2f      	ldr	r3, [pc, #188]	; (8001300 <HAL_DAC_MspInit+0xe0>)
 8001244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001246:	4a2e      	ldr	r2, [pc, #184]	; (8001300 <HAL_DAC_MspInit+0xe0>)
 8001248:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800124c:	6593      	str	r3, [r2, #88]	; 0x58
 800124e:	4b2c      	ldr	r3, [pc, #176]	; (8001300 <HAL_DAC_MspInit+0xe0>)
 8001250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001252:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001256:	613b      	str	r3, [r7, #16]
 8001258:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125a:	4b29      	ldr	r3, [pc, #164]	; (8001300 <HAL_DAC_MspInit+0xe0>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125e:	4a28      	ldr	r2, [pc, #160]	; (8001300 <HAL_DAC_MspInit+0xe0>)
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001266:	4b26      	ldr	r3, [pc, #152]	; (8001300 <HAL_DAC_MspInit+0xe0>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001272:	2310      	movs	r3, #16
 8001274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001276:	2303      	movs	r3, #3
 8001278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127e:	f107 0314 	add.w	r3, r7, #20
 8001282:	4619      	mov	r1, r3
 8001284:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001288:	f002 fd02 	bl	8003c90 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 800128c:	4b1d      	ldr	r3, [pc, #116]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 800128e:	4a1e      	ldr	r2, [pc, #120]	; (8001308 <HAL_DAC_MspInit+0xe8>)
 8001290:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 8001292:	4b1c      	ldr	r3, [pc, #112]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 8001294:	2206      	movs	r2, #6
 8001296:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001298:	4b1a      	ldr	r3, [pc, #104]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 800129a:	2210      	movs	r2, #16
 800129c:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800129e:	4b19      	ldr	r3, [pc, #100]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80012a4:	4b17      	ldr	r3, [pc, #92]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 80012a6:	2280      	movs	r2, #128	; 0x80
 80012a8:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012aa:	4b16      	ldr	r3, [pc, #88]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 80012ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012b0:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012b2:	4b14      	ldr	r3, [pc, #80]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 80012b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80012b8:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 80012ba:	4b12      	ldr	r3, [pc, #72]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 80012bc:	2220      	movs	r2, #32
 80012be:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80012c0:	4b10      	ldr	r3, [pc, #64]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 80012c2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80012c6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 80012c8:	480e      	ldr	r0, [pc, #56]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 80012ca:	f002 faab 	bl	8003824 <HAL_DMA_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 80012d4:	f7ff feda 	bl	800108c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a0a      	ldr	r2, [pc, #40]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 80012dc:	609a      	str	r2, [r3, #8]
 80012de:	4a09      	ldr	r2, [pc, #36]	; (8001304 <HAL_DAC_MspInit+0xe4>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2100      	movs	r1, #0
 80012e8:	2036      	movs	r0, #54	; 0x36
 80012ea:	f001 fefe 	bl	80030ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80012ee:	2036      	movs	r0, #54	; 0x36
 80012f0:	f001 ff17 	bl	8003122 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80012f4:	bf00      	nop
 80012f6:	3728      	adds	r7, #40	; 0x28
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40007400 	.word	0x40007400
 8001300:	40021000 	.word	0x40021000
 8001304:	20000150 	.word	0x20000150
 8001308:	40020030 	.word	0x40020030

0800130c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800131c:	d114      	bne.n	8001348 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800131e:	4b19      	ldr	r3, [pc, #100]	; (8001384 <HAL_TIM_Base_MspInit+0x78>)
 8001320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001322:	4a18      	ldr	r2, [pc, #96]	; (8001384 <HAL_TIM_Base_MspInit+0x78>)
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	6593      	str	r3, [r2, #88]	; 0x58
 800132a:	4b16      	ldr	r3, [pc, #88]	; (8001384 <HAL_TIM_Base_MspInit+0x78>)
 800132c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001336:	2200      	movs	r2, #0
 8001338:	2100      	movs	r1, #0
 800133a:	201c      	movs	r0, #28
 800133c:	f001 fed5 	bl	80030ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001340:	201c      	movs	r0, #28
 8001342:	f001 feee 	bl	8003122 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001346:	e018      	b.n	800137a <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM17)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a0e      	ldr	r2, [pc, #56]	; (8001388 <HAL_TIM_Base_MspInit+0x7c>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d113      	bne.n	800137a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001352:	4b0c      	ldr	r3, [pc, #48]	; (8001384 <HAL_TIM_Base_MspInit+0x78>)
 8001354:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001356:	4a0b      	ldr	r2, [pc, #44]	; (8001384 <HAL_TIM_Base_MspInit+0x78>)
 8001358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800135c:	6613      	str	r3, [r2, #96]	; 0x60
 800135e:	4b09      	ldr	r3, [pc, #36]	; (8001384 <HAL_TIM_Base_MspInit+0x78>)
 8001360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001362:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001366:	60bb      	str	r3, [r7, #8]
 8001368:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800136a:	2200      	movs	r2, #0
 800136c:	2100      	movs	r1, #0
 800136e:	201a      	movs	r0, #26
 8001370:	f001 febb 	bl	80030ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001374:	201a      	movs	r0, #26
 8001376:	f001 fed4 	bl	8003122 <HAL_NVIC_EnableIRQ>
}
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	40021000 	.word	0x40021000
 8001388:	40014800 	.word	0x40014800

0800138c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b0ac      	sub	sp, #176	; 0xb0
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	2288      	movs	r2, #136	; 0x88
 80013aa:	2100      	movs	r1, #0
 80013ac:	4618      	mov	r0, r3
 80013ae:	f005 fc93 	bl	8006cd8 <memset>
  if(huart->Instance==USART2)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a21      	ldr	r2, [pc, #132]	; (800143c <HAL_UART_MspInit+0xb0>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d13b      	bne.n	8001434 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013bc:	2302      	movs	r3, #2
 80013be:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013c0:	2300      	movs	r3, #0
 80013c2:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	4618      	mov	r0, r3
 80013ca:	f003 fcb9 	bl	8004d40 <HAL_RCCEx_PeriphCLKConfig>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013d4:	f7ff fe5a 	bl	800108c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013d8:	4b19      	ldr	r3, [pc, #100]	; (8001440 <HAL_UART_MspInit+0xb4>)
 80013da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013dc:	4a18      	ldr	r2, [pc, #96]	; (8001440 <HAL_UART_MspInit+0xb4>)
 80013de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013e2:	6593      	str	r3, [r2, #88]	; 0x58
 80013e4:	4b16      	ldr	r3, [pc, #88]	; (8001440 <HAL_UART_MspInit+0xb4>)
 80013e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ec:	613b      	str	r3, [r7, #16]
 80013ee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f0:	4b13      	ldr	r3, [pc, #76]	; (8001440 <HAL_UART_MspInit+0xb4>)
 80013f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f4:	4a12      	ldr	r2, [pc, #72]	; (8001440 <HAL_UART_MspInit+0xb4>)
 80013f6:	f043 0301 	orr.w	r3, r3, #1
 80013fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013fc:	4b10      	ldr	r3, [pc, #64]	; (8001440 <HAL_UART_MspInit+0xb4>)
 80013fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001400:	f003 0301 	and.w	r3, r3, #1
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001408:	230c      	movs	r3, #12
 800140a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140e:	2302      	movs	r3, #2
 8001410:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800141a:	2303      	movs	r3, #3
 800141c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001420:	2307      	movs	r3, #7
 8001422:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001426:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800142a:	4619      	mov	r1, r3
 800142c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001430:	f002 fc2e 	bl	8003c90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001434:	bf00      	nop
 8001436:	37b0      	adds	r7, #176	; 0xb0
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40004400 	.word	0x40004400
 8001440:	40021000 	.word	0x40021000

08001444 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001448:	e7fe      	b.n	8001448 <NMI_Handler+0x4>

0800144a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800144a:	b480      	push	{r7}
 800144c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800144e:	e7fe      	b.n	800144e <HardFault_Handler+0x4>

08001450 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001454:	e7fe      	b.n	8001454 <MemManage_Handler+0x4>

08001456 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001456:	b480      	push	{r7}
 8001458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800145a:	e7fe      	b.n	800145a <BusFault_Handler+0x4>

0800145c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001460:	e7fe      	b.n	8001460 <UsageFault_Handler+0x4>

08001462 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001474:	bf00      	nop
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr

0800147e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800147e:	b480      	push	{r7}
 8001480:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001490:	f000 f994 	bl	80017bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}

08001498 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_3_Pin);
 800149c:	2001      	movs	r0, #1
 800149e:	f002 fdd3 	bl	8004048 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_1_Pin);
 80014aa:	2002      	movs	r0, #2
 80014ac:	f002 fdcc 	bl	8004048 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 80014b8:	4802      	ldr	r0, [pc, #8]	; (80014c4 <DMA1_Channel3_IRQHandler+0x10>)
 80014ba:	f002 fb09 	bl	8003ad0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000150 	.word	0x20000150

080014c8 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80014cc:	4802      	ldr	r0, [pc, #8]	; (80014d8 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80014ce:	f004 f9bb 	bl	8005848 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	200001e4 	.word	0x200001e4

080014dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014e0:	4802      	ldr	r0, [pc, #8]	; (80014ec <TIM2_IRQHandler+0x10>)
 80014e2:	f004 f9b1 	bl	8005848 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000198 	.word	0x20000198

080014f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80014f4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80014f8:	f002 fda6 	bl	8004048 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80014fc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001500:	f002 fda2 	bl	8004048 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}

08001508 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 800150c:	4802      	ldr	r0, [pc, #8]	; (8001518 <ADC3_IRQHandler+0x10>)
 800150e:	f000 fd9b 	bl	8002048 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000090 	.word	0x20000090

0800151c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <TIM6_DAC_IRQHandler+0x10>)
 8001522:	f001 ff4c 	bl	80033be <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	2000013c 	.word	0x2000013c

08001530 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001534:	4802      	ldr	r0, [pc, #8]	; (8001540 <DMA2_Channel5_IRQHandler+0x10>)
 8001536:	f002 facb 	bl	8003ad0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	200000f4 	.word	0x200000f4

08001544 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001550:	2300      	movs	r3, #0
 8001552:	617b      	str	r3, [r7, #20]
 8001554:	e00a      	b.n	800156c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001556:	f3af 8000 	nop.w
 800155a:	4601      	mov	r1, r0
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	1c5a      	adds	r2, r3, #1
 8001560:	60ba      	str	r2, [r7, #8]
 8001562:	b2ca      	uxtb	r2, r1
 8001564:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	3301      	adds	r3, #1
 800156a:	617b      	str	r3, [r7, #20]
 800156c:	697a      	ldr	r2, [r7, #20]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	429a      	cmp	r2, r3
 8001572:	dbf0      	blt.n	8001556 <_read+0x12>
  }

  return len;
 8001574:	687b      	ldr	r3, [r7, #4]
}
 8001576:	4618      	mov	r0, r3
 8001578:	3718      	adds	r7, #24
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800157e:	b580      	push	{r7, lr}
 8001580:	b086      	sub	sp, #24
 8001582:	af00      	add	r7, sp, #0
 8001584:	60f8      	str	r0, [r7, #12]
 8001586:	60b9      	str	r1, [r7, #8]
 8001588:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800158a:	2300      	movs	r3, #0
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	e009      	b.n	80015a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	1c5a      	adds	r2, r3, #1
 8001594:	60ba      	str	r2, [r7, #8]
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff fcc3 	bl	8000f24 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	3301      	adds	r3, #1
 80015a2:	617b      	str	r3, [r7, #20]
 80015a4:	697a      	ldr	r2, [r7, #20]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	dbf1      	blt.n	8001590 <_write+0x12>
  }
  return len;
 80015ac:	687b      	ldr	r3, [r7, #4]
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <_close>:

int _close(int file)
{
 80015b6:	b480      	push	{r7}
 80015b8:	b083      	sub	sp, #12
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr

080015ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015ce:	b480      	push	{r7}
 80015d0:	b083      	sub	sp, #12
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
 80015d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015de:	605a      	str	r2, [r3, #4]
  return 0;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <_isatty>:

int _isatty(int file)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b083      	sub	sp, #12
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015f6:	2301      	movs	r3, #1
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3714      	adds	r7, #20
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
	...

08001620 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b086      	sub	sp, #24
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001628:	4a14      	ldr	r2, [pc, #80]	; (800167c <_sbrk+0x5c>)
 800162a:	4b15      	ldr	r3, [pc, #84]	; (8001680 <_sbrk+0x60>)
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001634:	4b13      	ldr	r3, [pc, #76]	; (8001684 <_sbrk+0x64>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d102      	bne.n	8001642 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800163c:	4b11      	ldr	r3, [pc, #68]	; (8001684 <_sbrk+0x64>)
 800163e:	4a12      	ldr	r2, [pc, #72]	; (8001688 <_sbrk+0x68>)
 8001640:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001642:	4b10      	ldr	r3, [pc, #64]	; (8001684 <_sbrk+0x64>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4413      	add	r3, r2
 800164a:	693a      	ldr	r2, [r7, #16]
 800164c:	429a      	cmp	r2, r3
 800164e:	d207      	bcs.n	8001660 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001650:	f005 fb4a 	bl	8006ce8 <__errno>
 8001654:	4603      	mov	r3, r0
 8001656:	220c      	movs	r2, #12
 8001658:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800165a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800165e:	e009      	b.n	8001674 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001660:	4b08      	ldr	r3, [pc, #32]	; (8001684 <_sbrk+0x64>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001666:	4b07      	ldr	r3, [pc, #28]	; (8001684 <_sbrk+0x64>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	4413      	add	r3, r2
 800166e:	4a05      	ldr	r2, [pc, #20]	; (8001684 <_sbrk+0x64>)
 8001670:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001672:	68fb      	ldr	r3, [r7, #12]
}
 8001674:	4618      	mov	r0, r3
 8001676:	3718      	adds	r7, #24
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20018000 	.word	0x20018000
 8001680:	00000400 	.word	0x00000400
 8001684:	200002e0 	.word	0x200002e0
 8001688:	20000438 	.word	0x20000438

0800168c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001690:	4b06      	ldr	r3, [pc, #24]	; (80016ac <SystemInit+0x20>)
 8001692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001696:	4a05      	ldr	r2, [pc, #20]	; (80016ac <SystemInit+0x20>)
 8001698:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800169c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	e000ed00 	.word	0xe000ed00

080016b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80016b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016e8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016b4:	f7ff ffea 	bl	800168c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016b8:	480c      	ldr	r0, [pc, #48]	; (80016ec <LoopForever+0x6>)
  ldr r1, =_edata
 80016ba:	490d      	ldr	r1, [pc, #52]	; (80016f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016bc:	4a0d      	ldr	r2, [pc, #52]	; (80016f4 <LoopForever+0xe>)
  movs r3, #0
 80016be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016c0:	e002      	b.n	80016c8 <LoopCopyDataInit>

080016c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016c6:	3304      	adds	r3, #4

080016c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016cc:	d3f9      	bcc.n	80016c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ce:	4a0a      	ldr	r2, [pc, #40]	; (80016f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016d0:	4c0a      	ldr	r4, [pc, #40]	; (80016fc <LoopForever+0x16>)
  movs r3, #0
 80016d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016d4:	e001      	b.n	80016da <LoopFillZerobss>

080016d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d8:	3204      	adds	r2, #4

080016da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016dc:	d3fb      	bcc.n	80016d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016de:	f005 fb09 	bl	8006cf4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016e2:	f7ff f94b 	bl	800097c <main>

080016e6 <LoopForever>:

LoopForever:
    b LoopForever
 80016e6:	e7fe      	b.n	80016e6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80016e8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80016ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016f0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80016f4:	08008328 	.word	0x08008328
  ldr r2, =_sbss
 80016f8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80016fc:	20000434 	.word	0x20000434

08001700 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001700:	e7fe      	b.n	8001700 <ADC1_2_IRQHandler>
	...

08001704 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800170a:	2300      	movs	r3, #0
 800170c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800170e:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <HAL_Init+0x3c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <HAL_Init+0x3c>)
 8001714:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001718:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800171a:	2003      	movs	r0, #3
 800171c:	f001 fcda 	bl	80030d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001720:	200f      	movs	r0, #15
 8001722:	f000 f80f 	bl	8001744 <HAL_InitTick>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d002      	beq.n	8001732 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	71fb      	strb	r3, [r7, #7]
 8001730:	e001      	b.n	8001736 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001732:	f7ff fcb1 	bl	8001098 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001736:	79fb      	ldrb	r3, [r7, #7]
}
 8001738:	4618      	mov	r0, r3
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40022000 	.word	0x40022000

08001744 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800174c:	2300      	movs	r3, #0
 800174e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001750:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <HAL_InitTick+0x6c>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d023      	beq.n	80017a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001758:	4b16      	ldr	r3, [pc, #88]	; (80017b4 <HAL_InitTick+0x70>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	4b14      	ldr	r3, [pc, #80]	; (80017b0 <HAL_InitTick+0x6c>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	4619      	mov	r1, r3
 8001762:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001766:	fbb3 f3f1 	udiv	r3, r3, r1
 800176a:	fbb2 f3f3 	udiv	r3, r2, r3
 800176e:	4618      	mov	r0, r3
 8001770:	f001 fce5 	bl	800313e <HAL_SYSTICK_Config>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d10f      	bne.n	800179a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2b0f      	cmp	r3, #15
 800177e:	d809      	bhi.n	8001794 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001780:	2200      	movs	r2, #0
 8001782:	6879      	ldr	r1, [r7, #4]
 8001784:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001788:	f001 fcaf 	bl	80030ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800178c:	4a0a      	ldr	r2, [pc, #40]	; (80017b8 <HAL_InitTick+0x74>)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6013      	str	r3, [r2, #0]
 8001792:	e007      	b.n	80017a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	73fb      	strb	r3, [r7, #15]
 8001798:	e004      	b.n	80017a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	73fb      	strb	r3, [r7, #15]
 800179e:	e001      	b.n	80017a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80017a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	2000000c 	.word	0x2000000c
 80017b4:	20000004 	.word	0x20000004
 80017b8:	20000008 	.word	0x20000008

080017bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80017c0:	4b06      	ldr	r3, [pc, #24]	; (80017dc <HAL_IncTick+0x20>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	461a      	mov	r2, r3
 80017c6:	4b06      	ldr	r3, [pc, #24]	; (80017e0 <HAL_IncTick+0x24>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4413      	add	r3, r2
 80017cc:	4a04      	ldr	r2, [pc, #16]	; (80017e0 <HAL_IncTick+0x24>)
 80017ce:	6013      	str	r3, [r2, #0]
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	2000000c 	.word	0x2000000c
 80017e0:	200002e4 	.word	0x200002e4

080017e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  return uwTick;
 80017e8:	4b03      	ldr	r3, [pc, #12]	; (80017f8 <HAL_GetTick+0x14>)
 80017ea:	681b      	ldr	r3, [r3, #0]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	200002e4 	.word	0x200002e4

080017fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001804:	f7ff ffee 	bl	80017e4 <HAL_GetTick>
 8001808:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001814:	d005      	beq.n	8001822 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001816:	4b0a      	ldr	r3, [pc, #40]	; (8001840 <HAL_Delay+0x44>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	461a      	mov	r2, r3
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4413      	add	r3, r2
 8001820:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001822:	bf00      	nop
 8001824:	f7ff ffde 	bl	80017e4 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	429a      	cmp	r2, r3
 8001832:	d8f7      	bhi.n	8001824 <HAL_Delay+0x28>
  {
  }
}
 8001834:	bf00      	nop
 8001836:	bf00      	nop
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	2000000c 	.word	0x2000000c

08001844 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	431a      	orrs	r2, r3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	609a      	str	r2, [r3, #8]
}
 800185e:	bf00      	nop
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800186a:	b480      	push	{r7}
 800186c:	b083      	sub	sp, #12
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
 8001872:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	431a      	orrs	r2, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	609a      	str	r2, [r3, #8]
}
 8001884:	bf00      	nop
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr

080018ac <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b087      	sub	sp, #28
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	607a      	str	r2, [r7, #4]
 80018b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	3360      	adds	r3, #96	; 0x60
 80018be:	461a      	mov	r2, r3
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	4b08      	ldr	r3, [pc, #32]	; (80018f0 <LL_ADC_SetOffset+0x44>)
 80018ce:	4013      	ands	r3, r2
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80018d6:	683a      	ldr	r2, [r7, #0]
 80018d8:	430a      	orrs	r2, r1
 80018da:	4313      	orrs	r3, r2
 80018dc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80018e4:	bf00      	nop
 80018e6:	371c      	adds	r7, #28
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	03fff000 	.word	0x03fff000

080018f4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	3360      	adds	r3, #96	; 0x60
 8001902:	461a      	mov	r2, r3
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4413      	add	r3, r2
 800190a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001914:	4618      	mov	r0, r3
 8001916:	3714      	adds	r7, #20
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001920:	b480      	push	{r7}
 8001922:	b087      	sub	sp, #28
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	3360      	adds	r3, #96	; 0x60
 8001930:	461a      	mov	r2, r3
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	4413      	add	r3, r2
 8001938:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800193a:	697b      	ldr	r3, [r7, #20]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	431a      	orrs	r2, r3
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800194a:	bf00      	nop
 800194c:	371c      	adds	r7, #28
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001966:	2b00      	cmp	r3, #0
 8001968:	d101      	bne.n	800196e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800197c:	b480      	push	{r7}
 800197e:	b087      	sub	sp, #28
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	3330      	adds	r3, #48	; 0x30
 800198c:	461a      	mov	r2, r3
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	0a1b      	lsrs	r3, r3, #8
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	f003 030c 	and.w	r3, r3, #12
 8001998:	4413      	add	r3, r2
 800199a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	f003 031f 	and.w	r3, r3, #31
 80019a6:	211f      	movs	r1, #31
 80019a8:	fa01 f303 	lsl.w	r3, r1, r3
 80019ac:	43db      	mvns	r3, r3
 80019ae:	401a      	ands	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	0e9b      	lsrs	r3, r3, #26
 80019b4:	f003 011f 	and.w	r1, r3, #31
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	f003 031f 	and.w	r3, r3, #31
 80019be:	fa01 f303 	lsl.w	r3, r1, r3
 80019c2:	431a      	orrs	r2, r3
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80019c8:	bf00      	nop
 80019ca:	371c      	adds	r7, #28
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr

080019d4 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019e0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d101      	bne.n	80019ec <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80019e8:	2301      	movs	r3, #1
 80019ea:	e000      	b.n	80019ee <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80019ec:	2300      	movs	r3, #0
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr

080019fa <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b087      	sub	sp, #28
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	60f8      	str	r0, [r7, #12]
 8001a02:	60b9      	str	r1, [r7, #8]
 8001a04:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	3314      	adds	r3, #20
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	0e5b      	lsrs	r3, r3, #25
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	f003 0304 	and.w	r3, r3, #4
 8001a16:	4413      	add	r3, r2
 8001a18:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001a1a:	697b      	ldr	r3, [r7, #20]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	0d1b      	lsrs	r3, r3, #20
 8001a22:	f003 031f 	and.w	r3, r3, #31
 8001a26:	2107      	movs	r1, #7
 8001a28:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	401a      	ands	r2, r3
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	0d1b      	lsrs	r3, r3, #20
 8001a34:	f003 031f 	and.w	r3, r3, #31
 8001a38:	6879      	ldr	r1, [r7, #4]
 8001a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a44:	bf00      	nop
 8001a46:	371c      	adds	r7, #28
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	401a      	ands	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f003 0318 	and.w	r3, r3, #24
 8001a72:	4908      	ldr	r1, [pc, #32]	; (8001a94 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a74:	40d9      	lsrs	r1, r3
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	400b      	ands	r3, r1
 8001a7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001a86:	bf00      	nop
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	0007ffff 	.word	0x0007ffff

08001a98 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	f003 031f 	and.w	r3, r3, #31
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	370c      	adds	r7, #12
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr

08001ab4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001ae0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	6093      	str	r3, [r2, #8]
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b08:	d101      	bne.n	8001b0e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001b2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b30:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b38:	bf00      	nop
 8001b3a:	370c      	adds	r7, #12
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001b58:	d101      	bne.n	8001b5e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e000      	b.n	8001b60 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b5e:	2300      	movs	r3, #0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b7c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b80:	f043 0201 	orr.w	r2, r3, #1
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b88:	bf00      	nop
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	2b01      	cmp	r3, #1
 8001ba6:	d101      	bne.n	8001bac <LL_ADC_IsEnabled+0x18>
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e000      	b.n	8001bae <LL_ADC_IsEnabled+0x1a>
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	b083      	sub	sp, #12
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001bca:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001bce:	f043 0204 	orr.w	r2, r3, #4
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr

08001be2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001be2:	b480      	push	{r7}
 8001be4:	b083      	sub	sp, #12
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 0304 	and.w	r3, r3, #4
 8001bf2:	2b04      	cmp	r3, #4
 8001bf4:	d101      	bne.n	8001bfa <LL_ADC_REG_IsConversionOngoing+0x18>
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e000      	b.n	8001bfc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001bfa:	2300      	movs	r3, #0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	370c      	adds	r7, #12
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f003 0308 	and.w	r3, r3, #8
 8001c18:	2b08      	cmp	r3, #8
 8001c1a:	d101      	bne.n	8001c20 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e000      	b.n	8001c22 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
	...

08001c30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c30:	b590      	push	{r4, r7, lr}
 8001c32:	b089      	sub	sp, #36	; 0x24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d101      	bne.n	8001c4a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e130      	b.n	8001eac <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	691b      	ldr	r3, [r3, #16]
 8001c4e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d109      	bne.n	8001c6c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f7ff fa41 	bl	80010e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2200      	movs	r2, #0
 8001c62:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff3f 	bl	8001af4 <LL_ADC_IsDeepPowerDownEnabled>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d004      	beq.n	8001c86 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff ff25 	bl	8001ad0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff ff5a 	bl	8001b44 <LL_ADC_IsInternalRegulatorEnabled>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d115      	bne.n	8001cc2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff ff3e 	bl	8001b1c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ca0:	4b84      	ldr	r3, [pc, #528]	; (8001eb4 <HAL_ADC_Init+0x284>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	099b      	lsrs	r3, r3, #6
 8001ca6:	4a84      	ldr	r2, [pc, #528]	; (8001eb8 <HAL_ADC_Init+0x288>)
 8001ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cac:	099b      	lsrs	r3, r3, #6
 8001cae:	3301      	adds	r3, #1
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001cb4:	e002      	b.n	8001cbc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	3b01      	subs	r3, #1
 8001cba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d1f9      	bne.n	8001cb6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff ff3c 	bl	8001b44 <LL_ADC_IsInternalRegulatorEnabled>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d10d      	bne.n	8001cee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd6:	f043 0210 	orr.w	r2, r3, #16
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce2:	f043 0201 	orr.w	r2, r3, #1
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff ff75 	bl	8001be2 <LL_ADC_REG_IsConversionOngoing>
 8001cf8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cfe:	f003 0310 	and.w	r3, r3, #16
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	f040 80c9 	bne.w	8001e9a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	f040 80c5 	bne.w	8001e9a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d14:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d18:	f043 0202 	orr.w	r2, r3, #2
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff ff35 	bl	8001b94 <LL_ADC_IsEnabled>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d115      	bne.n	8001d5c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d30:	4862      	ldr	r0, [pc, #392]	; (8001ebc <HAL_ADC_Init+0x28c>)
 8001d32:	f7ff ff2f 	bl	8001b94 <LL_ADC_IsEnabled>
 8001d36:	4604      	mov	r4, r0
 8001d38:	4861      	ldr	r0, [pc, #388]	; (8001ec0 <HAL_ADC_Init+0x290>)
 8001d3a:	f7ff ff2b 	bl	8001b94 <LL_ADC_IsEnabled>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	431c      	orrs	r4, r3
 8001d42:	4860      	ldr	r0, [pc, #384]	; (8001ec4 <HAL_ADC_Init+0x294>)
 8001d44:	f7ff ff26 	bl	8001b94 <LL_ADC_IsEnabled>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	4323      	orrs	r3, r4
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d105      	bne.n	8001d5c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	4619      	mov	r1, r3
 8001d56:	485c      	ldr	r0, [pc, #368]	; (8001ec8 <HAL_ADC_Init+0x298>)
 8001d58:	f7ff fd74 	bl	8001844 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	7e5b      	ldrb	r3, [r3, #25]
 8001d60:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d66:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001d6c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001d72:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d7a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d106      	bne.n	8001d98 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	045b      	lsls	r3, r3, #17
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d009      	beq.n	8001db4 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dac:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	4b44      	ldr	r3, [pc, #272]	; (8001ecc <HAL_ADC_Init+0x29c>)
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	687a      	ldr	r2, [r7, #4]
 8001dc0:	6812      	ldr	r2, [r2, #0]
 8001dc2:	69b9      	ldr	r1, [r7, #24]
 8001dc4:	430b      	orrs	r3, r1
 8001dc6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff ff1b 	bl	8001c08 <LL_ADC_INJ_IsConversionOngoing>
 8001dd2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d13d      	bne.n	8001e56 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d13a      	bne.n	8001e56 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001de4:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001dec:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001dee:	4313      	orrs	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001dfc:	f023 0302 	bic.w	r3, r3, #2
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	6812      	ldr	r2, [r2, #0]
 8001e04:	69b9      	ldr	r1, [r7, #24]
 8001e06:	430b      	orrs	r3, r1
 8001e08:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d118      	bne.n	8001e46 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001e1e:	f023 0304 	bic.w	r3, r3, #4
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e2a:	4311      	orrs	r1, r2
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001e30:	4311      	orrs	r1, r2
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001e36:	430a      	orrs	r2, r1
 8001e38:	431a      	orrs	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f042 0201 	orr.w	r2, r2, #1
 8001e42:	611a      	str	r2, [r3, #16]
 8001e44:	e007      	b.n	8001e56 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	691a      	ldr	r2, [r3, #16]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 0201 	bic.w	r2, r2, #1
 8001e54:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d10c      	bne.n	8001e78 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e64:	f023 010f 	bic.w	r1, r3, #15
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69db      	ldr	r3, [r3, #28]
 8001e6c:	1e5a      	subs	r2, r3, #1
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	430a      	orrs	r2, r1
 8001e74:	631a      	str	r2, [r3, #48]	; 0x30
 8001e76:	e007      	b.n	8001e88 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f022 020f 	bic.w	r2, r2, #15
 8001e86:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e8c:	f023 0303 	bic.w	r3, r3, #3
 8001e90:	f043 0201 	orr.w	r2, r3, #1
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	655a      	str	r2, [r3, #84]	; 0x54
 8001e98:	e007      	b.n	8001eaa <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e9e:	f043 0210 	orr.w	r2, r3, #16
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001eaa:	7ffb      	ldrb	r3, [r7, #31]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3724      	adds	r7, #36	; 0x24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd90      	pop	{r4, r7, pc}
 8001eb4:	20000004 	.word	0x20000004
 8001eb8:	053e2d63 	.word	0x053e2d63
 8001ebc:	50040000 	.word	0x50040000
 8001ec0:	50040100 	.word	0x50040100
 8001ec4:	50040200 	.word	0x50040200
 8001ec8:	50040300 	.word	0x50040300
 8001ecc:	fff0c007 	.word	0xfff0c007

08001ed0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	60b9      	str	r1, [r7, #8]
 8001eda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001edc:	4853      	ldr	r0, [pc, #332]	; (800202c <HAL_ADC_Start_DMA+0x15c>)
 8001ede:	f7ff fddb 	bl	8001a98 <LL_ADC_GetMultimode>
 8001ee2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff fe7a 	bl	8001be2 <LL_ADC_REG_IsConversionOngoing>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	f040 8093 	bne.w	800201c <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d101      	bne.n	8001f04 <HAL_ADC_Start_DMA+0x34>
 8001f00:	2302      	movs	r3, #2
 8001f02:	e08e      	b.n	8002022 <HAL_ADC_Start_DMA+0x152>
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a47      	ldr	r2, [pc, #284]	; (8002030 <HAL_ADC_Start_DMA+0x160>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d008      	beq.n	8001f28 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d005      	beq.n	8001f28 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	2b05      	cmp	r3, #5
 8001f20:	d002      	beq.n	8001f28 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	2b09      	cmp	r3, #9
 8001f26:	d172      	bne.n	800200e <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f000 feb7 	bl	8002c9c <ADC_Enable>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001f32:	7dfb      	ldrb	r3, [r7, #23]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d165      	bne.n	8002004 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f3c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001f40:	f023 0301 	bic.w	r3, r3, #1
 8001f44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a38      	ldr	r2, [pc, #224]	; (8002034 <HAL_ADC_Start_DMA+0x164>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d002      	beq.n	8001f5c <HAL_ADC_Start_DMA+0x8c>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	e000      	b.n	8001f5e <HAL_ADC_Start_DMA+0x8e>
 8001f5c:	4b36      	ldr	r3, [pc, #216]	; (8002038 <HAL_ADC_Start_DMA+0x168>)
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	6812      	ldr	r2, [r2, #0]
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d002      	beq.n	8001f6c <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d105      	bne.n	8001f78 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f70:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d006      	beq.n	8001f92 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f88:	f023 0206 	bic.w	r2, r3, #6
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	659a      	str	r2, [r3, #88]	; 0x58
 8001f90:	e002      	b.n	8001f98 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2200      	movs	r2, #0
 8001f96:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f9c:	4a27      	ldr	r2, [pc, #156]	; (800203c <HAL_ADC_Start_DMA+0x16c>)
 8001f9e:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fa4:	4a26      	ldr	r2, [pc, #152]	; (8002040 <HAL_ADC_Start_DMA+0x170>)
 8001fa6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fac:	4a25      	ldr	r2, [pc, #148]	; (8002044 <HAL_ADC_Start_DMA+0x174>)
 8001fae:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	221c      	movs	r2, #28
 8001fb6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f042 0210 	orr.w	r2, r2, #16
 8001fce:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68da      	ldr	r2, [r3, #12]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f042 0201 	orr.w	r2, r2, #1
 8001fde:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	3340      	adds	r3, #64	; 0x40
 8001fea:	4619      	mov	r1, r3
 8001fec:	68ba      	ldr	r2, [r7, #8]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f001 fcd0 	bl	8003994 <HAL_DMA_Start_IT>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff fddc 	bl	8001bba <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002002:	e00d      	b.n	8002020 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2200      	movs	r2, #0
 8002008:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 800200c:	e008      	b.n	8002020 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2200      	movs	r2, #0
 8002016:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800201a:	e001      	b.n	8002020 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800201c:	2302      	movs	r3, #2
 800201e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002020:	7dfb      	ldrb	r3, [r7, #23]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3718      	adds	r7, #24
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	50040300 	.word	0x50040300
 8002030:	50040200 	.word	0x50040200
 8002034:	50040100 	.word	0x50040100
 8002038:	50040000 	.word	0x50040000
 800203c:	08002da9 	.word	0x08002da9
 8002040:	08002e81 	.word	0x08002e81
 8002044:	08002e9d 	.word	0x08002e9d

08002048 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b08a      	sub	sp, #40	; 0x28
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002050:	2300      	movs	r3, #0
 8002052:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002064:	4882      	ldr	r0, [pc, #520]	; (8002270 <HAL_ADC_IRQHandler+0x228>)
 8002066:	f7ff fd17 	bl	8001a98 <LL_ADC_GetMultimode>
 800206a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d017      	beq.n	80020a6 <HAL_ADC_IRQHandler+0x5e>
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d012      	beq.n	80020a6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002084:	f003 0310 	and.w	r3, r3, #16
 8002088:	2b00      	cmp	r3, #0
 800208a:	d105      	bne.n	8002098 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002090:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f000 ff41 	bl	8002f20 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2202      	movs	r2, #2
 80020a4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	f003 0304 	and.w	r3, r3, #4
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d004      	beq.n	80020ba <HAL_ADC_IRQHandler+0x72>
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	f003 0304 	and.w	r3, r3, #4
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10a      	bne.n	80020d0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f000 8083 	beq.w	80021cc <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	f003 0308 	and.w	r3, r3, #8
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d07d      	beq.n	80021cc <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020d4:	f003 0310 	and.w	r3, r3, #16
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d105      	bne.n	80020e8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020e0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff fc32 	bl	8001956 <LL_ADC_REG_IsTriggerSourceSWStart>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d062      	beq.n	80021be <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a5d      	ldr	r2, [pc, #372]	; (8002274 <HAL_ADC_IRQHandler+0x22c>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d002      	beq.n	8002108 <HAL_ADC_IRQHandler+0xc0>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	e000      	b.n	800210a <HAL_ADC_IRQHandler+0xc2>
 8002108:	4b5b      	ldr	r3, [pc, #364]	; (8002278 <HAL_ADC_IRQHandler+0x230>)
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	6812      	ldr	r2, [r2, #0]
 800210e:	4293      	cmp	r3, r2
 8002110:	d008      	beq.n	8002124 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d005      	beq.n	8002124 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	2b05      	cmp	r3, #5
 800211c:	d002      	beq.n	8002124 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	2b09      	cmp	r3, #9
 8002122:	d104      	bne.n	800212e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	623b      	str	r3, [r7, #32]
 800212c:	e00c      	b.n	8002148 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a50      	ldr	r2, [pc, #320]	; (8002274 <HAL_ADC_IRQHandler+0x22c>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d002      	beq.n	800213e <HAL_ADC_IRQHandler+0xf6>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	e000      	b.n	8002140 <HAL_ADC_IRQHandler+0xf8>
 800213e:	4b4e      	ldr	r3, [pc, #312]	; (8002278 <HAL_ADC_IRQHandler+0x230>)
 8002140:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002148:	6a3b      	ldr	r3, [r7, #32]
 800214a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d135      	bne.n	80021be <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0308 	and.w	r3, r3, #8
 800215c:	2b08      	cmp	r3, #8
 800215e:	d12e      	bne.n	80021be <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff fd3c 	bl	8001be2 <LL_ADC_REG_IsConversionOngoing>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d11a      	bne.n	80021a6 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	685a      	ldr	r2, [r3, #4]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f022 020c 	bic.w	r2, r2, #12
 800217e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002184:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002190:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d112      	bne.n	80021be <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800219c:	f043 0201 	orr.w	r2, r3, #1
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	655a      	str	r2, [r3, #84]	; 0x54
 80021a4:	e00b      	b.n	80021be <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021aa:	f043 0210 	orr.w	r2, r3, #16
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b6:	f043 0201 	orr.w	r2, r3, #1
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f7fe ff56 	bl	8001070 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	220c      	movs	r2, #12
 80021ca:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	f003 0320 	and.w	r3, r3, #32
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d004      	beq.n	80021e0 <HAL_ADC_IRQHandler+0x198>
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	f003 0320 	and.w	r3, r3, #32
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d10b      	bne.n	80021f8 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80021e0:	69fb      	ldr	r3, [r7, #28]
 80021e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f000 809f 	beq.w	800232a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	f000 8099 	beq.w	800232a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021fc:	f003 0310 	and.w	r3, r3, #16
 8002200:	2b00      	cmp	r3, #0
 8002202:	d105      	bne.n	8002210 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002208:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff fbdd 	bl	80019d4 <LL_ADC_INJ_IsTriggerSourceSWStart>
 800221a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff fb98 	bl	8001956 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002226:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a11      	ldr	r2, [pc, #68]	; (8002274 <HAL_ADC_IRQHandler+0x22c>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d002      	beq.n	8002238 <HAL_ADC_IRQHandler+0x1f0>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	e000      	b.n	800223a <HAL_ADC_IRQHandler+0x1f2>
 8002238:	4b0f      	ldr	r3, [pc, #60]	; (8002278 <HAL_ADC_IRQHandler+0x230>)
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	6812      	ldr	r2, [r2, #0]
 800223e:	4293      	cmp	r3, r2
 8002240:	d008      	beq.n	8002254 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d005      	beq.n	8002254 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	2b06      	cmp	r3, #6
 800224c:	d002      	beq.n	8002254 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	2b07      	cmp	r3, #7
 8002252:	d104      	bne.n	800225e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	623b      	str	r3, [r7, #32]
 800225c:	e013      	b.n	8002286 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a04      	ldr	r2, [pc, #16]	; (8002274 <HAL_ADC_IRQHandler+0x22c>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d009      	beq.n	800227c <HAL_ADC_IRQHandler+0x234>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	e007      	b.n	800227e <HAL_ADC_IRQHandler+0x236>
 800226e:	bf00      	nop
 8002270:	50040300 	.word	0x50040300
 8002274:	50040100 	.word	0x50040100
 8002278:	50040000 	.word	0x50040000
 800227c:	4b7d      	ldr	r3, [pc, #500]	; (8002474 <HAL_ADC_IRQHandler+0x42c>)
 800227e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d047      	beq.n	800231c <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800228c:	6a3b      	ldr	r3, [r7, #32]
 800228e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d007      	beq.n	80022a6 <HAL_ADC_IRQHandler+0x25e>
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d03f      	beq.n	800231c <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800229c:	6a3b      	ldr	r3, [r7, #32]
 800229e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d13a      	bne.n	800231c <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022b0:	2b40      	cmp	r3, #64	; 0x40
 80022b2:	d133      	bne.n	800231c <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80022b4:	6a3b      	ldr	r3, [r7, #32]
 80022b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d12e      	bne.n	800231c <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff fca0 	bl	8001c08 <LL_ADC_INJ_IsConversionOngoing>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d11a      	bne.n	8002304 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	685a      	ldr	r2, [r3, #4]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80022dc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d112      	bne.n	800231c <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022fa:	f043 0201 	orr.w	r2, r3, #1
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	655a      	str	r2, [r3, #84]	; 0x54
 8002302:	e00b      	b.n	800231c <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002308:	f043 0210 	orr.w	r2, r3, #16
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002314:	f043 0201 	orr.w	r2, r3, #1
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f000 fdd7 	bl	8002ed0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2260      	movs	r2, #96	; 0x60
 8002328:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002330:	2b00      	cmp	r3, #0
 8002332:	d011      	beq.n	8002358 <HAL_ADC_IRQHandler+0x310>
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800233a:	2b00      	cmp	r3, #0
 800233c:	d00c      	beq.n	8002358 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002342:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f8a0 	bl	8002490 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2280      	movs	r2, #128	; 0x80
 8002356:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800235e:	2b00      	cmp	r3, #0
 8002360:	d012      	beq.n	8002388 <HAL_ADC_IRQHandler+0x340>
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002368:	2b00      	cmp	r3, #0
 800236a:	d00d      	beq.n	8002388 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002370:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f000 fdbd 	bl	8002ef8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002386:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800238e:	2b00      	cmp	r3, #0
 8002390:	d012      	beq.n	80023b8 <HAL_ADC_IRQHandler+0x370>
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002398:	2b00      	cmp	r3, #0
 800239a:	d00d      	beq.n	80023b8 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023a0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 fdaf 	bl	8002f0c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023b6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	f003 0310 	and.w	r3, r3, #16
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d036      	beq.n	8002430 <HAL_ADC_IRQHandler+0x3e8>
 80023c2:	69bb      	ldr	r3, [r7, #24]
 80023c4:	f003 0310 	and.w	r3, r3, #16
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d031      	beq.n	8002430 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d102      	bne.n	80023da <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 80023d4:	2301      	movs	r3, #1
 80023d6:	627b      	str	r3, [r7, #36]	; 0x24
 80023d8:	e014      	b.n	8002404 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d008      	beq.n	80023f2 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80023e0:	4825      	ldr	r0, [pc, #148]	; (8002478 <HAL_ADC_IRQHandler+0x430>)
 80023e2:	f7ff fb67 	bl	8001ab4 <LL_ADC_GetMultiDMATransfer>
 80023e6:	4603      	mov	r3, r0
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00b      	beq.n	8002404 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 80023ec:	2301      	movs	r3, #1
 80023ee:	627b      	str	r3, [r7, #36]	; 0x24
 80023f0:	e008      	b.n	8002404 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002400:	2301      	movs	r3, #1
 8002402:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002406:	2b01      	cmp	r3, #1
 8002408:	d10e      	bne.n	8002428 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800240e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800241a:	f043 0202 	orr.w	r2, r3, #2
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 f83e 	bl	80024a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2210      	movs	r2, #16
 800242e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002436:	2b00      	cmp	r3, #0
 8002438:	d018      	beq.n	800246c <HAL_ADC_IRQHandler+0x424>
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002440:	2b00      	cmp	r3, #0
 8002442:	d013      	beq.n	800246c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002448:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002454:	f043 0208 	orr.w	r2, r3, #8
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002464:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 fd3c 	bl	8002ee4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800246c:	bf00      	nop
 800246e:	3728      	adds	r7, #40	; 0x28
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	50040000 	.word	0x50040000
 8002478:	50040300 	.word	0x50040300

0800247c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002484:	bf00      	nop
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80024ac:	bf00      	nop
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b0b6      	sub	sp, #216	; 0xd8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024c2:	2300      	movs	r3, #0
 80024c4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d101      	bne.n	80024da <HAL_ADC_ConfigChannel+0x22>
 80024d6:	2302      	movs	r3, #2
 80024d8:	e3c9      	b.n	8002c6e <HAL_ADC_ConfigChannel+0x7b6>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2201      	movs	r2, #1
 80024de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff fb7b 	bl	8001be2 <LL_ADC_REG_IsConversionOngoing>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f040 83aa 	bne.w	8002c48 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2b05      	cmp	r3, #5
 8002502:	d824      	bhi.n	800254e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	3b02      	subs	r3, #2
 800250a:	2b03      	cmp	r3, #3
 800250c:	d81b      	bhi.n	8002546 <HAL_ADC_ConfigChannel+0x8e>
 800250e:	a201      	add	r2, pc, #4	; (adr r2, 8002514 <HAL_ADC_ConfigChannel+0x5c>)
 8002510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002514:	08002525 	.word	0x08002525
 8002518:	0800252d 	.word	0x0800252d
 800251c:	08002535 	.word	0x08002535
 8002520:	0800253d 	.word	0x0800253d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002524:	230c      	movs	r3, #12
 8002526:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800252a:	e010      	b.n	800254e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800252c:	2312      	movs	r3, #18
 800252e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002532:	e00c      	b.n	800254e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002534:	2318      	movs	r3, #24
 8002536:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800253a:	e008      	b.n	800254e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800253c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002540:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002544:	e003      	b.n	800254e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002546:	2306      	movs	r3, #6
 8002548:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800254c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6818      	ldr	r0, [r3, #0]
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	461a      	mov	r2, r3
 8002558:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800255c:	f7ff fa0e 	bl	800197c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff fb3c 	bl	8001be2 <LL_ADC_REG_IsConversionOngoing>
 800256a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff fb48 	bl	8001c08 <LL_ADC_INJ_IsConversionOngoing>
 8002578:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800257c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002580:	2b00      	cmp	r3, #0
 8002582:	f040 81a4 	bne.w	80028ce <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002586:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800258a:	2b00      	cmp	r3, #0
 800258c:	f040 819f 	bne.w	80028ce <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6818      	ldr	r0, [r3, #0]
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	6819      	ldr	r1, [r3, #0]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	461a      	mov	r2, r3
 800259e:	f7ff fa2c 	bl	80019fa <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	695a      	ldr	r2, [r3, #20]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	08db      	lsrs	r3, r3, #3
 80025ae:	f003 0303 	and.w	r3, r3, #3
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	691b      	ldr	r3, [r3, #16]
 80025c0:	2b04      	cmp	r3, #4
 80025c2:	d00a      	beq.n	80025da <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6818      	ldr	r0, [r3, #0]
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	6919      	ldr	r1, [r3, #16]
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025d4:	f7ff f96a 	bl	80018ac <LL_ADC_SetOffset>
 80025d8:	e179      	b.n	80028ce <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2100      	movs	r1, #0
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff f987 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 80025e6:	4603      	mov	r3, r0
 80025e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10a      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x14e>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2100      	movs	r1, #0
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff f97c 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 80025fc:	4603      	mov	r3, r0
 80025fe:	0e9b      	lsrs	r3, r3, #26
 8002600:	f003 021f 	and.w	r2, r3, #31
 8002604:	e01e      	b.n	8002644 <HAL_ADC_ConfigChannel+0x18c>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2100      	movs	r1, #0
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff f971 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 8002612:	4603      	mov	r3, r0
 8002614:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002618:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800261c:	fa93 f3a3 	rbit	r3, r3
 8002620:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002624:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002628:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800262c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002630:	2b00      	cmp	r3, #0
 8002632:	d101      	bne.n	8002638 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002634:	2320      	movs	r3, #32
 8002636:	e004      	b.n	8002642 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002638:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800263c:	fab3 f383 	clz	r3, r3
 8002640:	b2db      	uxtb	r3, r3
 8002642:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800264c:	2b00      	cmp	r3, #0
 800264e:	d105      	bne.n	800265c <HAL_ADC_ConfigChannel+0x1a4>
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	0e9b      	lsrs	r3, r3, #26
 8002656:	f003 031f 	and.w	r3, r3, #31
 800265a:	e018      	b.n	800268e <HAL_ADC_ConfigChannel+0x1d6>
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002664:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002668:	fa93 f3a3 	rbit	r3, r3
 800266c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8002670:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002674:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8002678:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002680:	2320      	movs	r3, #32
 8002682:	e004      	b.n	800268e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002684:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002688:	fab3 f383 	clz	r3, r3
 800268c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800268e:	429a      	cmp	r2, r3
 8002690:	d106      	bne.n	80026a0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2200      	movs	r2, #0
 8002698:	2100      	movs	r1, #0
 800269a:	4618      	mov	r0, r3
 800269c:	f7ff f940 	bl	8001920 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2101      	movs	r1, #1
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff f924 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 80026ac:	4603      	mov	r3, r0
 80026ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d10a      	bne.n	80026cc <HAL_ADC_ConfigChannel+0x214>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2101      	movs	r1, #1
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff f919 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 80026c2:	4603      	mov	r3, r0
 80026c4:	0e9b      	lsrs	r3, r3, #26
 80026c6:	f003 021f 	and.w	r2, r3, #31
 80026ca:	e01e      	b.n	800270a <HAL_ADC_ConfigChannel+0x252>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2101      	movs	r1, #1
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7ff f90e 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 80026d8:	4603      	mov	r3, r0
 80026da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80026e2:	fa93 f3a3 	rbit	r3, r3
 80026e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80026ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80026ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 80026f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80026fa:	2320      	movs	r3, #32
 80026fc:	e004      	b.n	8002708 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80026fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002702:	fab3 f383 	clz	r3, r3
 8002706:	b2db      	uxtb	r3, r3
 8002708:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002712:	2b00      	cmp	r3, #0
 8002714:	d105      	bne.n	8002722 <HAL_ADC_ConfigChannel+0x26a>
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	0e9b      	lsrs	r3, r3, #26
 800271c:	f003 031f 	and.w	r3, r3, #31
 8002720:	e018      	b.n	8002754 <HAL_ADC_ConfigChannel+0x29c>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800272e:	fa93 f3a3 	rbit	r3, r3
 8002732:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8002736:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800273a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 800273e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002746:	2320      	movs	r3, #32
 8002748:	e004      	b.n	8002754 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800274a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800274e:	fab3 f383 	clz	r3, r3
 8002752:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002754:	429a      	cmp	r2, r3
 8002756:	d106      	bne.n	8002766 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2200      	movs	r2, #0
 800275e:	2101      	movs	r1, #1
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff f8dd 	bl	8001920 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2102      	movs	r1, #2
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff f8c1 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 8002772:	4603      	mov	r3, r0
 8002774:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002778:	2b00      	cmp	r3, #0
 800277a:	d10a      	bne.n	8002792 <HAL_ADC_ConfigChannel+0x2da>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2102      	movs	r1, #2
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff f8b6 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 8002788:	4603      	mov	r3, r0
 800278a:	0e9b      	lsrs	r3, r3, #26
 800278c:	f003 021f 	and.w	r2, r3, #31
 8002790:	e01e      	b.n	80027d0 <HAL_ADC_ConfigChannel+0x318>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2102      	movs	r1, #2
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff f8ab 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 800279e:	4603      	mov	r3, r0
 80027a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80027a8:	fa93 f3a3 	rbit	r3, r3
 80027ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80027b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80027b4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80027b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80027c0:	2320      	movs	r3, #32
 80027c2:	e004      	b.n	80027ce <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80027c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80027c8:	fab3 f383 	clz	r3, r3
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d105      	bne.n	80027e8 <HAL_ADC_ConfigChannel+0x330>
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	0e9b      	lsrs	r3, r3, #26
 80027e2:	f003 031f 	and.w	r3, r3, #31
 80027e6:	e014      	b.n	8002812 <HAL_ADC_ConfigChannel+0x35a>
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80027f0:	fa93 f3a3 	rbit	r3, r3
 80027f4:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80027f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80027f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80027fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002800:	2b00      	cmp	r3, #0
 8002802:	d101      	bne.n	8002808 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002804:	2320      	movs	r3, #32
 8002806:	e004      	b.n	8002812 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002808:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800280c:	fab3 f383 	clz	r3, r3
 8002810:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002812:	429a      	cmp	r2, r3
 8002814:	d106      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2200      	movs	r2, #0
 800281c:	2102      	movs	r1, #2
 800281e:	4618      	mov	r0, r3
 8002820:	f7ff f87e 	bl	8001920 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2103      	movs	r1, #3
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff f862 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 8002830:	4603      	mov	r3, r0
 8002832:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10a      	bne.n	8002850 <HAL_ADC_ConfigChannel+0x398>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2103      	movs	r1, #3
 8002840:	4618      	mov	r0, r3
 8002842:	f7ff f857 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 8002846:	4603      	mov	r3, r0
 8002848:	0e9b      	lsrs	r3, r3, #26
 800284a:	f003 021f 	and.w	r2, r3, #31
 800284e:	e017      	b.n	8002880 <HAL_ADC_ConfigChannel+0x3c8>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2103      	movs	r1, #3
 8002856:	4618      	mov	r0, r3
 8002858:	f7ff f84c 	bl	80018f4 <LL_ADC_GetOffsetChannel>
 800285c:	4603      	mov	r3, r0
 800285e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002860:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002862:	fa93 f3a3 	rbit	r3, r3
 8002866:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002868:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800286a:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 800286c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002872:	2320      	movs	r3, #32
 8002874:	e003      	b.n	800287e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002876:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002878:	fab3 f383 	clz	r3, r3
 800287c:	b2db      	uxtb	r3, r3
 800287e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002888:	2b00      	cmp	r3, #0
 800288a:	d105      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x3e0>
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	0e9b      	lsrs	r3, r3, #26
 8002892:	f003 031f 	and.w	r3, r3, #31
 8002896:	e011      	b.n	80028bc <HAL_ADC_ConfigChannel+0x404>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80028a0:	fa93 f3a3 	rbit	r3, r3
 80028a4:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80028a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80028a8:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80028aa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d101      	bne.n	80028b4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80028b0:	2320      	movs	r3, #32
 80028b2:	e003      	b.n	80028bc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80028b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80028b6:	fab3 f383 	clz	r3, r3
 80028ba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80028bc:	429a      	cmp	r2, r3
 80028be:	d106      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2200      	movs	r2, #0
 80028c6:	2103      	movs	r1, #3
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff f829 	bl	8001920 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff f95e 	bl	8001b94 <LL_ADC_IsEnabled>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	f040 8140 	bne.w	8002b60 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6818      	ldr	r0, [r3, #0]
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	6819      	ldr	r1, [r3, #0]
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	461a      	mov	r2, r3
 80028ee:	f7ff f8af 	bl	8001a50 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	4a8f      	ldr	r2, [pc, #572]	; (8002b34 <HAL_ADC_ConfigChannel+0x67c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	f040 8131 	bne.w	8002b60 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800290a:	2b00      	cmp	r3, #0
 800290c:	d10b      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x46e>
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	0e9b      	lsrs	r3, r3, #26
 8002914:	3301      	adds	r3, #1
 8002916:	f003 031f 	and.w	r3, r3, #31
 800291a:	2b09      	cmp	r3, #9
 800291c:	bf94      	ite	ls
 800291e:	2301      	movls	r3, #1
 8002920:	2300      	movhi	r3, #0
 8002922:	b2db      	uxtb	r3, r3
 8002924:	e019      	b.n	800295a <HAL_ADC_ConfigChannel+0x4a2>
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800292e:	fa93 f3a3 	rbit	r3, r3
 8002932:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002934:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002936:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002938:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800293a:	2b00      	cmp	r3, #0
 800293c:	d101      	bne.n	8002942 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800293e:	2320      	movs	r3, #32
 8002940:	e003      	b.n	800294a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002942:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002944:	fab3 f383 	clz	r3, r3
 8002948:	b2db      	uxtb	r3, r3
 800294a:	3301      	adds	r3, #1
 800294c:	f003 031f 	and.w	r3, r3, #31
 8002950:	2b09      	cmp	r3, #9
 8002952:	bf94      	ite	ls
 8002954:	2301      	movls	r3, #1
 8002956:	2300      	movhi	r3, #0
 8002958:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800295a:	2b00      	cmp	r3, #0
 800295c:	d079      	beq.n	8002a52 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002966:	2b00      	cmp	r3, #0
 8002968:	d107      	bne.n	800297a <HAL_ADC_ConfigChannel+0x4c2>
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	0e9b      	lsrs	r3, r3, #26
 8002970:	3301      	adds	r3, #1
 8002972:	069b      	lsls	r3, r3, #26
 8002974:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002978:	e015      	b.n	80029a6 <HAL_ADC_ConfigChannel+0x4ee>
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002980:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002982:	fa93 f3a3 	rbit	r3, r3
 8002986:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002988:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800298a:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800298c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002992:	2320      	movs	r3, #32
 8002994:	e003      	b.n	800299e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002996:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002998:	fab3 f383 	clz	r3, r3
 800299c:	b2db      	uxtb	r3, r3
 800299e:	3301      	adds	r3, #1
 80029a0:	069b      	lsls	r3, r3, #26
 80029a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d109      	bne.n	80029c6 <HAL_ADC_ConfigChannel+0x50e>
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	0e9b      	lsrs	r3, r3, #26
 80029b8:	3301      	adds	r3, #1
 80029ba:	f003 031f 	and.w	r3, r3, #31
 80029be:	2101      	movs	r1, #1
 80029c0:	fa01 f303 	lsl.w	r3, r1, r3
 80029c4:	e017      	b.n	80029f6 <HAL_ADC_ConfigChannel+0x53e>
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029ce:	fa93 f3a3 	rbit	r3, r3
 80029d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80029d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029d6:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80029d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80029de:	2320      	movs	r3, #32
 80029e0:	e003      	b.n	80029ea <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80029e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029e4:	fab3 f383 	clz	r3, r3
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	3301      	adds	r3, #1
 80029ec:	f003 031f 	and.w	r3, r3, #31
 80029f0:	2101      	movs	r1, #1
 80029f2:	fa01 f303 	lsl.w	r3, r1, r3
 80029f6:	ea42 0103 	orr.w	r1, r2, r3
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10a      	bne.n	8002a1c <HAL_ADC_ConfigChannel+0x564>
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	0e9b      	lsrs	r3, r3, #26
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	f003 021f 	and.w	r2, r3, #31
 8002a12:	4613      	mov	r3, r2
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	4413      	add	r3, r2
 8002a18:	051b      	lsls	r3, r3, #20
 8002a1a:	e018      	b.n	8002a4e <HAL_ADC_ConfigChannel+0x596>
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a24:	fa93 f3a3 	rbit	r3, r3
 8002a28:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a2c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002a2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002a34:	2320      	movs	r3, #32
 8002a36:	e003      	b.n	8002a40 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a3a:	fab3 f383 	clz	r3, r3
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	3301      	adds	r3, #1
 8002a42:	f003 021f 	and.w	r2, r3, #31
 8002a46:	4613      	mov	r3, r2
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	4413      	add	r3, r2
 8002a4c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a4e:	430b      	orrs	r3, r1
 8002a50:	e081      	b.n	8002b56 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d107      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x5b6>
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	0e9b      	lsrs	r3, r3, #26
 8002a64:	3301      	adds	r3, #1
 8002a66:	069b      	lsls	r3, r3, #26
 8002a68:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a6c:	e015      	b.n	8002a9a <HAL_ADC_ConfigChannel+0x5e2>
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a76:	fa93 f3a3 	rbit	r3, r3
 8002a7a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d101      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002a86:	2320      	movs	r3, #32
 8002a88:	e003      	b.n	8002a92 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a8c:	fab3 f383 	clz	r3, r3
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	3301      	adds	r3, #1
 8002a94:	069b      	lsls	r3, r3, #26
 8002a96:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d109      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x602>
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	0e9b      	lsrs	r3, r3, #26
 8002aac:	3301      	adds	r3, #1
 8002aae:	f003 031f 	and.w	r3, r3, #31
 8002ab2:	2101      	movs	r1, #1
 8002ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab8:	e017      	b.n	8002aea <HAL_ADC_ConfigChannel+0x632>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	fa93 f3a3 	rbit	r3, r3
 8002ac6:	61bb      	str	r3, [r7, #24]
  return result;
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002acc:	6a3b      	ldr	r3, [r7, #32]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002ad2:	2320      	movs	r3, #32
 8002ad4:	e003      	b.n	8002ade <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002ad6:	6a3b      	ldr	r3, [r7, #32]
 8002ad8:	fab3 f383 	clz	r3, r3
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	3301      	adds	r3, #1
 8002ae0:	f003 031f 	and.w	r3, r3, #31
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aea:	ea42 0103 	orr.w	r1, r2, r3
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d10d      	bne.n	8002b16 <HAL_ADC_ConfigChannel+0x65e>
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	0e9b      	lsrs	r3, r3, #26
 8002b00:	3301      	adds	r3, #1
 8002b02:	f003 021f 	and.w	r2, r3, #31
 8002b06:	4613      	mov	r3, r2
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	4413      	add	r3, r2
 8002b0c:	3b1e      	subs	r3, #30
 8002b0e:	051b      	lsls	r3, r3, #20
 8002b10:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b14:	e01e      	b.n	8002b54 <HAL_ADC_ConfigChannel+0x69c>
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	fa93 f3a3 	rbit	r3, r3
 8002b22:	60fb      	str	r3, [r7, #12]
  return result;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d104      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002b2e:	2320      	movs	r3, #32
 8002b30:	e006      	b.n	8002b40 <HAL_ADC_ConfigChannel+0x688>
 8002b32:	bf00      	nop
 8002b34:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	fab3 f383 	clz	r3, r3
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	3301      	adds	r3, #1
 8002b42:	f003 021f 	and.w	r2, r3, #31
 8002b46:	4613      	mov	r3, r2
 8002b48:	005b      	lsls	r3, r3, #1
 8002b4a:	4413      	add	r3, r2
 8002b4c:	3b1e      	subs	r3, #30
 8002b4e:	051b      	lsls	r3, r3, #20
 8002b50:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b54:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	f7fe ff4d 	bl	80019fa <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	4b44      	ldr	r3, [pc, #272]	; (8002c78 <HAL_ADC_ConfigChannel+0x7c0>)
 8002b66:	4013      	ands	r3, r2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d07a      	beq.n	8002c62 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b6c:	4843      	ldr	r0, [pc, #268]	; (8002c7c <HAL_ADC_ConfigChannel+0x7c4>)
 8002b6e:	f7fe fe8f 	bl	8001890 <LL_ADC_GetCommonPathInternalCh>
 8002b72:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a41      	ldr	r2, [pc, #260]	; (8002c80 <HAL_ADC_ConfigChannel+0x7c8>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d12c      	bne.n	8002bda <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002b84:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d126      	bne.n	8002bda <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a3c      	ldr	r2, [pc, #240]	; (8002c84 <HAL_ADC_ConfigChannel+0x7cc>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d004      	beq.n	8002ba0 <HAL_ADC_ConfigChannel+0x6e8>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a3b      	ldr	r2, [pc, #236]	; (8002c88 <HAL_ADC_ConfigChannel+0x7d0>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d15d      	bne.n	8002c5c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ba0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ba4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4834      	ldr	r0, [pc, #208]	; (8002c7c <HAL_ADC_ConfigChannel+0x7c4>)
 8002bac:	f7fe fe5d 	bl	800186a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bb0:	4b36      	ldr	r3, [pc, #216]	; (8002c8c <HAL_ADC_ConfigChannel+0x7d4>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	099b      	lsrs	r3, r3, #6
 8002bb6:	4a36      	ldr	r2, [pc, #216]	; (8002c90 <HAL_ADC_ConfigChannel+0x7d8>)
 8002bb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bbc:	099b      	lsrs	r3, r3, #6
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	005b      	lsls	r3, r3, #1
 8002bc4:	4413      	add	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002bca:	e002      	b.n	8002bd2 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1f9      	bne.n	8002bcc <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002bd8:	e040      	b.n	8002c5c <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a2d      	ldr	r2, [pc, #180]	; (8002c94 <HAL_ADC_ConfigChannel+0x7dc>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d118      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002be4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002be8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d112      	bne.n	8002c16 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a23      	ldr	r2, [pc, #140]	; (8002c84 <HAL_ADC_ConfigChannel+0x7cc>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d004      	beq.n	8002c04 <HAL_ADC_ConfigChannel+0x74c>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a22      	ldr	r2, [pc, #136]	; (8002c88 <HAL_ADC_ConfigChannel+0x7d0>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d12d      	bne.n	8002c60 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c04:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c08:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	481b      	ldr	r0, [pc, #108]	; (8002c7c <HAL_ADC_ConfigChannel+0x7c4>)
 8002c10:	f7fe fe2b 	bl	800186a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c14:	e024      	b.n	8002c60 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a1f      	ldr	r2, [pc, #124]	; (8002c98 <HAL_ADC_ConfigChannel+0x7e0>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d120      	bne.n	8002c62 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002c20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d11a      	bne.n	8002c62 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a14      	ldr	r2, [pc, #80]	; (8002c84 <HAL_ADC_ConfigChannel+0x7cc>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d115      	bne.n	8002c62 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002c36:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c3a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c3e:	4619      	mov	r1, r3
 8002c40:	480e      	ldr	r0, [pc, #56]	; (8002c7c <HAL_ADC_ConfigChannel+0x7c4>)
 8002c42:	f7fe fe12 	bl	800186a <LL_ADC_SetCommonPathInternalCh>
 8002c46:	e00c      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c4c:	f043 0220 	orr.w	r2, r3, #32
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002c5a:	e002      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c5c:	bf00      	nop
 8002c5e:	e000      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c60:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002c6a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	37d8      	adds	r7, #216	; 0xd8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	80080000 	.word	0x80080000
 8002c7c:	50040300 	.word	0x50040300
 8002c80:	c7520000 	.word	0xc7520000
 8002c84:	50040000 	.word	0x50040000
 8002c88:	50040200 	.word	0x50040200
 8002c8c:	20000004 	.word	0x20000004
 8002c90:	053e2d63 	.word	0x053e2d63
 8002c94:	cb840000 	.word	0xcb840000
 8002c98:	80000001 	.word	0x80000001

08002c9c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7fe ff71 	bl	8001b94 <LL_ADC_IsEnabled>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d169      	bne.n	8002d8c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689a      	ldr	r2, [r3, #8]
 8002cbe:	4b36      	ldr	r3, [pc, #216]	; (8002d98 <ADC_Enable+0xfc>)
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d00d      	beq.n	8002ce2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cca:	f043 0210 	orr.w	r2, r3, #16
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd6:	f043 0201 	orr.w	r2, r3, #1
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e055      	b.n	8002d8e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7fe ff40 	bl	8001b6c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002cec:	482b      	ldr	r0, [pc, #172]	; (8002d9c <ADC_Enable+0x100>)
 8002cee:	f7fe fdcf 	bl	8001890 <LL_ADC_GetCommonPathInternalCh>
 8002cf2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002cf4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d013      	beq.n	8002d24 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cfc:	4b28      	ldr	r3, [pc, #160]	; (8002da0 <ADC_Enable+0x104>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	099b      	lsrs	r3, r3, #6
 8002d02:	4a28      	ldr	r2, [pc, #160]	; (8002da4 <ADC_Enable+0x108>)
 8002d04:	fba2 2303 	umull	r2, r3, r2, r3
 8002d08:	099b      	lsrs	r3, r3, #6
 8002d0a:	1c5a      	adds	r2, r3, #1
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	4413      	add	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d16:	e002      	b.n	8002d1e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1f9      	bne.n	8002d18 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002d24:	f7fe fd5e 	bl	80017e4 <HAL_GetTick>
 8002d28:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d2a:	e028      	b.n	8002d7e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7fe ff2f 	bl	8001b94 <LL_ADC_IsEnabled>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d104      	bne.n	8002d46 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7fe ff13 	bl	8001b6c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d46:	f7fe fd4d 	bl	80017e4 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	d914      	bls.n	8002d7e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d00d      	beq.n	8002d7e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d66:	f043 0210 	orr.w	r2, r3, #16
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d72:	f043 0201 	orr.w	r2, r3, #1
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e007      	b.n	8002d8e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d1cf      	bne.n	8002d2c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	8000003f 	.word	0x8000003f
 8002d9c:	50040300 	.word	0x50040300
 8002da0:	20000004 	.word	0x20000004
 8002da4:	053e2d63 	.word	0x053e2d63

08002da8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d14b      	bne.n	8002e5a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dc6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0308 	and.w	r3, r3, #8
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d021      	beq.n	8002e20 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7fe fdb8 	bl	8001956 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d032      	beq.n	8002e52 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d12b      	bne.n	8002e52 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dfe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d11f      	bne.n	8002e52 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e16:	f043 0201 	orr.w	r2, r3, #1
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	655a      	str	r2, [r3, #84]	; 0x54
 8002e1e:	e018      	b.n	8002e52 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d111      	bne.n	8002e52 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d105      	bne.n	8002e52 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e4a:	f043 0201 	orr.w	r2, r3, #1
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f7fe f90c 	bl	8001070 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002e58:	e00e      	b.n	8002e78 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e5e:	f003 0310 	and.w	r3, r3, #16
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f7ff fb1c 	bl	80024a4 <HAL_ADC_ErrorCallback>
}
 8002e6c:	e004      	b.n	8002e78 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	4798      	blx	r3
}
 8002e78:	bf00      	nop
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e8c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f7ff faf4 	bl	800247c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e94:	bf00      	nop
 8002e96:	3710      	adds	r7, #16
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eba:	f043 0204 	orr.w	r2, r3, #4
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f7ff faee 	bl	80024a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ec8:	bf00      	nop
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002ed8:	bf00      	nop
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002f28:	bf00      	nop
 8002f2a:	370c      	adds	r7, #12
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr

08002f34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b085      	sub	sp, #20
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f44:	4b0c      	ldr	r3, [pc, #48]	; (8002f78 <__NVIC_SetPriorityGrouping+0x44>)
 8002f46:	68db      	ldr	r3, [r3, #12]
 8002f48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f4a:	68ba      	ldr	r2, [r7, #8]
 8002f4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f50:	4013      	ands	r3, r2
 8002f52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f66:	4a04      	ldr	r2, [pc, #16]	; (8002f78 <__NVIC_SetPriorityGrouping+0x44>)
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	60d3      	str	r3, [r2, #12]
}
 8002f6c:	bf00      	nop
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	e000ed00 	.word	0xe000ed00

08002f7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f80:	4b04      	ldr	r3, [pc, #16]	; (8002f94 <__NVIC_GetPriorityGrouping+0x18>)
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	0a1b      	lsrs	r3, r3, #8
 8002f86:	f003 0307 	and.w	r3, r3, #7
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	e000ed00 	.word	0xe000ed00

08002f98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	db0b      	blt.n	8002fc2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002faa:	79fb      	ldrb	r3, [r7, #7]
 8002fac:	f003 021f 	and.w	r2, r3, #31
 8002fb0:	4907      	ldr	r1, [pc, #28]	; (8002fd0 <__NVIC_EnableIRQ+0x38>)
 8002fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb6:	095b      	lsrs	r3, r3, #5
 8002fb8:	2001      	movs	r0, #1
 8002fba:	fa00 f202 	lsl.w	r2, r0, r2
 8002fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fc2:	bf00      	nop
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	e000e100 	.word	0xe000e100

08002fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	4603      	mov	r3, r0
 8002fdc:	6039      	str	r1, [r7, #0]
 8002fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	db0a      	blt.n	8002ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	b2da      	uxtb	r2, r3
 8002fec:	490c      	ldr	r1, [pc, #48]	; (8003020 <__NVIC_SetPriority+0x4c>)
 8002fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff2:	0112      	lsls	r2, r2, #4
 8002ff4:	b2d2      	uxtb	r2, r2
 8002ff6:	440b      	add	r3, r1
 8002ff8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ffc:	e00a      	b.n	8003014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	b2da      	uxtb	r2, r3
 8003002:	4908      	ldr	r1, [pc, #32]	; (8003024 <__NVIC_SetPriority+0x50>)
 8003004:	79fb      	ldrb	r3, [r7, #7]
 8003006:	f003 030f 	and.w	r3, r3, #15
 800300a:	3b04      	subs	r3, #4
 800300c:	0112      	lsls	r2, r2, #4
 800300e:	b2d2      	uxtb	r2, r2
 8003010:	440b      	add	r3, r1
 8003012:	761a      	strb	r2, [r3, #24]
}
 8003014:	bf00      	nop
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr
 8003020:	e000e100 	.word	0xe000e100
 8003024:	e000ed00 	.word	0xe000ed00

08003028 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003028:	b480      	push	{r7}
 800302a:	b089      	sub	sp, #36	; 0x24
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f1c3 0307 	rsb	r3, r3, #7
 8003042:	2b04      	cmp	r3, #4
 8003044:	bf28      	it	cs
 8003046:	2304      	movcs	r3, #4
 8003048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	3304      	adds	r3, #4
 800304e:	2b06      	cmp	r3, #6
 8003050:	d902      	bls.n	8003058 <NVIC_EncodePriority+0x30>
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	3b03      	subs	r3, #3
 8003056:	e000      	b.n	800305a <NVIC_EncodePriority+0x32>
 8003058:	2300      	movs	r3, #0
 800305a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800305c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	fa02 f303 	lsl.w	r3, r2, r3
 8003066:	43da      	mvns	r2, r3
 8003068:	68bb      	ldr	r3, [r7, #8]
 800306a:	401a      	ands	r2, r3
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003070:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	fa01 f303 	lsl.w	r3, r1, r3
 800307a:	43d9      	mvns	r1, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003080:	4313      	orrs	r3, r2
         );
}
 8003082:	4618      	mov	r0, r3
 8003084:	3724      	adds	r7, #36	; 0x24
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
	...

08003090 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	3b01      	subs	r3, #1
 800309c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030a0:	d301      	bcc.n	80030a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030a2:	2301      	movs	r3, #1
 80030a4:	e00f      	b.n	80030c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030a6:	4a0a      	ldr	r2, [pc, #40]	; (80030d0 <SysTick_Config+0x40>)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3b01      	subs	r3, #1
 80030ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030ae:	210f      	movs	r1, #15
 80030b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030b4:	f7ff ff8e 	bl	8002fd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030b8:	4b05      	ldr	r3, [pc, #20]	; (80030d0 <SysTick_Config+0x40>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030be:	4b04      	ldr	r3, [pc, #16]	; (80030d0 <SysTick_Config+0x40>)
 80030c0:	2207      	movs	r2, #7
 80030c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	e000e010 	.word	0xe000e010

080030d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7ff ff29 	bl	8002f34 <__NVIC_SetPriorityGrouping>
}
 80030e2:	bf00      	nop
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b086      	sub	sp, #24
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	4603      	mov	r3, r0
 80030f2:	60b9      	str	r1, [r7, #8]
 80030f4:	607a      	str	r2, [r7, #4]
 80030f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030f8:	2300      	movs	r3, #0
 80030fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030fc:	f7ff ff3e 	bl	8002f7c <__NVIC_GetPriorityGrouping>
 8003100:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	68b9      	ldr	r1, [r7, #8]
 8003106:	6978      	ldr	r0, [r7, #20]
 8003108:	f7ff ff8e 	bl	8003028 <NVIC_EncodePriority>
 800310c:	4602      	mov	r2, r0
 800310e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003112:	4611      	mov	r1, r2
 8003114:	4618      	mov	r0, r3
 8003116:	f7ff ff5d 	bl	8002fd4 <__NVIC_SetPriority>
}
 800311a:	bf00      	nop
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}

08003122 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003122:	b580      	push	{r7, lr}
 8003124:	b082      	sub	sp, #8
 8003126:	af00      	add	r7, sp, #0
 8003128:	4603      	mov	r3, r0
 800312a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800312c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff ff31 	bl	8002f98 <__NVIC_EnableIRQ>
}
 8003136:	bf00      	nop
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b082      	sub	sp, #8
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f7ff ffa2 	bl	8003090 <SysTick_Config>
 800314c:	4603      	mov	r3, r0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	b082      	sub	sp, #8
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e014      	b.n	8003192 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	791b      	ldrb	r3, [r3, #4]
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d105      	bne.n	800317e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f7fe f851 	bl	8001220 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2202      	movs	r2, #2
 8003182:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
	...

0800319c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	60f8      	str	r0, [r7, #12]
 80031a4:	60b9      	str	r1, [r7, #8]
 80031a6:	607a      	str	r2, [r7, #4]
 80031a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 80031aa:	2300      	movs	r3, #0
 80031ac:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	795b      	ldrb	r3, [r3, #5]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d101      	bne.n	80031ba <HAL_DAC_Start_DMA+0x1e>
 80031b6:	2302      	movs	r3, #2
 80031b8:	e0ab      	b.n	8003312 <HAL_DAC_Start_DMA+0x176>
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2201      	movs	r2, #1
 80031be:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2202      	movs	r2, #2
 80031c4:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d12f      	bne.n	800322c <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	4a52      	ldr	r2, [pc, #328]	; (800331c <HAL_DAC_Start_DMA+0x180>)
 80031d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	4a51      	ldr	r2, [pc, #324]	; (8003320 <HAL_DAC_Start_DMA+0x184>)
 80031da:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	4a50      	ldr	r2, [pc, #320]	; (8003324 <HAL_DAC_Start_DMA+0x188>)
 80031e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80031f2:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80031f4:	6a3b      	ldr	r3, [r7, #32]
 80031f6:	2b08      	cmp	r3, #8
 80031f8:	d013      	beq.n	8003222 <HAL_DAC_Start_DMA+0x86>
 80031fa:	6a3b      	ldr	r3, [r7, #32]
 80031fc:	2b08      	cmp	r3, #8
 80031fe:	d845      	bhi.n	800328c <HAL_DAC_Start_DMA+0xf0>
 8003200:	6a3b      	ldr	r3, [r7, #32]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_DAC_Start_DMA+0x72>
 8003206:	6a3b      	ldr	r3, [r7, #32]
 8003208:	2b04      	cmp	r3, #4
 800320a:	d005      	beq.n	8003218 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800320c:	e03e      	b.n	800328c <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	3308      	adds	r3, #8
 8003214:	613b      	str	r3, [r7, #16]
        break;
 8003216:	e03c      	b.n	8003292 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	330c      	adds	r3, #12
 800321e:	613b      	str	r3, [r7, #16]
        break;
 8003220:	e037      	b.n	8003292 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	3310      	adds	r3, #16
 8003228:	613b      	str	r3, [r7, #16]
        break;
 800322a:	e032      	b.n	8003292 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	4a3d      	ldr	r2, [pc, #244]	; (8003328 <HAL_DAC_Start_DMA+0x18c>)
 8003232:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	4a3c      	ldr	r2, [pc, #240]	; (800332c <HAL_DAC_Start_DMA+0x190>)
 800323a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	4a3b      	ldr	r2, [pc, #236]	; (8003330 <HAL_DAC_Start_DMA+0x194>)
 8003242:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003252:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003254:	6a3b      	ldr	r3, [r7, #32]
 8003256:	2b08      	cmp	r3, #8
 8003258:	d013      	beq.n	8003282 <HAL_DAC_Start_DMA+0xe6>
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	2b08      	cmp	r3, #8
 800325e:	d817      	bhi.n	8003290 <HAL_DAC_Start_DMA+0xf4>
 8003260:	6a3b      	ldr	r3, [r7, #32]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_DAC_Start_DMA+0xd2>
 8003266:	6a3b      	ldr	r3, [r7, #32]
 8003268:	2b04      	cmp	r3, #4
 800326a:	d005      	beq.n	8003278 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800326c:	e010      	b.n	8003290 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	3314      	adds	r3, #20
 8003274:	613b      	str	r3, [r7, #16]
        break;
 8003276:	e00c      	b.n	8003292 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	3318      	adds	r3, #24
 800327e:	613b      	str	r3, [r7, #16]
        break;
 8003280:	e007      	b.n	8003292 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	331c      	adds	r3, #28
 8003288:	613b      	str	r3, [r7, #16]
        break;
 800328a:	e002      	b.n	8003292 <HAL_DAC_Start_DMA+0xf6>
        break;
 800328c:	bf00      	nop
 800328e:	e000      	b.n	8003292 <HAL_DAC_Start_DMA+0xf6>
        break;
 8003290:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d111      	bne.n	80032bc <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80032a6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6898      	ldr	r0, [r3, #8]
 80032ac:	6879      	ldr	r1, [r7, #4]
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	693a      	ldr	r2, [r7, #16]
 80032b2:	f000 fb6f 	bl	8003994 <HAL_DMA_Start_IT>
 80032b6:	4603      	mov	r3, r0
 80032b8:	75fb      	strb	r3, [r7, #23]
 80032ba:	e010      	b.n	80032de <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80032ca:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	68d8      	ldr	r0, [r3, #12]
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	693a      	ldr	r2, [r7, #16]
 80032d6:	f000 fb5d 	bl	8003994 <HAL_DMA_Start_IT>
 80032da:	4603      	mov	r3, r0
 80032dc:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2200      	movs	r2, #0
 80032e2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80032e4:	7dfb      	ldrb	r3, [r7, #23]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d10c      	bne.n	8003304 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6819      	ldr	r1, [r3, #0]
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	f003 0310 	and.w	r3, r3, #16
 80032f6:	2201      	movs	r2, #1
 80032f8:	409a      	lsls	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	430a      	orrs	r2, r1
 8003300:	601a      	str	r2, [r3, #0]
 8003302:	e005      	b.n	8003310 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	691b      	ldr	r3, [r3, #16]
 8003308:	f043 0204 	orr.w	r2, r3, #4
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003310:	7dfb      	ldrb	r3, [r7, #23]
}
 8003312:	4618      	mov	r0, r3
 8003314:	3718      	adds	r7, #24
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	080036fd 	.word	0x080036fd
 8003320:	0800371f 	.word	0x0800371f
 8003324:	0800373b 	.word	0x0800373b
 8003328:	080037b9 	.word	0x080037b9
 800332c:	080037db 	.word	0x080037db
 8003330:	080037f7 	.word	0x080037f7

08003334 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6819      	ldr	r1, [r3, #0]
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	f003 0310 	and.w	r3, r3, #16
 800334a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	43da      	mvns	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	400a      	ands	r2, r1
 800335a:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6819      	ldr	r1, [r3, #0]
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	f003 0310 	and.w	r3, r3, #16
 8003368:	2201      	movs	r2, #1
 800336a:	fa02 f303 	lsl.w	r3, r2, r3
 800336e:	43da      	mvns	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	400a      	ands	r2, r1
 8003376:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10d      	bne.n	800339a <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	4618      	mov	r0, r3
 8003384:	f000 fb66 	bl	8003a54 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	e00c      	b.n	80033b4 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	4618      	mov	r0, r3
 80033a0:	f000 fb58 	bl	8003a54 <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80033b2:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b082      	sub	sp, #8
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033d4:	d120      	bne.n	8003418 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033e4:	d118      	bne.n	8003418 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2204      	movs	r2, #4
 80033ea:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	f043 0201 	orr.w	r2, r3, #1
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003400:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003410:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f000 f841 	bl	800349a <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003422:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003426:	d120      	bne.n	800346a <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800342e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003432:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003436:	d118      	bne.n	800346a <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2204      	movs	r2, #4
 800343c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	f043 0202 	orr.w	r2, r3, #2
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003452:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003462:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f000 f99d 	bl	80037a4 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 800346a:	bf00      	nop
 800346c:	3708      	adds	r7, #8
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003472:	b480      	push	{r7}
 8003474:	b083      	sub	sp, #12
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 800347a:	bf00      	nop
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr

08003486 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003486:	b480      	push	{r7}
 8003488:	b083      	sub	sp, #12
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800348e:	bf00      	nop
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80034a2:	bf00      	nop
 80034a4:	370c      	adds	r7, #12
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr

080034ae <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b088      	sub	sp, #32
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	60f8      	str	r0, [r7, #12]
 80034b6:	60b9      	str	r1, [r7, #8]
 80034b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	795b      	ldrb	r3, [r3, #5]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d101      	bne.n	80034ca <HAL_DAC_ConfigChannel+0x1c>
 80034c6:	2302      	movs	r3, #2
 80034c8:	e114      	b.n	80036f4 <HAL_DAC_ConfigChannel+0x246>
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2201      	movs	r2, #1
 80034ce:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2202      	movs	r2, #2
 80034d4:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2b04      	cmp	r3, #4
 80034dc:	f040 8081 	bne.w	80035e2 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80034e0:	f7fe f980 	bl	80017e4 <HAL_GetTick>
 80034e4:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d140      	bne.n	800356e <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80034ec:	e018      	b.n	8003520 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80034ee:	f7fe f979 	bl	80017e4 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d911      	bls.n	8003520 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003502:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00a      	beq.n	8003520 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	f043 0208 	orr.w	r2, r3, #8
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2203      	movs	r2, #3
 800351a:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e0e9      	b.n	80036f4 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003526:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d1df      	bne.n	80034ee <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 800352e:	2001      	movs	r0, #1
 8003530:	f7fe f964 	bl	80017fc <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	68ba      	ldr	r2, [r7, #8]
 800353a:	6992      	ldr	r2, [r2, #24]
 800353c:	641a      	str	r2, [r3, #64]	; 0x40
 800353e:	e023      	b.n	8003588 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003540:	f7fe f950 	bl	80017e4 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b01      	cmp	r3, #1
 800354c:	d90f      	bls.n	800356e <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003554:	2b00      	cmp	r3, #0
 8003556:	da0a      	bge.n	800356e <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	f043 0208 	orr.w	r2, r3, #8
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2203      	movs	r2, #3
 8003568:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e0c2      	b.n	80036f4 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003574:	2b00      	cmp	r3, #0
 8003576:	dbe3      	blt.n	8003540 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8003578:	2001      	movs	r0, #1
 800357a:	f7fe f93f 	bl	80017fc <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	6992      	ldr	r2, [r2, #24]
 8003586:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f003 0310 	and.w	r3, r3, #16
 8003594:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003598:	fa01 f303 	lsl.w	r3, r1, r3
 800359c:	43db      	mvns	r3, r3
 800359e:	ea02 0103 	and.w	r1, r2, r3
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	69da      	ldr	r2, [r3, #28]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f003 0310 	and.w	r3, r3, #16
 80035ac:	409a      	lsls	r2, r3
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f003 0310 	and.w	r3, r3, #16
 80035c2:	21ff      	movs	r1, #255	; 0xff
 80035c4:	fa01 f303 	lsl.w	r3, r1, r3
 80035c8:	43db      	mvns	r3, r3
 80035ca:	ea02 0103 	and.w	r1, r2, r3
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	6a1a      	ldr	r2, [r3, #32]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f003 0310 	and.w	r3, r3, #16
 80035d8:	409a      	lsls	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	430a      	orrs	r2, r1
 80035e0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d11d      	bne.n	8003626 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f0:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f003 0310 	and.w	r3, r3, #16
 80035f8:	221f      	movs	r2, #31
 80035fa:	fa02 f303 	lsl.w	r3, r2, r3
 80035fe:	43db      	mvns	r3, r3
 8003600:	69ba      	ldr	r2, [r7, #24]
 8003602:	4013      	ands	r3, r2
 8003604:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f003 0310 	and.w	r3, r3, #16
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	fa02 f303 	lsl.w	r3, r2, r3
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	4313      	orrs	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800362c:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	f003 0310 	and.w	r3, r3, #16
 8003634:	2207      	movs	r2, #7
 8003636:	fa02 f303 	lsl.w	r3, r2, r3
 800363a:	43db      	mvns	r3, r3
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	4013      	ands	r3, r2
 8003640:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	431a      	orrs	r2, r3
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	4313      	orrs	r3, r2
 8003652:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	f003 0310 	and.w	r3, r3, #16
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6819      	ldr	r1, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f003 0310 	and.w	r3, r3, #16
 800367a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800367e:	fa02 f303 	lsl.w	r3, r2, r3
 8003682:	43da      	mvns	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	400a      	ands	r2, r1
 800368a:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f003 0310 	and.w	r3, r3, #16
 800369a:	f640 72fc 	movw	r2, #4092	; 0xffc
 800369e:	fa02 f303 	lsl.w	r3, r2, r3
 80036a2:	43db      	mvns	r3, r3
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	4013      	ands	r3, r2
 80036a8:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f003 0310 	and.w	r3, r3, #16
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	fa02 f303 	lsl.w	r3, r2, r3
 80036bc:	69ba      	ldr	r2, [r7, #24]
 80036be:	4313      	orrs	r3, r2
 80036c0:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	6819      	ldr	r1, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f003 0310 	and.w	r3, r3, #16
 80036d6:	22c0      	movs	r2, #192	; 0xc0
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	43da      	mvns	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	400a      	ands	r2, r1
 80036e4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2201      	movs	r2, #1
 80036ea:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2200      	movs	r2, #0
 80036f0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3720      	adds	r7, #32
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b084      	sub	sp, #16
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003708:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f7fd fc1c 	bl	8000f48 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2201      	movs	r2, #1
 8003714:	711a      	strb	r2, [r3, #4]
}
 8003716:	bf00      	nop
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b084      	sub	sp, #16
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f7ff fea0 	bl	8003472 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003732:	bf00      	nop
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b084      	sub	sp, #16
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003746:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	691b      	ldr	r3, [r3, #16]
 800374c:	f043 0204 	orr.w	r2, r3, #4
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f7ff fe96 	bl	8003486 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2201      	movs	r2, #1
 800375e:	711a      	strb	r2, [r3, #4]
}
 8003760:	bf00      	nop
 8003762:	3710      	adds	r7, #16
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003768:	b480      	push	{r7}
 800376a:	b083      	sub	sp, #12
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003770:	bf00      	nop
 8003772:	370c      	adds	r7, #12
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80037c6:	68f8      	ldr	r0, [r7, #12]
 80037c8:	f7ff ffce 	bl	8003768 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2201      	movs	r2, #1
 80037d0:	711a      	strb	r2, [r3, #4]
}
 80037d2:	bf00      	nop
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b084      	sub	sp, #16
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f7ff ffc7 	bl	800377c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80037ee:	bf00      	nop
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b084      	sub	sp, #16
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003802:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	f043 0204 	orr.w	r2, r3, #4
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003810:	68f8      	ldr	r0, [r7, #12]
 8003812:	f7ff ffbd 	bl	8003790 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2201      	movs	r2, #1
 800381a:	711a      	strb	r2, [r3, #4]
}
 800381c:	bf00      	nop
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}

08003824 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e098      	b.n	8003968 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	461a      	mov	r2, r3
 800383c:	4b4d      	ldr	r3, [pc, #308]	; (8003974 <HAL_DMA_Init+0x150>)
 800383e:	429a      	cmp	r2, r3
 8003840:	d80f      	bhi.n	8003862 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	461a      	mov	r2, r3
 8003848:	4b4b      	ldr	r3, [pc, #300]	; (8003978 <HAL_DMA_Init+0x154>)
 800384a:	4413      	add	r3, r2
 800384c:	4a4b      	ldr	r2, [pc, #300]	; (800397c <HAL_DMA_Init+0x158>)
 800384e:	fba2 2303 	umull	r2, r3, r2, r3
 8003852:	091b      	lsrs	r3, r3, #4
 8003854:	009a      	lsls	r2, r3, #2
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a48      	ldr	r2, [pc, #288]	; (8003980 <HAL_DMA_Init+0x15c>)
 800385e:	641a      	str	r2, [r3, #64]	; 0x40
 8003860:	e00e      	b.n	8003880 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	461a      	mov	r2, r3
 8003868:	4b46      	ldr	r3, [pc, #280]	; (8003984 <HAL_DMA_Init+0x160>)
 800386a:	4413      	add	r3, r2
 800386c:	4a43      	ldr	r2, [pc, #268]	; (800397c <HAL_DMA_Init+0x158>)
 800386e:	fba2 2303 	umull	r2, r3, r2, r3
 8003872:	091b      	lsrs	r3, r3, #4
 8003874:	009a      	lsls	r2, r3, #2
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a42      	ldr	r2, [pc, #264]	; (8003988 <HAL_DMA_Init+0x164>)
 800387e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2202      	movs	r2, #2
 8003884:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800389a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80038a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038da:	d039      	beq.n	8003950 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e0:	4a27      	ldr	r2, [pc, #156]	; (8003980 <HAL_DMA_Init+0x15c>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d11a      	bne.n	800391c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80038e6:	4b29      	ldr	r3, [pc, #164]	; (800398c <HAL_DMA_Init+0x168>)
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ee:	f003 031c 	and.w	r3, r3, #28
 80038f2:	210f      	movs	r1, #15
 80038f4:	fa01 f303 	lsl.w	r3, r1, r3
 80038f8:	43db      	mvns	r3, r3
 80038fa:	4924      	ldr	r1, [pc, #144]	; (800398c <HAL_DMA_Init+0x168>)
 80038fc:	4013      	ands	r3, r2
 80038fe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003900:	4b22      	ldr	r3, [pc, #136]	; (800398c <HAL_DMA_Init+0x168>)
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6859      	ldr	r1, [r3, #4]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390c:	f003 031c 	and.w	r3, r3, #28
 8003910:	fa01 f303 	lsl.w	r3, r1, r3
 8003914:	491d      	ldr	r1, [pc, #116]	; (800398c <HAL_DMA_Init+0x168>)
 8003916:	4313      	orrs	r3, r2
 8003918:	600b      	str	r3, [r1, #0]
 800391a:	e019      	b.n	8003950 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800391c:	4b1c      	ldr	r3, [pc, #112]	; (8003990 <HAL_DMA_Init+0x16c>)
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003924:	f003 031c 	and.w	r3, r3, #28
 8003928:	210f      	movs	r1, #15
 800392a:	fa01 f303 	lsl.w	r3, r1, r3
 800392e:	43db      	mvns	r3, r3
 8003930:	4917      	ldr	r1, [pc, #92]	; (8003990 <HAL_DMA_Init+0x16c>)
 8003932:	4013      	ands	r3, r2
 8003934:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003936:	4b16      	ldr	r3, [pc, #88]	; (8003990 <HAL_DMA_Init+0x16c>)
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6859      	ldr	r1, [r3, #4]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003942:	f003 031c 	and.w	r3, r3, #28
 8003946:	fa01 f303 	lsl.w	r3, r1, r3
 800394a:	4911      	ldr	r1, [pc, #68]	; (8003990 <HAL_DMA_Init+0x16c>)
 800394c:	4313      	orrs	r3, r2
 800394e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3714      	adds	r7, #20
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr
 8003974:	40020407 	.word	0x40020407
 8003978:	bffdfff8 	.word	0xbffdfff8
 800397c:	cccccccd 	.word	0xcccccccd
 8003980:	40020000 	.word	0x40020000
 8003984:	bffdfbf8 	.word	0xbffdfbf8
 8003988:	40020400 	.word	0x40020400
 800398c:	400200a8 	.word	0x400200a8
 8003990:	400204a8 	.word	0x400204a8

08003994 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	60b9      	str	r1, [r7, #8]
 800399e:	607a      	str	r2, [r7, #4]
 80039a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039a2:	2300      	movs	r3, #0
 80039a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d101      	bne.n	80039b4 <HAL_DMA_Start_IT+0x20>
 80039b0:	2302      	movs	r3, #2
 80039b2:	e04b      	b.n	8003a4c <HAL_DMA_Start_IT+0xb8>
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d13a      	bne.n	8003a3e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2202      	movs	r2, #2
 80039cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0201 	bic.w	r2, r2, #1
 80039e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	68b9      	ldr	r1, [r7, #8]
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f000 f91e 	bl	8003c2e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d008      	beq.n	8003a0c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f042 020e 	orr.w	r2, r2, #14
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	e00f      	b.n	8003a2c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f022 0204 	bic.w	r2, r2, #4
 8003a1a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f042 020a 	orr.w	r2, r2, #10
 8003a2a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f042 0201 	orr.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]
 8003a3c:	e005      	b.n	8003a4a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a46:	2302      	movs	r3, #2
 8003a48:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003a4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3718      	adds	r7, #24
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bd80      	pop	{r7, pc}

08003a54 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b085      	sub	sp, #20
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d008      	beq.n	8003a7e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2204      	movs	r2, #4
 8003a70:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e022      	b.n	8003ac4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f022 020e 	bic.w	r2, r2, #14
 8003a8c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 0201 	bic.w	r2, r2, #1
 8003a9c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa2:	f003 021c 	and.w	r2, r3, #28
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aaa:	2101      	movs	r1, #1
 8003aac:	fa01 f202 	lsl.w	r2, r1, r2
 8003ab0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003ac2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3714      	adds	r7, #20
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aec:	f003 031c 	and.w	r3, r3, #28
 8003af0:	2204      	movs	r2, #4
 8003af2:	409a      	lsls	r2, r3
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	4013      	ands	r3, r2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d026      	beq.n	8003b4a <HAL_DMA_IRQHandler+0x7a>
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	f003 0304 	and.w	r3, r3, #4
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d021      	beq.n	8003b4a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0320 	and.w	r3, r3, #32
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d107      	bne.n	8003b24 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f022 0204 	bic.w	r2, r2, #4
 8003b22:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b28:	f003 021c 	and.w	r2, r3, #28
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b30:	2104      	movs	r1, #4
 8003b32:	fa01 f202 	lsl.w	r2, r1, r2
 8003b36:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d071      	beq.n	8003c24 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003b48:	e06c      	b.n	8003c24 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b4e:	f003 031c 	and.w	r3, r3, #28
 8003b52:	2202      	movs	r2, #2
 8003b54:	409a      	lsls	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d02e      	beq.n	8003bbc <HAL_DMA_IRQHandler+0xec>
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	f003 0302 	and.w	r3, r3, #2
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d029      	beq.n	8003bbc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0320 	and.w	r3, r3, #32
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10b      	bne.n	8003b8e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 020a 	bic.w	r2, r2, #10
 8003b84:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b92:	f003 021c 	and.w	r2, r3, #28
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b9a:	2102      	movs	r1, #2
 8003b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d038      	beq.n	8003c24 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003bba:	e033      	b.n	8003c24 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc0:	f003 031c 	and.w	r3, r3, #28
 8003bc4:	2208      	movs	r2, #8
 8003bc6:	409a      	lsls	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d02a      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x156>
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	f003 0308 	and.w	r3, r3, #8
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d025      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f022 020e 	bic.w	r2, r2, #14
 8003be8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bee:	f003 021c 	and.w	r2, r3, #28
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	2101      	movs	r1, #1
 8003bf8:	fa01 f202 	lsl.w	r2, r1, r2
 8003bfc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d004      	beq.n	8003c26 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c20:	6878      	ldr	r0, [r7, #4]
 8003c22:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003c24:	bf00      	nop
 8003c26:	bf00      	nop
}
 8003c28:	3710      	adds	r7, #16
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}

08003c2e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c2e:	b480      	push	{r7}
 8003c30:	b085      	sub	sp, #20
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	60f8      	str	r0, [r7, #12]
 8003c36:	60b9      	str	r1, [r7, #8]
 8003c38:	607a      	str	r2, [r7, #4]
 8003c3a:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c40:	f003 021c 	and.w	r2, r3, #28
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	2101      	movs	r1, #1
 8003c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8003c4e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	683a      	ldr	r2, [r7, #0]
 8003c56:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	2b10      	cmp	r3, #16
 8003c5e:	d108      	bne.n	8003c72 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	68ba      	ldr	r2, [r7, #8]
 8003c6e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c70:	e007      	b.n	8003c82 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68ba      	ldr	r2, [r7, #8]
 8003c78:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	60da      	str	r2, [r3, #12]
}
 8003c82:	bf00      	nop
 8003c84:	3714      	adds	r7, #20
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
	...

08003c90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b087      	sub	sp, #28
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c9e:	e17f      	b.n	8003fa0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	2101      	movs	r1, #1
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cac:	4013      	ands	r3, r2
 8003cae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f000 8171 	beq.w	8003f9a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f003 0303 	and.w	r3, r3, #3
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d005      	beq.n	8003cd0 <HAL_GPIO_Init+0x40>
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f003 0303 	and.w	r3, r3, #3
 8003ccc:	2b02      	cmp	r3, #2
 8003cce:	d130      	bne.n	8003d32 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	005b      	lsls	r3, r3, #1
 8003cda:	2203      	movs	r2, #3
 8003cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce0:	43db      	mvns	r3, r3
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	68da      	ldr	r2, [r3, #12]
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	693a      	ldr	r2, [r7, #16]
 8003cfe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d06:	2201      	movs	r2, #1
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0e:	43db      	mvns	r3, r3
 8003d10:	693a      	ldr	r2, [r7, #16]
 8003d12:	4013      	ands	r3, r2
 8003d14:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	091b      	lsrs	r3, r3, #4
 8003d1c:	f003 0201 	and.w	r2, r3, #1
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	fa02 f303 	lsl.w	r3, r2, r3
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	693a      	ldr	r2, [r7, #16]
 8003d30:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	f003 0303 	and.w	r3, r3, #3
 8003d3a:	2b03      	cmp	r3, #3
 8003d3c:	d118      	bne.n	8003d70 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d42:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003d44:	2201      	movs	r2, #1
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4c:	43db      	mvns	r3, r3
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	4013      	ands	r3, r2
 8003d52:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	08db      	lsrs	r3, r3, #3
 8003d5a:	f003 0201 	and.w	r2, r3, #1
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	693a      	ldr	r2, [r7, #16]
 8003d6e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f003 0303 	and.w	r3, r3, #3
 8003d78:	2b03      	cmp	r3, #3
 8003d7a:	d017      	beq.n	8003dac <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	005b      	lsls	r3, r3, #1
 8003d86:	2203      	movs	r2, #3
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	43db      	mvns	r3, r3
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	4013      	ands	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f003 0303 	and.w	r3, r3, #3
 8003db4:	2b02      	cmp	r3, #2
 8003db6:	d123      	bne.n	8003e00 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	08da      	lsrs	r2, r3, #3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	3208      	adds	r2, #8
 8003dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	f003 0307 	and.w	r3, r3, #7
 8003dcc:	009b      	lsls	r3, r3, #2
 8003dce:	220f      	movs	r2, #15
 8003dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd4:	43db      	mvns	r3, r3
 8003dd6:	693a      	ldr	r2, [r7, #16]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	691a      	ldr	r2, [r3, #16]
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dec:	693a      	ldr	r2, [r7, #16]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	08da      	lsrs	r2, r3, #3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	3208      	adds	r2, #8
 8003dfa:	6939      	ldr	r1, [r7, #16]
 8003dfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	2203      	movs	r2, #3
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	43db      	mvns	r3, r3
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	4013      	ands	r3, r2
 8003e16:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f003 0203 	and.w	r2, r3, #3
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	005b      	lsls	r3, r3, #1
 8003e24:	fa02 f303 	lsl.w	r3, r2, r3
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f000 80ac 	beq.w	8003f9a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e42:	4b5f      	ldr	r3, [pc, #380]	; (8003fc0 <HAL_GPIO_Init+0x330>)
 8003e44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e46:	4a5e      	ldr	r2, [pc, #376]	; (8003fc0 <HAL_GPIO_Init+0x330>)
 8003e48:	f043 0301 	orr.w	r3, r3, #1
 8003e4c:	6613      	str	r3, [r2, #96]	; 0x60
 8003e4e:	4b5c      	ldr	r3, [pc, #368]	; (8003fc0 <HAL_GPIO_Init+0x330>)
 8003e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	60bb      	str	r3, [r7, #8]
 8003e58:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e5a:	4a5a      	ldr	r2, [pc, #360]	; (8003fc4 <HAL_GPIO_Init+0x334>)
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	089b      	lsrs	r3, r3, #2
 8003e60:	3302      	adds	r3, #2
 8003e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e66:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	f003 0303 	and.w	r3, r3, #3
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	220f      	movs	r2, #15
 8003e72:	fa02 f303 	lsl.w	r3, r2, r3
 8003e76:	43db      	mvns	r3, r3
 8003e78:	693a      	ldr	r2, [r7, #16]
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003e84:	d025      	beq.n	8003ed2 <HAL_GPIO_Init+0x242>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a4f      	ldr	r2, [pc, #316]	; (8003fc8 <HAL_GPIO_Init+0x338>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d01f      	beq.n	8003ece <HAL_GPIO_Init+0x23e>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	4a4e      	ldr	r2, [pc, #312]	; (8003fcc <HAL_GPIO_Init+0x33c>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d019      	beq.n	8003eca <HAL_GPIO_Init+0x23a>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a4d      	ldr	r2, [pc, #308]	; (8003fd0 <HAL_GPIO_Init+0x340>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d013      	beq.n	8003ec6 <HAL_GPIO_Init+0x236>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a4c      	ldr	r2, [pc, #304]	; (8003fd4 <HAL_GPIO_Init+0x344>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d00d      	beq.n	8003ec2 <HAL_GPIO_Init+0x232>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a4b      	ldr	r2, [pc, #300]	; (8003fd8 <HAL_GPIO_Init+0x348>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d007      	beq.n	8003ebe <HAL_GPIO_Init+0x22e>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a4a      	ldr	r2, [pc, #296]	; (8003fdc <HAL_GPIO_Init+0x34c>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d101      	bne.n	8003eba <HAL_GPIO_Init+0x22a>
 8003eb6:	2306      	movs	r3, #6
 8003eb8:	e00c      	b.n	8003ed4 <HAL_GPIO_Init+0x244>
 8003eba:	2307      	movs	r3, #7
 8003ebc:	e00a      	b.n	8003ed4 <HAL_GPIO_Init+0x244>
 8003ebe:	2305      	movs	r3, #5
 8003ec0:	e008      	b.n	8003ed4 <HAL_GPIO_Init+0x244>
 8003ec2:	2304      	movs	r3, #4
 8003ec4:	e006      	b.n	8003ed4 <HAL_GPIO_Init+0x244>
 8003ec6:	2303      	movs	r3, #3
 8003ec8:	e004      	b.n	8003ed4 <HAL_GPIO_Init+0x244>
 8003eca:	2302      	movs	r3, #2
 8003ecc:	e002      	b.n	8003ed4 <HAL_GPIO_Init+0x244>
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e000      	b.n	8003ed4 <HAL_GPIO_Init+0x244>
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	697a      	ldr	r2, [r7, #20]
 8003ed6:	f002 0203 	and.w	r2, r2, #3
 8003eda:	0092      	lsls	r2, r2, #2
 8003edc:	4093      	lsls	r3, r2
 8003ede:	693a      	ldr	r2, [r7, #16]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ee4:	4937      	ldr	r1, [pc, #220]	; (8003fc4 <HAL_GPIO_Init+0x334>)
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	089b      	lsrs	r3, r3, #2
 8003eea:	3302      	adds	r3, #2
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ef2:	4b3b      	ldr	r3, [pc, #236]	; (8003fe0 <HAL_GPIO_Init+0x350>)
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	43db      	mvns	r3, r3
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	4013      	ands	r3, r2
 8003f00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d003      	beq.n	8003f16 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003f0e:	693a      	ldr	r2, [r7, #16]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f16:	4a32      	ldr	r2, [pc, #200]	; (8003fe0 <HAL_GPIO_Init+0x350>)
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003f1c:	4b30      	ldr	r3, [pc, #192]	; (8003fe0 <HAL_GPIO_Init+0x350>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	43db      	mvns	r3, r3
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	4013      	ands	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d003      	beq.n	8003f40 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f40:	4a27      	ldr	r2, [pc, #156]	; (8003fe0 <HAL_GPIO_Init+0x350>)
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003f46:	4b26      	ldr	r3, [pc, #152]	; (8003fe0 <HAL_GPIO_Init+0x350>)
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	43db      	mvns	r3, r3
 8003f50:	693a      	ldr	r2, [r7, #16]
 8003f52:	4013      	ands	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d003      	beq.n	8003f6a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003f62:	693a      	ldr	r2, [r7, #16]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f6a:	4a1d      	ldr	r2, [pc, #116]	; (8003fe0 <HAL_GPIO_Init+0x350>)
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003f70:	4b1b      	ldr	r3, [pc, #108]	; (8003fe0 <HAL_GPIO_Init+0x350>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	43db      	mvns	r3, r3
 8003f7a:	693a      	ldr	r2, [r7, #16]
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d003      	beq.n	8003f94 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	4313      	orrs	r3, r2
 8003f92:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f94:	4a12      	ldr	r2, [pc, #72]	; (8003fe0 <HAL_GPIO_Init+0x350>)
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f47f ae78 	bne.w	8003ca0 <HAL_GPIO_Init+0x10>
  }
}
 8003fb0:	bf00      	nop
 8003fb2:	bf00      	nop
 8003fb4:	371c      	adds	r7, #28
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	40021000 	.word	0x40021000
 8003fc4:	40010000 	.word	0x40010000
 8003fc8:	48000400 	.word	0x48000400
 8003fcc:	48000800 	.word	0x48000800
 8003fd0:	48000c00 	.word	0x48000c00
 8003fd4:	48001000 	.word	0x48001000
 8003fd8:	48001400 	.word	0x48001400
 8003fdc:	48001800 	.word	0x48001800
 8003fe0:	40010400 	.word	0x40010400

08003fe4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	460b      	mov	r3, r1
 8003fee:	807b      	strh	r3, [r7, #2]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ff4:	787b      	ldrb	r3, [r7, #1]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d003      	beq.n	8004002 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003ffa:	887a      	ldrh	r2, [r7, #2]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004000:	e002      	b.n	8004008 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004002:	887a      	ldrh	r2, [r7, #2]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
 800401c:	460b      	mov	r3, r1
 800401e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	695b      	ldr	r3, [r3, #20]
 8004024:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004026:	887a      	ldrh	r2, [r7, #2]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	4013      	ands	r3, r2
 800402c:	041a      	lsls	r2, r3, #16
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	43d9      	mvns	r1, r3
 8004032:	887b      	ldrh	r3, [r7, #2]
 8004034:	400b      	ands	r3, r1
 8004036:	431a      	orrs	r2, r3
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	619a      	str	r2, [r3, #24]
}
 800403c:	bf00      	nop
 800403e:	3714      	adds	r7, #20
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	4603      	mov	r3, r0
 8004050:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004052:	4b08      	ldr	r3, [pc, #32]	; (8004074 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004054:	695a      	ldr	r2, [r3, #20]
 8004056:	88fb      	ldrh	r3, [r7, #6]
 8004058:	4013      	ands	r3, r2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d006      	beq.n	800406c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800405e:	4a05      	ldr	r2, [pc, #20]	; (8004074 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004060:	88fb      	ldrh	r3, [r7, #6]
 8004062:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004064:	88fb      	ldrh	r3, [r7, #6]
 8004066:	4618      	mov	r0, r3
 8004068:	f7fc ffee 	bl	8001048 <HAL_GPIO_EXTI_Callback>
  }
}
 800406c:	bf00      	nop
 800406e:	3708      	adds	r7, #8
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	40010400 	.word	0x40010400

08004078 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004078:	b480      	push	{r7}
 800407a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800407c:	4b04      	ldr	r3, [pc, #16]	; (8004090 <HAL_PWREx_GetVoltageRange+0x18>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004084:	4618      	mov	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	40007000 	.word	0x40007000

08004094 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004094:	b480      	push	{r7}
 8004096:	b085      	sub	sp, #20
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040a2:	d130      	bne.n	8004106 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80040a4:	4b23      	ldr	r3, [pc, #140]	; (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80040ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040b0:	d038      	beq.n	8004124 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80040b2:	4b20      	ldr	r3, [pc, #128]	; (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80040ba:	4a1e      	ldr	r2, [pc, #120]	; (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040c0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80040c2:	4b1d      	ldr	r3, [pc, #116]	; (8004138 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	2232      	movs	r2, #50	; 0x32
 80040c8:	fb02 f303 	mul.w	r3, r2, r3
 80040cc:	4a1b      	ldr	r2, [pc, #108]	; (800413c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80040ce:	fba2 2303 	umull	r2, r3, r2, r3
 80040d2:	0c9b      	lsrs	r3, r3, #18
 80040d4:	3301      	adds	r3, #1
 80040d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040d8:	e002      	b.n	80040e0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	3b01      	subs	r3, #1
 80040de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80040e0:	4b14      	ldr	r3, [pc, #80]	; (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040ec:	d102      	bne.n	80040f4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1f2      	bne.n	80040da <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80040f4:	4b0f      	ldr	r3, [pc, #60]	; (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004100:	d110      	bne.n	8004124 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e00f      	b.n	8004126 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004106:	4b0b      	ldr	r3, [pc, #44]	; (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800410e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004112:	d007      	beq.n	8004124 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004114:	4b07      	ldr	r3, [pc, #28]	; (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800411c:	4a05      	ldr	r2, [pc, #20]	; (8004134 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800411e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004122:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3714      	adds	r7, #20
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	40007000 	.word	0x40007000
 8004138:	20000004 	.word	0x20000004
 800413c:	431bde83 	.word	0x431bde83

08004140 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d101      	bne.n	8004152 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	e3ca      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004152:	4b97      	ldr	r3, [pc, #604]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f003 030c 	and.w	r3, r3, #12
 800415a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800415c:	4b94      	ldr	r3, [pc, #592]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	f003 0303 	and.w	r3, r3, #3
 8004164:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0310 	and.w	r3, r3, #16
 800416e:	2b00      	cmp	r3, #0
 8004170:	f000 80e4 	beq.w	800433c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d007      	beq.n	800418a <HAL_RCC_OscConfig+0x4a>
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	2b0c      	cmp	r3, #12
 800417e:	f040 808b 	bne.w	8004298 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	2b01      	cmp	r3, #1
 8004186:	f040 8087 	bne.w	8004298 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800418a:	4b89      	ldr	r3, [pc, #548]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0302 	and.w	r3, r3, #2
 8004192:	2b00      	cmp	r3, #0
 8004194:	d005      	beq.n	80041a2 <HAL_RCC_OscConfig+0x62>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e3a2      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a1a      	ldr	r2, [r3, #32]
 80041a6:	4b82      	ldr	r3, [pc, #520]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0308 	and.w	r3, r3, #8
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d004      	beq.n	80041bc <HAL_RCC_OscConfig+0x7c>
 80041b2:	4b7f      	ldr	r3, [pc, #508]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041ba:	e005      	b.n	80041c8 <HAL_RCC_OscConfig+0x88>
 80041bc:	4b7c      	ldr	r3, [pc, #496]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041c2:	091b      	lsrs	r3, r3, #4
 80041c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d223      	bcs.n	8004214 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a1b      	ldr	r3, [r3, #32]
 80041d0:	4618      	mov	r0, r3
 80041d2:	f000 fd55 	bl	8004c80 <RCC_SetFlashLatencyFromMSIRange>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d001      	beq.n	80041e0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e383      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041e0:	4b73      	ldr	r3, [pc, #460]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a72      	ldr	r2, [pc, #456]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041e6:	f043 0308 	orr.w	r3, r3, #8
 80041ea:	6013      	str	r3, [r2, #0]
 80041ec:	4b70      	ldr	r3, [pc, #448]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6a1b      	ldr	r3, [r3, #32]
 80041f8:	496d      	ldr	r1, [pc, #436]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041fe:	4b6c      	ldr	r3, [pc, #432]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	69db      	ldr	r3, [r3, #28]
 800420a:	021b      	lsls	r3, r3, #8
 800420c:	4968      	ldr	r1, [pc, #416]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 800420e:	4313      	orrs	r3, r2
 8004210:	604b      	str	r3, [r1, #4]
 8004212:	e025      	b.n	8004260 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004214:	4b66      	ldr	r3, [pc, #408]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a65      	ldr	r2, [pc, #404]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 800421a:	f043 0308 	orr.w	r3, r3, #8
 800421e:	6013      	str	r3, [r2, #0]
 8004220:	4b63      	ldr	r3, [pc, #396]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a1b      	ldr	r3, [r3, #32]
 800422c:	4960      	ldr	r1, [pc, #384]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 800422e:	4313      	orrs	r3, r2
 8004230:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004232:	4b5f      	ldr	r3, [pc, #380]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	69db      	ldr	r3, [r3, #28]
 800423e:	021b      	lsls	r3, r3, #8
 8004240:	495b      	ldr	r1, [pc, #364]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004242:	4313      	orrs	r3, r2
 8004244:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d109      	bne.n	8004260 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	4618      	mov	r0, r3
 8004252:	f000 fd15 	bl	8004c80 <RCC_SetFlashLatencyFromMSIRange>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d001      	beq.n	8004260 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e343      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004260:	f000 fc4a 	bl	8004af8 <HAL_RCC_GetSysClockFreq>
 8004264:	4602      	mov	r2, r0
 8004266:	4b52      	ldr	r3, [pc, #328]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	091b      	lsrs	r3, r3, #4
 800426c:	f003 030f 	and.w	r3, r3, #15
 8004270:	4950      	ldr	r1, [pc, #320]	; (80043b4 <HAL_RCC_OscConfig+0x274>)
 8004272:	5ccb      	ldrb	r3, [r1, r3]
 8004274:	f003 031f 	and.w	r3, r3, #31
 8004278:	fa22 f303 	lsr.w	r3, r2, r3
 800427c:	4a4e      	ldr	r2, [pc, #312]	; (80043b8 <HAL_RCC_OscConfig+0x278>)
 800427e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004280:	4b4e      	ldr	r3, [pc, #312]	; (80043bc <HAL_RCC_OscConfig+0x27c>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4618      	mov	r0, r3
 8004286:	f7fd fa5d 	bl	8001744 <HAL_InitTick>
 800428a:	4603      	mov	r3, r0
 800428c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800428e:	7bfb      	ldrb	r3, [r7, #15]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d052      	beq.n	800433a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004294:	7bfb      	ldrb	r3, [r7, #15]
 8004296:	e327      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d032      	beq.n	8004306 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80042a0:	4b43      	ldr	r3, [pc, #268]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a42      	ldr	r2, [pc, #264]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042a6:	f043 0301 	orr.w	r3, r3, #1
 80042aa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042ac:	f7fd fa9a 	bl	80017e4 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042b2:	e008      	b.n	80042c6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042b4:	f7fd fa96 	bl	80017e4 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e310      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042c6:	4b3a      	ldr	r3, [pc, #232]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d0f0      	beq.n	80042b4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042d2:	4b37      	ldr	r3, [pc, #220]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a36      	ldr	r2, [pc, #216]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042d8:	f043 0308 	orr.w	r3, r3, #8
 80042dc:	6013      	str	r3, [r2, #0]
 80042de:	4b34      	ldr	r3, [pc, #208]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	4931      	ldr	r1, [pc, #196]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80042f0:	4b2f      	ldr	r3, [pc, #188]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	69db      	ldr	r3, [r3, #28]
 80042fc:	021b      	lsls	r3, r3, #8
 80042fe:	492c      	ldr	r1, [pc, #176]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004300:	4313      	orrs	r3, r2
 8004302:	604b      	str	r3, [r1, #4]
 8004304:	e01a      	b.n	800433c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004306:	4b2a      	ldr	r3, [pc, #168]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a29      	ldr	r2, [pc, #164]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 800430c:	f023 0301 	bic.w	r3, r3, #1
 8004310:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004312:	f7fd fa67 	bl	80017e4 <HAL_GetTick>
 8004316:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004318:	e008      	b.n	800432c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800431a:	f7fd fa63 	bl	80017e4 <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b02      	cmp	r3, #2
 8004326:	d901      	bls.n	800432c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e2dd      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800432c:	4b20      	ldr	r3, [pc, #128]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0302 	and.w	r3, r3, #2
 8004334:	2b00      	cmp	r3, #0
 8004336:	d1f0      	bne.n	800431a <HAL_RCC_OscConfig+0x1da>
 8004338:	e000      	b.n	800433c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800433a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	2b00      	cmp	r3, #0
 8004346:	d074      	beq.n	8004432 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	2b08      	cmp	r3, #8
 800434c:	d005      	beq.n	800435a <HAL_RCC_OscConfig+0x21a>
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	2b0c      	cmp	r3, #12
 8004352:	d10e      	bne.n	8004372 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	2b03      	cmp	r3, #3
 8004358:	d10b      	bne.n	8004372 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800435a:	4b15      	ldr	r3, [pc, #84]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d064      	beq.n	8004430 <HAL_RCC_OscConfig+0x2f0>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d160      	bne.n	8004430 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e2ba      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800437a:	d106      	bne.n	800438a <HAL_RCC_OscConfig+0x24a>
 800437c:	4b0c      	ldr	r3, [pc, #48]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a0b      	ldr	r2, [pc, #44]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004382:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004386:	6013      	str	r3, [r2, #0]
 8004388:	e026      	b.n	80043d8 <HAL_RCC_OscConfig+0x298>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004392:	d115      	bne.n	80043c0 <HAL_RCC_OscConfig+0x280>
 8004394:	4b06      	ldr	r3, [pc, #24]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a05      	ldr	r2, [pc, #20]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 800439a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	4b03      	ldr	r3, [pc, #12]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a02      	ldr	r2, [pc, #8]	; (80043b0 <HAL_RCC_OscConfig+0x270>)
 80043a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043aa:	6013      	str	r3, [r2, #0]
 80043ac:	e014      	b.n	80043d8 <HAL_RCC_OscConfig+0x298>
 80043ae:	bf00      	nop
 80043b0:	40021000 	.word	0x40021000
 80043b4:	0800829c 	.word	0x0800829c
 80043b8:	20000004 	.word	0x20000004
 80043bc:	20000008 	.word	0x20000008
 80043c0:	4ba0      	ldr	r3, [pc, #640]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a9f      	ldr	r2, [pc, #636]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80043c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043ca:	6013      	str	r3, [r2, #0]
 80043cc:	4b9d      	ldr	r3, [pc, #628]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a9c      	ldr	r2, [pc, #624]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80043d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d013      	beq.n	8004408 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e0:	f7fd fa00 	bl	80017e4 <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043e6:	e008      	b.n	80043fa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043e8:	f7fd f9fc 	bl	80017e4 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b64      	cmp	r3, #100	; 0x64
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e276      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043fa:	4b92      	ldr	r3, [pc, #584]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d0f0      	beq.n	80043e8 <HAL_RCC_OscConfig+0x2a8>
 8004406:	e014      	b.n	8004432 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004408:	f7fd f9ec 	bl	80017e4 <HAL_GetTick>
 800440c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800440e:	e008      	b.n	8004422 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004410:	f7fd f9e8 	bl	80017e4 <HAL_GetTick>
 8004414:	4602      	mov	r2, r0
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	1ad3      	subs	r3, r2, r3
 800441a:	2b64      	cmp	r3, #100	; 0x64
 800441c:	d901      	bls.n	8004422 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800441e:	2303      	movs	r3, #3
 8004420:	e262      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004422:	4b88      	ldr	r3, [pc, #544]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1f0      	bne.n	8004410 <HAL_RCC_OscConfig+0x2d0>
 800442e:	e000      	b.n	8004432 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004430:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d060      	beq.n	8004500 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	2b04      	cmp	r3, #4
 8004442:	d005      	beq.n	8004450 <HAL_RCC_OscConfig+0x310>
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	2b0c      	cmp	r3, #12
 8004448:	d119      	bne.n	800447e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	2b02      	cmp	r3, #2
 800444e:	d116      	bne.n	800447e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004450:	4b7c      	ldr	r3, [pc, #496]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004458:	2b00      	cmp	r3, #0
 800445a:	d005      	beq.n	8004468 <HAL_RCC_OscConfig+0x328>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d101      	bne.n	8004468 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e23f      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004468:	4b76      	ldr	r3, [pc, #472]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	061b      	lsls	r3, r3, #24
 8004476:	4973      	ldr	r1, [pc, #460]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004478:	4313      	orrs	r3, r2
 800447a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800447c:	e040      	b.n	8004500 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d023      	beq.n	80044ce <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004486:	4b6f      	ldr	r3, [pc, #444]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a6e      	ldr	r2, [pc, #440]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 800448c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004492:	f7fd f9a7 	bl	80017e4 <HAL_GetTick>
 8004496:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004498:	e008      	b.n	80044ac <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800449a:	f7fd f9a3 	bl	80017e4 <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e21d      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044ac:	4b65      	ldr	r3, [pc, #404]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d0f0      	beq.n	800449a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044b8:	4b62      	ldr	r3, [pc, #392]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	691b      	ldr	r3, [r3, #16]
 80044c4:	061b      	lsls	r3, r3, #24
 80044c6:	495f      	ldr	r1, [pc, #380]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	604b      	str	r3, [r1, #4]
 80044cc:	e018      	b.n	8004500 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044ce:	4b5d      	ldr	r3, [pc, #372]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a5c      	ldr	r2, [pc, #368]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80044d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044da:	f7fd f983 	bl	80017e4 <HAL_GetTick>
 80044de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044e0:	e008      	b.n	80044f4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044e2:	f7fd f97f 	bl	80017e4 <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d901      	bls.n	80044f4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	e1f9      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044f4:	4b53      	ldr	r3, [pc, #332]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1f0      	bne.n	80044e2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 0308 	and.w	r3, r3, #8
 8004508:	2b00      	cmp	r3, #0
 800450a:	d03c      	beq.n	8004586 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d01c      	beq.n	800454e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004514:	4b4b      	ldr	r3, [pc, #300]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004516:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800451a:	4a4a      	ldr	r2, [pc, #296]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 800451c:	f043 0301 	orr.w	r3, r3, #1
 8004520:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004524:	f7fd f95e 	bl	80017e4 <HAL_GetTick>
 8004528:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800452a:	e008      	b.n	800453e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800452c:	f7fd f95a 	bl	80017e4 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	2b02      	cmp	r3, #2
 8004538:	d901      	bls.n	800453e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e1d4      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800453e:	4b41      	ldr	r3, [pc, #260]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004540:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d0ef      	beq.n	800452c <HAL_RCC_OscConfig+0x3ec>
 800454c:	e01b      	b.n	8004586 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800454e:	4b3d      	ldr	r3, [pc, #244]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004550:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004554:	4a3b      	ldr	r2, [pc, #236]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004556:	f023 0301 	bic.w	r3, r3, #1
 800455a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800455e:	f7fd f941 	bl	80017e4 <HAL_GetTick>
 8004562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004564:	e008      	b.n	8004578 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004566:	f7fd f93d 	bl	80017e4 <HAL_GetTick>
 800456a:	4602      	mov	r2, r0
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	1ad3      	subs	r3, r2, r3
 8004570:	2b02      	cmp	r3, #2
 8004572:	d901      	bls.n	8004578 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e1b7      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004578:	4b32      	ldr	r3, [pc, #200]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 800457a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800457e:	f003 0302 	and.w	r3, r3, #2
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1ef      	bne.n	8004566 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0304 	and.w	r3, r3, #4
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 80a6 	beq.w	80046e0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004594:	2300      	movs	r3, #0
 8004596:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004598:	4b2a      	ldr	r3, [pc, #168]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 800459a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800459c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10d      	bne.n	80045c0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045a4:	4b27      	ldr	r3, [pc, #156]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80045a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045a8:	4a26      	ldr	r2, [pc, #152]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80045aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045ae:	6593      	str	r3, [r2, #88]	; 0x58
 80045b0:	4b24      	ldr	r3, [pc, #144]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 80045b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045b8:	60bb      	str	r3, [r7, #8]
 80045ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045bc:	2301      	movs	r3, #1
 80045be:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045c0:	4b21      	ldr	r3, [pc, #132]	; (8004648 <HAL_RCC_OscConfig+0x508>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d118      	bne.n	80045fe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045cc:	4b1e      	ldr	r3, [pc, #120]	; (8004648 <HAL_RCC_OscConfig+0x508>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a1d      	ldr	r2, [pc, #116]	; (8004648 <HAL_RCC_OscConfig+0x508>)
 80045d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045d8:	f7fd f904 	bl	80017e4 <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045e0:	f7fd f900 	bl	80017e4 <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e17a      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045f2:	4b15      	ldr	r3, [pc, #84]	; (8004648 <HAL_RCC_OscConfig+0x508>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d0f0      	beq.n	80045e0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d108      	bne.n	8004618 <HAL_RCC_OscConfig+0x4d8>
 8004606:	4b0f      	ldr	r3, [pc, #60]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004608:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800460c:	4a0d      	ldr	r2, [pc, #52]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 800460e:	f043 0301 	orr.w	r3, r3, #1
 8004612:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004616:	e029      	b.n	800466c <HAL_RCC_OscConfig+0x52c>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	2b05      	cmp	r3, #5
 800461e:	d115      	bne.n	800464c <HAL_RCC_OscConfig+0x50c>
 8004620:	4b08      	ldr	r3, [pc, #32]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004626:	4a07      	ldr	r2, [pc, #28]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004628:	f043 0304 	orr.w	r3, r3, #4
 800462c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004630:	4b04      	ldr	r3, [pc, #16]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004632:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004636:	4a03      	ldr	r2, [pc, #12]	; (8004644 <HAL_RCC_OscConfig+0x504>)
 8004638:	f043 0301 	orr.w	r3, r3, #1
 800463c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004640:	e014      	b.n	800466c <HAL_RCC_OscConfig+0x52c>
 8004642:	bf00      	nop
 8004644:	40021000 	.word	0x40021000
 8004648:	40007000 	.word	0x40007000
 800464c:	4b9c      	ldr	r3, [pc, #624]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 800464e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004652:	4a9b      	ldr	r2, [pc, #620]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004654:	f023 0301 	bic.w	r3, r3, #1
 8004658:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800465c:	4b98      	ldr	r3, [pc, #608]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 800465e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004662:	4a97      	ldr	r2, [pc, #604]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004664:	f023 0304 	bic.w	r3, r3, #4
 8004668:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d016      	beq.n	80046a2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004674:	f7fd f8b6 	bl	80017e4 <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800467a:	e00a      	b.n	8004692 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800467c:	f7fd f8b2 	bl	80017e4 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	f241 3288 	movw	r2, #5000	; 0x1388
 800468a:	4293      	cmp	r3, r2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e12a      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004692:	4b8b      	ldr	r3, [pc, #556]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004694:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004698:	f003 0302 	and.w	r3, r3, #2
 800469c:	2b00      	cmp	r3, #0
 800469e:	d0ed      	beq.n	800467c <HAL_RCC_OscConfig+0x53c>
 80046a0:	e015      	b.n	80046ce <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046a2:	f7fd f89f 	bl	80017e4 <HAL_GetTick>
 80046a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046a8:	e00a      	b.n	80046c0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046aa:	f7fd f89b 	bl	80017e4 <HAL_GetTick>
 80046ae:	4602      	mov	r2, r0
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e113      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046c0:	4b7f      	ldr	r3, [pc, #508]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 80046c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046c6:	f003 0302 	and.w	r3, r3, #2
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1ed      	bne.n	80046aa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046ce:	7ffb      	ldrb	r3, [r7, #31]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d105      	bne.n	80046e0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046d4:	4b7a      	ldr	r3, [pc, #488]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 80046d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046d8:	4a79      	ldr	r2, [pc, #484]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 80046da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046de:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	f000 80fe 	beq.w	80048e6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	f040 80d0 	bne.w	8004894 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80046f4:	4b72      	ldr	r3, [pc, #456]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	f003 0203 	and.w	r2, r3, #3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004704:	429a      	cmp	r2, r3
 8004706:	d130      	bne.n	800476a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004712:	3b01      	subs	r3, #1
 8004714:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004716:	429a      	cmp	r2, r3
 8004718:	d127      	bne.n	800476a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004724:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004726:	429a      	cmp	r2, r3
 8004728:	d11f      	bne.n	800476a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004730:	687a      	ldr	r2, [r7, #4]
 8004732:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004734:	2a07      	cmp	r2, #7
 8004736:	bf14      	ite	ne
 8004738:	2201      	movne	r2, #1
 800473a:	2200      	moveq	r2, #0
 800473c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800473e:	4293      	cmp	r3, r2
 8004740:	d113      	bne.n	800476a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800474c:	085b      	lsrs	r3, r3, #1
 800474e:	3b01      	subs	r3, #1
 8004750:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004752:	429a      	cmp	r2, r3
 8004754:	d109      	bne.n	800476a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004760:	085b      	lsrs	r3, r3, #1
 8004762:	3b01      	subs	r3, #1
 8004764:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004766:	429a      	cmp	r2, r3
 8004768:	d06e      	beq.n	8004848 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800476a:	69bb      	ldr	r3, [r7, #24]
 800476c:	2b0c      	cmp	r3, #12
 800476e:	d069      	beq.n	8004844 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004770:	4b53      	ldr	r3, [pc, #332]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d105      	bne.n	8004788 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800477c:	4b50      	ldr	r3, [pc, #320]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d001      	beq.n	800478c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e0ad      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800478c:	4b4c      	ldr	r3, [pc, #304]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a4b      	ldr	r2, [pc, #300]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004792:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004796:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004798:	f7fd f824 	bl	80017e4 <HAL_GetTick>
 800479c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800479e:	e008      	b.n	80047b2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047a0:	f7fd f820 	bl	80017e4 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	693b      	ldr	r3, [r7, #16]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d901      	bls.n	80047b2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	e09a      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047b2:	4b43      	ldr	r3, [pc, #268]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d1f0      	bne.n	80047a0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047be:	4b40      	ldr	r3, [pc, #256]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 80047c0:	68da      	ldr	r2, [r3, #12]
 80047c2:	4b40      	ldr	r3, [pc, #256]	; (80048c4 <HAL_RCC_OscConfig+0x784>)
 80047c4:	4013      	ands	r3, r2
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80047ce:	3a01      	subs	r2, #1
 80047d0:	0112      	lsls	r2, r2, #4
 80047d2:	4311      	orrs	r1, r2
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80047d8:	0212      	lsls	r2, r2, #8
 80047da:	4311      	orrs	r1, r2
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80047e0:	0852      	lsrs	r2, r2, #1
 80047e2:	3a01      	subs	r2, #1
 80047e4:	0552      	lsls	r2, r2, #21
 80047e6:	4311      	orrs	r1, r2
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80047ec:	0852      	lsrs	r2, r2, #1
 80047ee:	3a01      	subs	r2, #1
 80047f0:	0652      	lsls	r2, r2, #25
 80047f2:	4311      	orrs	r1, r2
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80047f8:	0912      	lsrs	r2, r2, #4
 80047fa:	0452      	lsls	r2, r2, #17
 80047fc:	430a      	orrs	r2, r1
 80047fe:	4930      	ldr	r1, [pc, #192]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004800:	4313      	orrs	r3, r2
 8004802:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004804:	4b2e      	ldr	r3, [pc, #184]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a2d      	ldr	r2, [pc, #180]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 800480a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800480e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004810:	4b2b      	ldr	r3, [pc, #172]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	4a2a      	ldr	r2, [pc, #168]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004816:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800481a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800481c:	f7fc ffe2 	bl	80017e4 <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004822:	e008      	b.n	8004836 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004824:	f7fc ffde 	bl	80017e4 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b02      	cmp	r3, #2
 8004830:	d901      	bls.n	8004836 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e058      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004836:	4b22      	ldr	r3, [pc, #136]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d0f0      	beq.n	8004824 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004842:	e050      	b.n	80048e6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	e04f      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004848:	4b1d      	ldr	r3, [pc, #116]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d148      	bne.n	80048e6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004854:	4b1a      	ldr	r3, [pc, #104]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a19      	ldr	r2, [pc, #100]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 800485a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800485e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004860:	4b17      	ldr	r3, [pc, #92]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	4a16      	ldr	r2, [pc, #88]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004866:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800486a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800486c:	f7fc ffba 	bl	80017e4 <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004872:	e008      	b.n	8004886 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004874:	f7fc ffb6 	bl	80017e4 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b02      	cmp	r3, #2
 8004880:	d901      	bls.n	8004886 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e030      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004886:	4b0e      	ldr	r3, [pc, #56]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d0f0      	beq.n	8004874 <HAL_RCC_OscConfig+0x734>
 8004892:	e028      	b.n	80048e6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	2b0c      	cmp	r3, #12
 8004898:	d023      	beq.n	80048e2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800489a:	4b09      	ldr	r3, [pc, #36]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a08      	ldr	r2, [pc, #32]	; (80048c0 <HAL_RCC_OscConfig+0x780>)
 80048a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a6:	f7fc ff9d 	bl	80017e4 <HAL_GetTick>
 80048aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048ac:	e00c      	b.n	80048c8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ae:	f7fc ff99 	bl	80017e4 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d905      	bls.n	80048c8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e013      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
 80048c0:	40021000 	.word	0x40021000
 80048c4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048c8:	4b09      	ldr	r3, [pc, #36]	; (80048f0 <HAL_RCC_OscConfig+0x7b0>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d1ec      	bne.n	80048ae <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80048d4:	4b06      	ldr	r3, [pc, #24]	; (80048f0 <HAL_RCC_OscConfig+0x7b0>)
 80048d6:	68da      	ldr	r2, [r3, #12]
 80048d8:	4905      	ldr	r1, [pc, #20]	; (80048f0 <HAL_RCC_OscConfig+0x7b0>)
 80048da:	4b06      	ldr	r3, [pc, #24]	; (80048f4 <HAL_RCC_OscConfig+0x7b4>)
 80048dc:	4013      	ands	r3, r2
 80048de:	60cb      	str	r3, [r1, #12]
 80048e0:	e001      	b.n	80048e6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e000      	b.n	80048e8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3720      	adds	r7, #32
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	40021000 	.word	0x40021000
 80048f4:	feeefffc 	.word	0xfeeefffc

080048f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e0e7      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800490c:	4b75      	ldr	r3, [pc, #468]	; (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0307 	and.w	r3, r3, #7
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d910      	bls.n	800493c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800491a:	4b72      	ldr	r3, [pc, #456]	; (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f023 0207 	bic.w	r2, r3, #7
 8004922:	4970      	ldr	r1, [pc, #448]	; (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	4313      	orrs	r3, r2
 8004928:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800492a:	4b6e      	ldr	r3, [pc, #440]	; (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0307 	and.w	r3, r3, #7
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	429a      	cmp	r2, r3
 8004936:	d001      	beq.n	800493c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e0cf      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d010      	beq.n	800496a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689a      	ldr	r2, [r3, #8]
 800494c:	4b66      	ldr	r3, [pc, #408]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004954:	429a      	cmp	r2, r3
 8004956:	d908      	bls.n	800496a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004958:	4b63      	ldr	r3, [pc, #396]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 800495a:	689b      	ldr	r3, [r3, #8]
 800495c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	4960      	ldr	r1, [pc, #384]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004966:	4313      	orrs	r3, r2
 8004968:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d04c      	beq.n	8004a10 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	2b03      	cmp	r3, #3
 800497c:	d107      	bne.n	800498e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800497e:	4b5a      	ldr	r3, [pc, #360]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004986:	2b00      	cmp	r3, #0
 8004988:	d121      	bne.n	80049ce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e0a6      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	2b02      	cmp	r3, #2
 8004994:	d107      	bne.n	80049a6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004996:	4b54      	ldr	r3, [pc, #336]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d115      	bne.n	80049ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e09a      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d107      	bne.n	80049be <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80049ae:	4b4e      	ldr	r3, [pc, #312]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d109      	bne.n	80049ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e08e      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049be:	4b4a      	ldr	r3, [pc, #296]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e086      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80049ce:	4b46      	ldr	r3, [pc, #280]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f023 0203 	bic.w	r2, r3, #3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	4943      	ldr	r1, [pc, #268]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049e0:	f7fc ff00 	bl	80017e4 <HAL_GetTick>
 80049e4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049e6:	e00a      	b.n	80049fe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049e8:	f7fc fefc 	bl	80017e4 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d901      	bls.n	80049fe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e06e      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049fe:	4b3a      	ldr	r3, [pc, #232]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	f003 020c 	and.w	r2, r3, #12
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d1eb      	bne.n	80049e8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f003 0302 	and.w	r3, r3, #2
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d010      	beq.n	8004a3e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	689a      	ldr	r2, [r3, #8]
 8004a20:	4b31      	ldr	r3, [pc, #196]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d208      	bcs.n	8004a3e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a2c:	4b2e      	ldr	r3, [pc, #184]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	492b      	ldr	r1, [pc, #172]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a3e:	4b29      	ldr	r3, [pc, #164]	; (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0307 	and.w	r3, r3, #7
 8004a46:	683a      	ldr	r2, [r7, #0]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d210      	bcs.n	8004a6e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a4c:	4b25      	ldr	r3, [pc, #148]	; (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f023 0207 	bic.w	r2, r3, #7
 8004a54:	4923      	ldr	r1, [pc, #140]	; (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a5c:	4b21      	ldr	r3, [pc, #132]	; (8004ae4 <HAL_RCC_ClockConfig+0x1ec>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0307 	and.w	r3, r3, #7
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d001      	beq.n	8004a6e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e036      	b.n	8004adc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0304 	and.w	r3, r3, #4
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d008      	beq.n	8004a8c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a7a:	4b1b      	ldr	r3, [pc, #108]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	4918      	ldr	r1, [pc, #96]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0308 	and.w	r3, r3, #8
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d009      	beq.n	8004aac <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a98:	4b13      	ldr	r3, [pc, #76]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	00db      	lsls	r3, r3, #3
 8004aa6:	4910      	ldr	r1, [pc, #64]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004aac:	f000 f824 	bl	8004af8 <HAL_RCC_GetSysClockFreq>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	4b0d      	ldr	r3, [pc, #52]	; (8004ae8 <HAL_RCC_ClockConfig+0x1f0>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	091b      	lsrs	r3, r3, #4
 8004ab8:	f003 030f 	and.w	r3, r3, #15
 8004abc:	490b      	ldr	r1, [pc, #44]	; (8004aec <HAL_RCC_ClockConfig+0x1f4>)
 8004abe:	5ccb      	ldrb	r3, [r1, r3]
 8004ac0:	f003 031f 	and.w	r3, r3, #31
 8004ac4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ac8:	4a09      	ldr	r2, [pc, #36]	; (8004af0 <HAL_RCC_ClockConfig+0x1f8>)
 8004aca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004acc:	4b09      	ldr	r3, [pc, #36]	; (8004af4 <HAL_RCC_ClockConfig+0x1fc>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7fc fe37 	bl	8001744 <HAL_InitTick>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	72fb      	strb	r3, [r7, #11]

  return status;
 8004ada:	7afb      	ldrb	r3, [r7, #11]
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	40022000 	.word	0x40022000
 8004ae8:	40021000 	.word	0x40021000
 8004aec:	0800829c 	.word	0x0800829c
 8004af0:	20000004 	.word	0x20000004
 8004af4:	20000008 	.word	0x20000008

08004af8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b089      	sub	sp, #36	; 0x24
 8004afc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004afe:	2300      	movs	r3, #0
 8004b00:	61fb      	str	r3, [r7, #28]
 8004b02:	2300      	movs	r3, #0
 8004b04:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b06:	4b3e      	ldr	r3, [pc, #248]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f003 030c 	and.w	r3, r3, #12
 8004b0e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b10:	4b3b      	ldr	r3, [pc, #236]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	f003 0303 	and.w	r3, r3, #3
 8004b18:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d005      	beq.n	8004b2c <HAL_RCC_GetSysClockFreq+0x34>
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	2b0c      	cmp	r3, #12
 8004b24:	d121      	bne.n	8004b6a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d11e      	bne.n	8004b6a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004b2c:	4b34      	ldr	r3, [pc, #208]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0308 	and.w	r3, r3, #8
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d107      	bne.n	8004b48 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004b38:	4b31      	ldr	r3, [pc, #196]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b3e:	0a1b      	lsrs	r3, r3, #8
 8004b40:	f003 030f 	and.w	r3, r3, #15
 8004b44:	61fb      	str	r3, [r7, #28]
 8004b46:	e005      	b.n	8004b54 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004b48:	4b2d      	ldr	r3, [pc, #180]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	091b      	lsrs	r3, r3, #4
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004b54:	4a2b      	ldr	r2, [pc, #172]	; (8004c04 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b5c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d10d      	bne.n	8004b80 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b68:	e00a      	b.n	8004b80 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	2b04      	cmp	r3, #4
 8004b6e:	d102      	bne.n	8004b76 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004b70:	4b25      	ldr	r3, [pc, #148]	; (8004c08 <HAL_RCC_GetSysClockFreq+0x110>)
 8004b72:	61bb      	str	r3, [r7, #24]
 8004b74:	e004      	b.n	8004b80 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	2b08      	cmp	r3, #8
 8004b7a:	d101      	bne.n	8004b80 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004b7c:	4b23      	ldr	r3, [pc, #140]	; (8004c0c <HAL_RCC_GetSysClockFreq+0x114>)
 8004b7e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	2b0c      	cmp	r3, #12
 8004b84:	d134      	bne.n	8004bf0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b86:	4b1e      	ldr	r3, [pc, #120]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	f003 0303 	and.w	r3, r3, #3
 8004b8e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d003      	beq.n	8004b9e <HAL_RCC_GetSysClockFreq+0xa6>
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	2b03      	cmp	r3, #3
 8004b9a:	d003      	beq.n	8004ba4 <HAL_RCC_GetSysClockFreq+0xac>
 8004b9c:	e005      	b.n	8004baa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b9e:	4b1a      	ldr	r3, [pc, #104]	; (8004c08 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ba0:	617b      	str	r3, [r7, #20]
      break;
 8004ba2:	e005      	b.n	8004bb0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004ba4:	4b19      	ldr	r3, [pc, #100]	; (8004c0c <HAL_RCC_GetSysClockFreq+0x114>)
 8004ba6:	617b      	str	r3, [r7, #20]
      break;
 8004ba8:	e002      	b.n	8004bb0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	617b      	str	r3, [r7, #20]
      break;
 8004bae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004bb0:	4b13      	ldr	r3, [pc, #76]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	091b      	lsrs	r3, r3, #4
 8004bb6:	f003 0307 	and.w	r3, r3, #7
 8004bba:	3301      	adds	r3, #1
 8004bbc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004bbe:	4b10      	ldr	r3, [pc, #64]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	0a1b      	lsrs	r3, r3, #8
 8004bc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	fb03 f202 	mul.w	r2, r3, r2
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004bd6:	4b0a      	ldr	r3, [pc, #40]	; (8004c00 <HAL_RCC_GetSysClockFreq+0x108>)
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	0e5b      	lsrs	r3, r3, #25
 8004bdc:	f003 0303 	and.w	r3, r3, #3
 8004be0:	3301      	adds	r3, #1
 8004be2:	005b      	lsls	r3, r3, #1
 8004be4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004bf0:	69bb      	ldr	r3, [r7, #24]
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3724      	adds	r7, #36	; 0x24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	40021000 	.word	0x40021000
 8004c04:	080082b4 	.word	0x080082b4
 8004c08:	00f42400 	.word	0x00f42400
 8004c0c:	007a1200 	.word	0x007a1200

08004c10 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c10:	b480      	push	{r7}
 8004c12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c14:	4b03      	ldr	r3, [pc, #12]	; (8004c24 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c16:	681b      	ldr	r3, [r3, #0]
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c20:	4770      	bx	lr
 8004c22:	bf00      	nop
 8004c24:	20000004 	.word	0x20000004

08004c28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c2c:	f7ff fff0 	bl	8004c10 <HAL_RCC_GetHCLKFreq>
 8004c30:	4602      	mov	r2, r0
 8004c32:	4b06      	ldr	r3, [pc, #24]	; (8004c4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	0a1b      	lsrs	r3, r3, #8
 8004c38:	f003 0307 	and.w	r3, r3, #7
 8004c3c:	4904      	ldr	r1, [pc, #16]	; (8004c50 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c3e:	5ccb      	ldrb	r3, [r1, r3]
 8004c40:	f003 031f 	and.w	r3, r3, #31
 8004c44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	bd80      	pop	{r7, pc}
 8004c4c:	40021000 	.word	0x40021000
 8004c50:	080082ac 	.word	0x080082ac

08004c54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004c58:	f7ff ffda 	bl	8004c10 <HAL_RCC_GetHCLKFreq>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	4b06      	ldr	r3, [pc, #24]	; (8004c78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	0adb      	lsrs	r3, r3, #11
 8004c64:	f003 0307 	and.w	r3, r3, #7
 8004c68:	4904      	ldr	r1, [pc, #16]	; (8004c7c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004c6a:	5ccb      	ldrb	r3, [r1, r3]
 8004c6c:	f003 031f 	and.w	r3, r3, #31
 8004c70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	40021000 	.word	0x40021000
 8004c7c:	080082ac 	.word	0x080082ac

08004c80 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b086      	sub	sp, #24
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c88:	2300      	movs	r3, #0
 8004c8a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c8c:	4b2a      	ldr	r3, [pc, #168]	; (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d003      	beq.n	8004ca0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c98:	f7ff f9ee 	bl	8004078 <HAL_PWREx_GetVoltageRange>
 8004c9c:	6178      	str	r0, [r7, #20]
 8004c9e:	e014      	b.n	8004cca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ca0:	4b25      	ldr	r3, [pc, #148]	; (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ca4:	4a24      	ldr	r2, [pc, #144]	; (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ca6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004caa:	6593      	str	r3, [r2, #88]	; 0x58
 8004cac:	4b22      	ldr	r3, [pc, #136]	; (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb4:	60fb      	str	r3, [r7, #12]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004cb8:	f7ff f9de 	bl	8004078 <HAL_PWREx_GetVoltageRange>
 8004cbc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004cbe:	4b1e      	ldr	r3, [pc, #120]	; (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc2:	4a1d      	ldr	r2, [pc, #116]	; (8004d38 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004cc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cc8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cd0:	d10b      	bne.n	8004cea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2b80      	cmp	r3, #128	; 0x80
 8004cd6:	d919      	bls.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2ba0      	cmp	r3, #160	; 0xa0
 8004cdc:	d902      	bls.n	8004ce4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004cde:	2302      	movs	r3, #2
 8004ce0:	613b      	str	r3, [r7, #16]
 8004ce2:	e013      	b.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	613b      	str	r3, [r7, #16]
 8004ce8:	e010      	b.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2b80      	cmp	r3, #128	; 0x80
 8004cee:	d902      	bls.n	8004cf6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004cf0:	2303      	movs	r3, #3
 8004cf2:	613b      	str	r3, [r7, #16]
 8004cf4:	e00a      	b.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b80      	cmp	r3, #128	; 0x80
 8004cfa:	d102      	bne.n	8004d02 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004cfc:	2302      	movs	r3, #2
 8004cfe:	613b      	str	r3, [r7, #16]
 8004d00:	e004      	b.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2b70      	cmp	r3, #112	; 0x70
 8004d06:	d101      	bne.n	8004d0c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004d08:	2301      	movs	r3, #1
 8004d0a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004d0c:	4b0b      	ldr	r3, [pc, #44]	; (8004d3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f023 0207 	bic.w	r2, r3, #7
 8004d14:	4909      	ldr	r1, [pc, #36]	; (8004d3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004d1c:	4b07      	ldr	r3, [pc, #28]	; (8004d3c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0307 	and.w	r3, r3, #7
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d001      	beq.n	8004d2e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e000      	b.n	8004d30 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3718      	adds	r7, #24
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	40021000 	.word	0x40021000
 8004d3c:	40022000 	.word	0x40022000

08004d40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b086      	sub	sp, #24
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d48:	2300      	movs	r3, #0
 8004d4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d041      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d60:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004d64:	d02a      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004d66:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004d6a:	d824      	bhi.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004d6c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004d70:	d008      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004d72:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004d76:	d81e      	bhi.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00a      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004d7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d80:	d010      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004d82:	e018      	b.n	8004db6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d84:	4b86      	ldr	r3, [pc, #536]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	4a85      	ldr	r2, [pc, #532]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d8e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d90:	e015      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	3304      	adds	r3, #4
 8004d96:	2100      	movs	r1, #0
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f000 fabb 	bl	8005314 <RCCEx_PLLSAI1_Config>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004da2:	e00c      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	3320      	adds	r3, #32
 8004da8:	2100      	movs	r1, #0
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 fba6 	bl	80054fc <RCCEx_PLLSAI2_Config>
 8004db0:	4603      	mov	r3, r0
 8004db2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004db4:	e003      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	74fb      	strb	r3, [r7, #19]
      break;
 8004dba:	e000      	b.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004dbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dbe:	7cfb      	ldrb	r3, [r7, #19]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10b      	bne.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004dc4:	4b76      	ldr	r3, [pc, #472]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004dd2:	4973      	ldr	r1, [pc, #460]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004dda:	e001      	b.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ddc:	7cfb      	ldrb	r3, [r7, #19]
 8004dde:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d041      	beq.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004df0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004df4:	d02a      	beq.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004df6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004dfa:	d824      	bhi.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004dfc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e00:	d008      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004e02:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e06:	d81e      	bhi.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00a      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004e0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e10:	d010      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004e12:	e018      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e14:	4b62      	ldr	r3, [pc, #392]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	4a61      	ldr	r2, [pc, #388]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e1e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e20:	e015      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	3304      	adds	r3, #4
 8004e26:	2100      	movs	r1, #0
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f000 fa73 	bl	8005314 <RCCEx_PLLSAI1_Config>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e32:	e00c      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	3320      	adds	r3, #32
 8004e38:	2100      	movs	r1, #0
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f000 fb5e 	bl	80054fc <RCCEx_PLLSAI2_Config>
 8004e40:	4603      	mov	r3, r0
 8004e42:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004e44:	e003      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	74fb      	strb	r3, [r7, #19]
      break;
 8004e4a:	e000      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004e4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e4e:	7cfb      	ldrb	r3, [r7, #19]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10b      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e54:	4b52      	ldr	r3, [pc, #328]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e5a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e62:	494f      	ldr	r1, [pc, #316]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004e6a:	e001      	b.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e6c:	7cfb      	ldrb	r3, [r7, #19]
 8004e6e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 80a0 	beq.w	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e82:	4b47      	ldr	r3, [pc, #284]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e000      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004e92:	2300      	movs	r3, #0
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d00d      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e98:	4b41      	ldr	r3, [pc, #260]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e9c:	4a40      	ldr	r2, [pc, #256]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ea2:	6593      	str	r3, [r2, #88]	; 0x58
 8004ea4:	4b3e      	ldr	r3, [pc, #248]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eac:	60bb      	str	r3, [r7, #8]
 8004eae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004eb4:	4b3b      	ldr	r3, [pc, #236]	; (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a3a      	ldr	r2, [pc, #232]	; (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ebe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004ec0:	f7fc fc90 	bl	80017e4 <HAL_GetTick>
 8004ec4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004ec6:	e009      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ec8:	f7fc fc8c 	bl	80017e4 <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d902      	bls.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	74fb      	strb	r3, [r7, #19]
        break;
 8004eda:	e005      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004edc:	4b31      	ldr	r3, [pc, #196]	; (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d0ef      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004ee8:	7cfb      	ldrb	r3, [r7, #19]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d15c      	bne.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004eee:	4b2c      	ldr	r3, [pc, #176]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ef4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ef8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d01f      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f06:	697a      	ldr	r2, [r7, #20]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d019      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004f0c:	4b24      	ldr	r3, [pc, #144]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f16:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f18:	4b21      	ldr	r3, [pc, #132]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f1e:	4a20      	ldr	r2, [pc, #128]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f28:	4b1d      	ldr	r3, [pc, #116]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f2e:	4a1c      	ldr	r2, [pc, #112]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f38:	4a19      	ldr	r2, [pc, #100]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d016      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f4a:	f7fc fc4b 	bl	80017e4 <HAL_GetTick>
 8004f4e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f50:	e00b      	b.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f52:	f7fc fc47 	bl	80017e4 <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d902      	bls.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004f64:	2303      	movs	r3, #3
 8004f66:	74fb      	strb	r3, [r7, #19]
            break;
 8004f68:	e006      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f6a:	4b0d      	ldr	r3, [pc, #52]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0ec      	beq.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004f78:	7cfb      	ldrb	r3, [r7, #19]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10c      	bne.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f7e:	4b08      	ldr	r3, [pc, #32]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f8e:	4904      	ldr	r1, [pc, #16]	; (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f90:	4313      	orrs	r3, r2
 8004f92:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004f96:	e009      	b.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f98:	7cfb      	ldrb	r3, [r7, #19]
 8004f9a:	74bb      	strb	r3, [r7, #18]
 8004f9c:	e006      	b.n	8004fac <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004f9e:	bf00      	nop
 8004fa0:	40021000 	.word	0x40021000
 8004fa4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fa8:	7cfb      	ldrb	r3, [r7, #19]
 8004faa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fac:	7c7b      	ldrb	r3, [r7, #17]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d105      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fb2:	4b9e      	ldr	r3, [pc, #632]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fb6:	4a9d      	ldr	r2, [pc, #628]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fbc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00a      	beq.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fca:	4b98      	ldr	r3, [pc, #608]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fd0:	f023 0203 	bic.w	r2, r3, #3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd8:	4994      	ldr	r1, [pc, #592]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00a      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004fec:	4b8f      	ldr	r3, [pc, #572]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff2:	f023 020c 	bic.w	r2, r3, #12
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ffa:	498c      	ldr	r1, [pc, #560]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0304 	and.w	r3, r3, #4
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00a      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800500e:	4b87      	ldr	r3, [pc, #540]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005010:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005014:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501c:	4983      	ldr	r1, [pc, #524]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800501e:	4313      	orrs	r3, r2
 8005020:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f003 0308 	and.w	r3, r3, #8
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00a      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005030:	4b7e      	ldr	r3, [pc, #504]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005036:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800503e:	497b      	ldr	r1, [pc, #492]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005040:	4313      	orrs	r3, r2
 8005042:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0310 	and.w	r3, r3, #16
 800504e:	2b00      	cmp	r3, #0
 8005050:	d00a      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005052:	4b76      	ldr	r3, [pc, #472]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005054:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005058:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005060:	4972      	ldr	r1, [pc, #456]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005062:	4313      	orrs	r3, r2
 8005064:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0320 	and.w	r3, r3, #32
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00a      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005074:	4b6d      	ldr	r3, [pc, #436]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800507a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005082:	496a      	ldr	r1, [pc, #424]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005084:	4313      	orrs	r3, r2
 8005086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005096:	4b65      	ldr	r3, [pc, #404]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005098:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800509c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050a4:	4961      	ldr	r1, [pc, #388]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a6:	4313      	orrs	r3, r2
 80050a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00a      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80050b8:	4b5c      	ldr	r3, [pc, #368]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050c6:	4959      	ldr	r1, [pc, #356]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00a      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80050da:	4b54      	ldr	r3, [pc, #336]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050e0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050e8:	4950      	ldr	r1, [pc, #320]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00a      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80050fc:	4b4b      	ldr	r3, [pc, #300]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005102:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800510a:	4948      	ldr	r1, [pc, #288]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800510c:	4313      	orrs	r3, r2
 800510e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00a      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800511e:	4b43      	ldr	r3, [pc, #268]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005124:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800512c:	493f      	ldr	r1, [pc, #252]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512e:	4313      	orrs	r3, r2
 8005130:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d028      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005140:	4b3a      	ldr	r3, [pc, #232]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005146:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800514e:	4937      	ldr	r1, [pc, #220]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005150:	4313      	orrs	r3, r2
 8005152:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800515a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800515e:	d106      	bne.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005160:	4b32      	ldr	r3, [pc, #200]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	4a31      	ldr	r2, [pc, #196]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005166:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800516a:	60d3      	str	r3, [r2, #12]
 800516c:	e011      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005172:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005176:	d10c      	bne.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	3304      	adds	r3, #4
 800517c:	2101      	movs	r1, #1
 800517e:	4618      	mov	r0, r3
 8005180:	f000 f8c8 	bl	8005314 <RCCEx_PLLSAI1_Config>
 8005184:	4603      	mov	r3, r0
 8005186:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005188:	7cfb      	ldrb	r3, [r7, #19]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800518e:	7cfb      	ldrb	r3, [r7, #19]
 8005190:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d028      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800519e:	4b23      	ldr	r3, [pc, #140]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051a4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ac:	491f      	ldr	r1, [pc, #124]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051bc:	d106      	bne.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051be:	4b1b      	ldr	r3, [pc, #108]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	4a1a      	ldr	r2, [pc, #104]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051c8:	60d3      	str	r3, [r2, #12]
 80051ca:	e011      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80051d4:	d10c      	bne.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	3304      	adds	r3, #4
 80051da:	2101      	movs	r1, #1
 80051dc:	4618      	mov	r0, r3
 80051de:	f000 f899 	bl	8005314 <RCCEx_PLLSAI1_Config>
 80051e2:	4603      	mov	r3, r0
 80051e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051e6:	7cfb      	ldrb	r3, [r7, #19]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d001      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80051ec:	7cfb      	ldrb	r3, [r7, #19]
 80051ee:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d02b      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80051fc:	4b0b      	ldr	r3, [pc, #44]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005202:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800520a:	4908      	ldr	r1, [pc, #32]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800520c:	4313      	orrs	r3, r2
 800520e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005216:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800521a:	d109      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800521c:	4b03      	ldr	r3, [pc, #12]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	4a02      	ldr	r2, [pc, #8]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005222:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005226:	60d3      	str	r3, [r2, #12]
 8005228:	e014      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800522a:	bf00      	nop
 800522c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005234:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005238:	d10c      	bne.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	3304      	adds	r3, #4
 800523e:	2101      	movs	r1, #1
 8005240:	4618      	mov	r0, r3
 8005242:	f000 f867 	bl	8005314 <RCCEx_PLLSAI1_Config>
 8005246:	4603      	mov	r3, r0
 8005248:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800524a:	7cfb      	ldrb	r3, [r7, #19]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005250:	7cfb      	ldrb	r3, [r7, #19]
 8005252:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d02f      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005260:	4b2b      	ldr	r3, [pc, #172]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005262:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005266:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800526e:	4928      	ldr	r1, [pc, #160]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005270:	4313      	orrs	r3, r2
 8005272:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800527a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800527e:	d10d      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3304      	adds	r3, #4
 8005284:	2102      	movs	r1, #2
 8005286:	4618      	mov	r0, r3
 8005288:	f000 f844 	bl	8005314 <RCCEx_PLLSAI1_Config>
 800528c:	4603      	mov	r3, r0
 800528e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005290:	7cfb      	ldrb	r3, [r7, #19]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d014      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005296:	7cfb      	ldrb	r3, [r7, #19]
 8005298:	74bb      	strb	r3, [r7, #18]
 800529a:	e011      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80052a4:	d10c      	bne.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	3320      	adds	r3, #32
 80052aa:	2102      	movs	r1, #2
 80052ac:	4618      	mov	r0, r3
 80052ae:	f000 f925 	bl	80054fc <RCCEx_PLLSAI2_Config>
 80052b2:	4603      	mov	r3, r0
 80052b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052b6:	7cfb      	ldrb	r3, [r7, #19]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d001      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80052bc:	7cfb      	ldrb	r3, [r7, #19]
 80052be:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d00a      	beq.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80052cc:	4b10      	ldr	r3, [pc, #64]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052d2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80052da:	490d      	ldr	r1, [pc, #52]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00b      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80052ee:	4b08      	ldr	r3, [pc, #32]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80052f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052f4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052fe:	4904      	ldr	r1, [pc, #16]	; (8005310 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005300:	4313      	orrs	r3, r2
 8005302:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005306:	7cbb      	ldrb	r3, [r7, #18]
}
 8005308:	4618      	mov	r0, r3
 800530a:	3718      	adds	r7, #24
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	40021000 	.word	0x40021000

08005314 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800531e:	2300      	movs	r3, #0
 8005320:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005322:	4b75      	ldr	r3, [pc, #468]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	f003 0303 	and.w	r3, r3, #3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d018      	beq.n	8005360 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800532e:	4b72      	ldr	r3, [pc, #456]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	f003 0203 	and.w	r2, r3, #3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	429a      	cmp	r2, r3
 800533c:	d10d      	bne.n	800535a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
       ||
 8005342:	2b00      	cmp	r3, #0
 8005344:	d009      	beq.n	800535a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005346:	4b6c      	ldr	r3, [pc, #432]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	091b      	lsrs	r3, r3, #4
 800534c:	f003 0307 	and.w	r3, r3, #7
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
       ||
 8005356:	429a      	cmp	r2, r3
 8005358:	d047      	beq.n	80053ea <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	73fb      	strb	r3, [r7, #15]
 800535e:	e044      	b.n	80053ea <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2b03      	cmp	r3, #3
 8005366:	d018      	beq.n	800539a <RCCEx_PLLSAI1_Config+0x86>
 8005368:	2b03      	cmp	r3, #3
 800536a:	d825      	bhi.n	80053b8 <RCCEx_PLLSAI1_Config+0xa4>
 800536c:	2b01      	cmp	r3, #1
 800536e:	d002      	beq.n	8005376 <RCCEx_PLLSAI1_Config+0x62>
 8005370:	2b02      	cmp	r3, #2
 8005372:	d009      	beq.n	8005388 <RCCEx_PLLSAI1_Config+0x74>
 8005374:	e020      	b.n	80053b8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005376:	4b60      	ldr	r3, [pc, #384]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b00      	cmp	r3, #0
 8005380:	d11d      	bne.n	80053be <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005386:	e01a      	b.n	80053be <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005388:	4b5b      	ldr	r3, [pc, #364]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005390:	2b00      	cmp	r3, #0
 8005392:	d116      	bne.n	80053c2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005398:	e013      	b.n	80053c2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800539a:	4b57      	ldr	r3, [pc, #348]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d10f      	bne.n	80053c6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053a6:	4b54      	ldr	r3, [pc, #336]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d109      	bne.n	80053c6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80053b6:	e006      	b.n	80053c6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	73fb      	strb	r3, [r7, #15]
      break;
 80053bc:	e004      	b.n	80053c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053be:	bf00      	nop
 80053c0:	e002      	b.n	80053c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053c2:	bf00      	nop
 80053c4:	e000      	b.n	80053c8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80053c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80053c8:	7bfb      	ldrb	r3, [r7, #15]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d10d      	bne.n	80053ea <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80053ce:	4b4a      	ldr	r3, [pc, #296]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6819      	ldr	r1, [r3, #0]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	3b01      	subs	r3, #1
 80053e0:	011b      	lsls	r3, r3, #4
 80053e2:	430b      	orrs	r3, r1
 80053e4:	4944      	ldr	r1, [pc, #272]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80053ea:	7bfb      	ldrb	r3, [r7, #15]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d17d      	bne.n	80054ec <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80053f0:	4b41      	ldr	r3, [pc, #260]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a40      	ldr	r2, [pc, #256]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80053fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053fc:	f7fc f9f2 	bl	80017e4 <HAL_GetTick>
 8005400:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005402:	e009      	b.n	8005418 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005404:	f7fc f9ee 	bl	80017e4 <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	2b02      	cmp	r3, #2
 8005410:	d902      	bls.n	8005418 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	73fb      	strb	r3, [r7, #15]
        break;
 8005416:	e005      	b.n	8005424 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005418:	4b37      	ldr	r3, [pc, #220]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d1ef      	bne.n	8005404 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005424:	7bfb      	ldrb	r3, [r7, #15]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d160      	bne.n	80054ec <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d111      	bne.n	8005454 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005430:	4b31      	ldr	r3, [pc, #196]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005438:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	6892      	ldr	r2, [r2, #8]
 8005440:	0211      	lsls	r1, r2, #8
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	68d2      	ldr	r2, [r2, #12]
 8005446:	0912      	lsrs	r2, r2, #4
 8005448:	0452      	lsls	r2, r2, #17
 800544a:	430a      	orrs	r2, r1
 800544c:	492a      	ldr	r1, [pc, #168]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800544e:	4313      	orrs	r3, r2
 8005450:	610b      	str	r3, [r1, #16]
 8005452:	e027      	b.n	80054a4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	2b01      	cmp	r3, #1
 8005458:	d112      	bne.n	8005480 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800545a:	4b27      	ldr	r3, [pc, #156]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005462:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	6892      	ldr	r2, [r2, #8]
 800546a:	0211      	lsls	r1, r2, #8
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	6912      	ldr	r2, [r2, #16]
 8005470:	0852      	lsrs	r2, r2, #1
 8005472:	3a01      	subs	r2, #1
 8005474:	0552      	lsls	r2, r2, #21
 8005476:	430a      	orrs	r2, r1
 8005478:	491f      	ldr	r1, [pc, #124]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800547a:	4313      	orrs	r3, r2
 800547c:	610b      	str	r3, [r1, #16]
 800547e:	e011      	b.n	80054a4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005480:	4b1d      	ldr	r3, [pc, #116]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005482:	691b      	ldr	r3, [r3, #16]
 8005484:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005488:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6892      	ldr	r2, [r2, #8]
 8005490:	0211      	lsls	r1, r2, #8
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	6952      	ldr	r2, [r2, #20]
 8005496:	0852      	lsrs	r2, r2, #1
 8005498:	3a01      	subs	r2, #1
 800549a:	0652      	lsls	r2, r2, #25
 800549c:	430a      	orrs	r2, r1
 800549e:	4916      	ldr	r1, [pc, #88]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80054a4:	4b14      	ldr	r3, [pc, #80]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a13      	ldr	r2, [pc, #76]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80054ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054b0:	f7fc f998 	bl	80017e4 <HAL_GetTick>
 80054b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80054b6:	e009      	b.n	80054cc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054b8:	f7fc f994 	bl	80017e4 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d902      	bls.n	80054cc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	73fb      	strb	r3, [r7, #15]
          break;
 80054ca:	e005      	b.n	80054d8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80054cc:	4b0a      	ldr	r3, [pc, #40]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d0ef      	beq.n	80054b8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80054d8:	7bfb      	ldrb	r3, [r7, #15]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d106      	bne.n	80054ec <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80054de:	4b06      	ldr	r3, [pc, #24]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054e0:	691a      	ldr	r2, [r3, #16]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	4904      	ldr	r1, [pc, #16]	; (80054f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80054e8:	4313      	orrs	r3, r2
 80054ea:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80054ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40021000 	.word	0x40021000

080054fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005506:	2300      	movs	r3, #0
 8005508:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800550a:	4b6a      	ldr	r3, [pc, #424]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	f003 0303 	and.w	r3, r3, #3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d018      	beq.n	8005548 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005516:	4b67      	ldr	r3, [pc, #412]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	f003 0203 	and.w	r2, r3, #3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	429a      	cmp	r2, r3
 8005524:	d10d      	bne.n	8005542 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
       ||
 800552a:	2b00      	cmp	r3, #0
 800552c:	d009      	beq.n	8005542 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800552e:	4b61      	ldr	r3, [pc, #388]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	091b      	lsrs	r3, r3, #4
 8005534:	f003 0307 	and.w	r3, r3, #7
 8005538:	1c5a      	adds	r2, r3, #1
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	685b      	ldr	r3, [r3, #4]
       ||
 800553e:	429a      	cmp	r2, r3
 8005540:	d047      	beq.n	80055d2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	73fb      	strb	r3, [r7, #15]
 8005546:	e044      	b.n	80055d2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2b03      	cmp	r3, #3
 800554e:	d018      	beq.n	8005582 <RCCEx_PLLSAI2_Config+0x86>
 8005550:	2b03      	cmp	r3, #3
 8005552:	d825      	bhi.n	80055a0 <RCCEx_PLLSAI2_Config+0xa4>
 8005554:	2b01      	cmp	r3, #1
 8005556:	d002      	beq.n	800555e <RCCEx_PLLSAI2_Config+0x62>
 8005558:	2b02      	cmp	r3, #2
 800555a:	d009      	beq.n	8005570 <RCCEx_PLLSAI2_Config+0x74>
 800555c:	e020      	b.n	80055a0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800555e:	4b55      	ldr	r3, [pc, #340]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0302 	and.w	r3, r3, #2
 8005566:	2b00      	cmp	r3, #0
 8005568:	d11d      	bne.n	80055a6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800556e:	e01a      	b.n	80055a6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005570:	4b50      	ldr	r3, [pc, #320]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005578:	2b00      	cmp	r3, #0
 800557a:	d116      	bne.n	80055aa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005580:	e013      	b.n	80055aa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005582:	4b4c      	ldr	r3, [pc, #304]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d10f      	bne.n	80055ae <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800558e:	4b49      	ldr	r3, [pc, #292]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d109      	bne.n	80055ae <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800559e:	e006      	b.n	80055ae <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	73fb      	strb	r3, [r7, #15]
      break;
 80055a4:	e004      	b.n	80055b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055a6:	bf00      	nop
 80055a8:	e002      	b.n	80055b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055aa:	bf00      	nop
 80055ac:	e000      	b.n	80055b0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80055ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80055b0:	7bfb      	ldrb	r3, [r7, #15]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d10d      	bne.n	80055d2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80055b6:	4b3f      	ldr	r3, [pc, #252]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6819      	ldr	r1, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	3b01      	subs	r3, #1
 80055c8:	011b      	lsls	r3, r3, #4
 80055ca:	430b      	orrs	r3, r1
 80055cc:	4939      	ldr	r1, [pc, #228]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80055d2:	7bfb      	ldrb	r3, [r7, #15]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d167      	bne.n	80056a8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80055d8:	4b36      	ldr	r3, [pc, #216]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a35      	ldr	r2, [pc, #212]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055e4:	f7fc f8fe 	bl	80017e4 <HAL_GetTick>
 80055e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80055ea:	e009      	b.n	8005600 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055ec:	f7fc f8fa 	bl	80017e4 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d902      	bls.n	8005600 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	73fb      	strb	r3, [r7, #15]
        break;
 80055fe:	e005      	b.n	800560c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005600:	4b2c      	ldr	r3, [pc, #176]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1ef      	bne.n	80055ec <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800560c:	7bfb      	ldrb	r3, [r7, #15]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d14a      	bne.n	80056a8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d111      	bne.n	800563c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005618:	4b26      	ldr	r3, [pc, #152]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800561a:	695b      	ldr	r3, [r3, #20]
 800561c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005620:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	6892      	ldr	r2, [r2, #8]
 8005628:	0211      	lsls	r1, r2, #8
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	68d2      	ldr	r2, [r2, #12]
 800562e:	0912      	lsrs	r2, r2, #4
 8005630:	0452      	lsls	r2, r2, #17
 8005632:	430a      	orrs	r2, r1
 8005634:	491f      	ldr	r1, [pc, #124]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005636:	4313      	orrs	r3, r2
 8005638:	614b      	str	r3, [r1, #20]
 800563a:	e011      	b.n	8005660 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800563c:	4b1d      	ldr	r3, [pc, #116]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800563e:	695b      	ldr	r3, [r3, #20]
 8005640:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005644:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	6892      	ldr	r2, [r2, #8]
 800564c:	0211      	lsls	r1, r2, #8
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	6912      	ldr	r2, [r2, #16]
 8005652:	0852      	lsrs	r2, r2, #1
 8005654:	3a01      	subs	r2, #1
 8005656:	0652      	lsls	r2, r2, #25
 8005658:	430a      	orrs	r2, r1
 800565a:	4916      	ldr	r1, [pc, #88]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800565c:	4313      	orrs	r3, r2
 800565e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005660:	4b14      	ldr	r3, [pc, #80]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a13      	ldr	r2, [pc, #76]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005666:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800566a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800566c:	f7fc f8ba 	bl	80017e4 <HAL_GetTick>
 8005670:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005672:	e009      	b.n	8005688 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005674:	f7fc f8b6 	bl	80017e4 <HAL_GetTick>
 8005678:	4602      	mov	r2, r0
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	2b02      	cmp	r3, #2
 8005680:	d902      	bls.n	8005688 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	73fb      	strb	r3, [r7, #15]
          break;
 8005686:	e005      	b.n	8005694 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005688:	4b0a      	ldr	r3, [pc, #40]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d0ef      	beq.n	8005674 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005694:	7bfb      	ldrb	r3, [r7, #15]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d106      	bne.n	80056a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800569a:	4b06      	ldr	r3, [pc, #24]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800569c:	695a      	ldr	r2, [r3, #20]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	4904      	ldr	r1, [pc, #16]	; (80056b4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056a4:	4313      	orrs	r3, r2
 80056a6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80056a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3710      	adds	r7, #16
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	40021000 	.word	0x40021000

080056b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b082      	sub	sp, #8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e049      	b.n	800575e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d106      	bne.n	80056e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	f7fb fe14 	bl	800130c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2202      	movs	r2, #2
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	3304      	adds	r3, #4
 80056f4:	4619      	mov	r1, r3
 80056f6:	4610      	mov	r0, r2
 80056f8:	f000 fa9a 	bl	8005c30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3708      	adds	r7, #8
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
	...

08005768 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005768:	b480      	push	{r7}
 800576a:	b085      	sub	sp, #20
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005776:	b2db      	uxtb	r3, r3
 8005778:	2b01      	cmp	r3, #1
 800577a:	d001      	beq.n	8005780 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e04f      	b.n	8005820 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2202      	movs	r2, #2
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	68da      	ldr	r2, [r3, #12]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f042 0201 	orr.w	r2, r2, #1
 8005796:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a23      	ldr	r2, [pc, #140]	; (800582c <HAL_TIM_Base_Start_IT+0xc4>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d01d      	beq.n	80057de <HAL_TIM_Base_Start_IT+0x76>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057aa:	d018      	beq.n	80057de <HAL_TIM_Base_Start_IT+0x76>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a1f      	ldr	r2, [pc, #124]	; (8005830 <HAL_TIM_Base_Start_IT+0xc8>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d013      	beq.n	80057de <HAL_TIM_Base_Start_IT+0x76>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a1e      	ldr	r2, [pc, #120]	; (8005834 <HAL_TIM_Base_Start_IT+0xcc>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d00e      	beq.n	80057de <HAL_TIM_Base_Start_IT+0x76>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a1c      	ldr	r2, [pc, #112]	; (8005838 <HAL_TIM_Base_Start_IT+0xd0>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d009      	beq.n	80057de <HAL_TIM_Base_Start_IT+0x76>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a1b      	ldr	r2, [pc, #108]	; (800583c <HAL_TIM_Base_Start_IT+0xd4>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d004      	beq.n	80057de <HAL_TIM_Base_Start_IT+0x76>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a19      	ldr	r2, [pc, #100]	; (8005840 <HAL_TIM_Base_Start_IT+0xd8>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d115      	bne.n	800580a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	689a      	ldr	r2, [r3, #8]
 80057e4:	4b17      	ldr	r3, [pc, #92]	; (8005844 <HAL_TIM_Base_Start_IT+0xdc>)
 80057e6:	4013      	ands	r3, r2
 80057e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2b06      	cmp	r3, #6
 80057ee:	d015      	beq.n	800581c <HAL_TIM_Base_Start_IT+0xb4>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057f6:	d011      	beq.n	800581c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f042 0201 	orr.w	r2, r2, #1
 8005806:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005808:	e008      	b.n	800581c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f042 0201 	orr.w	r2, r2, #1
 8005818:	601a      	str	r2, [r3, #0]
 800581a:	e000      	b.n	800581e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800581c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800581e:	2300      	movs	r3, #0
}
 8005820:	4618      	mov	r0, r3
 8005822:	3714      	adds	r7, #20
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr
 800582c:	40012c00 	.word	0x40012c00
 8005830:	40000400 	.word	0x40000400
 8005834:	40000800 	.word	0x40000800
 8005838:	40000c00 	.word	0x40000c00
 800583c:	40013400 	.word	0x40013400
 8005840:	40014000 	.word	0x40014000
 8005844:	00010007 	.word	0x00010007

08005848 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	f003 0302 	and.w	r3, r3, #2
 8005866:	2b00      	cmp	r3, #0
 8005868:	d020      	beq.n	80058ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f003 0302 	and.w	r3, r3, #2
 8005870:	2b00      	cmp	r3, #0
 8005872:	d01b      	beq.n	80058ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f06f 0202 	mvn.w	r2, #2
 800587c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2201      	movs	r2, #1
 8005882:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	f003 0303 	and.w	r3, r3, #3
 800588e:	2b00      	cmp	r3, #0
 8005890:	d003      	beq.n	800589a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 f9ad 	bl	8005bf2 <HAL_TIM_IC_CaptureCallback>
 8005898:	e005      	b.n	80058a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 f99f 	bl	8005bde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f000 f9b0 	bl	8005c06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	f003 0304 	and.w	r3, r3, #4
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d020      	beq.n	80058f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f003 0304 	and.w	r3, r3, #4
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d01b      	beq.n	80058f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f06f 0204 	mvn.w	r2, #4
 80058c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2202      	movs	r2, #2
 80058ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d003      	beq.n	80058e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 f987 	bl	8005bf2 <HAL_TIM_IC_CaptureCallback>
 80058e4:	e005      	b.n	80058f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 f979 	bl	8005bde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 f98a 	bl	8005c06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f003 0308 	and.w	r3, r3, #8
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d020      	beq.n	8005944 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f003 0308 	and.w	r3, r3, #8
 8005908:	2b00      	cmp	r3, #0
 800590a:	d01b      	beq.n	8005944 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f06f 0208 	mvn.w	r2, #8
 8005914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2204      	movs	r2, #4
 800591a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	69db      	ldr	r3, [r3, #28]
 8005922:	f003 0303 	and.w	r3, r3, #3
 8005926:	2b00      	cmp	r3, #0
 8005928:	d003      	beq.n	8005932 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f961 	bl	8005bf2 <HAL_TIM_IC_CaptureCallback>
 8005930:	e005      	b.n	800593e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f953 	bl	8005bde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f000 f964 	bl	8005c06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2200      	movs	r2, #0
 8005942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	f003 0310 	and.w	r3, r3, #16
 800594a:	2b00      	cmp	r3, #0
 800594c:	d020      	beq.n	8005990 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f003 0310 	and.w	r3, r3, #16
 8005954:	2b00      	cmp	r3, #0
 8005956:	d01b      	beq.n	8005990 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f06f 0210 	mvn.w	r2, #16
 8005960:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2208      	movs	r2, #8
 8005966:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	69db      	ldr	r3, [r3, #28]
 800596e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005972:	2b00      	cmp	r3, #0
 8005974:	d003      	beq.n	800597e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f93b 	bl	8005bf2 <HAL_TIM_IC_CaptureCallback>
 800597c:	e005      	b.n	800598a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f92d 	bl	8005bde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f000 f93e 	bl	8005c06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b00      	cmp	r3, #0
 8005998:	d00c      	beq.n	80059b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f003 0301 	and.w	r3, r3, #1
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d007      	beq.n	80059b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f06f 0201 	mvn.w	r2, #1
 80059ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f7fb fb3a 	bl	8001028 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00c      	beq.n	80059d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d007      	beq.n	80059d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80059d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 faf2 	bl	8005fbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00c      	beq.n	80059fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d007      	beq.n	80059fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80059f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 faea 	bl	8005fd0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00c      	beq.n	8005a20 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d007      	beq.n	8005a20 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 f8fd 	bl	8005c1a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	f003 0320 	and.w	r3, r3, #32
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00c      	beq.n	8005a44 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f003 0320 	and.w	r3, r3, #32
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d007      	beq.n	8005a44 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f06f 0220 	mvn.w	r2, #32
 8005a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 fab2 	bl	8005fa8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a44:	bf00      	nop
 8005a46:	3710      	adds	r7, #16
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a56:	2300      	movs	r3, #0
 8005a58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d101      	bne.n	8005a68 <HAL_TIM_ConfigClockSource+0x1c>
 8005a64:	2302      	movs	r3, #2
 8005a66:	e0b6      	b.n	8005bd6 <HAL_TIM_ConfigClockSource+0x18a>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2202      	movs	r2, #2
 8005a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68ba      	ldr	r2, [r7, #8]
 8005a9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aa4:	d03e      	beq.n	8005b24 <HAL_TIM_ConfigClockSource+0xd8>
 8005aa6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aaa:	f200 8087 	bhi.w	8005bbc <HAL_TIM_ConfigClockSource+0x170>
 8005aae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ab2:	f000 8086 	beq.w	8005bc2 <HAL_TIM_ConfigClockSource+0x176>
 8005ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aba:	d87f      	bhi.n	8005bbc <HAL_TIM_ConfigClockSource+0x170>
 8005abc:	2b70      	cmp	r3, #112	; 0x70
 8005abe:	d01a      	beq.n	8005af6 <HAL_TIM_ConfigClockSource+0xaa>
 8005ac0:	2b70      	cmp	r3, #112	; 0x70
 8005ac2:	d87b      	bhi.n	8005bbc <HAL_TIM_ConfigClockSource+0x170>
 8005ac4:	2b60      	cmp	r3, #96	; 0x60
 8005ac6:	d050      	beq.n	8005b6a <HAL_TIM_ConfigClockSource+0x11e>
 8005ac8:	2b60      	cmp	r3, #96	; 0x60
 8005aca:	d877      	bhi.n	8005bbc <HAL_TIM_ConfigClockSource+0x170>
 8005acc:	2b50      	cmp	r3, #80	; 0x50
 8005ace:	d03c      	beq.n	8005b4a <HAL_TIM_ConfigClockSource+0xfe>
 8005ad0:	2b50      	cmp	r3, #80	; 0x50
 8005ad2:	d873      	bhi.n	8005bbc <HAL_TIM_ConfigClockSource+0x170>
 8005ad4:	2b40      	cmp	r3, #64	; 0x40
 8005ad6:	d058      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x13e>
 8005ad8:	2b40      	cmp	r3, #64	; 0x40
 8005ada:	d86f      	bhi.n	8005bbc <HAL_TIM_ConfigClockSource+0x170>
 8005adc:	2b30      	cmp	r3, #48	; 0x30
 8005ade:	d064      	beq.n	8005baa <HAL_TIM_ConfigClockSource+0x15e>
 8005ae0:	2b30      	cmp	r3, #48	; 0x30
 8005ae2:	d86b      	bhi.n	8005bbc <HAL_TIM_ConfigClockSource+0x170>
 8005ae4:	2b20      	cmp	r3, #32
 8005ae6:	d060      	beq.n	8005baa <HAL_TIM_ConfigClockSource+0x15e>
 8005ae8:	2b20      	cmp	r3, #32
 8005aea:	d867      	bhi.n	8005bbc <HAL_TIM_ConfigClockSource+0x170>
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d05c      	beq.n	8005baa <HAL_TIM_ConfigClockSource+0x15e>
 8005af0:	2b10      	cmp	r3, #16
 8005af2:	d05a      	beq.n	8005baa <HAL_TIM_ConfigClockSource+0x15e>
 8005af4:	e062      	b.n	8005bbc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b06:	f000 f9a7 	bl	8005e58 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68ba      	ldr	r2, [r7, #8]
 8005b20:	609a      	str	r2, [r3, #8]
      break;
 8005b22:	e04f      	b.n	8005bc4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b34:	f000 f990 	bl	8005e58 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	689a      	ldr	r2, [r3, #8]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b46:	609a      	str	r2, [r3, #8]
      break;
 8005b48:	e03c      	b.n	8005bc4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b56:	461a      	mov	r2, r3
 8005b58:	f000 f904 	bl	8005d64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2150      	movs	r1, #80	; 0x50
 8005b62:	4618      	mov	r0, r3
 8005b64:	f000 f95d 	bl	8005e22 <TIM_ITRx_SetConfig>
      break;
 8005b68:	e02c      	b.n	8005bc4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b76:	461a      	mov	r2, r3
 8005b78:	f000 f923 	bl	8005dc2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2160      	movs	r1, #96	; 0x60
 8005b82:	4618      	mov	r0, r3
 8005b84:	f000 f94d 	bl	8005e22 <TIM_ITRx_SetConfig>
      break;
 8005b88:	e01c      	b.n	8005bc4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b96:	461a      	mov	r2, r3
 8005b98:	f000 f8e4 	bl	8005d64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2140      	movs	r1, #64	; 0x40
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f000 f93d 	bl	8005e22 <TIM_ITRx_SetConfig>
      break;
 8005ba8:	e00c      	b.n	8005bc4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	4610      	mov	r0, r2
 8005bb6:	f000 f934 	bl	8005e22 <TIM_ITRx_SetConfig>
      break;
 8005bba:	e003      	b.n	8005bc4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	73fb      	strb	r3, [r7, #15]
      break;
 8005bc0:	e000      	b.n	8005bc4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005bc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3710      	adds	r7, #16
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}

08005bde <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bde:	b480      	push	{r7}
 8005be0:	b083      	sub	sp, #12
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005be6:	bf00      	nop
 8005be8:	370c      	adds	r7, #12
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr

08005bf2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	b083      	sub	sp, #12
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bfa:	bf00      	nop
 8005bfc:	370c      	adds	r7, #12
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr

08005c06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c06:	b480      	push	{r7}
 8005c08:	b083      	sub	sp, #12
 8005c0a:	af00      	add	r7, sp, #0
 8005c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c0e:	bf00      	nop
 8005c10:	370c      	adds	r7, #12
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr

08005c1a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	b083      	sub	sp, #12
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c22:	bf00      	nop
 8005c24:	370c      	adds	r7, #12
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr
	...

08005c30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b085      	sub	sp, #20
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a40      	ldr	r2, [pc, #256]	; (8005d44 <TIM_Base_SetConfig+0x114>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d013      	beq.n	8005c70 <TIM_Base_SetConfig+0x40>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c4e:	d00f      	beq.n	8005c70 <TIM_Base_SetConfig+0x40>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a3d      	ldr	r2, [pc, #244]	; (8005d48 <TIM_Base_SetConfig+0x118>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d00b      	beq.n	8005c70 <TIM_Base_SetConfig+0x40>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a3c      	ldr	r2, [pc, #240]	; (8005d4c <TIM_Base_SetConfig+0x11c>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d007      	beq.n	8005c70 <TIM_Base_SetConfig+0x40>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a3b      	ldr	r2, [pc, #236]	; (8005d50 <TIM_Base_SetConfig+0x120>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d003      	beq.n	8005c70 <TIM_Base_SetConfig+0x40>
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	4a3a      	ldr	r2, [pc, #232]	; (8005d54 <TIM_Base_SetConfig+0x124>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d108      	bne.n	8005c82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a2f      	ldr	r2, [pc, #188]	; (8005d44 <TIM_Base_SetConfig+0x114>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d01f      	beq.n	8005cca <TIM_Base_SetConfig+0x9a>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c90:	d01b      	beq.n	8005cca <TIM_Base_SetConfig+0x9a>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a2c      	ldr	r2, [pc, #176]	; (8005d48 <TIM_Base_SetConfig+0x118>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d017      	beq.n	8005cca <TIM_Base_SetConfig+0x9a>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a2b      	ldr	r2, [pc, #172]	; (8005d4c <TIM_Base_SetConfig+0x11c>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d013      	beq.n	8005cca <TIM_Base_SetConfig+0x9a>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a2a      	ldr	r2, [pc, #168]	; (8005d50 <TIM_Base_SetConfig+0x120>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d00f      	beq.n	8005cca <TIM_Base_SetConfig+0x9a>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a29      	ldr	r2, [pc, #164]	; (8005d54 <TIM_Base_SetConfig+0x124>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d00b      	beq.n	8005cca <TIM_Base_SetConfig+0x9a>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a28      	ldr	r2, [pc, #160]	; (8005d58 <TIM_Base_SetConfig+0x128>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d007      	beq.n	8005cca <TIM_Base_SetConfig+0x9a>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a27      	ldr	r2, [pc, #156]	; (8005d5c <TIM_Base_SetConfig+0x12c>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d003      	beq.n	8005cca <TIM_Base_SetConfig+0x9a>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a26      	ldr	r2, [pc, #152]	; (8005d60 <TIM_Base_SetConfig+0x130>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d108      	bne.n	8005cdc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	68fa      	ldr	r2, [r7, #12]
 8005cee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	689a      	ldr	r2, [r3, #8]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	4a10      	ldr	r2, [pc, #64]	; (8005d44 <TIM_Base_SetConfig+0x114>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d00f      	beq.n	8005d28 <TIM_Base_SetConfig+0xf8>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a12      	ldr	r2, [pc, #72]	; (8005d54 <TIM_Base_SetConfig+0x124>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d00b      	beq.n	8005d28 <TIM_Base_SetConfig+0xf8>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a11      	ldr	r2, [pc, #68]	; (8005d58 <TIM_Base_SetConfig+0x128>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d007      	beq.n	8005d28 <TIM_Base_SetConfig+0xf8>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a10      	ldr	r2, [pc, #64]	; (8005d5c <TIM_Base_SetConfig+0x12c>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d003      	beq.n	8005d28 <TIM_Base_SetConfig+0xf8>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a0f      	ldr	r2, [pc, #60]	; (8005d60 <TIM_Base_SetConfig+0x130>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d103      	bne.n	8005d30 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	691a      	ldr	r2, [r3, #16]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	615a      	str	r2, [r3, #20]
}
 8005d36:	bf00      	nop
 8005d38:	3714      	adds	r7, #20
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d40:	4770      	bx	lr
 8005d42:	bf00      	nop
 8005d44:	40012c00 	.word	0x40012c00
 8005d48:	40000400 	.word	0x40000400
 8005d4c:	40000800 	.word	0x40000800
 8005d50:	40000c00 	.word	0x40000c00
 8005d54:	40013400 	.word	0x40013400
 8005d58:	40014000 	.word	0x40014000
 8005d5c:	40014400 	.word	0x40014400
 8005d60:	40014800 	.word	0x40014800

08005d64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b087      	sub	sp, #28
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6a1b      	ldr	r3, [r3, #32]
 8005d74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6a1b      	ldr	r3, [r3, #32]
 8005d7a:	f023 0201 	bic.w	r2, r3, #1
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	699b      	ldr	r3, [r3, #24]
 8005d86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	011b      	lsls	r3, r3, #4
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	f023 030a 	bic.w	r3, r3, #10
 8005da0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005da2:	697a      	ldr	r2, [r7, #20]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	693a      	ldr	r2, [r7, #16]
 8005dae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	697a      	ldr	r2, [r7, #20]
 8005db4:	621a      	str	r2, [r3, #32]
}
 8005db6:	bf00      	nop
 8005db8:	371c      	adds	r7, #28
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr

08005dc2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dc2:	b480      	push	{r7}
 8005dc4:	b087      	sub	sp, #28
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	60f8      	str	r0, [r7, #12]
 8005dca:	60b9      	str	r1, [r7, #8]
 8005dcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6a1b      	ldr	r3, [r3, #32]
 8005dd2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6a1b      	ldr	r3, [r3, #32]
 8005dd8:	f023 0210 	bic.w	r2, r3, #16
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	699b      	ldr	r3, [r3, #24]
 8005de4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005dec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	031b      	lsls	r3, r3, #12
 8005df2:	693a      	ldr	r2, [r7, #16]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005dfe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	011b      	lsls	r3, r3, #4
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	4313      	orrs	r3, r2
 8005e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	693a      	ldr	r2, [r7, #16]
 8005e0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	697a      	ldr	r2, [r7, #20]
 8005e14:	621a      	str	r2, [r3, #32]
}
 8005e16:	bf00      	nop
 8005e18:	371c      	adds	r7, #28
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr

08005e22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e22:	b480      	push	{r7}
 8005e24:	b085      	sub	sp, #20
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	6078      	str	r0, [r7, #4]
 8005e2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e3a:	683a      	ldr	r2, [r7, #0]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	f043 0307 	orr.w	r3, r3, #7
 8005e44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	68fa      	ldr	r2, [r7, #12]
 8005e4a:	609a      	str	r2, [r3, #8]
}
 8005e4c:	bf00      	nop
 8005e4e:	3714      	adds	r7, #20
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b087      	sub	sp, #28
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	60b9      	str	r1, [r7, #8]
 8005e62:	607a      	str	r2, [r7, #4]
 8005e64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	021a      	lsls	r2, r3, #8
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	431a      	orrs	r2, r3
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	697a      	ldr	r2, [r7, #20]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	697a      	ldr	r2, [r7, #20]
 8005e8a:	609a      	str	r2, [r3, #8]
}
 8005e8c:	bf00      	nop
 8005e8e:	371c      	adds	r7, #28
 8005e90:	46bd      	mov	sp, r7
 8005e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e96:	4770      	bx	lr

08005e98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b085      	sub	sp, #20
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d101      	bne.n	8005eb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005eac:	2302      	movs	r3, #2
 8005eae:	e068      	b.n	8005f82 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2202      	movs	r2, #2
 8005ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a2e      	ldr	r2, [pc, #184]	; (8005f90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d004      	beq.n	8005ee4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a2d      	ldr	r2, [pc, #180]	; (8005f94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d108      	bne.n	8005ef6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005eea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	68fa      	ldr	r2, [r7, #12]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005efc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a1e      	ldr	r2, [pc, #120]	; (8005f90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d01d      	beq.n	8005f56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f22:	d018      	beq.n	8005f56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a1b      	ldr	r2, [pc, #108]	; (8005f98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d013      	beq.n	8005f56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a1a      	ldr	r2, [pc, #104]	; (8005f9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d00e      	beq.n	8005f56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a18      	ldr	r2, [pc, #96]	; (8005fa0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d009      	beq.n	8005f56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a13      	ldr	r2, [pc, #76]	; (8005f94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d004      	beq.n	8005f56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a14      	ldr	r2, [pc, #80]	; (8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d10c      	bne.n	8005f70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	689b      	ldr	r3, [r3, #8]
 8005f62:	68ba      	ldr	r2, [r7, #8]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	68ba      	ldr	r2, [r7, #8]
 8005f6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3714      	adds	r7, #20
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	40012c00 	.word	0x40012c00
 8005f94:	40013400 	.word	0x40013400
 8005f98:	40000400 	.word	0x40000400
 8005f9c:	40000800 	.word	0x40000800
 8005fa0:	40000c00 	.word	0x40000c00
 8005fa4:	40014000 	.word	0x40014000

08005fa8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fb0:	bf00      	nop
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fc4:	bf00      	nop
 8005fc6:	370c      	adds	r7, #12
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005fd8:	bf00      	nop
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b082      	sub	sp, #8
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d101      	bne.n	8005ff6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e040      	b.n	8006078 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d106      	bne.n	800600c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f7fb f9c0 	bl	800138c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2224      	movs	r2, #36	; 0x24
 8006010:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f022 0201 	bic.w	r2, r2, #1
 8006020:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006026:	2b00      	cmp	r3, #0
 8006028:	d002      	beq.n	8006030 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 fb6a 	bl	8006704 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 f8af 	bl	8006194 <UART_SetConfig>
 8006036:	4603      	mov	r3, r0
 8006038:	2b01      	cmp	r3, #1
 800603a:	d101      	bne.n	8006040 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	e01b      	b.n	8006078 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800604e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	689a      	ldr	r2, [r3, #8]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800605e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f042 0201 	orr.w	r2, r2, #1
 800606e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f000 fbe9 	bl	8006848 <UART_CheckIdleState>
 8006076:	4603      	mov	r3, r0
}
 8006078:	4618      	mov	r0, r3
 800607a:	3708      	adds	r7, #8
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b08a      	sub	sp, #40	; 0x28
 8006084:	af02      	add	r7, sp, #8
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	603b      	str	r3, [r7, #0]
 800608c:	4613      	mov	r3, r2
 800608e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006094:	2b20      	cmp	r3, #32
 8006096:	d178      	bne.n	800618a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d002      	beq.n	80060a4 <HAL_UART_Transmit+0x24>
 800609e:	88fb      	ldrh	r3, [r7, #6]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d101      	bne.n	80060a8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e071      	b.n	800618c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2221      	movs	r2, #33	; 0x21
 80060b4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060b6:	f7fb fb95 	bl	80017e4 <HAL_GetTick>
 80060ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	88fa      	ldrh	r2, [r7, #6]
 80060c0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	88fa      	ldrh	r2, [r7, #6]
 80060c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060d4:	d108      	bne.n	80060e8 <HAL_UART_Transmit+0x68>
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d104      	bne.n	80060e8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80060de:	2300      	movs	r3, #0
 80060e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	61bb      	str	r3, [r7, #24]
 80060e6:	e003      	b.n	80060f0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060ec:	2300      	movs	r3, #0
 80060ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80060f0:	e030      	b.n	8006154 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	9300      	str	r3, [sp, #0]
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	2200      	movs	r2, #0
 80060fa:	2180      	movs	r1, #128	; 0x80
 80060fc:	68f8      	ldr	r0, [r7, #12]
 80060fe:	f000 fc4b 	bl	8006998 <UART_WaitOnFlagUntilTimeout>
 8006102:	4603      	mov	r3, r0
 8006104:	2b00      	cmp	r3, #0
 8006106:	d004      	beq.n	8006112 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2220      	movs	r2, #32
 800610c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e03c      	b.n	800618c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d10b      	bne.n	8006130 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	881a      	ldrh	r2, [r3, #0]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006124:	b292      	uxth	r2, r2
 8006126:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	3302      	adds	r3, #2
 800612c:	61bb      	str	r3, [r7, #24]
 800612e:	e008      	b.n	8006142 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	781a      	ldrb	r2, [r3, #0]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	b292      	uxth	r2, r2
 800613a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	3301      	adds	r3, #1
 8006140:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006148:	b29b      	uxth	r3, r3
 800614a:	3b01      	subs	r3, #1
 800614c:	b29a      	uxth	r2, r3
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800615a:	b29b      	uxth	r3, r3
 800615c:	2b00      	cmp	r3, #0
 800615e:	d1c8      	bne.n	80060f2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	9300      	str	r3, [sp, #0]
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	2200      	movs	r2, #0
 8006168:	2140      	movs	r1, #64	; 0x40
 800616a:	68f8      	ldr	r0, [r7, #12]
 800616c:	f000 fc14 	bl	8006998 <UART_WaitOnFlagUntilTimeout>
 8006170:	4603      	mov	r3, r0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d004      	beq.n	8006180 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2220      	movs	r2, #32
 800617a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800617c:	2303      	movs	r3, #3
 800617e:	e005      	b.n	800618c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2220      	movs	r2, #32
 8006184:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006186:	2300      	movs	r3, #0
 8006188:	e000      	b.n	800618c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800618a:	2302      	movs	r3, #2
  }
}
 800618c:	4618      	mov	r0, r3
 800618e:	3720      	adds	r7, #32
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006198:	b08a      	sub	sp, #40	; 0x28
 800619a:	af00      	add	r7, sp, #0
 800619c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800619e:	2300      	movs	r3, #0
 80061a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	689a      	ldr	r2, [r3, #8]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	691b      	ldr	r3, [r3, #16]
 80061ac:	431a      	orrs	r2, r3
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	695b      	ldr	r3, [r3, #20]
 80061b2:	431a      	orrs	r2, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	69db      	ldr	r3, [r3, #28]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	4ba4      	ldr	r3, [pc, #656]	; (8006454 <UART_SetConfig+0x2c0>)
 80061c4:	4013      	ands	r3, r2
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	6812      	ldr	r2, [r2, #0]
 80061ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80061cc:	430b      	orrs	r3, r1
 80061ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685b      	ldr	r3, [r3, #4]
 80061d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	68da      	ldr	r2, [r3, #12]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	430a      	orrs	r2, r1
 80061e4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	699b      	ldr	r3, [r3, #24]
 80061ea:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a99      	ldr	r2, [pc, #612]	; (8006458 <UART_SetConfig+0x2c4>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d004      	beq.n	8006200 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061fc:	4313      	orrs	r3, r2
 80061fe:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006210:	430a      	orrs	r2, r1
 8006212:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a90      	ldr	r2, [pc, #576]	; (800645c <UART_SetConfig+0x2c8>)
 800621a:	4293      	cmp	r3, r2
 800621c:	d126      	bne.n	800626c <UART_SetConfig+0xd8>
 800621e:	4b90      	ldr	r3, [pc, #576]	; (8006460 <UART_SetConfig+0x2cc>)
 8006220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006224:	f003 0303 	and.w	r3, r3, #3
 8006228:	2b03      	cmp	r3, #3
 800622a:	d81b      	bhi.n	8006264 <UART_SetConfig+0xd0>
 800622c:	a201      	add	r2, pc, #4	; (adr r2, 8006234 <UART_SetConfig+0xa0>)
 800622e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006232:	bf00      	nop
 8006234:	08006245 	.word	0x08006245
 8006238:	08006255 	.word	0x08006255
 800623c:	0800624d 	.word	0x0800624d
 8006240:	0800625d 	.word	0x0800625d
 8006244:	2301      	movs	r3, #1
 8006246:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800624a:	e116      	b.n	800647a <UART_SetConfig+0x2e6>
 800624c:	2302      	movs	r3, #2
 800624e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006252:	e112      	b.n	800647a <UART_SetConfig+0x2e6>
 8006254:	2304      	movs	r3, #4
 8006256:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800625a:	e10e      	b.n	800647a <UART_SetConfig+0x2e6>
 800625c:	2308      	movs	r3, #8
 800625e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006262:	e10a      	b.n	800647a <UART_SetConfig+0x2e6>
 8006264:	2310      	movs	r3, #16
 8006266:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800626a:	e106      	b.n	800647a <UART_SetConfig+0x2e6>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a7c      	ldr	r2, [pc, #496]	; (8006464 <UART_SetConfig+0x2d0>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d138      	bne.n	80062e8 <UART_SetConfig+0x154>
 8006276:	4b7a      	ldr	r3, [pc, #488]	; (8006460 <UART_SetConfig+0x2cc>)
 8006278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800627c:	f003 030c 	and.w	r3, r3, #12
 8006280:	2b0c      	cmp	r3, #12
 8006282:	d82d      	bhi.n	80062e0 <UART_SetConfig+0x14c>
 8006284:	a201      	add	r2, pc, #4	; (adr r2, 800628c <UART_SetConfig+0xf8>)
 8006286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800628a:	bf00      	nop
 800628c:	080062c1 	.word	0x080062c1
 8006290:	080062e1 	.word	0x080062e1
 8006294:	080062e1 	.word	0x080062e1
 8006298:	080062e1 	.word	0x080062e1
 800629c:	080062d1 	.word	0x080062d1
 80062a0:	080062e1 	.word	0x080062e1
 80062a4:	080062e1 	.word	0x080062e1
 80062a8:	080062e1 	.word	0x080062e1
 80062ac:	080062c9 	.word	0x080062c9
 80062b0:	080062e1 	.word	0x080062e1
 80062b4:	080062e1 	.word	0x080062e1
 80062b8:	080062e1 	.word	0x080062e1
 80062bc:	080062d9 	.word	0x080062d9
 80062c0:	2300      	movs	r3, #0
 80062c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062c6:	e0d8      	b.n	800647a <UART_SetConfig+0x2e6>
 80062c8:	2302      	movs	r3, #2
 80062ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062ce:	e0d4      	b.n	800647a <UART_SetConfig+0x2e6>
 80062d0:	2304      	movs	r3, #4
 80062d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062d6:	e0d0      	b.n	800647a <UART_SetConfig+0x2e6>
 80062d8:	2308      	movs	r3, #8
 80062da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062de:	e0cc      	b.n	800647a <UART_SetConfig+0x2e6>
 80062e0:	2310      	movs	r3, #16
 80062e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062e6:	e0c8      	b.n	800647a <UART_SetConfig+0x2e6>
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a5e      	ldr	r2, [pc, #376]	; (8006468 <UART_SetConfig+0x2d4>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d125      	bne.n	800633e <UART_SetConfig+0x1aa>
 80062f2:	4b5b      	ldr	r3, [pc, #364]	; (8006460 <UART_SetConfig+0x2cc>)
 80062f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062f8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80062fc:	2b30      	cmp	r3, #48	; 0x30
 80062fe:	d016      	beq.n	800632e <UART_SetConfig+0x19a>
 8006300:	2b30      	cmp	r3, #48	; 0x30
 8006302:	d818      	bhi.n	8006336 <UART_SetConfig+0x1a2>
 8006304:	2b20      	cmp	r3, #32
 8006306:	d00a      	beq.n	800631e <UART_SetConfig+0x18a>
 8006308:	2b20      	cmp	r3, #32
 800630a:	d814      	bhi.n	8006336 <UART_SetConfig+0x1a2>
 800630c:	2b00      	cmp	r3, #0
 800630e:	d002      	beq.n	8006316 <UART_SetConfig+0x182>
 8006310:	2b10      	cmp	r3, #16
 8006312:	d008      	beq.n	8006326 <UART_SetConfig+0x192>
 8006314:	e00f      	b.n	8006336 <UART_SetConfig+0x1a2>
 8006316:	2300      	movs	r3, #0
 8006318:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800631c:	e0ad      	b.n	800647a <UART_SetConfig+0x2e6>
 800631e:	2302      	movs	r3, #2
 8006320:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006324:	e0a9      	b.n	800647a <UART_SetConfig+0x2e6>
 8006326:	2304      	movs	r3, #4
 8006328:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800632c:	e0a5      	b.n	800647a <UART_SetConfig+0x2e6>
 800632e:	2308      	movs	r3, #8
 8006330:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006334:	e0a1      	b.n	800647a <UART_SetConfig+0x2e6>
 8006336:	2310      	movs	r3, #16
 8006338:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800633c:	e09d      	b.n	800647a <UART_SetConfig+0x2e6>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a4a      	ldr	r2, [pc, #296]	; (800646c <UART_SetConfig+0x2d8>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d125      	bne.n	8006394 <UART_SetConfig+0x200>
 8006348:	4b45      	ldr	r3, [pc, #276]	; (8006460 <UART_SetConfig+0x2cc>)
 800634a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800634e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006352:	2bc0      	cmp	r3, #192	; 0xc0
 8006354:	d016      	beq.n	8006384 <UART_SetConfig+0x1f0>
 8006356:	2bc0      	cmp	r3, #192	; 0xc0
 8006358:	d818      	bhi.n	800638c <UART_SetConfig+0x1f8>
 800635a:	2b80      	cmp	r3, #128	; 0x80
 800635c:	d00a      	beq.n	8006374 <UART_SetConfig+0x1e0>
 800635e:	2b80      	cmp	r3, #128	; 0x80
 8006360:	d814      	bhi.n	800638c <UART_SetConfig+0x1f8>
 8006362:	2b00      	cmp	r3, #0
 8006364:	d002      	beq.n	800636c <UART_SetConfig+0x1d8>
 8006366:	2b40      	cmp	r3, #64	; 0x40
 8006368:	d008      	beq.n	800637c <UART_SetConfig+0x1e8>
 800636a:	e00f      	b.n	800638c <UART_SetConfig+0x1f8>
 800636c:	2300      	movs	r3, #0
 800636e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006372:	e082      	b.n	800647a <UART_SetConfig+0x2e6>
 8006374:	2302      	movs	r3, #2
 8006376:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800637a:	e07e      	b.n	800647a <UART_SetConfig+0x2e6>
 800637c:	2304      	movs	r3, #4
 800637e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006382:	e07a      	b.n	800647a <UART_SetConfig+0x2e6>
 8006384:	2308      	movs	r3, #8
 8006386:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800638a:	e076      	b.n	800647a <UART_SetConfig+0x2e6>
 800638c:	2310      	movs	r3, #16
 800638e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006392:	e072      	b.n	800647a <UART_SetConfig+0x2e6>
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a35      	ldr	r2, [pc, #212]	; (8006470 <UART_SetConfig+0x2dc>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d12a      	bne.n	80063f4 <UART_SetConfig+0x260>
 800639e:	4b30      	ldr	r3, [pc, #192]	; (8006460 <UART_SetConfig+0x2cc>)
 80063a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80063ac:	d01a      	beq.n	80063e4 <UART_SetConfig+0x250>
 80063ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80063b2:	d81b      	bhi.n	80063ec <UART_SetConfig+0x258>
 80063b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063b8:	d00c      	beq.n	80063d4 <UART_SetConfig+0x240>
 80063ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063be:	d815      	bhi.n	80063ec <UART_SetConfig+0x258>
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d003      	beq.n	80063cc <UART_SetConfig+0x238>
 80063c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063c8:	d008      	beq.n	80063dc <UART_SetConfig+0x248>
 80063ca:	e00f      	b.n	80063ec <UART_SetConfig+0x258>
 80063cc:	2300      	movs	r3, #0
 80063ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063d2:	e052      	b.n	800647a <UART_SetConfig+0x2e6>
 80063d4:	2302      	movs	r3, #2
 80063d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063da:	e04e      	b.n	800647a <UART_SetConfig+0x2e6>
 80063dc:	2304      	movs	r3, #4
 80063de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063e2:	e04a      	b.n	800647a <UART_SetConfig+0x2e6>
 80063e4:	2308      	movs	r3, #8
 80063e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063ea:	e046      	b.n	800647a <UART_SetConfig+0x2e6>
 80063ec:	2310      	movs	r3, #16
 80063ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063f2:	e042      	b.n	800647a <UART_SetConfig+0x2e6>
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a17      	ldr	r2, [pc, #92]	; (8006458 <UART_SetConfig+0x2c4>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d13a      	bne.n	8006474 <UART_SetConfig+0x2e0>
 80063fe:	4b18      	ldr	r3, [pc, #96]	; (8006460 <UART_SetConfig+0x2cc>)
 8006400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006404:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006408:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800640c:	d01a      	beq.n	8006444 <UART_SetConfig+0x2b0>
 800640e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006412:	d81b      	bhi.n	800644c <UART_SetConfig+0x2b8>
 8006414:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006418:	d00c      	beq.n	8006434 <UART_SetConfig+0x2a0>
 800641a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800641e:	d815      	bhi.n	800644c <UART_SetConfig+0x2b8>
 8006420:	2b00      	cmp	r3, #0
 8006422:	d003      	beq.n	800642c <UART_SetConfig+0x298>
 8006424:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006428:	d008      	beq.n	800643c <UART_SetConfig+0x2a8>
 800642a:	e00f      	b.n	800644c <UART_SetConfig+0x2b8>
 800642c:	2300      	movs	r3, #0
 800642e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006432:	e022      	b.n	800647a <UART_SetConfig+0x2e6>
 8006434:	2302      	movs	r3, #2
 8006436:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800643a:	e01e      	b.n	800647a <UART_SetConfig+0x2e6>
 800643c:	2304      	movs	r3, #4
 800643e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006442:	e01a      	b.n	800647a <UART_SetConfig+0x2e6>
 8006444:	2308      	movs	r3, #8
 8006446:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800644a:	e016      	b.n	800647a <UART_SetConfig+0x2e6>
 800644c:	2310      	movs	r3, #16
 800644e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006452:	e012      	b.n	800647a <UART_SetConfig+0x2e6>
 8006454:	efff69f3 	.word	0xefff69f3
 8006458:	40008000 	.word	0x40008000
 800645c:	40013800 	.word	0x40013800
 8006460:	40021000 	.word	0x40021000
 8006464:	40004400 	.word	0x40004400
 8006468:	40004800 	.word	0x40004800
 800646c:	40004c00 	.word	0x40004c00
 8006470:	40005000 	.word	0x40005000
 8006474:	2310      	movs	r3, #16
 8006476:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a9f      	ldr	r2, [pc, #636]	; (80066fc <UART_SetConfig+0x568>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d17a      	bne.n	800657a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006484:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006488:	2b08      	cmp	r3, #8
 800648a:	d824      	bhi.n	80064d6 <UART_SetConfig+0x342>
 800648c:	a201      	add	r2, pc, #4	; (adr r2, 8006494 <UART_SetConfig+0x300>)
 800648e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006492:	bf00      	nop
 8006494:	080064b9 	.word	0x080064b9
 8006498:	080064d7 	.word	0x080064d7
 800649c:	080064c1 	.word	0x080064c1
 80064a0:	080064d7 	.word	0x080064d7
 80064a4:	080064c7 	.word	0x080064c7
 80064a8:	080064d7 	.word	0x080064d7
 80064ac:	080064d7 	.word	0x080064d7
 80064b0:	080064d7 	.word	0x080064d7
 80064b4:	080064cf 	.word	0x080064cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064b8:	f7fe fbb6 	bl	8004c28 <HAL_RCC_GetPCLK1Freq>
 80064bc:	61f8      	str	r0, [r7, #28]
        break;
 80064be:	e010      	b.n	80064e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064c0:	4b8f      	ldr	r3, [pc, #572]	; (8006700 <UART_SetConfig+0x56c>)
 80064c2:	61fb      	str	r3, [r7, #28]
        break;
 80064c4:	e00d      	b.n	80064e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064c6:	f7fe fb17 	bl	8004af8 <HAL_RCC_GetSysClockFreq>
 80064ca:	61f8      	str	r0, [r7, #28]
        break;
 80064cc:	e009      	b.n	80064e2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064d2:	61fb      	str	r3, [r7, #28]
        break;
 80064d4:	e005      	b.n	80064e2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80064d6:	2300      	movs	r3, #0
 80064d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80064e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f000 80fb 	beq.w	80066e0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	685a      	ldr	r2, [r3, #4]
 80064ee:	4613      	mov	r3, r2
 80064f0:	005b      	lsls	r3, r3, #1
 80064f2:	4413      	add	r3, r2
 80064f4:	69fa      	ldr	r2, [r7, #28]
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d305      	bcc.n	8006506 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006500:	69fa      	ldr	r2, [r7, #28]
 8006502:	429a      	cmp	r2, r3
 8006504:	d903      	bls.n	800650e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800650c:	e0e8      	b.n	80066e0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	2200      	movs	r2, #0
 8006512:	461c      	mov	r4, r3
 8006514:	4615      	mov	r5, r2
 8006516:	f04f 0200 	mov.w	r2, #0
 800651a:	f04f 0300 	mov.w	r3, #0
 800651e:	022b      	lsls	r3, r5, #8
 8006520:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006524:	0222      	lsls	r2, r4, #8
 8006526:	68f9      	ldr	r1, [r7, #12]
 8006528:	6849      	ldr	r1, [r1, #4]
 800652a:	0849      	lsrs	r1, r1, #1
 800652c:	2000      	movs	r0, #0
 800652e:	4688      	mov	r8, r1
 8006530:	4681      	mov	r9, r0
 8006532:	eb12 0a08 	adds.w	sl, r2, r8
 8006536:	eb43 0b09 	adc.w	fp, r3, r9
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	603b      	str	r3, [r7, #0]
 8006542:	607a      	str	r2, [r7, #4]
 8006544:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006548:	4650      	mov	r0, sl
 800654a:	4659      	mov	r1, fp
 800654c:	f7f9 fe90 	bl	8000270 <__aeabi_uldivmod>
 8006550:	4602      	mov	r2, r0
 8006552:	460b      	mov	r3, r1
 8006554:	4613      	mov	r3, r2
 8006556:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800655e:	d308      	bcc.n	8006572 <UART_SetConfig+0x3de>
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006566:	d204      	bcs.n	8006572 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	69ba      	ldr	r2, [r7, #24]
 800656e:	60da      	str	r2, [r3, #12]
 8006570:	e0b6      	b.n	80066e0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006578:	e0b2      	b.n	80066e0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	69db      	ldr	r3, [r3, #28]
 800657e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006582:	d15e      	bne.n	8006642 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006584:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006588:	2b08      	cmp	r3, #8
 800658a:	d828      	bhi.n	80065de <UART_SetConfig+0x44a>
 800658c:	a201      	add	r2, pc, #4	; (adr r2, 8006594 <UART_SetConfig+0x400>)
 800658e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006592:	bf00      	nop
 8006594:	080065b9 	.word	0x080065b9
 8006598:	080065c1 	.word	0x080065c1
 800659c:	080065c9 	.word	0x080065c9
 80065a0:	080065df 	.word	0x080065df
 80065a4:	080065cf 	.word	0x080065cf
 80065a8:	080065df 	.word	0x080065df
 80065ac:	080065df 	.word	0x080065df
 80065b0:	080065df 	.word	0x080065df
 80065b4:	080065d7 	.word	0x080065d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065b8:	f7fe fb36 	bl	8004c28 <HAL_RCC_GetPCLK1Freq>
 80065bc:	61f8      	str	r0, [r7, #28]
        break;
 80065be:	e014      	b.n	80065ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065c0:	f7fe fb48 	bl	8004c54 <HAL_RCC_GetPCLK2Freq>
 80065c4:	61f8      	str	r0, [r7, #28]
        break;
 80065c6:	e010      	b.n	80065ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065c8:	4b4d      	ldr	r3, [pc, #308]	; (8006700 <UART_SetConfig+0x56c>)
 80065ca:	61fb      	str	r3, [r7, #28]
        break;
 80065cc:	e00d      	b.n	80065ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065ce:	f7fe fa93 	bl	8004af8 <HAL_RCC_GetSysClockFreq>
 80065d2:	61f8      	str	r0, [r7, #28]
        break;
 80065d4:	e009      	b.n	80065ea <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065da:	61fb      	str	r3, [r7, #28]
        break;
 80065dc:	e005      	b.n	80065ea <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80065de:	2300      	movs	r3, #0
 80065e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80065e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d077      	beq.n	80066e0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	005a      	lsls	r2, r3, #1
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	085b      	lsrs	r3, r3, #1
 80065fa:	441a      	add	r2, r3
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	fbb2 f3f3 	udiv	r3, r2, r3
 8006604:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	2b0f      	cmp	r3, #15
 800660a:	d916      	bls.n	800663a <UART_SetConfig+0x4a6>
 800660c:	69bb      	ldr	r3, [r7, #24]
 800660e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006612:	d212      	bcs.n	800663a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	b29b      	uxth	r3, r3
 8006618:	f023 030f 	bic.w	r3, r3, #15
 800661c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	085b      	lsrs	r3, r3, #1
 8006622:	b29b      	uxth	r3, r3
 8006624:	f003 0307 	and.w	r3, r3, #7
 8006628:	b29a      	uxth	r2, r3
 800662a:	8afb      	ldrh	r3, [r7, #22]
 800662c:	4313      	orrs	r3, r2
 800662e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	8afa      	ldrh	r2, [r7, #22]
 8006636:	60da      	str	r2, [r3, #12]
 8006638:	e052      	b.n	80066e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006640:	e04e      	b.n	80066e0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006642:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006646:	2b08      	cmp	r3, #8
 8006648:	d827      	bhi.n	800669a <UART_SetConfig+0x506>
 800664a:	a201      	add	r2, pc, #4	; (adr r2, 8006650 <UART_SetConfig+0x4bc>)
 800664c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006650:	08006675 	.word	0x08006675
 8006654:	0800667d 	.word	0x0800667d
 8006658:	08006685 	.word	0x08006685
 800665c:	0800669b 	.word	0x0800669b
 8006660:	0800668b 	.word	0x0800668b
 8006664:	0800669b 	.word	0x0800669b
 8006668:	0800669b 	.word	0x0800669b
 800666c:	0800669b 	.word	0x0800669b
 8006670:	08006693 	.word	0x08006693
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006674:	f7fe fad8 	bl	8004c28 <HAL_RCC_GetPCLK1Freq>
 8006678:	61f8      	str	r0, [r7, #28]
        break;
 800667a:	e014      	b.n	80066a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800667c:	f7fe faea 	bl	8004c54 <HAL_RCC_GetPCLK2Freq>
 8006680:	61f8      	str	r0, [r7, #28]
        break;
 8006682:	e010      	b.n	80066a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006684:	4b1e      	ldr	r3, [pc, #120]	; (8006700 <UART_SetConfig+0x56c>)
 8006686:	61fb      	str	r3, [r7, #28]
        break;
 8006688:	e00d      	b.n	80066a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800668a:	f7fe fa35 	bl	8004af8 <HAL_RCC_GetSysClockFreq>
 800668e:	61f8      	str	r0, [r7, #28]
        break;
 8006690:	e009      	b.n	80066a6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006692:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006696:	61fb      	str	r3, [r7, #28]
        break;
 8006698:	e005      	b.n	80066a6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800669a:	2300      	movs	r3, #0
 800669c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80066a4:	bf00      	nop
    }

    if (pclk != 0U)
 80066a6:	69fb      	ldr	r3, [r7, #28]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d019      	beq.n	80066e0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	085a      	lsrs	r2, r3, #1
 80066b2:	69fb      	ldr	r3, [r7, #28]
 80066b4:	441a      	add	r2, r3
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80066be:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	2b0f      	cmp	r3, #15
 80066c4:	d909      	bls.n	80066da <UART_SetConfig+0x546>
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066cc:	d205      	bcs.n	80066da <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	b29a      	uxth	r2, r3
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	60da      	str	r2, [r3, #12]
 80066d8:	e002      	b.n	80066e0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80066da:	2301      	movs	r3, #1
 80066dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2200      	movs	r2, #0
 80066e4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80066ec:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3728      	adds	r7, #40	; 0x28
 80066f4:	46bd      	mov	sp, r7
 80066f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066fa:	bf00      	nop
 80066fc:	40008000 	.word	0x40008000
 8006700:	00f42400 	.word	0x00f42400

08006704 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006710:	f003 0308 	and.w	r3, r3, #8
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00a      	beq.n	800672e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	430a      	orrs	r2, r1
 800672c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006732:	f003 0301 	and.w	r3, r3, #1
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00a      	beq.n	8006750 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	430a      	orrs	r2, r1
 800674e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006754:	f003 0302 	and.w	r3, r3, #2
 8006758:	2b00      	cmp	r3, #0
 800675a:	d00a      	beq.n	8006772 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	430a      	orrs	r2, r1
 8006770:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006776:	f003 0304 	and.w	r3, r3, #4
 800677a:	2b00      	cmp	r3, #0
 800677c:	d00a      	beq.n	8006794 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	430a      	orrs	r2, r1
 8006792:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006798:	f003 0310 	and.w	r3, r3, #16
 800679c:	2b00      	cmp	r3, #0
 800679e:	d00a      	beq.n	80067b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	430a      	orrs	r2, r1
 80067b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ba:	f003 0320 	and.w	r3, r3, #32
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00a      	beq.n	80067d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	430a      	orrs	r2, r1
 80067d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d01a      	beq.n	800681a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	430a      	orrs	r2, r1
 80067f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006802:	d10a      	bne.n	800681a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800681e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006822:	2b00      	cmp	r3, #0
 8006824:	d00a      	beq.n	800683c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	430a      	orrs	r2, r1
 800683a:	605a      	str	r2, [r3, #4]
  }
}
 800683c:	bf00      	nop
 800683e:	370c      	adds	r7, #12
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b098      	sub	sp, #96	; 0x60
 800684c:	af02      	add	r7, sp, #8
 800684e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006858:	f7fa ffc4 	bl	80017e4 <HAL_GetTick>
 800685c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f003 0308 	and.w	r3, r3, #8
 8006868:	2b08      	cmp	r3, #8
 800686a:	d12e      	bne.n	80068ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800686c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006870:	9300      	str	r3, [sp, #0]
 8006872:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006874:	2200      	movs	r2, #0
 8006876:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 f88c 	bl	8006998 <UART_WaitOnFlagUntilTimeout>
 8006880:	4603      	mov	r3, r0
 8006882:	2b00      	cmp	r3, #0
 8006884:	d021      	beq.n	80068ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800688e:	e853 3f00 	ldrex	r3, [r3]
 8006892:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006894:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006896:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800689a:	653b      	str	r3, [r7, #80]	; 0x50
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	461a      	mov	r2, r3
 80068a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068a4:	647b      	str	r3, [r7, #68]	; 0x44
 80068a6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80068aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068ac:	e841 2300 	strex	r3, r2, [r1]
 80068b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80068b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d1e6      	bne.n	8006886 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2220      	movs	r2, #32
 80068bc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e062      	b.n	8006990 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0304 	and.w	r3, r3, #4
 80068d4:	2b04      	cmp	r3, #4
 80068d6:	d149      	bne.n	800696c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80068dc:	9300      	str	r3, [sp, #0]
 80068de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068e0:	2200      	movs	r2, #0
 80068e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80068e6:	6878      	ldr	r0, [r7, #4]
 80068e8:	f000 f856 	bl	8006998 <UART_WaitOnFlagUntilTimeout>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d03c      	beq.n	800696c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fa:	e853 3f00 	ldrex	r3, [r3]
 80068fe:	623b      	str	r3, [r7, #32]
   return(result);
 8006900:	6a3b      	ldr	r3, [r7, #32]
 8006902:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006906:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	461a      	mov	r2, r3
 800690e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006910:	633b      	str	r3, [r7, #48]	; 0x30
 8006912:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006914:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006916:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006918:	e841 2300 	strex	r3, r2, [r1]
 800691c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800691e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1e6      	bne.n	80068f2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	3308      	adds	r3, #8
 800692a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	e853 3f00 	ldrex	r3, [r3]
 8006932:	60fb      	str	r3, [r7, #12]
   return(result);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f023 0301 	bic.w	r3, r3, #1
 800693a:	64bb      	str	r3, [r7, #72]	; 0x48
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	3308      	adds	r3, #8
 8006942:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006944:	61fa      	str	r2, [r7, #28]
 8006946:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006948:	69b9      	ldr	r1, [r7, #24]
 800694a:	69fa      	ldr	r2, [r7, #28]
 800694c:	e841 2300 	strex	r3, r2, [r1]
 8006950:	617b      	str	r3, [r7, #20]
   return(result);
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1e5      	bne.n	8006924 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2220      	movs	r2, #32
 800695c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2200      	movs	r2, #0
 8006964:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006968:	2303      	movs	r3, #3
 800696a:	e011      	b.n	8006990 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2220      	movs	r2, #32
 8006970:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2220      	movs	r2, #32
 8006976:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3758      	adds	r7, #88	; 0x58
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b084      	sub	sp, #16
 800699c:	af00      	add	r7, sp, #0
 800699e:	60f8      	str	r0, [r7, #12]
 80069a0:	60b9      	str	r1, [r7, #8]
 80069a2:	603b      	str	r3, [r7, #0]
 80069a4:	4613      	mov	r3, r2
 80069a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069a8:	e049      	b.n	8006a3e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069b0:	d045      	beq.n	8006a3e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069b2:	f7fa ff17 	bl	80017e4 <HAL_GetTick>
 80069b6:	4602      	mov	r2, r0
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	69ba      	ldr	r2, [r7, #24]
 80069be:	429a      	cmp	r2, r3
 80069c0:	d302      	bcc.n	80069c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d101      	bne.n	80069cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80069c8:	2303      	movs	r3, #3
 80069ca:	e048      	b.n	8006a5e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f003 0304 	and.w	r3, r3, #4
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d031      	beq.n	8006a3e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	69db      	ldr	r3, [r3, #28]
 80069e0:	f003 0308 	and.w	r3, r3, #8
 80069e4:	2b08      	cmp	r3, #8
 80069e6:	d110      	bne.n	8006a0a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2208      	movs	r2, #8
 80069ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069f0:	68f8      	ldr	r0, [r7, #12]
 80069f2:	f000 f838 	bl	8006a66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2208      	movs	r2, #8
 80069fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e029      	b.n	8006a5e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	69db      	ldr	r3, [r3, #28]
 8006a10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a18:	d111      	bne.n	8006a3e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a24:	68f8      	ldr	r0, [r7, #12]
 8006a26:	f000 f81e 	bl	8006a66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2220      	movs	r2, #32
 8006a2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e00f      	b.n	8006a5e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	69da      	ldr	r2, [r3, #28]
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	4013      	ands	r3, r2
 8006a48:	68ba      	ldr	r2, [r7, #8]
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	bf0c      	ite	eq
 8006a4e:	2301      	moveq	r3, #1
 8006a50:	2300      	movne	r3, #0
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	461a      	mov	r2, r3
 8006a56:	79fb      	ldrb	r3, [r7, #7]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d0a6      	beq.n	80069aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3710      	adds	r7, #16
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}

08006a66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a66:	b480      	push	{r7}
 8006a68:	b095      	sub	sp, #84	; 0x54
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a76:	e853 3f00 	ldrex	r3, [r3]
 8006a7a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a7e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	461a      	mov	r2, r3
 8006a8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a8c:	643b      	str	r3, [r7, #64]	; 0x40
 8006a8e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a90:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006a92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006a94:	e841 2300 	strex	r3, r2, [r1]
 8006a98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d1e6      	bne.n	8006a6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	3308      	adds	r3, #8
 8006aa6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa8:	6a3b      	ldr	r3, [r7, #32]
 8006aaa:	e853 3f00 	ldrex	r3, [r3]
 8006aae:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	f023 0301 	bic.w	r3, r3, #1
 8006ab6:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	3308      	adds	r3, #8
 8006abe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ac0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ac2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ac6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ac8:	e841 2300 	strex	r3, r2, [r1]
 8006acc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1e5      	bne.n	8006aa0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ad8:	2b01      	cmp	r3, #1
 8006ada:	d118      	bne.n	8006b0e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	e853 3f00 	ldrex	r3, [r3]
 8006ae8:	60bb      	str	r3, [r7, #8]
   return(result);
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	f023 0310 	bic.w	r3, r3, #16
 8006af0:	647b      	str	r3, [r7, #68]	; 0x44
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	461a      	mov	r2, r3
 8006af8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006afa:	61bb      	str	r3, [r7, #24]
 8006afc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afe:	6979      	ldr	r1, [r7, #20]
 8006b00:	69ba      	ldr	r2, [r7, #24]
 8006b02:	e841 2300 	strex	r3, r2, [r1]
 8006b06:	613b      	str	r3, [r7, #16]
   return(result);
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1e6      	bne.n	8006adc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2220      	movs	r2, #32
 8006b12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006b22:	bf00      	nop
 8006b24:	3754      	adds	r7, #84	; 0x54
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
	...

08006b30 <std>:
 8006b30:	2300      	movs	r3, #0
 8006b32:	b510      	push	{r4, lr}
 8006b34:	4604      	mov	r4, r0
 8006b36:	e9c0 3300 	strd	r3, r3, [r0]
 8006b3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b3e:	6083      	str	r3, [r0, #8]
 8006b40:	8181      	strh	r1, [r0, #12]
 8006b42:	6643      	str	r3, [r0, #100]	; 0x64
 8006b44:	81c2      	strh	r2, [r0, #14]
 8006b46:	6183      	str	r3, [r0, #24]
 8006b48:	4619      	mov	r1, r3
 8006b4a:	2208      	movs	r2, #8
 8006b4c:	305c      	adds	r0, #92	; 0x5c
 8006b4e:	f000 f8c3 	bl	8006cd8 <memset>
 8006b52:	4b0d      	ldr	r3, [pc, #52]	; (8006b88 <std+0x58>)
 8006b54:	6263      	str	r3, [r4, #36]	; 0x24
 8006b56:	4b0d      	ldr	r3, [pc, #52]	; (8006b8c <std+0x5c>)
 8006b58:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b5a:	4b0d      	ldr	r3, [pc, #52]	; (8006b90 <std+0x60>)
 8006b5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b5e:	4b0d      	ldr	r3, [pc, #52]	; (8006b94 <std+0x64>)
 8006b60:	6323      	str	r3, [r4, #48]	; 0x30
 8006b62:	4b0d      	ldr	r3, [pc, #52]	; (8006b98 <std+0x68>)
 8006b64:	6224      	str	r4, [r4, #32]
 8006b66:	429c      	cmp	r4, r3
 8006b68:	d006      	beq.n	8006b78 <std+0x48>
 8006b6a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006b6e:	4294      	cmp	r4, r2
 8006b70:	d002      	beq.n	8006b78 <std+0x48>
 8006b72:	33d0      	adds	r3, #208	; 0xd0
 8006b74:	429c      	cmp	r4, r3
 8006b76:	d105      	bne.n	8006b84 <std+0x54>
 8006b78:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006b7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b80:	f000 b8dc 	b.w	8006d3c <__retarget_lock_init_recursive>
 8006b84:	bd10      	pop	{r4, pc}
 8006b86:	bf00      	nop
 8006b88:	0800759d 	.word	0x0800759d
 8006b8c:	080075bf 	.word	0x080075bf
 8006b90:	080075f7 	.word	0x080075f7
 8006b94:	0800761b 	.word	0x0800761b
 8006b98:	200002e8 	.word	0x200002e8

08006b9c <stdio_exit_handler>:
 8006b9c:	4a02      	ldr	r2, [pc, #8]	; (8006ba8 <stdio_exit_handler+0xc>)
 8006b9e:	4903      	ldr	r1, [pc, #12]	; (8006bac <stdio_exit_handler+0x10>)
 8006ba0:	4803      	ldr	r0, [pc, #12]	; (8006bb0 <stdio_exit_handler+0x14>)
 8006ba2:	f000 b869 	b.w	8006c78 <_fwalk_sglue>
 8006ba6:	bf00      	nop
 8006ba8:	20000010 	.word	0x20000010
 8006bac:	08007535 	.word	0x08007535
 8006bb0:	2000001c 	.word	0x2000001c

08006bb4 <cleanup_stdio>:
 8006bb4:	6841      	ldr	r1, [r0, #4]
 8006bb6:	4b0c      	ldr	r3, [pc, #48]	; (8006be8 <cleanup_stdio+0x34>)
 8006bb8:	4299      	cmp	r1, r3
 8006bba:	b510      	push	{r4, lr}
 8006bbc:	4604      	mov	r4, r0
 8006bbe:	d001      	beq.n	8006bc4 <cleanup_stdio+0x10>
 8006bc0:	f000 fcb8 	bl	8007534 <_fflush_r>
 8006bc4:	68a1      	ldr	r1, [r4, #8]
 8006bc6:	4b09      	ldr	r3, [pc, #36]	; (8006bec <cleanup_stdio+0x38>)
 8006bc8:	4299      	cmp	r1, r3
 8006bca:	d002      	beq.n	8006bd2 <cleanup_stdio+0x1e>
 8006bcc:	4620      	mov	r0, r4
 8006bce:	f000 fcb1 	bl	8007534 <_fflush_r>
 8006bd2:	68e1      	ldr	r1, [r4, #12]
 8006bd4:	4b06      	ldr	r3, [pc, #24]	; (8006bf0 <cleanup_stdio+0x3c>)
 8006bd6:	4299      	cmp	r1, r3
 8006bd8:	d004      	beq.n	8006be4 <cleanup_stdio+0x30>
 8006bda:	4620      	mov	r0, r4
 8006bdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006be0:	f000 bca8 	b.w	8007534 <_fflush_r>
 8006be4:	bd10      	pop	{r4, pc}
 8006be6:	bf00      	nop
 8006be8:	200002e8 	.word	0x200002e8
 8006bec:	20000350 	.word	0x20000350
 8006bf0:	200003b8 	.word	0x200003b8

08006bf4 <global_stdio_init.part.0>:
 8006bf4:	b510      	push	{r4, lr}
 8006bf6:	4b0b      	ldr	r3, [pc, #44]	; (8006c24 <global_stdio_init.part.0+0x30>)
 8006bf8:	4c0b      	ldr	r4, [pc, #44]	; (8006c28 <global_stdio_init.part.0+0x34>)
 8006bfa:	4a0c      	ldr	r2, [pc, #48]	; (8006c2c <global_stdio_init.part.0+0x38>)
 8006bfc:	601a      	str	r2, [r3, #0]
 8006bfe:	4620      	mov	r0, r4
 8006c00:	2200      	movs	r2, #0
 8006c02:	2104      	movs	r1, #4
 8006c04:	f7ff ff94 	bl	8006b30 <std>
 8006c08:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	2109      	movs	r1, #9
 8006c10:	f7ff ff8e 	bl	8006b30 <std>
 8006c14:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006c18:	2202      	movs	r2, #2
 8006c1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c1e:	2112      	movs	r1, #18
 8006c20:	f7ff bf86 	b.w	8006b30 <std>
 8006c24:	20000420 	.word	0x20000420
 8006c28:	200002e8 	.word	0x200002e8
 8006c2c:	08006b9d 	.word	0x08006b9d

08006c30 <__sfp_lock_acquire>:
 8006c30:	4801      	ldr	r0, [pc, #4]	; (8006c38 <__sfp_lock_acquire+0x8>)
 8006c32:	f000 b884 	b.w	8006d3e <__retarget_lock_acquire_recursive>
 8006c36:	bf00      	nop
 8006c38:	20000425 	.word	0x20000425

08006c3c <__sfp_lock_release>:
 8006c3c:	4801      	ldr	r0, [pc, #4]	; (8006c44 <__sfp_lock_release+0x8>)
 8006c3e:	f000 b87f 	b.w	8006d40 <__retarget_lock_release_recursive>
 8006c42:	bf00      	nop
 8006c44:	20000425 	.word	0x20000425

08006c48 <__sinit>:
 8006c48:	b510      	push	{r4, lr}
 8006c4a:	4604      	mov	r4, r0
 8006c4c:	f7ff fff0 	bl	8006c30 <__sfp_lock_acquire>
 8006c50:	6a23      	ldr	r3, [r4, #32]
 8006c52:	b11b      	cbz	r3, 8006c5c <__sinit+0x14>
 8006c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c58:	f7ff bff0 	b.w	8006c3c <__sfp_lock_release>
 8006c5c:	4b04      	ldr	r3, [pc, #16]	; (8006c70 <__sinit+0x28>)
 8006c5e:	6223      	str	r3, [r4, #32]
 8006c60:	4b04      	ldr	r3, [pc, #16]	; (8006c74 <__sinit+0x2c>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d1f5      	bne.n	8006c54 <__sinit+0xc>
 8006c68:	f7ff ffc4 	bl	8006bf4 <global_stdio_init.part.0>
 8006c6c:	e7f2      	b.n	8006c54 <__sinit+0xc>
 8006c6e:	bf00      	nop
 8006c70:	08006bb5 	.word	0x08006bb5
 8006c74:	20000420 	.word	0x20000420

08006c78 <_fwalk_sglue>:
 8006c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c7c:	4607      	mov	r7, r0
 8006c7e:	4688      	mov	r8, r1
 8006c80:	4614      	mov	r4, r2
 8006c82:	2600      	movs	r6, #0
 8006c84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c88:	f1b9 0901 	subs.w	r9, r9, #1
 8006c8c:	d505      	bpl.n	8006c9a <_fwalk_sglue+0x22>
 8006c8e:	6824      	ldr	r4, [r4, #0]
 8006c90:	2c00      	cmp	r4, #0
 8006c92:	d1f7      	bne.n	8006c84 <_fwalk_sglue+0xc>
 8006c94:	4630      	mov	r0, r6
 8006c96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c9a:	89ab      	ldrh	r3, [r5, #12]
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d907      	bls.n	8006cb0 <_fwalk_sglue+0x38>
 8006ca0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	d003      	beq.n	8006cb0 <_fwalk_sglue+0x38>
 8006ca8:	4629      	mov	r1, r5
 8006caa:	4638      	mov	r0, r7
 8006cac:	47c0      	blx	r8
 8006cae:	4306      	orrs	r6, r0
 8006cb0:	3568      	adds	r5, #104	; 0x68
 8006cb2:	e7e9      	b.n	8006c88 <_fwalk_sglue+0x10>

08006cb4 <iprintf>:
 8006cb4:	b40f      	push	{r0, r1, r2, r3}
 8006cb6:	b507      	push	{r0, r1, r2, lr}
 8006cb8:	4906      	ldr	r1, [pc, #24]	; (8006cd4 <iprintf+0x20>)
 8006cba:	ab04      	add	r3, sp, #16
 8006cbc:	6808      	ldr	r0, [r1, #0]
 8006cbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cc2:	6881      	ldr	r1, [r0, #8]
 8006cc4:	9301      	str	r3, [sp, #4]
 8006cc6:	f000 f865 	bl	8006d94 <_vfiprintf_r>
 8006cca:	b003      	add	sp, #12
 8006ccc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006cd0:	b004      	add	sp, #16
 8006cd2:	4770      	bx	lr
 8006cd4:	20000068 	.word	0x20000068

08006cd8 <memset>:
 8006cd8:	4402      	add	r2, r0
 8006cda:	4603      	mov	r3, r0
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d100      	bne.n	8006ce2 <memset+0xa>
 8006ce0:	4770      	bx	lr
 8006ce2:	f803 1b01 	strb.w	r1, [r3], #1
 8006ce6:	e7f9      	b.n	8006cdc <memset+0x4>

08006ce8 <__errno>:
 8006ce8:	4b01      	ldr	r3, [pc, #4]	; (8006cf0 <__errno+0x8>)
 8006cea:	6818      	ldr	r0, [r3, #0]
 8006cec:	4770      	bx	lr
 8006cee:	bf00      	nop
 8006cf0:	20000068 	.word	0x20000068

08006cf4 <__libc_init_array>:
 8006cf4:	b570      	push	{r4, r5, r6, lr}
 8006cf6:	4d0d      	ldr	r5, [pc, #52]	; (8006d2c <__libc_init_array+0x38>)
 8006cf8:	4c0d      	ldr	r4, [pc, #52]	; (8006d30 <__libc_init_array+0x3c>)
 8006cfa:	1b64      	subs	r4, r4, r5
 8006cfc:	10a4      	asrs	r4, r4, #2
 8006cfe:	2600      	movs	r6, #0
 8006d00:	42a6      	cmp	r6, r4
 8006d02:	d109      	bne.n	8006d18 <__libc_init_array+0x24>
 8006d04:	4d0b      	ldr	r5, [pc, #44]	; (8006d34 <__libc_init_array+0x40>)
 8006d06:	4c0c      	ldr	r4, [pc, #48]	; (8006d38 <__libc_init_array+0x44>)
 8006d08:	f000 fe46 	bl	8007998 <_init>
 8006d0c:	1b64      	subs	r4, r4, r5
 8006d0e:	10a4      	asrs	r4, r4, #2
 8006d10:	2600      	movs	r6, #0
 8006d12:	42a6      	cmp	r6, r4
 8006d14:	d105      	bne.n	8006d22 <__libc_init_array+0x2e>
 8006d16:	bd70      	pop	{r4, r5, r6, pc}
 8006d18:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d1c:	4798      	blx	r3
 8006d1e:	3601      	adds	r6, #1
 8006d20:	e7ee      	b.n	8006d00 <__libc_init_array+0xc>
 8006d22:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d26:	4798      	blx	r3
 8006d28:	3601      	adds	r6, #1
 8006d2a:	e7f2      	b.n	8006d12 <__libc_init_array+0x1e>
 8006d2c:	08008320 	.word	0x08008320
 8006d30:	08008320 	.word	0x08008320
 8006d34:	08008320 	.word	0x08008320
 8006d38:	08008324 	.word	0x08008324

08006d3c <__retarget_lock_init_recursive>:
 8006d3c:	4770      	bx	lr

08006d3e <__retarget_lock_acquire_recursive>:
 8006d3e:	4770      	bx	lr

08006d40 <__retarget_lock_release_recursive>:
 8006d40:	4770      	bx	lr

08006d42 <__sfputc_r>:
 8006d42:	6893      	ldr	r3, [r2, #8]
 8006d44:	3b01      	subs	r3, #1
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	b410      	push	{r4}
 8006d4a:	6093      	str	r3, [r2, #8]
 8006d4c:	da08      	bge.n	8006d60 <__sfputc_r+0x1e>
 8006d4e:	6994      	ldr	r4, [r2, #24]
 8006d50:	42a3      	cmp	r3, r4
 8006d52:	db01      	blt.n	8006d58 <__sfputc_r+0x16>
 8006d54:	290a      	cmp	r1, #10
 8006d56:	d103      	bne.n	8006d60 <__sfputc_r+0x1e>
 8006d58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d5c:	f000 bc61 	b.w	8007622 <__swbuf_r>
 8006d60:	6813      	ldr	r3, [r2, #0]
 8006d62:	1c58      	adds	r0, r3, #1
 8006d64:	6010      	str	r0, [r2, #0]
 8006d66:	7019      	strb	r1, [r3, #0]
 8006d68:	4608      	mov	r0, r1
 8006d6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <__sfputs_r>:
 8006d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d72:	4606      	mov	r6, r0
 8006d74:	460f      	mov	r7, r1
 8006d76:	4614      	mov	r4, r2
 8006d78:	18d5      	adds	r5, r2, r3
 8006d7a:	42ac      	cmp	r4, r5
 8006d7c:	d101      	bne.n	8006d82 <__sfputs_r+0x12>
 8006d7e:	2000      	movs	r0, #0
 8006d80:	e007      	b.n	8006d92 <__sfputs_r+0x22>
 8006d82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d86:	463a      	mov	r2, r7
 8006d88:	4630      	mov	r0, r6
 8006d8a:	f7ff ffda 	bl	8006d42 <__sfputc_r>
 8006d8e:	1c43      	adds	r3, r0, #1
 8006d90:	d1f3      	bne.n	8006d7a <__sfputs_r+0xa>
 8006d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006d94 <_vfiprintf_r>:
 8006d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d98:	460d      	mov	r5, r1
 8006d9a:	b09d      	sub	sp, #116	; 0x74
 8006d9c:	4614      	mov	r4, r2
 8006d9e:	4698      	mov	r8, r3
 8006da0:	4606      	mov	r6, r0
 8006da2:	b118      	cbz	r0, 8006dac <_vfiprintf_r+0x18>
 8006da4:	6a03      	ldr	r3, [r0, #32]
 8006da6:	b90b      	cbnz	r3, 8006dac <_vfiprintf_r+0x18>
 8006da8:	f7ff ff4e 	bl	8006c48 <__sinit>
 8006dac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006dae:	07d9      	lsls	r1, r3, #31
 8006db0:	d405      	bmi.n	8006dbe <_vfiprintf_r+0x2a>
 8006db2:	89ab      	ldrh	r3, [r5, #12]
 8006db4:	059a      	lsls	r2, r3, #22
 8006db6:	d402      	bmi.n	8006dbe <_vfiprintf_r+0x2a>
 8006db8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006dba:	f7ff ffc0 	bl	8006d3e <__retarget_lock_acquire_recursive>
 8006dbe:	89ab      	ldrh	r3, [r5, #12]
 8006dc0:	071b      	lsls	r3, r3, #28
 8006dc2:	d501      	bpl.n	8006dc8 <_vfiprintf_r+0x34>
 8006dc4:	692b      	ldr	r3, [r5, #16]
 8006dc6:	b99b      	cbnz	r3, 8006df0 <_vfiprintf_r+0x5c>
 8006dc8:	4629      	mov	r1, r5
 8006dca:	4630      	mov	r0, r6
 8006dcc:	f000 fc66 	bl	800769c <__swsetup_r>
 8006dd0:	b170      	cbz	r0, 8006df0 <_vfiprintf_r+0x5c>
 8006dd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006dd4:	07dc      	lsls	r4, r3, #31
 8006dd6:	d504      	bpl.n	8006de2 <_vfiprintf_r+0x4e>
 8006dd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ddc:	b01d      	add	sp, #116	; 0x74
 8006dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006de2:	89ab      	ldrh	r3, [r5, #12]
 8006de4:	0598      	lsls	r0, r3, #22
 8006de6:	d4f7      	bmi.n	8006dd8 <_vfiprintf_r+0x44>
 8006de8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006dea:	f7ff ffa9 	bl	8006d40 <__retarget_lock_release_recursive>
 8006dee:	e7f3      	b.n	8006dd8 <_vfiprintf_r+0x44>
 8006df0:	2300      	movs	r3, #0
 8006df2:	9309      	str	r3, [sp, #36]	; 0x24
 8006df4:	2320      	movs	r3, #32
 8006df6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006dfa:	f8cd 800c 	str.w	r8, [sp, #12]
 8006dfe:	2330      	movs	r3, #48	; 0x30
 8006e00:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006fb4 <_vfiprintf_r+0x220>
 8006e04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e08:	f04f 0901 	mov.w	r9, #1
 8006e0c:	4623      	mov	r3, r4
 8006e0e:	469a      	mov	sl, r3
 8006e10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e14:	b10a      	cbz	r2, 8006e1a <_vfiprintf_r+0x86>
 8006e16:	2a25      	cmp	r2, #37	; 0x25
 8006e18:	d1f9      	bne.n	8006e0e <_vfiprintf_r+0x7a>
 8006e1a:	ebba 0b04 	subs.w	fp, sl, r4
 8006e1e:	d00b      	beq.n	8006e38 <_vfiprintf_r+0xa4>
 8006e20:	465b      	mov	r3, fp
 8006e22:	4622      	mov	r2, r4
 8006e24:	4629      	mov	r1, r5
 8006e26:	4630      	mov	r0, r6
 8006e28:	f7ff ffa2 	bl	8006d70 <__sfputs_r>
 8006e2c:	3001      	adds	r0, #1
 8006e2e:	f000 80a9 	beq.w	8006f84 <_vfiprintf_r+0x1f0>
 8006e32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e34:	445a      	add	r2, fp
 8006e36:	9209      	str	r2, [sp, #36]	; 0x24
 8006e38:	f89a 3000 	ldrb.w	r3, [sl]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	f000 80a1 	beq.w	8006f84 <_vfiprintf_r+0x1f0>
 8006e42:	2300      	movs	r3, #0
 8006e44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e4c:	f10a 0a01 	add.w	sl, sl, #1
 8006e50:	9304      	str	r3, [sp, #16]
 8006e52:	9307      	str	r3, [sp, #28]
 8006e54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e58:	931a      	str	r3, [sp, #104]	; 0x68
 8006e5a:	4654      	mov	r4, sl
 8006e5c:	2205      	movs	r2, #5
 8006e5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e62:	4854      	ldr	r0, [pc, #336]	; (8006fb4 <_vfiprintf_r+0x220>)
 8006e64:	f7f9 f9b4 	bl	80001d0 <memchr>
 8006e68:	9a04      	ldr	r2, [sp, #16]
 8006e6a:	b9d8      	cbnz	r0, 8006ea4 <_vfiprintf_r+0x110>
 8006e6c:	06d1      	lsls	r1, r2, #27
 8006e6e:	bf44      	itt	mi
 8006e70:	2320      	movmi	r3, #32
 8006e72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e76:	0713      	lsls	r3, r2, #28
 8006e78:	bf44      	itt	mi
 8006e7a:	232b      	movmi	r3, #43	; 0x2b
 8006e7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e80:	f89a 3000 	ldrb.w	r3, [sl]
 8006e84:	2b2a      	cmp	r3, #42	; 0x2a
 8006e86:	d015      	beq.n	8006eb4 <_vfiprintf_r+0x120>
 8006e88:	9a07      	ldr	r2, [sp, #28]
 8006e8a:	4654      	mov	r4, sl
 8006e8c:	2000      	movs	r0, #0
 8006e8e:	f04f 0c0a 	mov.w	ip, #10
 8006e92:	4621      	mov	r1, r4
 8006e94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e98:	3b30      	subs	r3, #48	; 0x30
 8006e9a:	2b09      	cmp	r3, #9
 8006e9c:	d94d      	bls.n	8006f3a <_vfiprintf_r+0x1a6>
 8006e9e:	b1b0      	cbz	r0, 8006ece <_vfiprintf_r+0x13a>
 8006ea0:	9207      	str	r2, [sp, #28]
 8006ea2:	e014      	b.n	8006ece <_vfiprintf_r+0x13a>
 8006ea4:	eba0 0308 	sub.w	r3, r0, r8
 8006ea8:	fa09 f303 	lsl.w	r3, r9, r3
 8006eac:	4313      	orrs	r3, r2
 8006eae:	9304      	str	r3, [sp, #16]
 8006eb0:	46a2      	mov	sl, r4
 8006eb2:	e7d2      	b.n	8006e5a <_vfiprintf_r+0xc6>
 8006eb4:	9b03      	ldr	r3, [sp, #12]
 8006eb6:	1d19      	adds	r1, r3, #4
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	9103      	str	r1, [sp, #12]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	bfbb      	ittet	lt
 8006ec0:	425b      	neglt	r3, r3
 8006ec2:	f042 0202 	orrlt.w	r2, r2, #2
 8006ec6:	9307      	strge	r3, [sp, #28]
 8006ec8:	9307      	strlt	r3, [sp, #28]
 8006eca:	bfb8      	it	lt
 8006ecc:	9204      	strlt	r2, [sp, #16]
 8006ece:	7823      	ldrb	r3, [r4, #0]
 8006ed0:	2b2e      	cmp	r3, #46	; 0x2e
 8006ed2:	d10c      	bne.n	8006eee <_vfiprintf_r+0x15a>
 8006ed4:	7863      	ldrb	r3, [r4, #1]
 8006ed6:	2b2a      	cmp	r3, #42	; 0x2a
 8006ed8:	d134      	bne.n	8006f44 <_vfiprintf_r+0x1b0>
 8006eda:	9b03      	ldr	r3, [sp, #12]
 8006edc:	1d1a      	adds	r2, r3, #4
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	9203      	str	r2, [sp, #12]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	bfb8      	it	lt
 8006ee6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006eea:	3402      	adds	r4, #2
 8006eec:	9305      	str	r3, [sp, #20]
 8006eee:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006fc4 <_vfiprintf_r+0x230>
 8006ef2:	7821      	ldrb	r1, [r4, #0]
 8006ef4:	2203      	movs	r2, #3
 8006ef6:	4650      	mov	r0, sl
 8006ef8:	f7f9 f96a 	bl	80001d0 <memchr>
 8006efc:	b138      	cbz	r0, 8006f0e <_vfiprintf_r+0x17a>
 8006efe:	9b04      	ldr	r3, [sp, #16]
 8006f00:	eba0 000a 	sub.w	r0, r0, sl
 8006f04:	2240      	movs	r2, #64	; 0x40
 8006f06:	4082      	lsls	r2, r0
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	3401      	adds	r4, #1
 8006f0c:	9304      	str	r3, [sp, #16]
 8006f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f12:	4829      	ldr	r0, [pc, #164]	; (8006fb8 <_vfiprintf_r+0x224>)
 8006f14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f18:	2206      	movs	r2, #6
 8006f1a:	f7f9 f959 	bl	80001d0 <memchr>
 8006f1e:	2800      	cmp	r0, #0
 8006f20:	d03f      	beq.n	8006fa2 <_vfiprintf_r+0x20e>
 8006f22:	4b26      	ldr	r3, [pc, #152]	; (8006fbc <_vfiprintf_r+0x228>)
 8006f24:	bb1b      	cbnz	r3, 8006f6e <_vfiprintf_r+0x1da>
 8006f26:	9b03      	ldr	r3, [sp, #12]
 8006f28:	3307      	adds	r3, #7
 8006f2a:	f023 0307 	bic.w	r3, r3, #7
 8006f2e:	3308      	adds	r3, #8
 8006f30:	9303      	str	r3, [sp, #12]
 8006f32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f34:	443b      	add	r3, r7
 8006f36:	9309      	str	r3, [sp, #36]	; 0x24
 8006f38:	e768      	b.n	8006e0c <_vfiprintf_r+0x78>
 8006f3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f3e:	460c      	mov	r4, r1
 8006f40:	2001      	movs	r0, #1
 8006f42:	e7a6      	b.n	8006e92 <_vfiprintf_r+0xfe>
 8006f44:	2300      	movs	r3, #0
 8006f46:	3401      	adds	r4, #1
 8006f48:	9305      	str	r3, [sp, #20]
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	f04f 0c0a 	mov.w	ip, #10
 8006f50:	4620      	mov	r0, r4
 8006f52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f56:	3a30      	subs	r2, #48	; 0x30
 8006f58:	2a09      	cmp	r2, #9
 8006f5a:	d903      	bls.n	8006f64 <_vfiprintf_r+0x1d0>
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d0c6      	beq.n	8006eee <_vfiprintf_r+0x15a>
 8006f60:	9105      	str	r1, [sp, #20]
 8006f62:	e7c4      	b.n	8006eee <_vfiprintf_r+0x15a>
 8006f64:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f68:	4604      	mov	r4, r0
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e7f0      	b.n	8006f50 <_vfiprintf_r+0x1bc>
 8006f6e:	ab03      	add	r3, sp, #12
 8006f70:	9300      	str	r3, [sp, #0]
 8006f72:	462a      	mov	r2, r5
 8006f74:	4b12      	ldr	r3, [pc, #72]	; (8006fc0 <_vfiprintf_r+0x22c>)
 8006f76:	a904      	add	r1, sp, #16
 8006f78:	4630      	mov	r0, r6
 8006f7a:	f3af 8000 	nop.w
 8006f7e:	4607      	mov	r7, r0
 8006f80:	1c78      	adds	r0, r7, #1
 8006f82:	d1d6      	bne.n	8006f32 <_vfiprintf_r+0x19e>
 8006f84:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f86:	07d9      	lsls	r1, r3, #31
 8006f88:	d405      	bmi.n	8006f96 <_vfiprintf_r+0x202>
 8006f8a:	89ab      	ldrh	r3, [r5, #12]
 8006f8c:	059a      	lsls	r2, r3, #22
 8006f8e:	d402      	bmi.n	8006f96 <_vfiprintf_r+0x202>
 8006f90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f92:	f7ff fed5 	bl	8006d40 <__retarget_lock_release_recursive>
 8006f96:	89ab      	ldrh	r3, [r5, #12]
 8006f98:	065b      	lsls	r3, r3, #25
 8006f9a:	f53f af1d 	bmi.w	8006dd8 <_vfiprintf_r+0x44>
 8006f9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006fa0:	e71c      	b.n	8006ddc <_vfiprintf_r+0x48>
 8006fa2:	ab03      	add	r3, sp, #12
 8006fa4:	9300      	str	r3, [sp, #0]
 8006fa6:	462a      	mov	r2, r5
 8006fa8:	4b05      	ldr	r3, [pc, #20]	; (8006fc0 <_vfiprintf_r+0x22c>)
 8006faa:	a904      	add	r1, sp, #16
 8006fac:	4630      	mov	r0, r6
 8006fae:	f000 f919 	bl	80071e4 <_printf_i>
 8006fb2:	e7e4      	b.n	8006f7e <_vfiprintf_r+0x1ea>
 8006fb4:	080082e4 	.word	0x080082e4
 8006fb8:	080082ee 	.word	0x080082ee
 8006fbc:	00000000 	.word	0x00000000
 8006fc0:	08006d71 	.word	0x08006d71
 8006fc4:	080082ea 	.word	0x080082ea

08006fc8 <sbrk_aligned>:
 8006fc8:	b570      	push	{r4, r5, r6, lr}
 8006fca:	4e0e      	ldr	r6, [pc, #56]	; (8007004 <sbrk_aligned+0x3c>)
 8006fcc:	460c      	mov	r4, r1
 8006fce:	6831      	ldr	r1, [r6, #0]
 8006fd0:	4605      	mov	r5, r0
 8006fd2:	b911      	cbnz	r1, 8006fda <sbrk_aligned+0x12>
 8006fd4:	f000 fc72 	bl	80078bc <_sbrk_r>
 8006fd8:	6030      	str	r0, [r6, #0]
 8006fda:	4621      	mov	r1, r4
 8006fdc:	4628      	mov	r0, r5
 8006fde:	f000 fc6d 	bl	80078bc <_sbrk_r>
 8006fe2:	1c43      	adds	r3, r0, #1
 8006fe4:	d00a      	beq.n	8006ffc <sbrk_aligned+0x34>
 8006fe6:	1cc4      	adds	r4, r0, #3
 8006fe8:	f024 0403 	bic.w	r4, r4, #3
 8006fec:	42a0      	cmp	r0, r4
 8006fee:	d007      	beq.n	8007000 <sbrk_aligned+0x38>
 8006ff0:	1a21      	subs	r1, r4, r0
 8006ff2:	4628      	mov	r0, r5
 8006ff4:	f000 fc62 	bl	80078bc <_sbrk_r>
 8006ff8:	3001      	adds	r0, #1
 8006ffa:	d101      	bne.n	8007000 <sbrk_aligned+0x38>
 8006ffc:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007000:	4620      	mov	r0, r4
 8007002:	bd70      	pop	{r4, r5, r6, pc}
 8007004:	2000042c 	.word	0x2000042c

08007008 <_malloc_r>:
 8007008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800700c:	1ccd      	adds	r5, r1, #3
 800700e:	f025 0503 	bic.w	r5, r5, #3
 8007012:	3508      	adds	r5, #8
 8007014:	2d0c      	cmp	r5, #12
 8007016:	bf38      	it	cc
 8007018:	250c      	movcc	r5, #12
 800701a:	2d00      	cmp	r5, #0
 800701c:	4607      	mov	r7, r0
 800701e:	db01      	blt.n	8007024 <_malloc_r+0x1c>
 8007020:	42a9      	cmp	r1, r5
 8007022:	d905      	bls.n	8007030 <_malloc_r+0x28>
 8007024:	230c      	movs	r3, #12
 8007026:	603b      	str	r3, [r7, #0]
 8007028:	2600      	movs	r6, #0
 800702a:	4630      	mov	r0, r6
 800702c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007030:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007104 <_malloc_r+0xfc>
 8007034:	f000 faa6 	bl	8007584 <__malloc_lock>
 8007038:	f8d8 3000 	ldr.w	r3, [r8]
 800703c:	461c      	mov	r4, r3
 800703e:	bb5c      	cbnz	r4, 8007098 <_malloc_r+0x90>
 8007040:	4629      	mov	r1, r5
 8007042:	4638      	mov	r0, r7
 8007044:	f7ff ffc0 	bl	8006fc8 <sbrk_aligned>
 8007048:	1c43      	adds	r3, r0, #1
 800704a:	4604      	mov	r4, r0
 800704c:	d155      	bne.n	80070fa <_malloc_r+0xf2>
 800704e:	f8d8 4000 	ldr.w	r4, [r8]
 8007052:	4626      	mov	r6, r4
 8007054:	2e00      	cmp	r6, #0
 8007056:	d145      	bne.n	80070e4 <_malloc_r+0xdc>
 8007058:	2c00      	cmp	r4, #0
 800705a:	d048      	beq.n	80070ee <_malloc_r+0xe6>
 800705c:	6823      	ldr	r3, [r4, #0]
 800705e:	4631      	mov	r1, r6
 8007060:	4638      	mov	r0, r7
 8007062:	eb04 0903 	add.w	r9, r4, r3
 8007066:	f000 fc29 	bl	80078bc <_sbrk_r>
 800706a:	4581      	cmp	r9, r0
 800706c:	d13f      	bne.n	80070ee <_malloc_r+0xe6>
 800706e:	6821      	ldr	r1, [r4, #0]
 8007070:	1a6d      	subs	r5, r5, r1
 8007072:	4629      	mov	r1, r5
 8007074:	4638      	mov	r0, r7
 8007076:	f7ff ffa7 	bl	8006fc8 <sbrk_aligned>
 800707a:	3001      	adds	r0, #1
 800707c:	d037      	beq.n	80070ee <_malloc_r+0xe6>
 800707e:	6823      	ldr	r3, [r4, #0]
 8007080:	442b      	add	r3, r5
 8007082:	6023      	str	r3, [r4, #0]
 8007084:	f8d8 3000 	ldr.w	r3, [r8]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d038      	beq.n	80070fe <_malloc_r+0xf6>
 800708c:	685a      	ldr	r2, [r3, #4]
 800708e:	42a2      	cmp	r2, r4
 8007090:	d12b      	bne.n	80070ea <_malloc_r+0xe2>
 8007092:	2200      	movs	r2, #0
 8007094:	605a      	str	r2, [r3, #4]
 8007096:	e00f      	b.n	80070b8 <_malloc_r+0xb0>
 8007098:	6822      	ldr	r2, [r4, #0]
 800709a:	1b52      	subs	r2, r2, r5
 800709c:	d41f      	bmi.n	80070de <_malloc_r+0xd6>
 800709e:	2a0b      	cmp	r2, #11
 80070a0:	d917      	bls.n	80070d2 <_malloc_r+0xca>
 80070a2:	1961      	adds	r1, r4, r5
 80070a4:	42a3      	cmp	r3, r4
 80070a6:	6025      	str	r5, [r4, #0]
 80070a8:	bf18      	it	ne
 80070aa:	6059      	strne	r1, [r3, #4]
 80070ac:	6863      	ldr	r3, [r4, #4]
 80070ae:	bf08      	it	eq
 80070b0:	f8c8 1000 	streq.w	r1, [r8]
 80070b4:	5162      	str	r2, [r4, r5]
 80070b6:	604b      	str	r3, [r1, #4]
 80070b8:	4638      	mov	r0, r7
 80070ba:	f104 060b 	add.w	r6, r4, #11
 80070be:	f000 fa67 	bl	8007590 <__malloc_unlock>
 80070c2:	f026 0607 	bic.w	r6, r6, #7
 80070c6:	1d23      	adds	r3, r4, #4
 80070c8:	1af2      	subs	r2, r6, r3
 80070ca:	d0ae      	beq.n	800702a <_malloc_r+0x22>
 80070cc:	1b9b      	subs	r3, r3, r6
 80070ce:	50a3      	str	r3, [r4, r2]
 80070d0:	e7ab      	b.n	800702a <_malloc_r+0x22>
 80070d2:	42a3      	cmp	r3, r4
 80070d4:	6862      	ldr	r2, [r4, #4]
 80070d6:	d1dd      	bne.n	8007094 <_malloc_r+0x8c>
 80070d8:	f8c8 2000 	str.w	r2, [r8]
 80070dc:	e7ec      	b.n	80070b8 <_malloc_r+0xb0>
 80070de:	4623      	mov	r3, r4
 80070e0:	6864      	ldr	r4, [r4, #4]
 80070e2:	e7ac      	b.n	800703e <_malloc_r+0x36>
 80070e4:	4634      	mov	r4, r6
 80070e6:	6876      	ldr	r6, [r6, #4]
 80070e8:	e7b4      	b.n	8007054 <_malloc_r+0x4c>
 80070ea:	4613      	mov	r3, r2
 80070ec:	e7cc      	b.n	8007088 <_malloc_r+0x80>
 80070ee:	230c      	movs	r3, #12
 80070f0:	603b      	str	r3, [r7, #0]
 80070f2:	4638      	mov	r0, r7
 80070f4:	f000 fa4c 	bl	8007590 <__malloc_unlock>
 80070f8:	e797      	b.n	800702a <_malloc_r+0x22>
 80070fa:	6025      	str	r5, [r4, #0]
 80070fc:	e7dc      	b.n	80070b8 <_malloc_r+0xb0>
 80070fe:	605b      	str	r3, [r3, #4]
 8007100:	deff      	udf	#255	; 0xff
 8007102:	bf00      	nop
 8007104:	20000428 	.word	0x20000428

08007108 <_printf_common>:
 8007108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800710c:	4616      	mov	r6, r2
 800710e:	4699      	mov	r9, r3
 8007110:	688a      	ldr	r2, [r1, #8]
 8007112:	690b      	ldr	r3, [r1, #16]
 8007114:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007118:	4293      	cmp	r3, r2
 800711a:	bfb8      	it	lt
 800711c:	4613      	movlt	r3, r2
 800711e:	6033      	str	r3, [r6, #0]
 8007120:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007124:	4607      	mov	r7, r0
 8007126:	460c      	mov	r4, r1
 8007128:	b10a      	cbz	r2, 800712e <_printf_common+0x26>
 800712a:	3301      	adds	r3, #1
 800712c:	6033      	str	r3, [r6, #0]
 800712e:	6823      	ldr	r3, [r4, #0]
 8007130:	0699      	lsls	r1, r3, #26
 8007132:	bf42      	ittt	mi
 8007134:	6833      	ldrmi	r3, [r6, #0]
 8007136:	3302      	addmi	r3, #2
 8007138:	6033      	strmi	r3, [r6, #0]
 800713a:	6825      	ldr	r5, [r4, #0]
 800713c:	f015 0506 	ands.w	r5, r5, #6
 8007140:	d106      	bne.n	8007150 <_printf_common+0x48>
 8007142:	f104 0a19 	add.w	sl, r4, #25
 8007146:	68e3      	ldr	r3, [r4, #12]
 8007148:	6832      	ldr	r2, [r6, #0]
 800714a:	1a9b      	subs	r3, r3, r2
 800714c:	42ab      	cmp	r3, r5
 800714e:	dc26      	bgt.n	800719e <_printf_common+0x96>
 8007150:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007154:	1e13      	subs	r3, r2, #0
 8007156:	6822      	ldr	r2, [r4, #0]
 8007158:	bf18      	it	ne
 800715a:	2301      	movne	r3, #1
 800715c:	0692      	lsls	r2, r2, #26
 800715e:	d42b      	bmi.n	80071b8 <_printf_common+0xb0>
 8007160:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007164:	4649      	mov	r1, r9
 8007166:	4638      	mov	r0, r7
 8007168:	47c0      	blx	r8
 800716a:	3001      	adds	r0, #1
 800716c:	d01e      	beq.n	80071ac <_printf_common+0xa4>
 800716e:	6823      	ldr	r3, [r4, #0]
 8007170:	6922      	ldr	r2, [r4, #16]
 8007172:	f003 0306 	and.w	r3, r3, #6
 8007176:	2b04      	cmp	r3, #4
 8007178:	bf02      	ittt	eq
 800717a:	68e5      	ldreq	r5, [r4, #12]
 800717c:	6833      	ldreq	r3, [r6, #0]
 800717e:	1aed      	subeq	r5, r5, r3
 8007180:	68a3      	ldr	r3, [r4, #8]
 8007182:	bf0c      	ite	eq
 8007184:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007188:	2500      	movne	r5, #0
 800718a:	4293      	cmp	r3, r2
 800718c:	bfc4      	itt	gt
 800718e:	1a9b      	subgt	r3, r3, r2
 8007190:	18ed      	addgt	r5, r5, r3
 8007192:	2600      	movs	r6, #0
 8007194:	341a      	adds	r4, #26
 8007196:	42b5      	cmp	r5, r6
 8007198:	d11a      	bne.n	80071d0 <_printf_common+0xc8>
 800719a:	2000      	movs	r0, #0
 800719c:	e008      	b.n	80071b0 <_printf_common+0xa8>
 800719e:	2301      	movs	r3, #1
 80071a0:	4652      	mov	r2, sl
 80071a2:	4649      	mov	r1, r9
 80071a4:	4638      	mov	r0, r7
 80071a6:	47c0      	blx	r8
 80071a8:	3001      	adds	r0, #1
 80071aa:	d103      	bne.n	80071b4 <_printf_common+0xac>
 80071ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b4:	3501      	adds	r5, #1
 80071b6:	e7c6      	b.n	8007146 <_printf_common+0x3e>
 80071b8:	18e1      	adds	r1, r4, r3
 80071ba:	1c5a      	adds	r2, r3, #1
 80071bc:	2030      	movs	r0, #48	; 0x30
 80071be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80071c2:	4422      	add	r2, r4
 80071c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80071c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80071cc:	3302      	adds	r3, #2
 80071ce:	e7c7      	b.n	8007160 <_printf_common+0x58>
 80071d0:	2301      	movs	r3, #1
 80071d2:	4622      	mov	r2, r4
 80071d4:	4649      	mov	r1, r9
 80071d6:	4638      	mov	r0, r7
 80071d8:	47c0      	blx	r8
 80071da:	3001      	adds	r0, #1
 80071dc:	d0e6      	beq.n	80071ac <_printf_common+0xa4>
 80071de:	3601      	adds	r6, #1
 80071e0:	e7d9      	b.n	8007196 <_printf_common+0x8e>
	...

080071e4 <_printf_i>:
 80071e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071e8:	7e0f      	ldrb	r7, [r1, #24]
 80071ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80071ec:	2f78      	cmp	r7, #120	; 0x78
 80071ee:	4691      	mov	r9, r2
 80071f0:	4680      	mov	r8, r0
 80071f2:	460c      	mov	r4, r1
 80071f4:	469a      	mov	sl, r3
 80071f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80071fa:	d807      	bhi.n	800720c <_printf_i+0x28>
 80071fc:	2f62      	cmp	r7, #98	; 0x62
 80071fe:	d80a      	bhi.n	8007216 <_printf_i+0x32>
 8007200:	2f00      	cmp	r7, #0
 8007202:	f000 80d4 	beq.w	80073ae <_printf_i+0x1ca>
 8007206:	2f58      	cmp	r7, #88	; 0x58
 8007208:	f000 80c0 	beq.w	800738c <_printf_i+0x1a8>
 800720c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007210:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007214:	e03a      	b.n	800728c <_printf_i+0xa8>
 8007216:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800721a:	2b15      	cmp	r3, #21
 800721c:	d8f6      	bhi.n	800720c <_printf_i+0x28>
 800721e:	a101      	add	r1, pc, #4	; (adr r1, 8007224 <_printf_i+0x40>)
 8007220:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007224:	0800727d 	.word	0x0800727d
 8007228:	08007291 	.word	0x08007291
 800722c:	0800720d 	.word	0x0800720d
 8007230:	0800720d 	.word	0x0800720d
 8007234:	0800720d 	.word	0x0800720d
 8007238:	0800720d 	.word	0x0800720d
 800723c:	08007291 	.word	0x08007291
 8007240:	0800720d 	.word	0x0800720d
 8007244:	0800720d 	.word	0x0800720d
 8007248:	0800720d 	.word	0x0800720d
 800724c:	0800720d 	.word	0x0800720d
 8007250:	08007395 	.word	0x08007395
 8007254:	080072bd 	.word	0x080072bd
 8007258:	0800734f 	.word	0x0800734f
 800725c:	0800720d 	.word	0x0800720d
 8007260:	0800720d 	.word	0x0800720d
 8007264:	080073b7 	.word	0x080073b7
 8007268:	0800720d 	.word	0x0800720d
 800726c:	080072bd 	.word	0x080072bd
 8007270:	0800720d 	.word	0x0800720d
 8007274:	0800720d 	.word	0x0800720d
 8007278:	08007357 	.word	0x08007357
 800727c:	682b      	ldr	r3, [r5, #0]
 800727e:	1d1a      	adds	r2, r3, #4
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	602a      	str	r2, [r5, #0]
 8007284:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007288:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800728c:	2301      	movs	r3, #1
 800728e:	e09f      	b.n	80073d0 <_printf_i+0x1ec>
 8007290:	6820      	ldr	r0, [r4, #0]
 8007292:	682b      	ldr	r3, [r5, #0]
 8007294:	0607      	lsls	r7, r0, #24
 8007296:	f103 0104 	add.w	r1, r3, #4
 800729a:	6029      	str	r1, [r5, #0]
 800729c:	d501      	bpl.n	80072a2 <_printf_i+0xbe>
 800729e:	681e      	ldr	r6, [r3, #0]
 80072a0:	e003      	b.n	80072aa <_printf_i+0xc6>
 80072a2:	0646      	lsls	r6, r0, #25
 80072a4:	d5fb      	bpl.n	800729e <_printf_i+0xba>
 80072a6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80072aa:	2e00      	cmp	r6, #0
 80072ac:	da03      	bge.n	80072b6 <_printf_i+0xd2>
 80072ae:	232d      	movs	r3, #45	; 0x2d
 80072b0:	4276      	negs	r6, r6
 80072b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072b6:	485a      	ldr	r0, [pc, #360]	; (8007420 <_printf_i+0x23c>)
 80072b8:	230a      	movs	r3, #10
 80072ba:	e012      	b.n	80072e2 <_printf_i+0xfe>
 80072bc:	682b      	ldr	r3, [r5, #0]
 80072be:	6820      	ldr	r0, [r4, #0]
 80072c0:	1d19      	adds	r1, r3, #4
 80072c2:	6029      	str	r1, [r5, #0]
 80072c4:	0605      	lsls	r5, r0, #24
 80072c6:	d501      	bpl.n	80072cc <_printf_i+0xe8>
 80072c8:	681e      	ldr	r6, [r3, #0]
 80072ca:	e002      	b.n	80072d2 <_printf_i+0xee>
 80072cc:	0641      	lsls	r1, r0, #25
 80072ce:	d5fb      	bpl.n	80072c8 <_printf_i+0xe4>
 80072d0:	881e      	ldrh	r6, [r3, #0]
 80072d2:	4853      	ldr	r0, [pc, #332]	; (8007420 <_printf_i+0x23c>)
 80072d4:	2f6f      	cmp	r7, #111	; 0x6f
 80072d6:	bf0c      	ite	eq
 80072d8:	2308      	moveq	r3, #8
 80072da:	230a      	movne	r3, #10
 80072dc:	2100      	movs	r1, #0
 80072de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80072e2:	6865      	ldr	r5, [r4, #4]
 80072e4:	60a5      	str	r5, [r4, #8]
 80072e6:	2d00      	cmp	r5, #0
 80072e8:	bfa2      	ittt	ge
 80072ea:	6821      	ldrge	r1, [r4, #0]
 80072ec:	f021 0104 	bicge.w	r1, r1, #4
 80072f0:	6021      	strge	r1, [r4, #0]
 80072f2:	b90e      	cbnz	r6, 80072f8 <_printf_i+0x114>
 80072f4:	2d00      	cmp	r5, #0
 80072f6:	d04b      	beq.n	8007390 <_printf_i+0x1ac>
 80072f8:	4615      	mov	r5, r2
 80072fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80072fe:	fb03 6711 	mls	r7, r3, r1, r6
 8007302:	5dc7      	ldrb	r7, [r0, r7]
 8007304:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007308:	4637      	mov	r7, r6
 800730a:	42bb      	cmp	r3, r7
 800730c:	460e      	mov	r6, r1
 800730e:	d9f4      	bls.n	80072fa <_printf_i+0x116>
 8007310:	2b08      	cmp	r3, #8
 8007312:	d10b      	bne.n	800732c <_printf_i+0x148>
 8007314:	6823      	ldr	r3, [r4, #0]
 8007316:	07de      	lsls	r6, r3, #31
 8007318:	d508      	bpl.n	800732c <_printf_i+0x148>
 800731a:	6923      	ldr	r3, [r4, #16]
 800731c:	6861      	ldr	r1, [r4, #4]
 800731e:	4299      	cmp	r1, r3
 8007320:	bfde      	ittt	le
 8007322:	2330      	movle	r3, #48	; 0x30
 8007324:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007328:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800732c:	1b52      	subs	r2, r2, r5
 800732e:	6122      	str	r2, [r4, #16]
 8007330:	f8cd a000 	str.w	sl, [sp]
 8007334:	464b      	mov	r3, r9
 8007336:	aa03      	add	r2, sp, #12
 8007338:	4621      	mov	r1, r4
 800733a:	4640      	mov	r0, r8
 800733c:	f7ff fee4 	bl	8007108 <_printf_common>
 8007340:	3001      	adds	r0, #1
 8007342:	d14a      	bne.n	80073da <_printf_i+0x1f6>
 8007344:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007348:	b004      	add	sp, #16
 800734a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800734e:	6823      	ldr	r3, [r4, #0]
 8007350:	f043 0320 	orr.w	r3, r3, #32
 8007354:	6023      	str	r3, [r4, #0]
 8007356:	4833      	ldr	r0, [pc, #204]	; (8007424 <_printf_i+0x240>)
 8007358:	2778      	movs	r7, #120	; 0x78
 800735a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800735e:	6823      	ldr	r3, [r4, #0]
 8007360:	6829      	ldr	r1, [r5, #0]
 8007362:	061f      	lsls	r7, r3, #24
 8007364:	f851 6b04 	ldr.w	r6, [r1], #4
 8007368:	d402      	bmi.n	8007370 <_printf_i+0x18c>
 800736a:	065f      	lsls	r7, r3, #25
 800736c:	bf48      	it	mi
 800736e:	b2b6      	uxthmi	r6, r6
 8007370:	07df      	lsls	r7, r3, #31
 8007372:	bf48      	it	mi
 8007374:	f043 0320 	orrmi.w	r3, r3, #32
 8007378:	6029      	str	r1, [r5, #0]
 800737a:	bf48      	it	mi
 800737c:	6023      	strmi	r3, [r4, #0]
 800737e:	b91e      	cbnz	r6, 8007388 <_printf_i+0x1a4>
 8007380:	6823      	ldr	r3, [r4, #0]
 8007382:	f023 0320 	bic.w	r3, r3, #32
 8007386:	6023      	str	r3, [r4, #0]
 8007388:	2310      	movs	r3, #16
 800738a:	e7a7      	b.n	80072dc <_printf_i+0xf8>
 800738c:	4824      	ldr	r0, [pc, #144]	; (8007420 <_printf_i+0x23c>)
 800738e:	e7e4      	b.n	800735a <_printf_i+0x176>
 8007390:	4615      	mov	r5, r2
 8007392:	e7bd      	b.n	8007310 <_printf_i+0x12c>
 8007394:	682b      	ldr	r3, [r5, #0]
 8007396:	6826      	ldr	r6, [r4, #0]
 8007398:	6961      	ldr	r1, [r4, #20]
 800739a:	1d18      	adds	r0, r3, #4
 800739c:	6028      	str	r0, [r5, #0]
 800739e:	0635      	lsls	r5, r6, #24
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	d501      	bpl.n	80073a8 <_printf_i+0x1c4>
 80073a4:	6019      	str	r1, [r3, #0]
 80073a6:	e002      	b.n	80073ae <_printf_i+0x1ca>
 80073a8:	0670      	lsls	r0, r6, #25
 80073aa:	d5fb      	bpl.n	80073a4 <_printf_i+0x1c0>
 80073ac:	8019      	strh	r1, [r3, #0]
 80073ae:	2300      	movs	r3, #0
 80073b0:	6123      	str	r3, [r4, #16]
 80073b2:	4615      	mov	r5, r2
 80073b4:	e7bc      	b.n	8007330 <_printf_i+0x14c>
 80073b6:	682b      	ldr	r3, [r5, #0]
 80073b8:	1d1a      	adds	r2, r3, #4
 80073ba:	602a      	str	r2, [r5, #0]
 80073bc:	681d      	ldr	r5, [r3, #0]
 80073be:	6862      	ldr	r2, [r4, #4]
 80073c0:	2100      	movs	r1, #0
 80073c2:	4628      	mov	r0, r5
 80073c4:	f7f8 ff04 	bl	80001d0 <memchr>
 80073c8:	b108      	cbz	r0, 80073ce <_printf_i+0x1ea>
 80073ca:	1b40      	subs	r0, r0, r5
 80073cc:	6060      	str	r0, [r4, #4]
 80073ce:	6863      	ldr	r3, [r4, #4]
 80073d0:	6123      	str	r3, [r4, #16]
 80073d2:	2300      	movs	r3, #0
 80073d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073d8:	e7aa      	b.n	8007330 <_printf_i+0x14c>
 80073da:	6923      	ldr	r3, [r4, #16]
 80073dc:	462a      	mov	r2, r5
 80073de:	4649      	mov	r1, r9
 80073e0:	4640      	mov	r0, r8
 80073e2:	47d0      	blx	sl
 80073e4:	3001      	adds	r0, #1
 80073e6:	d0ad      	beq.n	8007344 <_printf_i+0x160>
 80073e8:	6823      	ldr	r3, [r4, #0]
 80073ea:	079b      	lsls	r3, r3, #30
 80073ec:	d413      	bmi.n	8007416 <_printf_i+0x232>
 80073ee:	68e0      	ldr	r0, [r4, #12]
 80073f0:	9b03      	ldr	r3, [sp, #12]
 80073f2:	4298      	cmp	r0, r3
 80073f4:	bfb8      	it	lt
 80073f6:	4618      	movlt	r0, r3
 80073f8:	e7a6      	b.n	8007348 <_printf_i+0x164>
 80073fa:	2301      	movs	r3, #1
 80073fc:	4632      	mov	r2, r6
 80073fe:	4649      	mov	r1, r9
 8007400:	4640      	mov	r0, r8
 8007402:	47d0      	blx	sl
 8007404:	3001      	adds	r0, #1
 8007406:	d09d      	beq.n	8007344 <_printf_i+0x160>
 8007408:	3501      	adds	r5, #1
 800740a:	68e3      	ldr	r3, [r4, #12]
 800740c:	9903      	ldr	r1, [sp, #12]
 800740e:	1a5b      	subs	r3, r3, r1
 8007410:	42ab      	cmp	r3, r5
 8007412:	dcf2      	bgt.n	80073fa <_printf_i+0x216>
 8007414:	e7eb      	b.n	80073ee <_printf_i+0x20a>
 8007416:	2500      	movs	r5, #0
 8007418:	f104 0619 	add.w	r6, r4, #25
 800741c:	e7f5      	b.n	800740a <_printf_i+0x226>
 800741e:	bf00      	nop
 8007420:	080082f5 	.word	0x080082f5
 8007424:	08008306 	.word	0x08008306

08007428 <__sflush_r>:
 8007428:	898a      	ldrh	r2, [r1, #12]
 800742a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800742e:	4605      	mov	r5, r0
 8007430:	0710      	lsls	r0, r2, #28
 8007432:	460c      	mov	r4, r1
 8007434:	d458      	bmi.n	80074e8 <__sflush_r+0xc0>
 8007436:	684b      	ldr	r3, [r1, #4]
 8007438:	2b00      	cmp	r3, #0
 800743a:	dc05      	bgt.n	8007448 <__sflush_r+0x20>
 800743c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800743e:	2b00      	cmp	r3, #0
 8007440:	dc02      	bgt.n	8007448 <__sflush_r+0x20>
 8007442:	2000      	movs	r0, #0
 8007444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007448:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800744a:	2e00      	cmp	r6, #0
 800744c:	d0f9      	beq.n	8007442 <__sflush_r+0x1a>
 800744e:	2300      	movs	r3, #0
 8007450:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007454:	682f      	ldr	r7, [r5, #0]
 8007456:	6a21      	ldr	r1, [r4, #32]
 8007458:	602b      	str	r3, [r5, #0]
 800745a:	d032      	beq.n	80074c2 <__sflush_r+0x9a>
 800745c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800745e:	89a3      	ldrh	r3, [r4, #12]
 8007460:	075a      	lsls	r2, r3, #29
 8007462:	d505      	bpl.n	8007470 <__sflush_r+0x48>
 8007464:	6863      	ldr	r3, [r4, #4]
 8007466:	1ac0      	subs	r0, r0, r3
 8007468:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800746a:	b10b      	cbz	r3, 8007470 <__sflush_r+0x48>
 800746c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800746e:	1ac0      	subs	r0, r0, r3
 8007470:	2300      	movs	r3, #0
 8007472:	4602      	mov	r2, r0
 8007474:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007476:	6a21      	ldr	r1, [r4, #32]
 8007478:	4628      	mov	r0, r5
 800747a:	47b0      	blx	r6
 800747c:	1c43      	adds	r3, r0, #1
 800747e:	89a3      	ldrh	r3, [r4, #12]
 8007480:	d106      	bne.n	8007490 <__sflush_r+0x68>
 8007482:	6829      	ldr	r1, [r5, #0]
 8007484:	291d      	cmp	r1, #29
 8007486:	d82b      	bhi.n	80074e0 <__sflush_r+0xb8>
 8007488:	4a29      	ldr	r2, [pc, #164]	; (8007530 <__sflush_r+0x108>)
 800748a:	410a      	asrs	r2, r1
 800748c:	07d6      	lsls	r6, r2, #31
 800748e:	d427      	bmi.n	80074e0 <__sflush_r+0xb8>
 8007490:	2200      	movs	r2, #0
 8007492:	6062      	str	r2, [r4, #4]
 8007494:	04d9      	lsls	r1, r3, #19
 8007496:	6922      	ldr	r2, [r4, #16]
 8007498:	6022      	str	r2, [r4, #0]
 800749a:	d504      	bpl.n	80074a6 <__sflush_r+0x7e>
 800749c:	1c42      	adds	r2, r0, #1
 800749e:	d101      	bne.n	80074a4 <__sflush_r+0x7c>
 80074a0:	682b      	ldr	r3, [r5, #0]
 80074a2:	b903      	cbnz	r3, 80074a6 <__sflush_r+0x7e>
 80074a4:	6560      	str	r0, [r4, #84]	; 0x54
 80074a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074a8:	602f      	str	r7, [r5, #0]
 80074aa:	2900      	cmp	r1, #0
 80074ac:	d0c9      	beq.n	8007442 <__sflush_r+0x1a>
 80074ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80074b2:	4299      	cmp	r1, r3
 80074b4:	d002      	beq.n	80074bc <__sflush_r+0x94>
 80074b6:	4628      	mov	r0, r5
 80074b8:	f000 fa22 	bl	8007900 <_free_r>
 80074bc:	2000      	movs	r0, #0
 80074be:	6360      	str	r0, [r4, #52]	; 0x34
 80074c0:	e7c0      	b.n	8007444 <__sflush_r+0x1c>
 80074c2:	2301      	movs	r3, #1
 80074c4:	4628      	mov	r0, r5
 80074c6:	47b0      	blx	r6
 80074c8:	1c41      	adds	r1, r0, #1
 80074ca:	d1c8      	bne.n	800745e <__sflush_r+0x36>
 80074cc:	682b      	ldr	r3, [r5, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d0c5      	beq.n	800745e <__sflush_r+0x36>
 80074d2:	2b1d      	cmp	r3, #29
 80074d4:	d001      	beq.n	80074da <__sflush_r+0xb2>
 80074d6:	2b16      	cmp	r3, #22
 80074d8:	d101      	bne.n	80074de <__sflush_r+0xb6>
 80074da:	602f      	str	r7, [r5, #0]
 80074dc:	e7b1      	b.n	8007442 <__sflush_r+0x1a>
 80074de:	89a3      	ldrh	r3, [r4, #12]
 80074e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074e4:	81a3      	strh	r3, [r4, #12]
 80074e6:	e7ad      	b.n	8007444 <__sflush_r+0x1c>
 80074e8:	690f      	ldr	r7, [r1, #16]
 80074ea:	2f00      	cmp	r7, #0
 80074ec:	d0a9      	beq.n	8007442 <__sflush_r+0x1a>
 80074ee:	0793      	lsls	r3, r2, #30
 80074f0:	680e      	ldr	r6, [r1, #0]
 80074f2:	bf08      	it	eq
 80074f4:	694b      	ldreq	r3, [r1, #20]
 80074f6:	600f      	str	r7, [r1, #0]
 80074f8:	bf18      	it	ne
 80074fa:	2300      	movne	r3, #0
 80074fc:	eba6 0807 	sub.w	r8, r6, r7
 8007500:	608b      	str	r3, [r1, #8]
 8007502:	f1b8 0f00 	cmp.w	r8, #0
 8007506:	dd9c      	ble.n	8007442 <__sflush_r+0x1a>
 8007508:	6a21      	ldr	r1, [r4, #32]
 800750a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800750c:	4643      	mov	r3, r8
 800750e:	463a      	mov	r2, r7
 8007510:	4628      	mov	r0, r5
 8007512:	47b0      	blx	r6
 8007514:	2800      	cmp	r0, #0
 8007516:	dc06      	bgt.n	8007526 <__sflush_r+0xfe>
 8007518:	89a3      	ldrh	r3, [r4, #12]
 800751a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800751e:	81a3      	strh	r3, [r4, #12]
 8007520:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007524:	e78e      	b.n	8007444 <__sflush_r+0x1c>
 8007526:	4407      	add	r7, r0
 8007528:	eba8 0800 	sub.w	r8, r8, r0
 800752c:	e7e9      	b.n	8007502 <__sflush_r+0xda>
 800752e:	bf00      	nop
 8007530:	dfbffffe 	.word	0xdfbffffe

08007534 <_fflush_r>:
 8007534:	b538      	push	{r3, r4, r5, lr}
 8007536:	690b      	ldr	r3, [r1, #16]
 8007538:	4605      	mov	r5, r0
 800753a:	460c      	mov	r4, r1
 800753c:	b913      	cbnz	r3, 8007544 <_fflush_r+0x10>
 800753e:	2500      	movs	r5, #0
 8007540:	4628      	mov	r0, r5
 8007542:	bd38      	pop	{r3, r4, r5, pc}
 8007544:	b118      	cbz	r0, 800754e <_fflush_r+0x1a>
 8007546:	6a03      	ldr	r3, [r0, #32]
 8007548:	b90b      	cbnz	r3, 800754e <_fflush_r+0x1a>
 800754a:	f7ff fb7d 	bl	8006c48 <__sinit>
 800754e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d0f3      	beq.n	800753e <_fflush_r+0xa>
 8007556:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007558:	07d0      	lsls	r0, r2, #31
 800755a:	d404      	bmi.n	8007566 <_fflush_r+0x32>
 800755c:	0599      	lsls	r1, r3, #22
 800755e:	d402      	bmi.n	8007566 <_fflush_r+0x32>
 8007560:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007562:	f7ff fbec 	bl	8006d3e <__retarget_lock_acquire_recursive>
 8007566:	4628      	mov	r0, r5
 8007568:	4621      	mov	r1, r4
 800756a:	f7ff ff5d 	bl	8007428 <__sflush_r>
 800756e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007570:	07da      	lsls	r2, r3, #31
 8007572:	4605      	mov	r5, r0
 8007574:	d4e4      	bmi.n	8007540 <_fflush_r+0xc>
 8007576:	89a3      	ldrh	r3, [r4, #12]
 8007578:	059b      	lsls	r3, r3, #22
 800757a:	d4e1      	bmi.n	8007540 <_fflush_r+0xc>
 800757c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800757e:	f7ff fbdf 	bl	8006d40 <__retarget_lock_release_recursive>
 8007582:	e7dd      	b.n	8007540 <_fflush_r+0xc>

08007584 <__malloc_lock>:
 8007584:	4801      	ldr	r0, [pc, #4]	; (800758c <__malloc_lock+0x8>)
 8007586:	f7ff bbda 	b.w	8006d3e <__retarget_lock_acquire_recursive>
 800758a:	bf00      	nop
 800758c:	20000424 	.word	0x20000424

08007590 <__malloc_unlock>:
 8007590:	4801      	ldr	r0, [pc, #4]	; (8007598 <__malloc_unlock+0x8>)
 8007592:	f7ff bbd5 	b.w	8006d40 <__retarget_lock_release_recursive>
 8007596:	bf00      	nop
 8007598:	20000424 	.word	0x20000424

0800759c <__sread>:
 800759c:	b510      	push	{r4, lr}
 800759e:	460c      	mov	r4, r1
 80075a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075a4:	f000 f978 	bl	8007898 <_read_r>
 80075a8:	2800      	cmp	r0, #0
 80075aa:	bfab      	itete	ge
 80075ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80075ae:	89a3      	ldrhlt	r3, [r4, #12]
 80075b0:	181b      	addge	r3, r3, r0
 80075b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80075b6:	bfac      	ite	ge
 80075b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80075ba:	81a3      	strhlt	r3, [r4, #12]
 80075bc:	bd10      	pop	{r4, pc}

080075be <__swrite>:
 80075be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075c2:	461f      	mov	r7, r3
 80075c4:	898b      	ldrh	r3, [r1, #12]
 80075c6:	05db      	lsls	r3, r3, #23
 80075c8:	4605      	mov	r5, r0
 80075ca:	460c      	mov	r4, r1
 80075cc:	4616      	mov	r6, r2
 80075ce:	d505      	bpl.n	80075dc <__swrite+0x1e>
 80075d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075d4:	2302      	movs	r3, #2
 80075d6:	2200      	movs	r2, #0
 80075d8:	f000 f94c 	bl	8007874 <_lseek_r>
 80075dc:	89a3      	ldrh	r3, [r4, #12]
 80075de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80075e6:	81a3      	strh	r3, [r4, #12]
 80075e8:	4632      	mov	r2, r6
 80075ea:	463b      	mov	r3, r7
 80075ec:	4628      	mov	r0, r5
 80075ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075f2:	f000 b973 	b.w	80078dc <_write_r>

080075f6 <__sseek>:
 80075f6:	b510      	push	{r4, lr}
 80075f8:	460c      	mov	r4, r1
 80075fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075fe:	f000 f939 	bl	8007874 <_lseek_r>
 8007602:	1c43      	adds	r3, r0, #1
 8007604:	89a3      	ldrh	r3, [r4, #12]
 8007606:	bf15      	itete	ne
 8007608:	6560      	strne	r0, [r4, #84]	; 0x54
 800760a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800760e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007612:	81a3      	strheq	r3, [r4, #12]
 8007614:	bf18      	it	ne
 8007616:	81a3      	strhne	r3, [r4, #12]
 8007618:	bd10      	pop	{r4, pc}

0800761a <__sclose>:
 800761a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800761e:	f000 b8f7 	b.w	8007810 <_close_r>

08007622 <__swbuf_r>:
 8007622:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007624:	460e      	mov	r6, r1
 8007626:	4614      	mov	r4, r2
 8007628:	4605      	mov	r5, r0
 800762a:	b118      	cbz	r0, 8007634 <__swbuf_r+0x12>
 800762c:	6a03      	ldr	r3, [r0, #32]
 800762e:	b90b      	cbnz	r3, 8007634 <__swbuf_r+0x12>
 8007630:	f7ff fb0a 	bl	8006c48 <__sinit>
 8007634:	69a3      	ldr	r3, [r4, #24]
 8007636:	60a3      	str	r3, [r4, #8]
 8007638:	89a3      	ldrh	r3, [r4, #12]
 800763a:	071a      	lsls	r2, r3, #28
 800763c:	d525      	bpl.n	800768a <__swbuf_r+0x68>
 800763e:	6923      	ldr	r3, [r4, #16]
 8007640:	b31b      	cbz	r3, 800768a <__swbuf_r+0x68>
 8007642:	6823      	ldr	r3, [r4, #0]
 8007644:	6922      	ldr	r2, [r4, #16]
 8007646:	1a98      	subs	r0, r3, r2
 8007648:	6963      	ldr	r3, [r4, #20]
 800764a:	b2f6      	uxtb	r6, r6
 800764c:	4283      	cmp	r3, r0
 800764e:	4637      	mov	r7, r6
 8007650:	dc04      	bgt.n	800765c <__swbuf_r+0x3a>
 8007652:	4621      	mov	r1, r4
 8007654:	4628      	mov	r0, r5
 8007656:	f7ff ff6d 	bl	8007534 <_fflush_r>
 800765a:	b9e0      	cbnz	r0, 8007696 <__swbuf_r+0x74>
 800765c:	68a3      	ldr	r3, [r4, #8]
 800765e:	3b01      	subs	r3, #1
 8007660:	60a3      	str	r3, [r4, #8]
 8007662:	6823      	ldr	r3, [r4, #0]
 8007664:	1c5a      	adds	r2, r3, #1
 8007666:	6022      	str	r2, [r4, #0]
 8007668:	701e      	strb	r6, [r3, #0]
 800766a:	6962      	ldr	r2, [r4, #20]
 800766c:	1c43      	adds	r3, r0, #1
 800766e:	429a      	cmp	r2, r3
 8007670:	d004      	beq.n	800767c <__swbuf_r+0x5a>
 8007672:	89a3      	ldrh	r3, [r4, #12]
 8007674:	07db      	lsls	r3, r3, #31
 8007676:	d506      	bpl.n	8007686 <__swbuf_r+0x64>
 8007678:	2e0a      	cmp	r6, #10
 800767a:	d104      	bne.n	8007686 <__swbuf_r+0x64>
 800767c:	4621      	mov	r1, r4
 800767e:	4628      	mov	r0, r5
 8007680:	f7ff ff58 	bl	8007534 <_fflush_r>
 8007684:	b938      	cbnz	r0, 8007696 <__swbuf_r+0x74>
 8007686:	4638      	mov	r0, r7
 8007688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800768a:	4621      	mov	r1, r4
 800768c:	4628      	mov	r0, r5
 800768e:	f000 f805 	bl	800769c <__swsetup_r>
 8007692:	2800      	cmp	r0, #0
 8007694:	d0d5      	beq.n	8007642 <__swbuf_r+0x20>
 8007696:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800769a:	e7f4      	b.n	8007686 <__swbuf_r+0x64>

0800769c <__swsetup_r>:
 800769c:	b538      	push	{r3, r4, r5, lr}
 800769e:	4b2a      	ldr	r3, [pc, #168]	; (8007748 <__swsetup_r+0xac>)
 80076a0:	4605      	mov	r5, r0
 80076a2:	6818      	ldr	r0, [r3, #0]
 80076a4:	460c      	mov	r4, r1
 80076a6:	b118      	cbz	r0, 80076b0 <__swsetup_r+0x14>
 80076a8:	6a03      	ldr	r3, [r0, #32]
 80076aa:	b90b      	cbnz	r3, 80076b0 <__swsetup_r+0x14>
 80076ac:	f7ff facc 	bl	8006c48 <__sinit>
 80076b0:	89a3      	ldrh	r3, [r4, #12]
 80076b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80076b6:	0718      	lsls	r0, r3, #28
 80076b8:	d422      	bmi.n	8007700 <__swsetup_r+0x64>
 80076ba:	06d9      	lsls	r1, r3, #27
 80076bc:	d407      	bmi.n	80076ce <__swsetup_r+0x32>
 80076be:	2309      	movs	r3, #9
 80076c0:	602b      	str	r3, [r5, #0]
 80076c2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80076c6:	81a3      	strh	r3, [r4, #12]
 80076c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80076cc:	e034      	b.n	8007738 <__swsetup_r+0x9c>
 80076ce:	0758      	lsls	r0, r3, #29
 80076d0:	d512      	bpl.n	80076f8 <__swsetup_r+0x5c>
 80076d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80076d4:	b141      	cbz	r1, 80076e8 <__swsetup_r+0x4c>
 80076d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80076da:	4299      	cmp	r1, r3
 80076dc:	d002      	beq.n	80076e4 <__swsetup_r+0x48>
 80076de:	4628      	mov	r0, r5
 80076e0:	f000 f90e 	bl	8007900 <_free_r>
 80076e4:	2300      	movs	r3, #0
 80076e6:	6363      	str	r3, [r4, #52]	; 0x34
 80076e8:	89a3      	ldrh	r3, [r4, #12]
 80076ea:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80076ee:	81a3      	strh	r3, [r4, #12]
 80076f0:	2300      	movs	r3, #0
 80076f2:	6063      	str	r3, [r4, #4]
 80076f4:	6923      	ldr	r3, [r4, #16]
 80076f6:	6023      	str	r3, [r4, #0]
 80076f8:	89a3      	ldrh	r3, [r4, #12]
 80076fa:	f043 0308 	orr.w	r3, r3, #8
 80076fe:	81a3      	strh	r3, [r4, #12]
 8007700:	6923      	ldr	r3, [r4, #16]
 8007702:	b94b      	cbnz	r3, 8007718 <__swsetup_r+0x7c>
 8007704:	89a3      	ldrh	r3, [r4, #12]
 8007706:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800770a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800770e:	d003      	beq.n	8007718 <__swsetup_r+0x7c>
 8007710:	4621      	mov	r1, r4
 8007712:	4628      	mov	r0, r5
 8007714:	f000 f840 	bl	8007798 <__smakebuf_r>
 8007718:	89a0      	ldrh	r0, [r4, #12]
 800771a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800771e:	f010 0301 	ands.w	r3, r0, #1
 8007722:	d00a      	beq.n	800773a <__swsetup_r+0x9e>
 8007724:	2300      	movs	r3, #0
 8007726:	60a3      	str	r3, [r4, #8]
 8007728:	6963      	ldr	r3, [r4, #20]
 800772a:	425b      	negs	r3, r3
 800772c:	61a3      	str	r3, [r4, #24]
 800772e:	6923      	ldr	r3, [r4, #16]
 8007730:	b943      	cbnz	r3, 8007744 <__swsetup_r+0xa8>
 8007732:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007736:	d1c4      	bne.n	80076c2 <__swsetup_r+0x26>
 8007738:	bd38      	pop	{r3, r4, r5, pc}
 800773a:	0781      	lsls	r1, r0, #30
 800773c:	bf58      	it	pl
 800773e:	6963      	ldrpl	r3, [r4, #20]
 8007740:	60a3      	str	r3, [r4, #8]
 8007742:	e7f4      	b.n	800772e <__swsetup_r+0x92>
 8007744:	2000      	movs	r0, #0
 8007746:	e7f7      	b.n	8007738 <__swsetup_r+0x9c>
 8007748:	20000068 	.word	0x20000068

0800774c <__swhatbuf_r>:
 800774c:	b570      	push	{r4, r5, r6, lr}
 800774e:	460c      	mov	r4, r1
 8007750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007754:	2900      	cmp	r1, #0
 8007756:	b096      	sub	sp, #88	; 0x58
 8007758:	4615      	mov	r5, r2
 800775a:	461e      	mov	r6, r3
 800775c:	da0d      	bge.n	800777a <__swhatbuf_r+0x2e>
 800775e:	89a3      	ldrh	r3, [r4, #12]
 8007760:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007764:	f04f 0100 	mov.w	r1, #0
 8007768:	bf0c      	ite	eq
 800776a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800776e:	2340      	movne	r3, #64	; 0x40
 8007770:	2000      	movs	r0, #0
 8007772:	6031      	str	r1, [r6, #0]
 8007774:	602b      	str	r3, [r5, #0]
 8007776:	b016      	add	sp, #88	; 0x58
 8007778:	bd70      	pop	{r4, r5, r6, pc}
 800777a:	466a      	mov	r2, sp
 800777c:	f000 f858 	bl	8007830 <_fstat_r>
 8007780:	2800      	cmp	r0, #0
 8007782:	dbec      	blt.n	800775e <__swhatbuf_r+0x12>
 8007784:	9901      	ldr	r1, [sp, #4]
 8007786:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800778a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800778e:	4259      	negs	r1, r3
 8007790:	4159      	adcs	r1, r3
 8007792:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007796:	e7eb      	b.n	8007770 <__swhatbuf_r+0x24>

08007798 <__smakebuf_r>:
 8007798:	898b      	ldrh	r3, [r1, #12]
 800779a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800779c:	079d      	lsls	r5, r3, #30
 800779e:	4606      	mov	r6, r0
 80077a0:	460c      	mov	r4, r1
 80077a2:	d507      	bpl.n	80077b4 <__smakebuf_r+0x1c>
 80077a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80077a8:	6023      	str	r3, [r4, #0]
 80077aa:	6123      	str	r3, [r4, #16]
 80077ac:	2301      	movs	r3, #1
 80077ae:	6163      	str	r3, [r4, #20]
 80077b0:	b002      	add	sp, #8
 80077b2:	bd70      	pop	{r4, r5, r6, pc}
 80077b4:	ab01      	add	r3, sp, #4
 80077b6:	466a      	mov	r2, sp
 80077b8:	f7ff ffc8 	bl	800774c <__swhatbuf_r>
 80077bc:	9900      	ldr	r1, [sp, #0]
 80077be:	4605      	mov	r5, r0
 80077c0:	4630      	mov	r0, r6
 80077c2:	f7ff fc21 	bl	8007008 <_malloc_r>
 80077c6:	b948      	cbnz	r0, 80077dc <__smakebuf_r+0x44>
 80077c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077cc:	059a      	lsls	r2, r3, #22
 80077ce:	d4ef      	bmi.n	80077b0 <__smakebuf_r+0x18>
 80077d0:	f023 0303 	bic.w	r3, r3, #3
 80077d4:	f043 0302 	orr.w	r3, r3, #2
 80077d8:	81a3      	strh	r3, [r4, #12]
 80077da:	e7e3      	b.n	80077a4 <__smakebuf_r+0xc>
 80077dc:	89a3      	ldrh	r3, [r4, #12]
 80077de:	6020      	str	r0, [r4, #0]
 80077e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077e4:	81a3      	strh	r3, [r4, #12]
 80077e6:	9b00      	ldr	r3, [sp, #0]
 80077e8:	6163      	str	r3, [r4, #20]
 80077ea:	9b01      	ldr	r3, [sp, #4]
 80077ec:	6120      	str	r0, [r4, #16]
 80077ee:	b15b      	cbz	r3, 8007808 <__smakebuf_r+0x70>
 80077f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077f4:	4630      	mov	r0, r6
 80077f6:	f000 f82d 	bl	8007854 <_isatty_r>
 80077fa:	b128      	cbz	r0, 8007808 <__smakebuf_r+0x70>
 80077fc:	89a3      	ldrh	r3, [r4, #12]
 80077fe:	f023 0303 	bic.w	r3, r3, #3
 8007802:	f043 0301 	orr.w	r3, r3, #1
 8007806:	81a3      	strh	r3, [r4, #12]
 8007808:	89a3      	ldrh	r3, [r4, #12]
 800780a:	431d      	orrs	r5, r3
 800780c:	81a5      	strh	r5, [r4, #12]
 800780e:	e7cf      	b.n	80077b0 <__smakebuf_r+0x18>

08007810 <_close_r>:
 8007810:	b538      	push	{r3, r4, r5, lr}
 8007812:	4d06      	ldr	r5, [pc, #24]	; (800782c <_close_r+0x1c>)
 8007814:	2300      	movs	r3, #0
 8007816:	4604      	mov	r4, r0
 8007818:	4608      	mov	r0, r1
 800781a:	602b      	str	r3, [r5, #0]
 800781c:	f7f9 fecb 	bl	80015b6 <_close>
 8007820:	1c43      	adds	r3, r0, #1
 8007822:	d102      	bne.n	800782a <_close_r+0x1a>
 8007824:	682b      	ldr	r3, [r5, #0]
 8007826:	b103      	cbz	r3, 800782a <_close_r+0x1a>
 8007828:	6023      	str	r3, [r4, #0]
 800782a:	bd38      	pop	{r3, r4, r5, pc}
 800782c:	20000430 	.word	0x20000430

08007830 <_fstat_r>:
 8007830:	b538      	push	{r3, r4, r5, lr}
 8007832:	4d07      	ldr	r5, [pc, #28]	; (8007850 <_fstat_r+0x20>)
 8007834:	2300      	movs	r3, #0
 8007836:	4604      	mov	r4, r0
 8007838:	4608      	mov	r0, r1
 800783a:	4611      	mov	r1, r2
 800783c:	602b      	str	r3, [r5, #0]
 800783e:	f7f9 fec6 	bl	80015ce <_fstat>
 8007842:	1c43      	adds	r3, r0, #1
 8007844:	d102      	bne.n	800784c <_fstat_r+0x1c>
 8007846:	682b      	ldr	r3, [r5, #0]
 8007848:	b103      	cbz	r3, 800784c <_fstat_r+0x1c>
 800784a:	6023      	str	r3, [r4, #0]
 800784c:	bd38      	pop	{r3, r4, r5, pc}
 800784e:	bf00      	nop
 8007850:	20000430 	.word	0x20000430

08007854 <_isatty_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	4d06      	ldr	r5, [pc, #24]	; (8007870 <_isatty_r+0x1c>)
 8007858:	2300      	movs	r3, #0
 800785a:	4604      	mov	r4, r0
 800785c:	4608      	mov	r0, r1
 800785e:	602b      	str	r3, [r5, #0]
 8007860:	f7f9 fec5 	bl	80015ee <_isatty>
 8007864:	1c43      	adds	r3, r0, #1
 8007866:	d102      	bne.n	800786e <_isatty_r+0x1a>
 8007868:	682b      	ldr	r3, [r5, #0]
 800786a:	b103      	cbz	r3, 800786e <_isatty_r+0x1a>
 800786c:	6023      	str	r3, [r4, #0]
 800786e:	bd38      	pop	{r3, r4, r5, pc}
 8007870:	20000430 	.word	0x20000430

08007874 <_lseek_r>:
 8007874:	b538      	push	{r3, r4, r5, lr}
 8007876:	4d07      	ldr	r5, [pc, #28]	; (8007894 <_lseek_r+0x20>)
 8007878:	4604      	mov	r4, r0
 800787a:	4608      	mov	r0, r1
 800787c:	4611      	mov	r1, r2
 800787e:	2200      	movs	r2, #0
 8007880:	602a      	str	r2, [r5, #0]
 8007882:	461a      	mov	r2, r3
 8007884:	f7f9 febe 	bl	8001604 <_lseek>
 8007888:	1c43      	adds	r3, r0, #1
 800788a:	d102      	bne.n	8007892 <_lseek_r+0x1e>
 800788c:	682b      	ldr	r3, [r5, #0]
 800788e:	b103      	cbz	r3, 8007892 <_lseek_r+0x1e>
 8007890:	6023      	str	r3, [r4, #0]
 8007892:	bd38      	pop	{r3, r4, r5, pc}
 8007894:	20000430 	.word	0x20000430

08007898 <_read_r>:
 8007898:	b538      	push	{r3, r4, r5, lr}
 800789a:	4d07      	ldr	r5, [pc, #28]	; (80078b8 <_read_r+0x20>)
 800789c:	4604      	mov	r4, r0
 800789e:	4608      	mov	r0, r1
 80078a0:	4611      	mov	r1, r2
 80078a2:	2200      	movs	r2, #0
 80078a4:	602a      	str	r2, [r5, #0]
 80078a6:	461a      	mov	r2, r3
 80078a8:	f7f9 fe4c 	bl	8001544 <_read>
 80078ac:	1c43      	adds	r3, r0, #1
 80078ae:	d102      	bne.n	80078b6 <_read_r+0x1e>
 80078b0:	682b      	ldr	r3, [r5, #0]
 80078b2:	b103      	cbz	r3, 80078b6 <_read_r+0x1e>
 80078b4:	6023      	str	r3, [r4, #0]
 80078b6:	bd38      	pop	{r3, r4, r5, pc}
 80078b8:	20000430 	.word	0x20000430

080078bc <_sbrk_r>:
 80078bc:	b538      	push	{r3, r4, r5, lr}
 80078be:	4d06      	ldr	r5, [pc, #24]	; (80078d8 <_sbrk_r+0x1c>)
 80078c0:	2300      	movs	r3, #0
 80078c2:	4604      	mov	r4, r0
 80078c4:	4608      	mov	r0, r1
 80078c6:	602b      	str	r3, [r5, #0]
 80078c8:	f7f9 feaa 	bl	8001620 <_sbrk>
 80078cc:	1c43      	adds	r3, r0, #1
 80078ce:	d102      	bne.n	80078d6 <_sbrk_r+0x1a>
 80078d0:	682b      	ldr	r3, [r5, #0]
 80078d2:	b103      	cbz	r3, 80078d6 <_sbrk_r+0x1a>
 80078d4:	6023      	str	r3, [r4, #0]
 80078d6:	bd38      	pop	{r3, r4, r5, pc}
 80078d8:	20000430 	.word	0x20000430

080078dc <_write_r>:
 80078dc:	b538      	push	{r3, r4, r5, lr}
 80078de:	4d07      	ldr	r5, [pc, #28]	; (80078fc <_write_r+0x20>)
 80078e0:	4604      	mov	r4, r0
 80078e2:	4608      	mov	r0, r1
 80078e4:	4611      	mov	r1, r2
 80078e6:	2200      	movs	r2, #0
 80078e8:	602a      	str	r2, [r5, #0]
 80078ea:	461a      	mov	r2, r3
 80078ec:	f7f9 fe47 	bl	800157e <_write>
 80078f0:	1c43      	adds	r3, r0, #1
 80078f2:	d102      	bne.n	80078fa <_write_r+0x1e>
 80078f4:	682b      	ldr	r3, [r5, #0]
 80078f6:	b103      	cbz	r3, 80078fa <_write_r+0x1e>
 80078f8:	6023      	str	r3, [r4, #0]
 80078fa:	bd38      	pop	{r3, r4, r5, pc}
 80078fc:	20000430 	.word	0x20000430

08007900 <_free_r>:
 8007900:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007902:	2900      	cmp	r1, #0
 8007904:	d044      	beq.n	8007990 <_free_r+0x90>
 8007906:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800790a:	9001      	str	r0, [sp, #4]
 800790c:	2b00      	cmp	r3, #0
 800790e:	f1a1 0404 	sub.w	r4, r1, #4
 8007912:	bfb8      	it	lt
 8007914:	18e4      	addlt	r4, r4, r3
 8007916:	f7ff fe35 	bl	8007584 <__malloc_lock>
 800791a:	4a1e      	ldr	r2, [pc, #120]	; (8007994 <_free_r+0x94>)
 800791c:	9801      	ldr	r0, [sp, #4]
 800791e:	6813      	ldr	r3, [r2, #0]
 8007920:	b933      	cbnz	r3, 8007930 <_free_r+0x30>
 8007922:	6063      	str	r3, [r4, #4]
 8007924:	6014      	str	r4, [r2, #0]
 8007926:	b003      	add	sp, #12
 8007928:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800792c:	f7ff be30 	b.w	8007590 <__malloc_unlock>
 8007930:	42a3      	cmp	r3, r4
 8007932:	d908      	bls.n	8007946 <_free_r+0x46>
 8007934:	6825      	ldr	r5, [r4, #0]
 8007936:	1961      	adds	r1, r4, r5
 8007938:	428b      	cmp	r3, r1
 800793a:	bf01      	itttt	eq
 800793c:	6819      	ldreq	r1, [r3, #0]
 800793e:	685b      	ldreq	r3, [r3, #4]
 8007940:	1949      	addeq	r1, r1, r5
 8007942:	6021      	streq	r1, [r4, #0]
 8007944:	e7ed      	b.n	8007922 <_free_r+0x22>
 8007946:	461a      	mov	r2, r3
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	b10b      	cbz	r3, 8007950 <_free_r+0x50>
 800794c:	42a3      	cmp	r3, r4
 800794e:	d9fa      	bls.n	8007946 <_free_r+0x46>
 8007950:	6811      	ldr	r1, [r2, #0]
 8007952:	1855      	adds	r5, r2, r1
 8007954:	42a5      	cmp	r5, r4
 8007956:	d10b      	bne.n	8007970 <_free_r+0x70>
 8007958:	6824      	ldr	r4, [r4, #0]
 800795a:	4421      	add	r1, r4
 800795c:	1854      	adds	r4, r2, r1
 800795e:	42a3      	cmp	r3, r4
 8007960:	6011      	str	r1, [r2, #0]
 8007962:	d1e0      	bne.n	8007926 <_free_r+0x26>
 8007964:	681c      	ldr	r4, [r3, #0]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	6053      	str	r3, [r2, #4]
 800796a:	440c      	add	r4, r1
 800796c:	6014      	str	r4, [r2, #0]
 800796e:	e7da      	b.n	8007926 <_free_r+0x26>
 8007970:	d902      	bls.n	8007978 <_free_r+0x78>
 8007972:	230c      	movs	r3, #12
 8007974:	6003      	str	r3, [r0, #0]
 8007976:	e7d6      	b.n	8007926 <_free_r+0x26>
 8007978:	6825      	ldr	r5, [r4, #0]
 800797a:	1961      	adds	r1, r4, r5
 800797c:	428b      	cmp	r3, r1
 800797e:	bf04      	itt	eq
 8007980:	6819      	ldreq	r1, [r3, #0]
 8007982:	685b      	ldreq	r3, [r3, #4]
 8007984:	6063      	str	r3, [r4, #4]
 8007986:	bf04      	itt	eq
 8007988:	1949      	addeq	r1, r1, r5
 800798a:	6021      	streq	r1, [r4, #0]
 800798c:	6054      	str	r4, [r2, #4]
 800798e:	e7ca      	b.n	8007926 <_free_r+0x26>
 8007990:	b003      	add	sp, #12
 8007992:	bd30      	pop	{r4, r5, pc}
 8007994:	20000428 	.word	0x20000428

08007998 <_init>:
 8007998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800799a:	bf00      	nop
 800799c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800799e:	bc08      	pop	{r3}
 80079a0:	469e      	mov	lr, r3
 80079a2:	4770      	bx	lr

080079a4 <_fini>:
 80079a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079a6:	bf00      	nop
 80079a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079aa:	bc08      	pop	{r3}
 80079ac:	469e      	mov	lr, r3
 80079ae:	4770      	bx	lr
