<!DOCTYPE html>

<html>
<head>
<meta charset="UTF-8">
<link href="style.css" type="text/css" rel="stylesheet">
<title>UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values </title></head>
<body>
<h1>UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values</h1>
<table>
<tr>
<td>
<p><strong>Opcode/Instruction</strong></p>
<p>RM</p>
<p>UNPCKHPD xmm1, xmm2/m128</p></td>
<th>Op /En</th>
<td>
<p><strong>64/32 bit Mode Support</strong></p>
<p>V/V</p></td>
<td>
<p><strong>CPUID Feature Flag</strong></p>
<p>SSE2</p></td>
<td>
<p><strong>Description</strong></p>
<p>Unpacks and Interleaves double-precision floating-point values from high quadwords of xmm1 and xmm2/m128.</p></td></tr>
<tr>
<td>
<p>VEX.NDS.128.66.0F.WIG 15 /r</p>
<p>VUNPCKHPD xmm1,xmm2, xmm3/m128</p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Unpacks and Interleaves double-precision floating-point values from high quadwords of xmm2 and xmm3/m128.</td></tr>
<tr>
<td>
<p>VEX.NDS.256.66.0F.WIG 15 /r</p>
<p>VUNPCKHPD ymm1,ymm2, ymm3/m256</p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Unpacks and Interleaves double-precision floating-point values from high quadwords of ymm2 and ymm3/m256.</td></tr>
<tr>
<td>
<p>EVEX.NDS.128.66.0F.W1 15 /r</p>
<p>VUNPCKHPD xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst</p></td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Unpacks and Interleaves double precision floating-point values from high quadwords of xmm2 and xmm3/m128/m64bcst subject to writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.NDS.256.66.0F.W1 15 /r</p>
<p>VUNPCKHPD ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst</p></td>
<td>FV</td>
<td>V/V</td>
<td>AVX512VL AVX512F</td>
<td>Unpacks and Interleaves double precision floating-point values from high quadwords of ymm2 and ymm3/m256/m64bcst subject to writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.NDS.512.66.0F.W1 15 /r</p>
<p>VUNPCKHPD zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst</p></td>
<td>FV</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Unpacks and Interleaves double-precision floating-point values from high quadwords of zmm2 and zmm3/m512/m64bcst subject to writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr>
<tr>
<td>FV</td>
<td>ModRM:reg (w)</td>
<td>EVEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<p><strong>Description</strong></p>
<p>Performs an interleaved unpack of the high double-precision floating-point values from the first source operand and the second source operand. See Figure 4-15 in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2B.</p>
<p>128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti-nation is not distinct from the first source XMM register and the upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are unmodified. When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.</p>
<p>VEX.128 encoded version: The first source operand is a XMM register. The second source operand can be a XMM register or a 128-bit memory location. The destination operand is a XMM register. The upper bits (MAX_VL-1:128) of the corresponding ZMM register destination are zeroed.</p>
<p>VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.</p>
<p>EVEX.512 encoded version: The first source operand is a ZMM register. The second source operand is a ZMM register, a 512-bit memory location, or a 512-bit vector broadcasted from a 64-bit memory location. The destina-tion operand is a ZMM register, conditionally updated using writemask k1.</p>
<p>EVEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register, a 256-bit memory location, or a 256-bit vector broadcasted from a 64-bit memory location. The destina-tion operand is a YMM register, conditionally updated using writemask k1.</p>
<p>EVEX.128 encoded version: The first source operand is a XMM register. The second source operand is a XMM register, a 128-bit memory location, or a 128-bit vector broadcasted from a 64-bit memory location. The destina-tion operand is a XMM register, conditionally updated using writemask k1.</p>
<p><strong>Operation</strong></p>
<p><strong>VUNPCKHPD (EVEX encoded versions when SRC2 is a register)</strong></p>
<p>(KL, VL) = (2, 128), (4, 256), (8, 512)</p>
<p>IF VL &gt;= 128</p>
<p>TMP_DEST[63:0] (cid:197) SRC1[127:64]</p>
<p>TMP_DEST[127:64] (cid:197) SRC2[127:64]</p>
<p>FI;</p>
<p>IF VL &gt;= 256</p>
<p>TMP_DEST[191:128] (cid:197) SRC1[255:192]</p>
<p>TMP_DEST[255:192] (cid:197) SRC2[255:192]</p>
<p>FI;</p>
<p>IF VL &gt;= 512</p>
<p>TMP_DEST[319:256] (cid:197) SRC1[383:320]</p>
<p>TMP_DEST[383:320] (cid:197) SRC2[383:320]</p>
<p>TMP_DEST[447:384] (cid:197) SRC1[511:448]</p>
<p>TMP_DEST[511:448] (cid:197) SRC2[511:448]</p>
<p>FI;</p>
<p>FOR j (cid:197) 0 TO KL-1</p>
<p>i (cid:197) j * 64</p>
<p>IF k1[j] OR *no writemask*</p>
<p>THEN DEST[i+63:i] (cid:197) TMP_DEST[i+63:i]</p>
<p>ELSE</p>
<p>IF *merging-masking*</p>
<p>; merging-masking</p>
<p>THEN *DEST[i+63:i] remains unchanged*</p>
<p>ELSE *zeroing-masking*</p>
<p>; zeroing-masking</p>
<p>DEST[i+63:i] (cid:197) 0</p>
<p>FI</p>
<p>FI;</p>
<p>ENDFOR</p>
<p>DEST[MAX_VL-1:VL] (cid:197) 0</p>
<p><strong>VUNPCKHPD (EVEX encoded version when SRC2 is memory)</strong></p>
<p>(KL, VL) = (2, 128), (4, 256), (8, 512)</p>
<p>FOR j (cid:197) 0 TO KL-1</p>
<p>i (cid:197) j * 64</p>
<p>IF (EVEX.b = 1)</p>
<p>THEN TMP_SRC2[i+63:i] (cid:197) SRC2[63:0]</p>
<p>ELSE TMP_SRC2[i+63:i] (cid:197) SRC2[i+63:i]</p>
<p>FI;</p>
<p>ENDFOR;</p>
<p>IF VL &gt;= 128</p>
<p>TMP_DEST[63:0] (cid:197) SRC1[127:64]</p>
<p>TMP_DEST[127:64] (cid:197) TMP_SRC2[127:64]</p>
<p>FI;</p>
<p>IF VL &gt;= 256</p>
<p>TMP_DEST[191:128] (cid:197) SRC1[255:192]</p>
<p>TMP_DEST[255:192] (cid:197) TMP_SRC2[255:192]</p>
<p>FI;</p>
<p>IF VL &gt;= 512</p>
<p>TMP_DEST[319:256] (cid:197) SRC1[383:320]</p>
<p>TMP_DEST[383:320] (cid:197) TMP_SRC2[383:320]</p>
<p>TMP_DEST[447:384] (cid:197) SRC1[511:448]</p>
<p>TMP_DEST[511:448] (cid:197) TMP_SRC2[511:448]</p>
<p>FI;</p>
<p>FOR j (cid:197) 0 TO KL-1</p>
<p>i (cid:197) j * 64</p>
<p>IF k1[j] OR *no writemask*</p>
<p>THEN DEST[i+63:i] (cid:197) TMP_DEST[i+63:i]</p>
<p>ELSE</p>
<p>IF *merging-masking*</p>
<p>; merging-masking</p>
<p>THEN *DEST[i+63:i] remains unchanged*</p>
<p>ELSE *zeroing-masking*</p>
<p>; zeroing-masking</p>
<p>DEST[i+63:i] (cid:197) 0</p>
<p>FI</p>
<p>FI;</p>
<p>ENDFOR</p>
<p>DEST[MAX_VL-1:VL] (cid:197) 0</p>
<p><strong>VUNPCKHPD (VEX.256 encoded version)</strong></p>
<p>DEST[63:0] (cid:197)SRC1[127:64]</p>
<p>DEST[127:64] (cid:197)SRC2[127:64]</p>
<p>DEST[191:128](cid:197)SRC1[255:192]</p>
<p>DEST[255:192](cid:197)SRC2[255:192]</p>
<p>DEST[MAX_VL-1:256] (cid:197)0</p>
<p><strong>VUNPCKHPD (VEX.128 encoded version)</strong></p>
<p>DEST[63:0] (cid:197)SRC1[127:64]</p>
<p>DEST[127:64] (cid:197)SRC2[127:64]</p>
<p>DEST[MAX_VL-1:128] (cid:197)0</p>
<p><strong>UNPCKHPD (128-bit Legacy SSE version)</strong></p>
<p>DEST[63:0] (cid:197)SRC1[127:64]</p>
<p>DEST[127:64] (cid:197)SRC2[127:64]</p>
<p>DEST[MAX_VL-1:128] (Unmodified)</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VUNPCKHPD __m512d _mm512_unpackhi_pd( __m512d a, __m512d b);</p>
<p>VUNPCKHPD __m512d _mm512_mask_unpackhi_pd(__m512d s, __mmask8 k, __m512d a, __m512d b);</p>
<p>VUNPCKHPD __m512d _mm512_maskz_unpackhi_pd(__mmask8 k, __m512d a, __m512d b);</p>
<p>VUNPCKHPD __m256d _mm256_unpackhi_pd(__m256d a, __m256d b)</p>
<p>VUNPCKHPD __m256d _mm256_mask_unpackhi_pd(__m256d s, __mmask8 k, __m256d a, __m256d b);</p>
<p>VUNPCKHPD __m256d _mm256_maskz_unpackhi_pd(__mmask8 k, __m256d a, __m256d b);</p>
<p>UNPCKHPD __m128d _mm_unpackhi_pd(__m128d a, __m128d b)</p>
<p>VUNPCKHPD __m128d _mm_mask_unpackhi_pd(__m128d s, __mmask8 k, __m128d a, __m128d b);</p>
<p>VUNPCKHPD __m128d _mm_maskz_unpackhi_pd(__mmask8 k, __m128d a, __m128d b);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>None</p>
<p><strong>Other Exceptions</strong></p>
<p>Non-EVEX-encoded instructions, see Exceptions Type 4.</p>
<p>EVEX-encoded instructions, see Exceptions Type E4NF.</p></body></html>