<!DOCTYPE html>
<html lang="en-US">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>04.Verilog HDL模块 | 原码纪事</title>
    <meta name="generator" content="VuePress 1.8.0">
    <link rel="icon" href="https://cdn.jsdelivr.net/gh/eryajf/tu/img/image_20220720_132133.ico">
    <script language="javascript" type="text/javascript" src="/js/pgmanor-self.js"></script>
    <script async="true" src="https://www.googletagmanager.com/gtag/js?id=G-LPRG9SPLFF"></script>
    <script>
      window.dataLayer = window.dataLayer || [];
      function gtag(){dataLayer.push(arguments);}
      gtag('js', new Date());
      gtag('config', 'G-LPRG9SPLFF');
    </script>
    <meta name="description" content="vdoing博客主题模板">
    <meta name="keywords" content="猎户f,golang,vue,go-web,go-admin,go-ldap-admin">
    <meta name="theme-color" content="#11a8cd">
    <meta name="referrer" content="no-referrer-when-downgrade">
    
    <link rel="preload" href="/assets/css/0.styles.eaba9376.css" as="style"><link rel="preload" href="/assets/js/app.b5bb62a5.js" as="script"><link rel="preload" href="/assets/js/2.2ada9c0c.js" as="script"><link rel="preload" href="/assets/js/12.5f2bea96.js" as="script"><link rel="prefetch" href="/assets/js/10.b37a32a9.js"><link rel="prefetch" href="/assets/js/11.e3298676.js"><link rel="prefetch" href="/assets/js/13.9d8f6e26.js"><link rel="prefetch" href="/assets/js/14.c0198b7c.js"><link rel="prefetch" href="/assets/js/15.dda48040.js"><link rel="prefetch" href="/assets/js/16.3e70403d.js"><link rel="prefetch" href="/assets/js/17.2e8461ba.js"><link rel="prefetch" href="/assets/js/18.b266c66d.js"><link rel="prefetch" href="/assets/js/19.19f6aa69.js"><link rel="prefetch" href="/assets/js/20.a131936b.js"><link rel="prefetch" href="/assets/js/21.aa5b9939.js"><link rel="prefetch" href="/assets/js/22.6268169e.js"><link rel="prefetch" href="/assets/js/23.a92533ed.js"><link rel="prefetch" href="/assets/js/24.ed1918ff.js"><link rel="prefetch" href="/assets/js/25.3856171f.js"><link rel="prefetch" href="/assets/js/26.38cfc986.js"><link rel="prefetch" href="/assets/js/27.e8495c95.js"><link rel="prefetch" href="/assets/js/28.2a24730f.js"><link rel="prefetch" href="/assets/js/29.5397feff.js"><link rel="prefetch" href="/assets/js/3.c9c3f0f1.js"><link rel="prefetch" href="/assets/js/30.2d77081a.js"><link rel="prefetch" href="/assets/js/31.e1039a9f.js"><link rel="prefetch" href="/assets/js/32.99292c9c.js"><link rel="prefetch" href="/assets/js/33.2eafa6fd.js"><link rel="prefetch" href="/assets/js/34.1313c931.js"><link rel="prefetch" href="/assets/js/35.f40b3502.js"><link rel="prefetch" href="/assets/js/36.e30ca56d.js"><link rel="prefetch" href="/assets/js/4.b5718ca9.js"><link rel="prefetch" href="/assets/js/5.ba3d50e1.js"><link rel="prefetch" href="/assets/js/6.1a1530fd.js"><link rel="prefetch" href="/assets/js/7.fed2d98d.js"><link rel="prefetch" href="/assets/js/8.2f7db459.js"><link rel="prefetch" href="/assets/js/9.4f5863e3.js">
    <link rel="stylesheet" href="/assets/css/0.styles.eaba9376.css">
  </head>
  <body class="theme-mode-light">
    <div id="app" data-server-rendered="true"><div class="theme-container sidebar-open have-rightmenu"><header class="navbar blur"><div title="目录" class="sidebar-button"><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" role="img" viewBox="0 0 448 512" class="icon"><path fill="currentColor" d="M436 124H12c-6.627 0-12-5.373-12-12V80c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12zm0 160H12c-6.627 0-12-5.373-12-12v-32c0-6.627 5.373-12 12-12h424c6.627 0 12 5.373 12 12v32c0 6.627-5.373 12-12 12z"></path></svg></div> <a href="/" class="home-link router-link-active"><img src="/img/bar.png" alt="原码纪事" class="logo"> <span class="site-name can-hide">原码纪事</span></a> <div class="links"><div class="search-box"><input aria-label="Search" autocomplete="off" spellcheck="false" value=""> <!----></div> <nav class="nav-links can-hide"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav></div></header> <div class="sidebar-mask"></div> <div class="sidebar-hover-trigger"></div> <aside class="sidebar" style="display:none;"><!----> <nav class="nav-links"><div class="nav-item"><a href="/" class="nav-link">首页</a></div><div class="nav-item"><a href="/pages/Verilog/" class="nav-link">Verilog</a></div><div class="nav-item"><a href="/pages/Embedded/" class="nav-link">单片机</a></div><div class="nav-item"><a href="/pages/Rust/" class="nav-link">Rust</a></div><div class="nav-item"><a href="/message-board/" class="nav-link">留言板</a></div><div class="nav-item"><a href="https://github.com/liehuf/" target="_blank" rel="noopener noreferrer" class="nav-link external">
  我的博客
  <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></div> <a href="https://github.com/liehuf/liehuf-notes" target="_blank" rel="noopener noreferrer" class="repo-link">
    GitHub
    <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></a></nav>  <ul class="sidebar-links"><li><a href="/pages/Verilog_01/" class="sidebar-link">01.Verilog HDL语言基本要素</a></li><li><a href="/pages/Verilog_02/" class="sidebar-link">02.Verilog HDL基本数据类型</a></li><li><a href="/pages/Verilog_03/" class="sidebar-link">03.Verilog HDL运算符和表达式</a></li><li><a href="/pages/Verilog_04/" aria-current="page" class="active sidebar-link">04.Verilog HDL模块</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level2"><a href="/pages/Verilog_04/#_1-模块是什么" class="sidebar-link">1. 模块是什么？</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_04/#_2-模块的四大组成部分" class="sidebar-link">2. 模块的四大组成部分</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_04/#_3-模块的端口定义" class="sidebar-link">3. 模块的端口定义</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_04/#_4-模块的实例化-调用-积木" class="sidebar-link">4. 模块的实例化：调用“积木”</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_04/#_5-模块的层次化设计" class="sidebar-link">5. 模块的层次化设计</a></li><li class="sidebar-sub-header level2"><a href="/pages/Verilog_04/#_6-模块的测试-testbench" class="sidebar-link">6. 模块的测试：Testbench</a><ul class="sidebar-sub-headers"><li class="sidebar-sub-header level3"><a href="/pages/Verilog_04/#总结-模块设计要点" class="sidebar-link">总结：模块设计要点</a></li></ul></li></ul></li><li><a href="/pages/Verilog_05/" class="sidebar-link">05.Verilog HDL程序设计和描述方式</a></li><li><a href="/pages/Verilog_06/" class="sidebar-link">06.Verilog HDL程序设计思想概览</a></li><li><a href="/pages/Verilog_07/" class="sidebar-link">07.Verilog HDL组合电路设计的方法</a></li><li><a href="/pages/Verilog_08/" class="sidebar-link">08.verilog HDL组合电路之数字加法器</a></li><li><a href="/pages/Verilog_09/" class="sidebar-link">09.Verilog HDL组合电路之数据比较器</a></li><li><a href="/pages/Verilog_10/" class="sidebar-link">10.Verilog HDL组合电路之数据选择器</a></li><li><a href="/pages/Verilog_11/" class="sidebar-link">11.verilog HDL组合电路之数字编码器</a></li><li><a href="/pages/Verilog_12/" class="sidebar-link">12.verilog HDL组合电路之数字译码器</a></li><li><a href="/pages/Verilog_13/" class="sidebar-link">13.verilog HDL组合电路之奇偶校验器</a></li><li><a href="/pages/Verilog_14/" class="sidebar-link">14.Verilog HDL时序电路设计基础</a></li><li><a href="/pages/Verilog_15/" class="sidebar-link">15.Verilog HDL触发器设计</a></li><li><a href="/pages/Verilog_16/" class="sidebar-link">16.Verilog HDL计数器设计</a></li><li><a href="/pages/Verilog_17/" class="sidebar-link">17.Verilog HDL移位寄存器</a></li><li><a href="/pages/Verilog_18/" class="sidebar-link">18.Verilog HDL序列信号发生器</a></li><li><a href="/pages/Verilog_19/" class="sidebar-link">19.Verilog HDL有限状态机（FSM）设计基础</a></li></ul> </aside> <div><main class="page"><div class="theme-vdoing-wrapper "><div class="articleInfo-wrap" data-v-06225672><div class="articleInfo" data-v-06225672><ul class="breadcrumbs" data-v-06225672><li data-v-06225672><a href="/" title="首页" class="iconfont icon-home router-link-active" data-v-06225672></a></li> <li data-v-06225672><span data-v-06225672>Verilog</span></li></ul> <div class="info" data-v-06225672><div title="作者" class="author iconfont icon-touxiang" data-v-06225672><a href="https://github.com/liehuf/" target="_blank" title="作者" class="beLink" data-v-06225672>猎户f</a></div> <div title="创建时间" class="date iconfont icon-riqi" data-v-06225672><a href="javascript:;" data-v-06225672>2025-07-25</a></div> <!----></div></div></div> <!----> <div class="content-wrapper"><div class="right-menu-wrapper"><div class="right-menu-margin"><div class="right-menu-title">目录</div> <div class="right-menu-content"></div></div></div> <h1><img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAB4AAAAeCAYAAAA7MK6iAAAAAXNSR0IArs4c6QAABKFJREFUSA3tVl1oFVcQnrMbrak3QUgkya1akpJYcrUtIqW1JvFBE9LiQ5v6JmJpolbMg32rVrhgoYK0QiMY6i9Y6EMaW5D+xFJaTYItIuK2Kr3+BJNwkxBj05sQY3b3nM6cs2dv9t7NT/vQJw/sndk5M/PNzJkzewGerP+pAmy+ON8lLzUJgA8ZYxYIYZmGYRnctDaWvJJAmTtfP1pvXsBCCPP8QFcCaRkZYACgDZFO4stNIcBCajEOlmmC9XpJ9bAGCaPaPmzPl32dvLSVu3BWCTQs0XQQ6g0DYgwLIoAZbBCdW/i+781o1VVlm/410mw4h06Y7bIPHNyWDyL4FHkX03Q8SrzNhZTZriieckWt7cL6MM85YcLpsi/7O9/iXFT6MswI0DmmpkSaJ0qLxFIm3+i1THHB3zmBH3PYx9CcykcLOeQVVa7QtdxTgQgEleX2AjHYfwA+2ddV77ruGoJUbhGDI09YSNXyMpUt5ylOzxgbUmtOp7NmbNt8v3arjTBfYELmLUV+M+nSawNNAUqpT3ClJWg5I3BLT+cGW/DXNGCa6tx1aakCGEigArTn4TDIPdrXXYKCZNrHLMCOEPvHBlLQ99s9eHB7EB6NTki73CVPQ2F5MSx/uRQixfmq7rK0wYD8w8E905bnPDfwoWs/rfv93NWN/ZfvwsLIU7A09gxECyISeGJkHAau98L97tuw7NXnoPyNF8FcYGLGKsOs0mN3OEyec9esGW/ZEl945dTP34wlR2FZVQWU1q0Cw8Tr7p+hgLLNL0FPxx/Q35mA8aEUrH6nCgwEl0tn7wUiZYJnNRh6DK4UH/k0lfyrsBKdPVv/AriGIQcEDQZ65LBAGe2Rzui9Ybjz7XUppz1/uKBbyVPGkN3ZAeC6hr0x7Nr38N5+EqkoOm17xpoqR9ohQF55ERSvr4Dkr3chNfC3DMzGJlNBElW8w9nsGQvhNGIzDkXzCg8cLK951xHsFBlTJspJNi3ZFIMF2AeDV3q8DNOB+YHi6QTrChDIWDBRi5U5f+ZMfJLu3ccrqxtdxk4SKH336LFxSmkqefwU5T8fhdSdQf9IVKD6aNiwI/hnmcAZ91isYMJIaCUCx9W098+LgruikeTqzqqxKPUwqJyCPJiyemVVZBOijDGjD38Os0jOiSPL1z3SPjXNANbiNPXAdzTfukjjuknNBbyz3nwgTd3AVFqUJ5hpHlq9MveLnWwttUfoygBmvVjuikxND3znrhsELnZk7k+OjIGxeNEkomyLVta0xxn+HZhjBc4YZ/AFjHjz9u3xRZl2BN4aq9nFwWh16IrQ1aHHEd3j1+4/dB9OtH4e29A2H1DyHQRmOSfQZ1Fy7MHBTGB6J/Djq6p3OxyO2cB+4Car7v/o3GXgfAkj23+x9ID1Teoamo/SXcbvSf2PX7Vc8DdCmE1vN9di+32P9/5YR3vLnhCVGUWBjEkr3yh4H8v9CzmsbdhzOKzsJKM90iFdaTMjRPhGVsakRvOaRidljo6H6G7j+ctrJpsP+4COhDIl0La2+FS4+5mlocBaXY5QnGZysIBYoeSsl5qQzrSj/cgNrfuEzlWBfwA+EjrZyWUvpAAAAABJRU5ErkJggg==">04.Verilog HDL模块<!----></h1> <!----> <div class="theme-vdoing-content content__default"><h1 id="模块-module-verilog的-积木块"><a href="#模块-module-verilog的-积木块" class="header-anchor">#</a> <strong>模块（Module）—— Verilog的“积木块”</strong></h1> <h2 id="_1-模块是什么"><a href="#_1-模块是什么" class="header-anchor">#</a> <strong>1. 模块是什么？</strong></h2> <p><strong>核心概念</strong>：模块是Verilog的基本设计单元，相当于电路中的一个<strong>功能盒子</strong>。</p> <ul><li><strong>现实类比</strong>：就像乐高积木，每个模块实现特定功能（如计数器、加法器），通过拼接构建复杂系统。</li></ul> <hr> <h2 id="_2-模块的四大组成部分"><a href="#_2-模块的四大组成部分" class="header-anchor">#</a> <strong>2. 模块的四大组成部分</strong></h2> <p>每个模块都包含以下结构（以D触发器为例）：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token comment">// 1. 模块声明（定义&quot;盒子&quot;的名字和接口）</span>
<span class="token keyword">module</span> dff <span class="token punctuation">(</span>
  <span class="token keyword">input</span>      clk<span class="token punctuation">,</span>    <span class="token comment">// 2. 端口定义：输入时钟</span>
  <span class="token keyword">input</span>      din<span class="token punctuation">,</span>    <span class="token comment">//         输入数据</span>
  <span class="token keyword">output</span> <span class="token keyword">reg</span> q       <span class="token comment">//         输出数据（用reg存储）</span>
<span class="token punctuation">)</span><span class="token punctuation">;</span>

  <span class="token comment">// 3. 逻辑功能描述：当时钟上升沿到来时，存储din的值</span>
  <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token keyword">begin</span>
    q <span class="token operator">&lt;=</span> din<span class="token punctuation">;</span>  
  <span class="token keyword">end</span>

<span class="token keyword">endmodule</span> <span class="token comment">// 4. 模块结束</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br></div></div><hr> <h2 id="_3-模块的端口定义"><a href="#_3-模块的端口定义" class="header-anchor">#</a> <strong>3. 模块的端口定义</strong></h2> <p><strong>端口类型</strong>：</p> <table><thead><tr><th style="text-align:left;">类型</th> <th style="text-align:left;">方向</th> <th style="text-align:left;">示例</th></tr></thead> <tbody><tr><td style="text-align:left;"><code>input</code></td> <td style="text-align:left;">输入信号</td> <td style="text-align:left;"><code>input clk;</code></td></tr> <tr><td style="text-align:left;"><code>output</code></td> <td style="text-align:left;">输出信号</td> <td style="text-align:left;"><code>output q;</code></td></tr> <tr><td style="text-align:left;"><code>inout</code></td> <td style="text-align:left;">双向信号（少见）</td> <td style="text-align:left;"><code>inout data_bus;</code></td></tr></tbody></table> <p><strong>端口数据类型</strong>：</p> <ul><li><p>默认是 <code>wire</code> 型（如 <code>input clk</code> 等价于 <code>input wire clk</code>）。</p></li> <li><p>若输出需存储（如时序逻辑），需显式声明为 <code>reg</code>：</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">output</span> <span class="token keyword">reg</span> q<span class="token punctuation">;</span>  <span class="token comment">// 输出q需要在always块中赋值</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br></div></div></li></ul> <hr> <h2 id="_4-模块的实例化-调用-积木"><a href="#_4-模块的实例化-调用-积木" class="header-anchor">#</a> <strong>4. 模块的实例化：调用“积木”</strong></h2> <p><strong>场景</strong>：在顶层模块中调用子模块（如用两个D触发器构建移位寄存器）。</p> <h5 id="方法1-顺序连接-按位置对应"><a href="#方法1-顺序连接-按位置对应" class="header-anchor">#</a> <strong>方法1：顺序连接（按位置对应）</strong></h5> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> top<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span> data_in<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> stage1<span class="token punctuation">,</span> stage2<span class="token punctuation">;</span>
  
  <span class="token comment">// 实例化第一个D触发器（端口顺序必须与模块定义一致！）</span>
  dff dff1 <span class="token punctuation">(</span>clk<span class="token punctuation">,</span> data_in<span class="token punctuation">,</span> stage1<span class="token punctuation">)</span><span class="token punctuation">;</span> 
  
  <span class="token comment">// 实例化第二个D触发器</span>
  dff dff2 <span class="token punctuation">(</span>clk<span class="token punctuation">,</span> stage1<span class="token punctuation">,</span> stage2<span class="token punctuation">)</span><span class="token punctuation">;</span>  
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br></div></div><p><strong>风险</strong>：若模块端口顺序变更，所有实例化需同步修改！</p> <h5 id="方法2-命名连接-推荐"><a href="#方法2-命名连接-推荐" class="header-anchor">#</a> <strong>方法2：命名连接（推荐！）</strong></h5> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> top<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> clk<span class="token punctuation">,</span> data_in<span class="token punctuation">;</span>
  <span class="token keyword">wire</span> stage1<span class="token punctuation">,</span> stage2<span class="token punctuation">;</span>
  
  <span class="token comment">// 通过.端口名(信号名)明确对应关系</span>
  dff dff1 <span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span><span class="token function">din</span><span class="token punctuation">(</span>data_in<span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span><span class="token function">q</span><span class="token punctuation">(</span>stage1<span class="token punctuation">)</span>
  <span class="token punctuation">)</span><span class="token punctuation">;</span>
  
  dff dff2 <span class="token punctuation">(</span>
    <span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span><span class="token function">din</span><span class="token punctuation">(</span>stage1<span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span><span class="token function">q</span><span class="token punctuation">(</span>stage2<span class="token punctuation">)</span>
  <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br></div></div><p><strong>优势</strong>：</p> <ul><li>顺序无关，可读性强。</li> <li>避免因模块定义修改导致错误。</li></ul> <hr> <h2 id="_5-模块的层次化设计"><a href="#_5-模块的层次化设计" class="header-anchor">#</a> <strong>5. 模块的层次化设计</strong></h2> <p><strong>关键思想</strong>：自顶向下拆分功能，逐步细化。</p> <p><strong>示例</strong>：构建一个4位加法器</p> <ol><li><p><strong>顶层模块</strong>：定义输入输出</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> adder_4bit <span class="token punctuation">(</span>
  <span class="token keyword">input</span>  <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span>
  <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">,</span>
  <span class="token keyword">output</span> carry
<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token comment">// 调用子模块（全加器）</span>
  full_adder fa0 <span class="token punctuation">(</span>a<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> <span class="token number">1'b0</span><span class="token punctuation">,</span> sum<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c1<span class="token punctuation">)</span><span class="token punctuation">;</span>
  full_adder fa1 <span class="token punctuation">(</span>a<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c1<span class="token punctuation">,</span>  sum<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c2<span class="token punctuation">)</span><span class="token punctuation">;</span>
  full_adder fa2 <span class="token punctuation">(</span>a<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c2<span class="token punctuation">,</span>  sum<span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c3<span class="token punctuation">)</span><span class="token punctuation">;</span>
  full_adder fa3 <span class="token punctuation">(</span>a<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> b<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> c3<span class="token punctuation">,</span>  sum<span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">]</span><span class="token punctuation">,</span> carry<span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br></div></div></li> <li><p><strong>子模块</strong>：实现全加器</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> full_adder <span class="token punctuation">(</span>
  <span class="token keyword">input</span>  a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> cin<span class="token punctuation">,</span>
  <span class="token keyword">output</span> sum<span class="token punctuation">,</span> cout
<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">assign</span> sum  <span class="token operator">=</span> a <span class="token operator">^</span> b <span class="token operator">^</span> cin<span class="token punctuation">;</span>
  <span class="token keyword">assign</span> cout <span class="token operator">=</span> <span class="token punctuation">(</span>a <span class="token operator">&amp;</span> b<span class="token punctuation">)</span> <span class="token operator">|</span> <span class="token punctuation">(</span>cin <span class="token operator">&amp;</span> <span class="token punctuation">(</span>a <span class="token operator">^</span> b<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br></div></div></li></ol> <hr> <h2 id="_6-模块的测试-testbench"><a href="#_6-模块的测试-testbench" class="header-anchor">#</a> <strong>6. 模块的测试：Testbench</strong></h2> <p><strong>作用</strong>：模拟输入信号，验证模块功能。</p> <p><strong>示例</strong>：测试D触发器</p> <div class="language-verilog line-numbers-mode"><pre class="language-verilog"><code><span class="token keyword">module</span> testbench<span class="token punctuation">;</span>
  <span class="token keyword">reg</span>  clk<span class="token punctuation">,</span> din<span class="token punctuation">;</span>  <span class="token comment">// 测试输入（用reg驱动）</span>
  <span class="token keyword">wire</span> q<span class="token punctuation">;</span>         <span class="token comment">// 测试输出</span>
  
  <span class="token comment">// 1. 实例化被测模块</span>
  dff uut <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">clk</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">din</span><span class="token punctuation">(</span>din<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">q</span><span class="token punctuation">(</span>q<span class="token punctuation">)</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
  
  <span class="token comment">// 2. 生成时钟（周期=10ns）</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token keyword">forever</span> <span class="token number">#5</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span> <span class="token comment">// 每5ns翻转一次</span>
  <span class="token keyword">end</span>
  
  <span class="token comment">// 3. 提供测试激励</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    din <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token number">#10</span> din <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>  <span class="token comment">// 10ns后输入变1</span>
    <span class="token number">#10</span> din <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
    <span class="token number">#20</span> <span class="token kernel-function property">$finish</span><span class="token punctuation">;</span>  <span class="token comment">// 40ns后结束仿真</span>
  <span class="token keyword">end</span>
  
  <span class="token comment">// 4. 打印结果</span>
  <span class="token keyword">initial</span> <span class="token keyword">begin</span>
    <span class="token kernel-function property">$monitor</span><span class="token punctuation">(</span><span class="token string">&quot;Time=%t, din=%b, q=%b&quot;</span><span class="token punctuation">,</span> <span class="token kernel-function property">$time</span><span class="token punctuation">,</span> din<span class="token punctuation">,</span> q<span class="token punctuation">)</span><span class="token punctuation">;</span>
  <span class="token keyword">end</span>
<span class="token keyword">endmodule</span>
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br><span class="line-number">5</span><br><span class="line-number">6</span><br><span class="line-number">7</span><br><span class="line-number">8</span><br><span class="line-number">9</span><br><span class="line-number">10</span><br><span class="line-number">11</span><br><span class="line-number">12</span><br><span class="line-number">13</span><br><span class="line-number">14</span><br><span class="line-number">15</span><br><span class="line-number">16</span><br><span class="line-number">17</span><br><span class="line-number">18</span><br><span class="line-number">19</span><br><span class="line-number">20</span><br><span class="line-number">21</span><br><span class="line-number">22</span><br><span class="line-number">23</span><br><span class="line-number">24</span><br><span class="line-number">25</span><br><span class="line-number">26</span><br></div></div><p><strong>输出结果</strong>：</p> <div class="language-text line-numbers-mode"><pre class="language-text"><code>Time=0, din=0, q=x  
Time=5, din=0, q=0  // 第一个时钟上升沿  
Time=15, din=1, q=1  // 第二个时钟上升沿  
Time=25, din=0, q=0  // 第三个时钟上升沿  
</code></pre> <div class="line-numbers-wrapper"><span class="line-number">1</span><br><span class="line-number">2</span><br><span class="line-number">3</span><br><span class="line-number">4</span><br></div></div><hr> <h3 id="总结-模块设计要点"><a href="#总结-模块设计要点" class="header-anchor">#</a> <strong>总结：模块设计要点</strong></h3> <ol><li><strong>模块声明</strong>：<code>module 模块名(端口列表);</code></li> <li><strong>端口方向</strong>：<code>input</code>/<code>output</code>/<code>inout</code>，输出可声明为 <code>reg</code>。</li> <li><strong>实例化</strong>：推荐用命名连接（<code>.端口名(信号名)</code>）。</li> <li><strong>测试方法</strong>：
<ul><li>用Testbench生成时钟和激励。</li> <li>通过 <code>$monitor</code> 或波形图观察输出。</li></ul></li></ol> <p><strong>常见错误</strong>：</p> <ul><li>错误1：在 <code>always</code> 块中对 <code>wire</code> 赋值 → 应改用 <code>reg</code>。</li> <li>错误2：模块实例化时端口顺序不匹配 → 用命名连接避免。</li></ul></div></div> <!----> <div class="page-edit"><div class="edit-link"><a href="https://github.com/liehuf/liehuf-notes/edit/main/docs/01.Verilog/04.Verilog HDL的模块.md" target="_blank" rel="noopener noreferrer">帮助我们改善此页面</a> <span><svg xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15" class="icon outbound"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path> <polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg> <span class="sr-only">(opens new window)</span></span></div> <!----> <div class="last-updated"><span class="prefix">上次更新:</span> <span class="time">2025/08/19, 11:07:14</span></div></div> <div class="page-nav-wapper"><div class="page-nav-centre-wrap"><a href="/pages/Verilog_03/" class="page-nav-centre page-nav-centre-prev"><div class="tooltip">03.Verilog HDL运算符和表达式</div></a> <a href="/pages/Verilog_05/" class="page-nav-centre page-nav-centre-next"><div class="tooltip">05.Verilog HDL程序设计和描述方式</div></a></div> <div class="page-nav"><p class="inner"><span class="prev">
        ←
        <a href="/pages/Verilog_03/" class="prev">03.Verilog HDL运算符和表达式</a></span> <span class="next"><a href="/pages/Verilog_05/">05.Verilog HDL程序设计和描述方式</a>→
      </span></p></div></div></div> <!----></main></div> <div class="footer"><div class="icons"><a href="https://github.com/liehuf" title="GitHub" target="_blank" class="iconfont icon-github"></a><a href="mailto:17715076182@163.com" title="发邮件" target="_blank" class="iconfont icon-youjian"></a><a href="https://blog.csdn.net/liehuf" title="CSDN" target="_blank" class="iconfont icon-csdn"></a><a href="https://www.zhihu.com/people/44-97-46-49" title="知乎" target="_blank" class="iconfont icon-zhihu"></a></div> 
  Theme by
  <a href="https://github.com/xugaoyi/vuepress-theme-vdoing" target="_blank" title="本站主题">Vdoing</a> 
    | Copyright © 2025-2025
    <span>liehuf | <a href="https://github.com/liehuf/liehuf-notes/blob/main/LICENSE" target="_blank">MIT License</a></span></div> <div class="buttons"><div title="返回顶部" class="button blur go-to-top iconfont icon-fanhuidingbu" style="display:none;"></div> <div title="去评论" class="button blur go-to-comment iconfont icon-pinglun" style="display:none;"></div> <div title="主题模式" class="button blur theme-mode-but iconfont icon-zhuti"><ul class="select-box" style="display:none;"><li class="iconfont icon-zidong">
          跟随系统
        </li><li class="iconfont icon-rijianmoshi">
          浅色模式
        </li><li class="iconfont icon-yejianmoshi">
          深色模式
        </li><li class="iconfont icon-yuedu">
          阅读模式
        </li></ul></div></div> <!----> <!----> <!----></div><div class="global-ui"></div></div>
    <script src="/assets/js/app.b5bb62a5.js" defer></script><script src="/assets/js/2.2ada9c0c.js" defer></script><script src="/assets/js/12.5f2bea96.js" defer></script>
  </body>
</html>
