Analysis & Synthesis report for Project5Top
Wed May 04 20:54:27 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |project5Top|controlUnit_sefunmi:CU|state
  9. State Machine - |project5Top|buttonpressed:RBP|state
 10. State Machine - |project5Top|buttonpressed:EBP|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: buttonpressed:EBP
 15. Parameter Settings for User Entity Instance: buttonpressed:RBP
 16. Parameter Settings for User Entity Instance: controlUnit_sefunmi:CU
 17. Port Connectivity Checks: "hex_display:bit30|decoder4to16_sefunmi:DUT1"
 18. Port Connectivity Checks: "functionUnit_sefunmi:FU|alu_sefunmi:comb_3"
 19. Port Connectivity Checks: "inputRegister_sefunmi:REGO"
 20. Port Connectivity Checks: "controlUnit_sefunmi:CU"
 21. Port Connectivity Checks: "buttonpressed:RBP"
 22. Port Connectivity Checks: "buttonpressed:EBP"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 04 20:54:27 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Project5Top                                 ;
; Top-level Entity Name           ; project5Top                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 77                                          ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; project5Top        ; Project5Top        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------------+---------+
; decoder4to16_sefunmi.v           ; yes             ; User Verilog HDL File  ; C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/decoder4to16_sefunmi.v  ;         ;
; hex_display.v                    ; yes             ; User Verilog HDL File  ; C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/hex_display.v           ;         ;
; buttonpressed.v                  ; yes             ; User Verilog HDL File  ; C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/buttonpressed.v         ;         ;
; controlUnit_sefunmi.v            ; yes             ; User Verilog HDL File  ; C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v   ;         ;
; inputRegister_sefunmi.v          ; yes             ; User Verilog HDL File  ; C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/inputRegister_sefunmi.v ;         ;
; shifter_sefunmi.v                ; yes             ; User Verilog HDL File  ; C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/shifter_sefunmi.v       ;         ;
; alu_sefunmi.v                    ; yes             ; User Verilog HDL File  ; C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v           ;         ;
; seq_mult_sefunmi.v               ; yes             ; User Verilog HDL File  ; C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/seq_mult_sefunmi.v      ;         ;
; functionUnit_sefunmi.v           ; yes             ; User Verilog HDL File  ; C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v  ;         ;
; project5Top.v                    ; yes             ; User Verilog HDL File  ; C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v           ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 185            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 284            ;
;     -- 7 input functions                    ; 9              ;
;     -- 6 input functions                    ; 58             ;
;     -- 5 input functions                    ; 65             ;
;     -- 4 input functions                    ; 75             ;
;     -- <=3 input functions                  ; 77             ;
;                                             ;                ;
; Dedicated logic registers                   ; 77             ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 77             ;
; Total fan-out                               ; 1574           ;
; Average fan-out                             ; 3.18           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                          ; Entity Name           ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-----------------------+--------------+
; |project5Top                    ; 284 (1)             ; 77 (0)                    ; 0                 ; 0          ; 67   ; 0            ; |project5Top                                                 ; project5Top           ; work         ;
;    |buttonpressed:EBP|          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|buttonpressed:EBP                               ; buttonpressed         ; work         ;
;    |buttonpressed:RBP|          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|buttonpressed:RBP                               ; buttonpressed         ; work         ;
;    |controlUnit_sefunmi:CU|     ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|controlUnit_sefunmi:CU                          ; controlUnit_sefunmi   ; work         ;
;    |functionUnit_sefunmi:FU|    ; 231 (121)           ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project5Top|functionUnit_sefunmi:FU                         ; functionUnit_sefunmi  ; work         ;
;       |alu_sefunmi:comb_3|      ; 43 (43)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|functionUnit_sefunmi:FU|alu_sefunmi:comb_3      ; alu_sefunmi           ; work         ;
;       |seq_mult_sefunmi:comb_5| ; 23 (23)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |project5Top|functionUnit_sefunmi:FU|seq_mult_sefunmi:comb_5 ; seq_mult_sefunmi      ; work         ;
;       |shifter_sefunmi:comb_4|  ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4  ; shifter_sefunmi       ; work         ;
;    |hex_display:bit30|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|hex_display:bit30                               ; hex_display           ; work         ;
;    |hex_display:bit74|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|hex_display:bit74                               ; hex_display           ; work         ;
;    |hex_display:bitb8|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|hex_display:bitb8                               ; hex_display           ; work         ;
;    |hex_display:bitfc|          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|hex_display:bitfc                               ; hex_display           ; work         ;
;    |inputRegister_sefunmi:REGA| ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|inputRegister_sefunmi:REGA                      ; inputRegister_sefunmi ; work         ;
;    |inputRegister_sefunmi:REGB| ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|inputRegister_sefunmi:REGB                      ; inputRegister_sefunmi ; work         ;
;    |inputRegister_sefunmi:REGO| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |project5Top|inputRegister_sefunmi:REGO                      ; inputRegister_sefunmi ; work         ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |project5Top|controlUnit_sefunmi:CU|state    ;
+------------+------------+------------+------------+----------+
; Name       ; state.op_m ; state.op_b ; state.op_a ; state.op ;
+------------+------------+------------+------------+----------+
; state.op   ; 0          ; 0          ; 0          ; 0        ;
; state.op_a ; 0          ; 0          ; 1          ; 1        ;
; state.op_b ; 0          ; 1          ; 0          ; 1        ;
; state.op_m ; 1          ; 0          ; 0          ; 1        ;
+------------+------------+------------+------------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |project5Top|buttonpressed:RBP|state                                     ;
+-----------------------+-------------------+-----------------------+----------------------+
; Name                  ; state.BUTTON_FREE ; state.BUTTON_RELEASED ; state.BUTTON_PRESSED ;
+-----------------------+-------------------+-----------------------+----------------------+
; state.BUTTON_FREE     ; 0                 ; 0                     ; 0                    ;
; state.BUTTON_PRESSED  ; 1                 ; 0                     ; 1                    ;
; state.BUTTON_RELEASED ; 1                 ; 1                     ; 0                    ;
+-----------------------+-------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |project5Top|buttonpressed:EBP|state                                     ;
+-----------------------+-------------------+-----------------------+----------------------+
; Name                  ; state.BUTTON_FREE ; state.BUTTON_RELEASED ; state.BUTTON_PRESSED ;
+-----------------------+-------------------+-----------------------+----------------------+
; state.BUTTON_FREE     ; 0                 ; 0                     ; 0                    ;
; state.BUTTON_PRESSED  ; 1                 ; 0                     ; 1                    ;
; state.BUTTON_RELEASED ; 1                 ; 1                     ; 0                    ;
+-----------------------+-------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+-------------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                                        ;
+-------------------------------------------------------------------+---------------------------------------------------------------------------+
; functionUnit_sefunmi:FU|seq_mult_sefunmi:comb_5|Result[0]         ; Stuck at GND due to stuck port data_in                                    ;
; functionUnit_sefunmi:FU|seq_mult_sefunmi:comb_5|multiplier[8..15] ; Merged with functionUnit_sefunmi:FU|seq_mult_sefunmi:comb_5|multiplier[7] ;
; controlUnit_sefunmi:CU|state~5                                    ; Lost fanout                                                               ;
; controlUnit_sefunmi:CU|state~6                                    ; Lost fanout                                                               ;
; controlUnit_sefunmi:CU|state~7                                    ; Lost fanout                                                               ;
; controlUnit_sefunmi:CU|state~8                                    ; Lost fanout                                                               ;
; functionUnit_sefunmi:FU|seq_mult_sefunmi:comb_5|ctr[4]            ; Lost fanout                                                               ;
; Total Number of Removed Registers = 14                            ;                                                                           ;
+-------------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 77    ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 4     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |project5Top|controlUnit_sefunmi:CU|ctr[4]                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |project5Top|functionUnit_sefunmi:FU|seq_mult_sefunmi:comb_5|Result[15] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4|ShiftRight2 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4|ShiftLeft0  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4|ShiftLeft0  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4|ShiftLeft0  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4|ShiftRight1 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4|ShiftRight1 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4|ShiftLeft1  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4|ShiftRight1 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4|ShiftLeft1  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4|ShiftRight2 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|shifter_sefunmi:comb_4|ShiftRight1 ;
; 20:1               ; 3 bits    ; 39 LEs        ; 27 LEs               ; 12 LEs                 ; No         ; |project5Top|functionUnit_sefunmi:FU|Result[5]                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |project5Top|controlUnit_sefunmi:CU|Selector1                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |project5Top|controlUnit_sefunmi:CU|Selector2                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|Result[10]                         ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |project5Top|functionUnit_sefunmi:FU|Result[12]                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttonpressed:EBP ;
+-----------------+-------+--------------------------------------+
; Parameter Name  ; Value ; Type                                 ;
+-----------------+-------+--------------------------------------+
; BUTTON_FREE     ; 00    ; Unsigned Binary                      ;
; BUTTON_PRESSED  ; 01    ; Unsigned Binary                      ;
; BUTTON_RELEASED ; 10    ; Unsigned Binary                      ;
+-----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buttonpressed:RBP ;
+-----------------+-------+--------------------------------------+
; Parameter Name  ; Value ; Type                                 ;
+-----------------+-------+--------------------------------------+
; BUTTON_FREE     ; 00    ; Unsigned Binary                      ;
; BUTTON_PRESSED  ; 01    ; Unsigned Binary                      ;
; BUTTON_RELEASED ; 10    ; Unsigned Binary                      ;
+-----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlUnit_sefunmi:CU ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; op             ; 0000  ; Unsigned Binary                            ;
; op_a           ; 0001  ; Unsigned Binary                            ;
; op_b           ; 0010  ; Unsigned Binary                            ;
; op_m           ; 0011  ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hex_display:bit30|decoder4to16_sefunmi:DUT1"                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dec_out[8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "functionUnit_sefunmi:FU|alu_sefunmi:comb_3"                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; B    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inputRegister_sefunmi:REGO"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "q[7..4]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlUnit_sefunmi:CU"                                                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; events_out ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "buttonpressed:RBP" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; reset ; Input ; Info     ; Stuck at VCC       ;
+-------+-------+----------+--------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "buttonpressed:EBP" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; reset ; Input ; Info     ; Stuck at VCC       ;
+-------+-------+----------+--------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 77                          ;
;     CLR               ; 4                           ;
;     ENA               ; 30                          ;
;     ENA SCLR          ; 15                          ;
;     SLD               ; 14                          ;
;     plain             ; 14                          ;
; arriav_lcell_comb     ; 289                         ;
;     arith             ; 31                          ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 19                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 241                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 75                          ;
;         5 data inputs ; 65                          ;
;         6 data inputs ; 58                          ;
;     shared            ; 8                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 4                           ;
; boundary_port         ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed May 04 20:54:13 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Project5Top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file decoder4to16_sefunmi.v
    Info (12023): Found entity 1: decoder4to16_sefunmi File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/decoder4to16_sefunmi.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hex_display.v
    Info (12023): Found entity 1: hex_display File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/hex_display.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file buttonpressed.v
    Info (12023): Found entity 1: buttonpressed File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/buttonpressed.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file controlunit_sefunmi.v
    Info (12023): Found entity 1: controlUnit_sefunmi File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file outputregister_sefunmi.v
    Info (12023): Found entity 1: outputRegister_sefunmi File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/outputRegister_sefunmi.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file inputregister_sefunmi.v
    Info (12023): Found entity 1: inputRegister_sefunmi File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/inputRegister_sefunmi.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shifter_sefunmi.v
    Info (12023): Found entity 1: shifter_sefunmi File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/shifter_sefunmi.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_sefunmi.v
    Info (12023): Found entity 1: alu_sefunmi File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file seq_mult_sefunmi.v
    Info (12023): Found entity 1: seq_mult_sefunmi File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/seq_mult_sefunmi.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file functionunit_sefunmi.v
    Info (12023): Found entity 1: functionUnit_sefunmi File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file project5top.v
    Info (12023): Found entity 1: project5Top File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at shifter_sefunmi.v(12): created implicit net for "a_as_r" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/shifter_sefunmi.v Line: 12
Critical Warning (10846): Verilog HDL Instantiation warning at functionUnit_sefunmi.v(12): instance has no name File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v Line: 12
Critical Warning (10846): Verilog HDL Instantiation warning at functionUnit_sefunmi.v(13): instance has no name File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v Line: 13
Critical Warning (10846): Verilog HDL Instantiation warning at functionUnit_sefunmi.v(14): instance has no name File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v Line: 14
Info (12127): Elaborating entity "project5Top" for the top level hierarchy
Warning (10034): Output port "HEX5" at project5Top.v(18) has no driver File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 18
Warning (10034): Output port "HEX4" at project5Top.v(19) has no driver File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 19
Warning (10034): Output port "LED" at project5Top.v(24) has no driver File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 24
Info (12128): Elaborating entity "buttonpressed" for hierarchy "buttonpressed:EBP" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 38
Info (12128): Elaborating entity "controlUnit_sefunmi" for hierarchy "controlUnit_sefunmi:CU" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 41
Warning (10230): Verilog HDL assignment warning at controlUnit_sefunmi.v(41): truncated value with size 32 to match size of target (5) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at controlUnit_sefunmi.v(51): variable "events_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 51
Warning (10230): Verilog HDL assignment warning at controlUnit_sefunmi.v(51): truncated value with size 4 to match size of target (3) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 51
Warning (10230): Verilog HDL assignment warning at controlUnit_sefunmi.v(52): truncated value with size 4 to match size of target (3) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 52
Warning (10235): Verilog HDL Always Construct warning at controlUnit_sefunmi.v(53): variable "events_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 53
Warning (10230): Verilog HDL assignment warning at controlUnit_sefunmi.v(53): truncated value with size 4 to match size of target (3) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 53
Warning (10230): Verilog HDL assignment warning at controlUnit_sefunmi.v(54): truncated value with size 4 to match size of target (3) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at controlUnit_sefunmi.v(55): variable "events_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 55
Warning (10230): Verilog HDL assignment warning at controlUnit_sefunmi.v(55): truncated value with size 4 to match size of target (3) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 55
Warning (10230): Verilog HDL assignment warning at controlUnit_sefunmi.v(56): truncated value with size 4 to match size of target (3) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 56
Warning (10230): Verilog HDL assignment warning at controlUnit_sefunmi.v(57): truncated value with size 4 to match size of target (3) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 57
Warning (10230): Verilog HDL assignment warning at controlUnit_sefunmi.v(58): truncated value with size 4 to match size of target (3) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/controlUnit_sefunmi.v Line: 58
Info (12128): Elaborating entity "inputRegister_sefunmi" for hierarchy "inputRegister_sefunmi:REGO" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 43
Info (12128): Elaborating entity "functionUnit_sefunmi" for hierarchy "functionUnit_sefunmi:FU" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 49
Info (12128): Elaborating entity "alu_sefunmi" for hierarchy "functionUnit_sefunmi:FU|alu_sefunmi:comb_3" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v Line: 12
Warning (10230): Verilog HDL assignment warning at alu_sefunmi.v(10): truncated value with size 32 to match size of target (8) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v Line: 10
Warning (10230): Verilog HDL assignment warning at alu_sefunmi.v(11): truncated value with size 32 to match size of target (8) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/alu_sefunmi.v Line: 11
Info (12128): Elaborating entity "shifter_sefunmi" for hierarchy "functionUnit_sefunmi:FU|shifter_sefunmi:comb_4" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v Line: 13
Info (12128): Elaborating entity "seq_mult_sefunmi" for hierarchy "functionUnit_sefunmi:FU|seq_mult_sefunmi:comb_5" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/functionUnit_sefunmi.v Line: 14
Warning (10230): Verilog HDL assignment warning at seq_mult_sefunmi.v(34): truncated value with size 32 to match size of target (5) File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/seq_mult_sefunmi.v Line: 34
Info (12128): Elaborating entity "hex_display" for hierarchy "hex_display:bit30" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 51
Info (12128): Elaborating entity "decoder4to16_sefunmi" for hierarchy "hex_display:bit30|decoder4to16_sefunmi:DUT1" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/hex_display.v Line: 9
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 18
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 18
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 18
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 18
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 18
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 18
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 18
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 19
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 19
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 19
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 19
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 19
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 19
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 19
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 24
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 24
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 24
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 24
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 24
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 24
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 24
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 24
    Warning (13410): Pin "LED[8]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 24
    Warning (13410): Pin "LED[9]" is stuck at GND File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/output_files/Project5Top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 16
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 16
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 17
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/project5Top.v Line: 17
Info (21057): Implemented 393 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 326 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 4831 megabytes
    Info: Processing ended: Wed May 04 20:54:27 2022
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sefun/Dev/Digital-Design-Projects/ECE 3544 Project 5/Project5_restored/output_files/Project5Top.map.smsg.


