#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
<<<<<<< HEAD
# Start of session at: Tue Jun 26 08:34:10 2018
# Process ID: 3372
=======
# Start of session at: Tue Jun 19 09:27:48 2018
# Process ID: 5152
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
# Log file: I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.runs/synth_1/Digitaluhr.vds
# Journal file: I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Digitaluhr.tcl -notrace
Command: synth_design -top Digitaluhr -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
<<<<<<< HEAD
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -1030 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 264.102 ; gain = 84.063
=======
INFO: [Common 17-1223] The version limit for your license is '2015.08' and will expire in -1023 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 264.762 ; gain = 84.176
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Digitaluhr' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Digitaluhr.vhd:41]
INFO: [Synth 8-3491] module 'Min1_Count' declared at 'I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Min1_Count.vhd:34' bound to instance 'Min1_Count_inst' of component 'Min1_Count' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Digitaluhr.vhd:117]
INFO: [Synth 8-638] synthesizing module 'Min1_Count' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Min1_Count.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Min1_Count' (1#1) [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Min1_Count.vhd:42]
INFO: [Synth 8-3491] module 'Min10_Count' declared at 'I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Min10_Count.vhd:34' bound to instance 'Min10_Count_inst' of component 'Min10_Count' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Digitaluhr.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Min10_Count' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Min10_Count.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Min10_Count' (2#1) [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Min10_Count.vhd:42]
INFO: [Synth 8-3491] module 'Hour1_Count' declared at 'I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Hour1_Count.vhd:34' bound to instance 'Hour1_Count_inst' of component 'Hour1_Count' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Digitaluhr.vhd:133]
INFO: [Synth 8-638] synthesizing module 'Hour1_Count' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Hour1_Count.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Hour1_Count' (3#1) [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Hour1_Count.vhd:45]
INFO: [Synth 8-3491] module 'Hour10_Count' declared at 'I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Hour10_Count.vhd:34' bound to instance 'Hour10_Count_inst' of component 'Hour10_Count' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Digitaluhr.vhd:142]
INFO: [Synth 8-638] synthesizing module 'Hour10_Count' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Hour10_Count.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Hour10_Count' (4#1) [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Hour10_Count.vhd:42]
INFO: [Synth 8-3491] module 'Sec_Count' declared at 'I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Sec_Count.vhd:34' bound to instance 'Sec_Count_inst' of component 'Sec_Count' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Digitaluhr.vhd:150]
INFO: [Synth 8-638] synthesizing module 'Sec_Count' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Sec_Count.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Sec_Count' (5#1) [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Sec_Count.vhd:42]
INFO: [Synth 8-3491] module 'Decoder_7Seg' declared at 'I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Decoder_7Seg.vhd:34' bound to instance 'Decoder_7Seg_inst' of component 'Decoder_7Seg' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Digitaluhr.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Decoder_7Seg' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Decoder_7Seg.vhd:48]
INFO: [Synth 8-226] default block is never used [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Decoder_7Seg.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'Decoder_7Seg' (6#1) [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Decoder_7Seg.vhd:48]
INFO: [Synth 8-3491] module 'Freq_Divider' declared at 'I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Freq_Divider.vhd:34' bound to instance 'Freq_Divider_inst' of component 'Freq_Divider' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Digitaluhr.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Freq_Divider' [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Freq_Divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Freq_Divider' (7#1) [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Freq_Divider.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Digitaluhr' (8#1) [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/sources_1/new/Digitaluhr.vhd:41]
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 298.410 ; gain = 118.371
=======
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 299.074 ; gain = 118.488
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 298.410 ; gain = 118.371
=======
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 299.074 ; gain = 118.488
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/constrs_1/new/Digitaluhr.xdc]
Finished Parsing XDC File [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/constrs_1/new/Digitaluhr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [I:/HTW/4. FS/PL-Labor/Digitaluhr_ZWA/Digitaluhr.srcs/constrs_1/new/Digitaluhr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Digitaluhr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Digitaluhr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

<<<<<<< HEAD
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 620.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 621.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Enable_Out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Enable_Out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Enable_Out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Enable_Out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "freq_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Enable_1kHz" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "freq_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Enable_Out" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
<<<<<<< HEAD
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
=======
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Min1_Count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Min10_Count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Hour1_Count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Hour10_Count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Sec_Count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Decoder_7Seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
<<<<<<< HEAD
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
=======
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Freq_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
<<<<<<< HEAD
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "freq_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Enable_1kHz" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "freq_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "Enable_Out" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 620.449 ; gain = 440.410
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 621.035 ; gain = 440.449
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
<<<<<<< HEAD
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Decoder_7Seg_inst/Dev_Select_reg[5] )
WARNING: [Synth 8-3332] Sequential element (\Hour10_Count_inst/Enable_Out_reg ) is unused and will be removed from module Digitaluhr.
WARNING: [Synth 8-3332] Sequential element (\Decoder_7Seg_inst/Dev_Select_reg[5] ) is unused and will be removed from module Digitaluhr.
WARNING: [Synth 8-3332] Sequential element (\Decoder_7Seg_inst/Dev_Select_reg[4] ) is unused and will be removed from module Digitaluhr.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 620.449 ; gain = 440.410
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
WARNING: [Synth 8-3332] Sequential element (\Hour10_Count_inst/Enable_Out_reg ) is unused and will be removed from module Digitaluhr.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\Hour10_Count_inst/count_int_reg[3] ) is unused and will be removed from module Digitaluhr.
WARNING: [Synth 8-3332] Sequential element (\Hour10_Count_inst/count_int_reg[2] ) is unused and will be removed from module Digitaluhr.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:49 . Memory (MB): peak = 621.035 ; gain = 440.449
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:49 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
<<<<<<< HEAD
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:52 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:49 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:09 . Memory (MB): peak = 620.449 ; gain = 440.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:09 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 621.035 ; gain = 440.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:07 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 620.449 ; gain = 440.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 620.449 ; gain = 440.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 620.449 ; gain = 440.410
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 621.035 ; gain = 440.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 621.035 ; gain = 440.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 621.035 ; gain = 440.449
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    66|
<<<<<<< HEAD
|4     |LUT2   |    12|
|5     |LUT3   |    66|
|6     |LUT4   |    21|
|7     |LUT5   |     1|
|8     |LUT6   |    24|
|9     |FDCE   |    76|
|10    |FDPE   |    12|
|11    |FDRE   |    15|
|12    |IBUF   |     2|
|13    |OBUF   |    14|
=======
|4     |LUT2   |    14|
|5     |LUT3   |    66|
|6     |LUT4   |    17|
|7     |LUT5   |     2|
|8     |LUT6   |    23|
|9     |FDCE   |    74|
|10    |FDPE   |    12|
|11    |FDRE   |    15|
|12    |IBUF   |     2|
|13    |OBUF   |    12|
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------+------+
|      |Instance            |Module       |Cells |
+------+--------------------+-------------+------+
<<<<<<< HEAD
|1     |top                 |             |   326|
|2     |  Decoder_7Seg_inst |Decoder_7Seg |   139|
|3     |  Freq_Divider_inst |Freq_Divider |   111|
|4     |  Hour10_Count_inst |Hour10_Count |     9|
|5     |  Hour1_Count_inst  |Hour1_Count  |    11|
=======
|1     |top                 |             |   320|
|2     |  Decoder_7Seg_inst |Decoder_7Seg |   139|
|3     |  Freq_Divider_inst |Freq_Divider |   111|
|4     |  Hour10_Count_inst |Hour10_Count |     4|
|5     |  Hour1_Count_inst  |Hour1_Count  |    12|
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
|6     |  Min10_Count_inst  |Min10_Count  |    12|
|7     |  Min1_Count_inst   |Min1_Count   |    11|
|8     |  Sec_Count_inst    |Sec_Count    |    16|
+------+--------------------+-------------+------+
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:10 . Memory (MB): peak = 620.449 ; gain = 440.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 620.449 ; gain = 84.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 620.449 ; gain = 440.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
=======
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 621.035 ; gain = 440.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 621.035 ; gain = 85.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:08 . Memory (MB): peak = 621.035 ; gain = 440.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
<<<<<<< HEAD
50 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 620.449 ; gain = 411.098
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 620.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 26 08:35:24 2018...
=======
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:01:06 . Memory (MB): peak = 621.035 ; gain = 411.285
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.062 . Memory (MB): peak = 621.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 19 09:29:00 2018...
>>>>>>> e8da86e9cd176b9e2736abcff44beaa767b934a1
