Analysis & Synthesis report for msxslotreader
Tue Mar 08 22:33:09 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Mar 08 22:33:09 2016      ;
; Quartus II 64-Bit Version   ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name               ; msxslotreader                              ;
; Top-level Entity Name       ; msxbus                                     ;
; Family                      ; MAX II                                     ;
; Total logic elements        ; 77                                         ;
; Total pins                  ; 56                                         ;
; Total virtual pins          ; 0                                          ;
; UFM blocks                  ; 0 / 1 ( 0 % )                              ;
+-----------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM240T100C5       ;                    ;
; Top-level entity name                                                      ; msxbus             ; msxslotreader      ;
; Family name                                                                ; MAX II             ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                  ;
+----------------------------------+-----------------+------------------------+---------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path    ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------+---------+
; msxbus.v                         ; yes             ; User Verilog HDL File  ; C:/altera/13.1/msxslot/msxbus.v ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 77    ;
;     -- Combinational with no register       ; 40    ;
;     -- Register only                        ; 24    ;
;     -- Combinational with a register        ; 13    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 21    ;
;     -- 3 input functions                    ; 28    ;
;     -- 2 input functions                    ; 3     ;
;     -- 1 input functions                    ; 1     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 77    ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 37    ;
; I/O pins                                    ; 56    ;
; Maximum fan-out node                        ; mclk  ;
; Maximum fan-out                             ; 33    ;
; Total fan-out                               ; 310   ;
; Average fan-out                             ; 2.33  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |msxbus                    ; 77 (77)     ; 37           ; 0          ; 56   ; 0            ; 40 (40)      ; 24 (24)           ; 13 (13)          ; 0 (0)           ; 0 (0)      ; |msxbus             ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; address[0]$latch                                    ; ready               ; yes                    ;
; address[1]$latch                                    ; ready               ; yes                    ;
; address[2]$latch                                    ; ready               ; yes                    ;
; address[3]$latch                                    ; ready               ; yes                    ;
; address[4]$latch                                    ; ready               ; yes                    ;
; address[5]$latch                                    ; ready               ; yes                    ;
; address[6]$latch                                    ; ready               ; yes                    ;
; address[7]$latch                                    ; ready               ; yes                    ;
; address[8]$latch                                    ; ready               ; yes                    ;
; address[9]$latch                                    ; ready               ; yes                    ;
; address[10]$latch                                   ; ready               ; yes                    ;
; address[11]$latch                                   ; ready               ; yes                    ;
; address[12]$latch                                   ; ready               ; yes                    ;
; address[13]$latch                                   ; ready               ; yes                    ;
; address[14]$latch                                   ; ready               ; yes                    ;
; address[15]$latch                                   ; ready               ; yes                    ;
; rd$latch                                            ; ready               ; yes                    ;
; wr$latch                                            ; ready               ; yes                    ;
; iorq$latch                                          ; ready               ; yes                    ;
; merq$latch                                          ; ready               ; yes                    ;
; sltsl$latch                                         ; ready               ; yes                    ;
; reset$latch                                         ; ready               ; yes                    ;
; Number of user-specified and inferred latches = 22  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 37    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |msxbus|mdata[5]~reg0      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |msxbus|mdata[0]~reg0      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Mar 08 22:32:55 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off msxslotreader -c msxslotreader
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "plltest.qsys"
Info (12250): 2016.03.08.22:33:03 Progress: Loading msxslot/plltest.qsys
Info (12250): 2016.03.08.22:33:04 Progress: Reading input file
Info (12250): 2016.03.08.22:33:04 Progress: Adding clk_0 [clock_source 13.1]
Info (12250): 2016.03.08.22:33:04 Progress: Parameterizing module clk_0
Info (12250): 2016.03.08.22:33:04 Progress: Building connections
Info (12250): 2016.03.08.22:33:04 Progress: Parameterizing connections
Info (12250): 2016.03.08.22:33:04 Progress: Validating
Info (12250): 2016.03.08.22:33:04 Progress: Done reading input file
Info (12250): Plltest: Generating plltest "plltest" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Plltest: Done "plltest" with 1 modules, 1 files, 323 bytes
Info (12249): Finished elaborating Qsys system entity "plltest.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file msxbus.v
    Info (12023): Found entity 1: msxbus
Info (12021): Found 1 design units, including 1 entities, in source file spi_to_msx_test.v
    Info (12023): Found entity 1: SPI_to_MSX_test
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/plltest/plltest.v
    Info (12023): Found entity 1: plltest
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "address"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "data_bus"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "rd"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "wr"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "iorq"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "merq"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "cs1"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "cs2"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "cs12"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "sltsl"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "m1"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "reset"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "rfsh"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(28): created implicit net for "msx_clk"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for "nwait"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for "busdir"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for "interrupt"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for "sw1"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for "sw2"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for "swout"
Warning (10236): Verilog HDL Implicit Net warning at SPI_to_MSX_test.v(29): created implicit net for "clk"
Info (12127): Elaborating entity "msxbus" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at msxbus.v(52): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at msxbus.v(53): truncated value with size 16 to match size of target (8)
Info (10041): Inferred latch for "reset" at msxbus.v(70)
Info (10041): Inferred latch for "sltsl" at msxbus.v(69)
Info (10041): Inferred latch for "merq" at msxbus.v(68)
Info (10041): Inferred latch for "iorq" at msxbus.v(67)
Info (10041): Inferred latch for "wr" at msxbus.v(66)
Info (10041): Inferred latch for "rd" at msxbus.v(65)
Info (10041): Inferred latch for "address[0]" at msxbus.v(64)
Info (10041): Inferred latch for "address[1]" at msxbus.v(64)
Info (10041): Inferred latch for "address[2]" at msxbus.v(64)
Info (10041): Inferred latch for "address[3]" at msxbus.v(64)
Info (10041): Inferred latch for "address[4]" at msxbus.v(64)
Info (10041): Inferred latch for "address[5]" at msxbus.v(64)
Info (10041): Inferred latch for "address[6]" at msxbus.v(64)
Info (10041): Inferred latch for "address[7]" at msxbus.v(64)
Info (10041): Inferred latch for "address[8]" at msxbus.v(64)
Info (10041): Inferred latch for "address[9]" at msxbus.v(64)
Info (10041): Inferred latch for "address[10]" at msxbus.v(64)
Info (10041): Inferred latch for "address[11]" at msxbus.v(64)
Info (10041): Inferred latch for "address[12]" at msxbus.v(64)
Info (10041): Inferred latch for "address[13]" at msxbus.v(64)
Info (10041): Inferred latch for "address[14]" at msxbus.v(64)
Info (10041): Inferred latch for "address[15]" at msxbus.v(64)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "mdata[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "mdata[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "mdata[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "mdata[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "mdata[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "mdata[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "mdata[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "mdata[7]" and its non-tri-state driver.
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "mdata[0]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "mdata[1]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "mdata[2]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "mdata[3]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "mdata[4]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "mdata[5]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "mdata[6]" is moved to its source
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "mdata[7]" is moved to its source
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "mdata[0]~synth"
    Warning (13010): Node "mdata[1]~synth"
    Warning (13010): Node "mdata[2]~synth"
    Warning (13010): Node "mdata[3]~synth"
    Warning (13010): Node "mdata[4]~synth"
    Warning (13010): Node "mdata[5]~synth"
    Warning (13010): Node "mdata[6]~synth"
    Warning (13010): Node "mdata[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "m1" is stuck at VCC
    Warning (13410): Pin "rfsh" is stuck at VCC
    Warning (13410): Pin "swout" is stuck at VCC
Info (21057): Implemented 133 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 77 logic cells
Warning (20013): Ignored assignments for entity "plltest" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity plltest -library plltest was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity plltest -library plltest was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity plltest -library plltest was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME plltest HAS_SOPCINFO 1 GENERATION_ID 1457443984" -entity plltest -library plltest was ignored
Info (144001): Generated suppressed messages file C:/altera/13.1/msxslot/output_files/msxslotreader.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 492 megabytes
    Info: Processing ended: Tue Mar 08 22:33:09 2016
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.1/msxslot/output_files/msxslotreader.map.smsg.


