<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_202_p2" SOURCE="vadd_hls/vadd.cpp:10" VARIABLE="icmp_ln10" MODULE="vadd" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_208_p2" SOURCE="vadd_hls/vadd.cpp:10" VARIABLE="add_ln10" MODULE="vadd" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_214_p2" SOURCE="vadd_hls/vadd.cpp:12" VARIABLE="add_ln12" MODULE="vadd" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_1_fu_229_p2" SOURCE="vadd_hls/vadd.cpp:12" VARIABLE="add_ln12_1" MODULE="vadd" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_2_fu_249_p2" SOURCE="vadd_hls/vadd.cpp:12" VARIABLE="add_ln12_2" MODULE="vadd" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="vadd" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="vadd" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="4" URAM="0"/>
</BindInfo>
