<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 69</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;font-family:Times;color:#000000;}
	.ft08{font-size:8px;font-family:Times;color:#000000;}
	.ft09{font-size:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft012{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft013{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page69-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a069.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:782px;white-space:nowrap" class="ft00">Vol. 1&#160;3-9</p>
<p style="position:absolute;top:47px;left:645px;white-space:nowrap" class="ft01">BASIC EXECUTION ENVIRONMENT</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">3.3.4&#160;</p>
<p style="position:absolute;top:98px;left:149px;white-space:nowrap" class="ft02">Modes of&#160;Operation vs. Memory Model</p>
<p style="position:absolute;top:129px;left:69px;white-space:nowrap" class="ft010">When&#160;writing code&#160;for an IA-32 or&#160;Intel 64 processor,&#160;a programmer needs to&#160;know the&#160;operating mode&#160;the&#160;<br/>processor is&#160;going&#160;to be in when&#160;executing the&#160;code&#160;and&#160;the memory model being used.&#160;The relationship&#160;between&#160;<br/>operating modes and&#160;memory models is&#160;as follows:</p>
<p style="position:absolute;top:184px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:184px;left:95px;white-space:nowrap" class="ft010"><b>Protected mode&#160;</b>‚Äî&#160;When in protected mode, the processor&#160;can use&#160;any of the memory&#160;models&#160;described&#160;in&#160;<br/>this section. (The real-addressing&#160;mode memory model&#160;is&#160;ordinarily used only when&#160;the processor is&#160;in the&#160;<br/>virtual-8086 mode.)&#160;The memory model&#160;used&#160;depends&#160;on&#160;the design&#160;of the&#160;operating&#160;system&#160;or executive.&#160;<br/>When&#160;multitasking&#160;is implemented,&#160;individual&#160;tasks can use&#160;different&#160;memory models.</p>
<p style="position:absolute;top:256px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:256px;left:95px;white-space:nowrap" class="ft05"><b>Real-address mode</b></p>
<p style="position:absolute;top:257px;left:240px;white-space:nowrap" class="ft06"><b>&#160;</b></p>
<p style="position:absolute;top:256px;left:244px;white-space:nowrap" class="ft03">‚Äî&#160;When in&#160;real-address mode,&#160;the&#160;processor only supports the&#160;real-address mode&#160;</p>
<p style="position:absolute;top:273px;left:94px;white-space:nowrap" class="ft03">memory&#160;model.</p>
<p style="position:absolute;top:295px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:295px;left:95px;white-space:nowrap" class="ft05"><b>System&#160;management mode</b></p>
<p style="position:absolute;top:296px;left:298px;white-space:nowrap" class="ft06"><b>&#160;</b></p>
<p style="position:absolute;top:295px;left:302px;white-space:nowrap" class="ft03">‚Äî When in SMM, the processor&#160;switches&#160;to a separate address space, called the&#160;</p>
<p style="position:absolute;top:312px;left:95px;white-space:nowrap" class="ft010">system management RAM (SMRAM). The memory&#160;model used&#160;to address&#160;bytes in this address space&#160;is&#160;similar&#160;<br/>to&#160;the&#160;real-address mode&#160;model.&#160;S<a href="˛ˇ">ee&#160;Chapter 34,&#160;‚ÄúSystem Management Mode,‚Äù&#160;in&#160;</a>the&#160;<i>Intel¬Æ 64 and&#160;IA-32&#160;<br/>Architectures&#160;Software Developer‚Äôs Manual, Volume&#160;3C,</i>&#160;for more&#160;information on the&#160;memory&#160;model&#160;used in&#160;<br/>SMM.</p>
<p style="position:absolute;top:383px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:384px;left:95px;white-space:nowrap" class="ft010"><b>Compatibility mode&#160;</b>‚Äî&#160;Software that&#160;needs&#160;to run in&#160;compatibility mode&#160;should observe the&#160;same memory&#160;<br/>model as those&#160;targeted to&#160;run&#160;in 32-bit&#160;protected mode.&#160;The&#160;effect of segmentation is&#160;the same as&#160;it is&#160;in 32-<br/>bit&#160;protected&#160;mode&#160;semantics.</p>
<p style="position:absolute;top:439px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:439px;left:95px;white-space:nowrap" class="ft010"><b>64-bit mode&#160;</b>‚Äî&#160;Segmentation is generally (but not&#160;completely)&#160;disabled, creating&#160;a flat 64-bit&#160;linear-address&#160;<br/>space. Specifically, the&#160;processor&#160;treats&#160;the segment base&#160;of&#160;CS,&#160;DS,&#160;ES,&#160;and&#160;SS&#160;as&#160;zero&#160;in&#160;64-bit&#160;mode&#160;(this&#160;<br/>makes a linear address equal an effective&#160;address). Segmented and real address modes are not available in 64-<br/>bit&#160;mode.</p>
<p style="position:absolute;top:539px;left:69px;white-space:nowrap" class="ft02">3.3.5&#160;</p>
<p style="position:absolute;top:539px;left:149px;white-space:nowrap" class="ft02">32-Bit and 16-Bit Address and Operand Sizes</p>
<p style="position:absolute;top:570px;left:69px;white-space:nowrap" class="ft010">IA-32 processors&#160;in protected mode can&#160;be configured&#160;for 32-bit or&#160;16-bit address and operand&#160;sizes. With 32-bit&#160;<br/>address and&#160;operand sizes, the&#160;maximum&#160;linear address&#160;or segment offset&#160;is FFFFFFFFH (2</p>
<p style="position:absolute;top:584px;left:673px;white-space:nowrap" class="ft08">32</p>
<p style="position:absolute;top:586px;left:686px;white-space:nowrap" class="ft03">-1); operand&#160;sizes are&#160;</p>
<p style="position:absolute;top:603px;left:69px;white-space:nowrap" class="ft010">typically 8 bits or 32 bits. With 16-bit&#160;address and operand sizes,&#160;the&#160;maximum linear address or&#160;segment offset&#160;is&#160;<br/>FFFFH (2</p>
<p style="position:absolute;top:617px;left:129px;white-space:nowrap" class="ft08">16</p>
<p style="position:absolute;top:619px;left:143px;white-space:nowrap" class="ft03">-1);&#160;operand&#160;sizes&#160;are typically 8&#160;bits&#160;or 16&#160;bits.&#160;</p>
<p style="position:absolute;top:643px;left:69px;white-space:nowrap" class="ft010">When using 32-bit addressing,&#160;a logical address (or far pointer) consists of a 16-bit segment selector and a 32-bit&#160;<br/>offset; when&#160;using 16-bit&#160;addressing, an address&#160;consists of a&#160;16-bit segment selector and&#160;a 16-bit&#160;offset.&#160;<br/>Instruction prefixes allow temporary&#160;overrides of the&#160;default address&#160;and/or operand sizes&#160;from&#160;within a&#160;program.<br/>When&#160;operating in&#160;protected mode,&#160;the segment descriptor for&#160;the currently executing code segment defines the&#160;<br/>default address&#160;and&#160;operand size. A segment&#160;descriptor is&#160;a&#160;system data structure not&#160;normally visible to&#160;applica-<br/>tion code.&#160;Assembler directives&#160;allow the&#160;default addressing and&#160;operand size&#160;to be chosen for&#160;a program.&#160;The&#160;<br/>assembler&#160;and other&#160;tools then&#160;set up&#160;the segment descriptor&#160;for&#160;the code segment appropriately.<br/>When operating in real-address mode,&#160;the default&#160;addressing&#160;and operand size is&#160;16 bits. An&#160;address-size override&#160;<br/>can be&#160;used&#160;in real-address&#160;mode&#160;to&#160;enable&#160;32-bit addressing.&#160;However,&#160;the&#160;maximum allowable&#160;32-bit&#160;linear&#160;<br/>address is&#160;still 000FFFFFH&#160;(2</p>
<p style="position:absolute;top:812px;left:262px;white-space:nowrap" class="ft08">20</p>
<p style="position:absolute;top:814px;left:276px;white-space:nowrap" class="ft03">-1).</p>
<p style="position:absolute;top:865px;left:69px;white-space:nowrap" class="ft02">3.3.6&#160;</p>
<p style="position:absolute;top:865px;left:150px;white-space:nowrap" class="ft02">Extended Physical Addressing in Protected Mode</p>
<p style="position:absolute;top:895px;left:69px;white-space:nowrap" class="ft03">Beginning with P6 family processors, the IA-32 architecture supports addressing of&#160;up to 64&#160;GBytes (2</p>
<p style="position:absolute;top:893px;left:755px;white-space:nowrap" class="ft08">36</p>
<p style="position:absolute;top:891px;left:768px;white-space:nowrap" class="ft09">&#160;</p>
<p style="position:absolute;top:895px;left:773px;white-space:nowrap" class="ft03">bytes) of&#160;</p>
<p style="position:absolute;top:912px;left:69px;white-space:nowrap" class="ft011">physical&#160;memory.&#160;A&#160;program or task&#160;could not&#160;address&#160;locations&#160;in this&#160;address space directly.&#160;Instead, it&#160;<br/>addresses individual&#160;linear address&#160;spaces of&#160;up&#160;to 4&#160;GBytes that&#160;mapped to&#160;64-GByte physical&#160;address space&#160;<br/>through&#160;a virtual memory management&#160;mechanism.&#160;Using&#160;this mechanism,&#160;an operating system&#160;can enable a&#160;<br/>program&#160;to switch 4-GByte&#160;linear address&#160;spaces&#160;within&#160;64-GByte physical address&#160;space.<br/>The use&#160;of&#160;extended physical addressing&#160;requires the&#160;processor to&#160;operate in&#160;protected mode&#160;and&#160;the operating&#160;<br/>system to provide a&#160;virtual&#160;memory&#160;management system.&#160;See&#160;‚Äú36-Bit Physical Addressing&#160;Using&#160;the&#160;PAE Paging&#160;<br/><a href="˛ˇ">Mechanism‚Äù in Chapter&#160;3, ‚ÄúProtected-Mode&#160;Memory&#160;Management,‚Äù&#160;of</a>&#160;the&#160;<i>Intel¬Æ&#160;64 and&#160;IA-32 Architectures Soft-<br/>ware Developer‚Äôs Manual, Volume&#160;3A.</i></p>
</div>
</body>
</html>
