{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637943192799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637943192815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 00:13:12 2021 " "Processing started: Sat Nov 27 00:13:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637943192815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943192815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu5502016fa -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu5502016fa -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943192815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637943193366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637943193366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-Behavior " "Found design unit 1: control-Behavior" {  } { { "control.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Structure " "Found design unit 1: alu-Structure" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-Structure " "Found design unit 1: decoder5to32-Structure" {  } { { "decoder5to32.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/decoder5to32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "decoder5to32.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/decoder5to32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-SYN " "Found design unit 1: dmem-SYN" {  } { { "dmem.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/dmem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/dmem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "imem.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/imem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/imem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-Structure " "Found design unit 1: processor-Structure" {  } { { "processor.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-a " "Found design unit 1: ps2-a" {  } { { "ps2.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/ps2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/ps2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file skeleton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 skeleton-Structure " "Found design unit 1: skeleton-Structure" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""} { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-Structure " "Found design unit 1: regfile-Structure" {  } { { "regfile.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/regfile.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-Structure " "Found design unit 1: shifter-Structure" {  } { { "shifter.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_rc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_rc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_rc-Structure " "Found design unit 1: adder_rc-Structure" {  } { { "adder_rc.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/adder_rc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_rc " "Found entity 1: adder_rc" {  } { { "adder_rc.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/adder_rc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_cs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_cs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_cs-Structure " "Found design unit 1: adder_cs-Structure" {  } { { "adder_cs.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/adder_cs.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_cs " "Found entity 1: adder_cs" {  } { { "adder_cs.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/adder_cs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Structure " "Found design unit 1: mux-Structure" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Structure " "Found design unit 1: reg-Structure" {  } { { "reg.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_2port-Structure " "Found design unit 1: reg_2port-Structure" {  } { { "reg_2port.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/reg_2port.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_2port " "Found entity 1: reg_2port" {  } { { "reg_2port.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/reg_2port.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg0_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg0_2port-Structure " "Found design unit 1: reg0_2port-Structure" {  } { { "reg0_2port.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/reg0_2port.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0_2port " "Found entity 1: reg0_2port" {  } { { "reg0_2port.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/reg0_2port.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "vga_audio_pll.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_audio_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_index.v 1 1 " "Found 1 design units, including 1 entities, in source file color_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_index " "Found entity 1: color_index" {  } { { "color_index.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/color_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 1 1 " "Found 1 design units, including 1 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/background.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks.v 1 1 " "Found 1 design units, including 1 entities, in source file blocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 blocks " "Found entity 1: blocks" {  } { { "blocks.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/blocks.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_generator " "Found entity 1: random_generator" {  } { { "random_generator.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/random_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637943204658 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC skeleton.vhd(12) " "VHDL Signal Declaration warning at skeleton.vhd(12): used implicit default value for signal \"VGA_SYNC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637943204658 "|skeleton"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CTRL_CLK skeleton.vhd(17) " "Verilog HDL or VHDL warning at skeleton.vhd(17): object \"VGA_CTRL_CLK\" assigned a value but never read" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637943204658 "|skeleton"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUD_CTRL_CLK skeleton.vhd(17) " "Verilog HDL or VHDL warning at skeleton.vhd(17): object \"AUD_CTRL_CLK\" assigned a value but never read" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637943204658 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.vhd" "div" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204720 ""}  } { { "pll.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943204720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/quartus/lite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.vhd" "myprocessor" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:fetch1 " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:fetch1\"" {  } { { "processor.vhd" "fetch1" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg processor:myprocessor\|reg:fetch2 " "Elaborating entity \"reg\" for hierarchy \"processor:myprocessor\|reg:fetch2\"" {  } { { "processor.vhd" "fetch2" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:fetch3 " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:fetch3\"" {  } { { "processor.vhd" "fetch3" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "altsyncram_component" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/imem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/imem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test-give_me_n-imem.hex " "Parameter \"init_file\" = \"test-give_me_n-imem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943204908 ""}  } { { "imem.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/imem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943204908 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_btr3.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/altsyncram_btr3.tdf" 717 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btr3 " "Found entity 1: altsyncram_btr3" {  } { { "db/altsyncram_btr3.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/altsyncram_btr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943204960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943204960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_btr3 processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\|altsyncram_btr3:auto_generated " "Elaborating entity \"altsyncram_btr3\" for hierarchy \"processor:myprocessor\|imem:fetch3\|altsyncram:altsyncram_component\|altsyncram_btr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_rc processor:myprocessor\|adder_rc:fetch4 " "Elaborating entity \"adder_rc\" for hierarchy \"processor:myprocessor\|adder_rc:fetch4\"" {  } { { "processor.vhd" "fetch4" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:myprocessor\|control:decode1 " "Elaborating entity \"control\" for hierarchy \"processor:myprocessor\|control:decode1\"" {  } { { "processor.vhd" "decode1" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:decode2 " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:decode2\"" {  } { { "processor.vhd" "decode2" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:myprocessor\|regfile:decode7 " "Elaborating entity \"regfile\" for hierarchy \"processor:myprocessor\|regfile:decode7\"" {  } { { "processor.vhd" "decode7" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 processor:myprocessor\|regfile:decode7\|decoder5to32:writeDecode " "Elaborating entity \"decoder5to32\" for hierarchy \"processor:myprocessor\|regfile:decode7\|decoder5to32:writeDecode\"" {  } { { "regfile.vhd" "writeDecode" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/regfile.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0_2port processor:myprocessor\|regfile:decode7\|reg0_2port:reg0 " "Elaborating entity \"reg0_2port\" for hierarchy \"processor:myprocessor\|regfile:decode7\|reg0_2port:reg0\"" {  } { { "regfile.vhd" "reg0" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/regfile.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2port processor:myprocessor\|regfile:decode7\|reg_2port:\\regs:1:reg_array " "Elaborating entity \"reg_2port\" for hierarchy \"processor:myprocessor\|regfile:decode7\|reg_2port:\\regs:1:reg_array\"" {  } { { "regfile.vhd" "\\regs:1:reg_array" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/regfile.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg processor:myprocessor\|regfile:decode7\|reg_2port:\\regs:1:reg_array\|reg:r " "Elaborating entity \"reg\" for hierarchy \"processor:myprocessor\|regfile:decode7\|reg_2port:\\regs:1:reg_array\|reg:r\"" {  } { { "reg_2port.vhd" "r" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/reg_2port.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943204991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|mux:execute01 " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|mux:execute01\"" {  } { { "processor.vhd" "execute01" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:myprocessor\|alu:execute02 " "Elaborating entity \"alu\" for hierarchy \"processor:myprocessor\|alu:execute02\"" {  } { { "processor.vhd" "execute02" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205007 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag alu.vhd(27) " "Verilog HDL or VHDL warning at alu.vhd(27): object \"zero_flag\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637943205007 "|skeleton|processor:myprocessor|alu:execute02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_cs processor:myprocessor\|alu:execute02\|adder_cs:adder_inst " "Elaborating entity \"adder_cs\" for hierarchy \"processor:myprocessor\|alu:execute02\|adder_cs:adder_inst\"" {  } { { "alu.vhd" "adder_inst" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|alu:execute02\|adder_cs:adder_inst\|mux:upper " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|alu:execute02\|adder_cs:adder_inst\|mux:upper\"" {  } { { "adder_cs.vhd" "upper" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/adder_cs.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter processor:myprocessor\|alu:execute02\|shifter:shifter_inst " "Elaborating entity \"shifter\" for hierarchy \"processor:myprocessor\|alu:execute02\|shifter:shifter_inst\"" {  } { { "alu.vhd" "shifter_inst" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:memory1 " "Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:memory1\"" {  } { { "processor.vhd" "memory1" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/processor.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "altsyncram_component" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/dmem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/dmem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test-give_me_n-dmem.hex " "Parameter \"init_file\" = \"test-give_me_n-dmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205086 ""}  } { { "dmem.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/dmem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943205086 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_e7t3.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/altsyncram_e7t3.tdf" 846 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943205149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7t3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7t3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7t3 " "Found entity 1: altsyncram_e7t3" {  } { { "db/altsyncram_e7t3.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/altsyncram_e7t3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943205149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943205149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e7t3 processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\|altsyncram_e7t3:auto_generated " "Elaborating entity \"altsyncram_e7t3\" for hierarchy \"processor:myprocessor\|dmem:memory1\|altsyncram:altsyncram_component\|altsyncram_e7t3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:myps2 " "Elaborating entity \"ps2\" for hierarchy \"ps2:myps2\"" {  } { { "skeleton.vhd" "myps2" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:myreset " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:myreset\"" {  } { { "skeleton.vhd" "myreset" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:mypll " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:mypll\"" {  } { { "skeleton.vhd" "mypll" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:mypll\|altpll:altpll_component\"" {  } { { "vga_audio_pll.v" "altpll_component" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_audio_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:mypll\|altpll:altpll_component\"" {  } { { "vga_audio_pll.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_audio_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:mypll\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205164 ""}  } { { "vga_audio_pll.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_audio_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943205164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:myvga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:myvga\"" {  } { { "skeleton.vhd" "myvga" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_controller.v(125) " "Verilog HDL assignment warning at vga_controller.v(125): truncated value with size 32 to match size of target (8)" {  } { { "vga_controller.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637943205180 "|skeleton|vga_controller:myvga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:myvga\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:myvga\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocks vga_controller:myvga\|blocks:blocks_update " "Elaborating entity \"blocks\" for hierarchy \"vga_controller:myvga\|blocks:blocks_update\"" {  } { { "vga_controller.v" "blocks_update" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:myvga\|blocks:blocks_update\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:myvga\|blocks:blocks_update\|altsyncram:altsyncram_component\"" {  } { { "blocks.v" "altsyncram_component" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/blocks.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:myvga\|blocks:blocks_update\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:myvga\|blocks:blocks_update\|altsyncram:altsyncram_component\"" {  } { { "blocks.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/blocks.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:myvga\|blocks:blocks_update\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:myvga\|blocks:blocks_update\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file blocks.mif " "Parameter \"init_file\" = \"blocks.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205227 ""}  } { { "blocks.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/blocks.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943205227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sgl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sgl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sgl1 " "Found entity 1: altsyncram_sgl1" {  } { { "db/altsyncram_sgl1.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/altsyncram_sgl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943205291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943205291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sgl1 vga_controller:myvga\|blocks:blocks_update\|altsyncram:altsyncram_component\|altsyncram_sgl1:auto_generated " "Elaborating entity \"altsyncram_sgl1\" for hierarchy \"vga_controller:myvga\|blocks:blocks_update\|altsyncram:altsyncram_component\|altsyncram_sgl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background vga_controller:myvga\|background:background_update " "Elaborating entity \"background\" for hierarchy \"vga_controller:myvga\|background:background_update\"" {  } { { "vga_controller.v" "background_update" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:myvga\|background:background_update\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:myvga\|background:background_update\|altsyncram:altsyncram_component\"" {  } { { "background.v" "altsyncram_component" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/background.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:myvga\|background:background_update\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:myvga\|background:background_update\|altsyncram:altsyncram_component\"" {  } { { "background.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/background.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:myvga\|background:background_update\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:myvga\|background:background_update\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file background.mif " "Parameter \"init_file\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205322 ""}  } { { "background.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/background.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943205322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0l91 " "Found entity 1: altsyncram_0l91" {  } { { "db/altsyncram_0l91.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/altsyncram_0l91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943205384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943205384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0l91 vga_controller:myvga\|background:background_update\|altsyncram:altsyncram_component\|altsyncram_0l91:auto_generated " "Elaborating entity \"altsyncram_0l91\" for hierarchy \"vga_controller:myvga\|background:background_update\|altsyncram:altsyncram_component\|altsyncram_0l91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_index vga_controller:myvga\|color_index:color_index_update " "Elaborating entity \"color_index\" for hierarchy \"vga_controller:myvga\|color_index:color_index_update\"" {  } { { "vga_controller.v" "color_index_update" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:myvga\|color_index:color_index_update\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:myvga\|color_index:color_index_update\|altsyncram:altsyncram_component\"" {  } { { "color_index.v" "altsyncram_component" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/color_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:myvga\|color_index:color_index_update\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:myvga\|color_index:color_index_update\|altsyncram:altsyncram_component\"" {  } { { "color_index.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/color_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:myvga\|color_index:color_index_update\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:myvga\|color_index:color_index_update\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file color_index.mif " "Parameter \"init_file\" = \"color_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943205431 ""}  } { { "color_index.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/color_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943205431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ko91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ko91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ko91 " "Found entity 1: altsyncram_ko91" {  } { { "db/altsyncram_ko91.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/altsyncram_ko91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943205494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943205494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ko91 vga_controller:myvga\|color_index:color_index_update\|altsyncram:altsyncram_component\|altsyncram_ko91:auto_generated " "Elaborating entity \"altsyncram_ko91\" for hierarchy \"vga_controller:myvga\|color_index:color_index_update\|altsyncram:altsyncram_component\|altsyncram_ko91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_generator random_generator:myrandom_generator " "Elaborating entity \"random_generator\" for hierarchy \"random_generator:myrandom_generator\"" {  } { { "skeleton.vhd" "myrandom_generator" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943205494 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[31\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[30\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[29\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[28\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[27\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[26\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[25\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[24\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[23\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[22\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[21\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[20\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[19\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[18\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[17\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[16\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[15\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[14\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[13\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[12\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[11\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[10\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[9\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[8\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[7\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[6\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[5\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[4\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[3\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[2\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[1\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valA\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valA\[0\]\" into a selector" {  } { { "alu.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/alu.vhd" 25 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[31\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[30\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[29\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[28\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[27\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[26\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[25\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[24\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[23\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[22\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[21\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[20\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[19\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[18\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[17\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[16\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[15\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[14\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[13\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[12\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[11\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[10\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[9\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[8\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[7\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[6\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[5\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[4\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[3\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[2\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[1\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:decode7\|valB\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:decode7\|valB\[0\]\" into a selector" {  } { { "mux.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/mux.vhd" 12 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1637943206395 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1637943206395 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ps2:myps2\|fifo_rtl_0 " "Inferred RAM node \"ps2:myps2\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1637943207148 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ps2:myps2\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ps2:myps2\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1637943208910 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1637943208910 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1637943208910 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:myvga\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:myvga\|Mod0\"" {  } { { "vga_controller.v" "Mod0" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637943208926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:myvga\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:myvga\|Div1\"" {  } { { "vga_controller.v" "Div1" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 119 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637943208926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:myvga\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:myvga\|Div0\"" {  } { { "vga_controller.v" "Div0" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637943208926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:myvga\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:myvga\|Div2\"" {  } { { "vga_controller.v" "Div2" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637943208926 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "random_generator:myrandom_generator\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"random_generator:myrandom_generator\|Mod0\"" {  } { { "random_generator.v" "Mod0" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/random_generator.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1637943208926 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1637943208926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2:myps2\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"ps2:myps2\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943208941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2:myps2\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"ps2:myps2\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943208941 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943208941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q9c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9c1 " "Found entity 1: altsyncram_q9c1" {  } { { "db/altsyncram_q9c1.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/altsyncram_q9c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:myvga\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:myvga\|lpm_divide:Mod0\"" {  } { { "vga_controller.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943209052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:myvga\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:myvga\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209052 ""}  } { { "vga_controller.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943209052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:myvga\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_controller:myvga\|lpm_divide:Div1\"" {  } { { "vga_controller.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943209319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:myvga\|lpm_divide:Div1 " "Instantiated megafunction \"vga_controller:myvga\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209319 ""}  } { { "vga_controller.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943209319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q0p " "Found entity 1: lpm_divide_q0p" {  } { { "db/lpm_divide_q0p.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/lpm_divide_q0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/abs_divider_lbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_3v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_3v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_3v9 " "Found entity 1: lpm_abs_3v9" {  } { { "db/lpm_abs_3v9.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/lpm_abs_3v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:myvga\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:myvga\|lpm_divide:Div0\"" {  } { { "vga_controller.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943209522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:myvga\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:myvga\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209522 ""}  } { { "vga_controller.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943209522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:myvga\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga_controller:myvga\|lpm_divide:Div2\"" {  } { { "vga_controller.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943209584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:myvga\|lpm_divide:Div2 " "Instantiated megafunction \"vga_controller:myvga\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209584 ""}  } { { "vga_controller.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_controller.v" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943209584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "random_generator:myrandom_generator\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"random_generator:myrandom_generator\|lpm_divide:Mod0\"" {  } { { "random_generator.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/random_generator.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943209600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "random_generator:myrandom_generator\|lpm_divide:Mod0 " "Instantiated megafunction \"random_generator:myrandom_generator\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637943209600 ""}  } { { "random_generator.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/random_generator.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637943209600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/lpm_divide_2bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637943209741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943209741 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637943211117 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "29 " "Ignored 29 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "29 " "Ignored 29 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1637943211210 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1637943211210 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ps2.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/ps2.vhd" 28 -1 0 } } { "ps2.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/ps2.vhd" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1637943211258 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1637943211258 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637943215207 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637943215207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637943215443 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_controller:myvga\|lpm_divide:Div1\|lpm_divide_q0p:auto_generated\|abs_divider_lbg:divider\|alt_u_div_87f:divider\|add_sub_25_result_int\[1\]~12 " "Logic cell \"vga_controller:myvga\|lpm_divide:Div1\|lpm_divide_q0p:auto_generated\|abs_divider_lbg:divider\|alt_u_div_87f:divider\|add_sub_25_result_int\[1\]~12\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_25_result_int\[1\]~12" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/db/alt_u_div_87f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1637943220326 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1637943220326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637943220826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637943220826 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:mypll\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:mypll\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "f:/quartus/lite/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "vga_audio_pll.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_audio_pll.v" 107 0 0 } } { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 90 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1637943220951 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:mypll\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:mypll\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "f:/quartus/lite/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "vga_audio_pll.v" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/vga_audio_pll.v" 107 0 0 } } { "skeleton.vhd" "" { Text "D:/Code_Play/VHDL/Finlas/cpu550-2016fasolution/skeleton.vhd" 90 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1637943220951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4922 " "Implemented 4922 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637943221179 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637943221179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4802 " "Implemented 4802 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637943221179 ""} { "Info" "ICUT_CUT_TM_RAMS" "86 " "Implemented 86 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637943221179 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1637943221179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637943221179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5081 " "Peak virtual memory: 5081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637943221226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 00:13:41 2021 " "Processing ended: Sat Nov 27 00:13:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637943221226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637943221226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637943221226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637943221226 ""}
