<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Az9_Adnan_Rose.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="BasicComputer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BasicComputer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BasicComputer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BasicComputer.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BasicComputer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="BasicComputer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BasicComputer.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="BasicComputer.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="BasicComputer.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="BasicComputer.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BasicComputer.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="BasicComputer.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BasicComputer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BasicComputer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="BasicComputer.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="BasicComputer.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="BasicComputer.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="BasicComputer.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BasicComputer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BasicComputer_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="BasicComputer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BasicComputer_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="BasicComputer_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="BasicComputer_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="BasicComputer_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BasicComputer_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BasicComputer_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="BasicComputer_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="BasicComputer_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BasicComputer_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BasicComputer_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="BasicComputer_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BasicComputer_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BasicComputer_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="BasicComputer_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BasicComputer_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="BasicComputer_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BasicComputer_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BasicComputer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1747166816" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1747166816">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1747171348" xil_pn:in_ck="-698734941486019843" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1747171348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="basic_comp.vhd"/>
      <outfile xil_pn:name="basic_comp_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1747166816" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="23275121329836275" xil_pn:start_ts="1747166816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1747166816" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6852839410978178120" xil_pn:start_ts="1747166816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1747166816" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6219792178085438758" xil_pn:start_ts="1747166816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1747171348" xil_pn:in_ck="-698734941486019843" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1747171348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="RAM.vhd"/>
      <outfile xil_pn:name="basic_comp.vhd"/>
      <outfile xil_pn:name="basic_comp_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1747171349" xil_pn:in_ck="-698734941486019843" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2204305375975212116" xil_pn:start_ts="1747171348">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BasicComputer_tb_beh.prj"/>
      <outfile xil_pn:name="BasicComputer_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1747171349" xil_pn:in_ck="3997006943403926933" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7728756182059612905" xil_pn:start_ts="1747171349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BasicComputer_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1747153797" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1747153797">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1747153797" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3856903028949978917" xil_pn:start_ts="1747153797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1747153797" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6219792178085438758" xil_pn:start_ts="1747153797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1747153797" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1747153797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1747153797" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3486659722338817946" xil_pn:start_ts="1747153797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1747153797" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4713781073402941113" xil_pn:start_ts="1747153797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1747153797" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8504270445804977316" xil_pn:start_ts="1747153797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1747153919" xil_pn:in_ck="1275374786962798152" xil_pn:name="TRANEXT_xstsynthesize_spartan3adsp" xil_pn:prop_ck="3113049350422551586" xil_pn:start_ts="1747153914">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BasicComputer.lso"/>
      <outfile xil_pn:name="BasicComputer.ngc"/>
      <outfile xil_pn:name="BasicComputer.ngr"/>
      <outfile xil_pn:name="BasicComputer.prj"/>
      <outfile xil_pn:name="BasicComputer.stx"/>
      <outfile xil_pn:name="BasicComputer.syr"/>
      <outfile xil_pn:name="BasicComputer.xst"/>
      <outfile xil_pn:name="BasicComputer_vhdl.prj"/>
      <outfile xil_pn:name="BasicComputer_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1747153800" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3617843580891974639" xil_pn:start_ts="1747153800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1747153923" xil_pn:in_ck="-2912851308563112585" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6001324490549912397" xil_pn:start_ts="1747153919">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BasicComputer.bld"/>
      <outfile xil_pn:name="BasicComputer.ngd"/>
      <outfile xil_pn:name="BasicComputer_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1747153930" xil_pn:in_ck="-2912851308563112584" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6914536288481685484" xil_pn:start_ts="1747153923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BasicComputer.pcf"/>
      <outfile xil_pn:name="BasicComputer_map.map"/>
      <outfile xil_pn:name="BasicComputer_map.mrp"/>
      <outfile xil_pn:name="BasicComputer_map.ncd"/>
      <outfile xil_pn:name="BasicComputer_map.ngm"/>
      <outfile xil_pn:name="BasicComputer_map.xrpt"/>
      <outfile xil_pn:name="BasicComputer_summary.xml"/>
      <outfile xil_pn:name="BasicComputer_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1747153952" xil_pn:in_ck="-454481242771478383" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1003115200023085498" xil_pn:start_ts="1747153930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BasicComputer.ncd"/>
      <outfile xil_pn:name="BasicComputer.pad"/>
      <outfile xil_pn:name="BasicComputer.par"/>
      <outfile xil_pn:name="BasicComputer.ptwx"/>
      <outfile xil_pn:name="BasicComputer.unroutes"/>
      <outfile xil_pn:name="BasicComputer.xpi"/>
      <outfile xil_pn:name="BasicComputer_pad.csv"/>
      <outfile xil_pn:name="BasicComputer_pad.txt"/>
      <outfile xil_pn:name="BasicComputer_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1747153952" xil_pn:in_ck="-2912851308563112716" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1747153949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="BasicComputer.twr"/>
      <outfile xil_pn:name="BasicComputer.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
