<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="dvbt-channel-estimation.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="interpolador11_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="interpolador11_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="interpolador11_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_bloque_5_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_bloque_6_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_bloque_8_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_bloque_8_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_bloque_8_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_estimador_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1543343004" xil_pn:in_ck="-1898479531919218287" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1543343004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bloque_10.vhd"/>
      <outfile xil_pn:name="bloque_12.vhd"/>
      <outfile xil_pn:name="bloque_14.vhd"/>
      <outfile xil_pn:name="bloque_2.vhd"/>
      <outfile xil_pn:name="bloque_3.vhd"/>
      <outfile xil_pn:name="bloque_5.vhd"/>
      <outfile xil_pn:name="bloque_6.vhd"/>
      <outfile xil_pn:name="bloque_8.vhd"/>
      <outfile xil_pn:name="bloque_9.vhd"/>
      <outfile xil_pn:name="clkmanager.vhd"/>
      <outfile xil_pn:name="cont_N_i_M.vhd"/>
      <outfile xil_pn:name="datagen.vhd"/>
      <outfile xil_pn:name="datawrite.vhd"/>
      <outfile xil_pn:name="estimador.vhd"/>
      <outfile xil_pn:name="estimador_verification.vhd"/>
      <outfile xil_pn:name="image_pkg.vhd"/>
      <outfile xil_pn:name="interpolador11.vhd"/>
      <outfile xil_pn:name="interpolador11_tb.vhd"/>
      <outfile xil_pn:name="miROM.vhd"/>
      <outfile xil_pn:name="mi_paquete.vhd"/>
      <outfile xil_pn:name="tb_bloque_10.vhd"/>
      <outfile xil_pn:name="tb_bloque_12.vhd"/>
      <outfile xil_pn:name="tb_bloque_5.vhd"/>
      <outfile xil_pn:name="tb_bloque_6.vhd"/>
      <outfile xil_pn:name="tb_bloque_8.vhd"/>
      <outfile xil_pn:name="tb_bloque_9.vhd"/>
      <outfile xil_pn:name="tb_estimador.vhd"/>
      <outfile xil_pn:name="txt_util.vhd"/>
      <outfile xil_pn:name="vhdl_verification.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543344044" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5280874383337480736" xil_pn:start_ts="1543344044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543344044" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7136640042586518110" xil_pn:start_ts="1543344044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1543343004" xil_pn:in_ck="7832821866565679509" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4514215221474229482" xil_pn:start_ts="1543343004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bloque_11.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bloque_11.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dpram_b12_test.ngc"/>
      <outfile xil_pn:name="ipcore_dir/dpram_b12_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543343004" xil_pn:in_ck="8624216949431454735" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1543343004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bloque_10.vhd"/>
      <outfile xil_pn:name="bloque_12.vhd"/>
      <outfile xil_pn:name="bloque_14.vhd"/>
      <outfile xil_pn:name="bloque_2.vhd"/>
      <outfile xil_pn:name="bloque_3.vhd"/>
      <outfile xil_pn:name="bloque_5.vhd"/>
      <outfile xil_pn:name="bloque_6.vhd"/>
      <outfile xil_pn:name="bloque_8.vhd"/>
      <outfile xil_pn:name="bloque_9.vhd"/>
      <outfile xil_pn:name="clkmanager.vhd"/>
      <outfile xil_pn:name="cont_N_i_M.vhd"/>
      <outfile xil_pn:name="datagen.vhd"/>
      <outfile xil_pn:name="datawrite.vhd"/>
      <outfile xil_pn:name="estimador.vhd"/>
      <outfile xil_pn:name="estimador_verification.vhd"/>
      <outfile xil_pn:name="image_pkg.vhd"/>
      <outfile xil_pn:name="interpolador11.vhd"/>
      <outfile xil_pn:name="interpolador11_tb.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bloque_11.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dpram_b12_test.vhd"/>
      <outfile xil_pn:name="miROM.vhd"/>
      <outfile xil_pn:name="mi_paquete.vhd"/>
      <outfile xil_pn:name="tb_bloque_10.vhd"/>
      <outfile xil_pn:name="tb_bloque_12.vhd"/>
      <outfile xil_pn:name="tb_bloque_5.vhd"/>
      <outfile xil_pn:name="tb_bloque_6.vhd"/>
      <outfile xil_pn:name="tb_bloque_8.vhd"/>
      <outfile xil_pn:name="tb_bloque_9.vhd"/>
      <outfile xil_pn:name="tb_estimador.vhd"/>
      <outfile xil_pn:name="txt_util.vhd"/>
      <outfile xil_pn:name="vhdl_verification.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1543344049" xil_pn:in_ck="-3031359208479351194" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7705402659195063264" xil_pn:start_ts="1543344044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="interpolador11_tb_beh.prj"/>
      <outfile xil_pn:name="interpolador11_tb_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1543344049" xil_pn:in_ck="2132182600982710201" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7858649619951669235" xil_pn:start_ts="1543344049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="interpolador11_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
