// Seed: 157083937
`define pp_3 0
module module_0 (
    output id_0,
    input id_1,
    output logic id_2
);
  assign id_0[1] = id_1;
  assign id_2 = 1'b0;
  logic id_3;
endmodule
