Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 06:37:15 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc3_2/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.203        0.000                      0                  940       -0.065       -0.370                     14                  940        1.725        0.000                       0                   941  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.203        0.000                      0                  940       -0.065       -0.370                     14                  940        1.725        0.000                       0                   941  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
Hold  :           14  Failing Endpoints,  Worst Slack       -0.065ns,  Total Violation       -0.370ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 genblk1[63].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 1.522ns (42.360%)  route 2.071ns (57.640%))
  Logic Levels:           16  (CARRY8=10 LUT2=6)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 5.692 - 4.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.302ns (routing 0.210ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.190ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, estimated)      1.302     2.263    genblk1[63].reg_in/CLK
    SLICE_X111Y484       FDRE                                         r  genblk1[63].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y484       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.342 r  genblk1[63].reg_in/reg_out_reg[0]/Q
                         net (fo=4, estimated)        0.161     2.503    conv/mul39/O64[0]
    SLICE_X111Y485       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     2.554 r  conv/mul39/reg_out[1]_i_401/O
                         net (fo=1, routed)           0.009     2.563    conv/mul39/reg_out[1]_i_401_n_0
    SLICE_X111Y485       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.796 r  conv/mul39/reg_out_reg[1]_i_343/O[5]
                         net (fo=1, estimated)        0.546     3.342    conv/add000055/out0_13[5]
    SLICE_X112Y485       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     3.377 r  conv/add000055/reg_out[1]_i_266/O
                         net (fo=1, routed)           0.008     3.385    conv/add000055/reg_out[1]_i_266_n_0
    SLICE_X112Y485       CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.081     3.466 r  conv/add000055/reg_out_reg[1]_i_182/O[7]
                         net (fo=1, estimated)        0.226     3.692    conv/add000055/reg_out_reg[1]_i_182_n_8
    SLICE_X113Y486       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.731 r  conv/add000055/reg_out[1]_i_183/O
                         net (fo=1, routed)           0.015     3.746    conv/add000055/reg_out[1]_i_183_n_0
    SLICE_X113Y486       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.863 r  conv/add000055/reg_out_reg[1]_i_102/CO[7]
                         net (fo=1, estimated)        0.026     3.889    conv/add000055/reg_out_reg[1]_i_102_n_0
    SLICE_X113Y487       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.965 r  conv/add000055/reg_out_reg[1]_i_101/O[1]
                         net (fo=1, estimated)        0.222     4.187    conv/add000055/reg_out_reg[1]_i_101_n_14
    SLICE_X114Y485       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     4.223 r  conv/add000055/reg_out[1]_i_38/O
                         net (fo=1, routed)           0.009     4.232    conv/add000055/reg_out[1]_i_38_n_0
    SLICE_X114Y485       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     4.376 r  conv/add000055/reg_out_reg[1]_i_11/O[4]
                         net (fo=2, estimated)        0.280     4.656    conv/add000055/reg_out_reg[1]_i_11_n_11
    SLICE_X115Y485       CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[5])
                                                      0.177     4.833 r  conv/add000055/reg_out_reg[21]_i_14/O[5]
                         net (fo=2, estimated)        0.297     5.130    conv/add000055/reg_out_reg[21]_i_14_n_10
    SLICE_X115Y492       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     5.180 r  conv/add000055/reg_out[17]_i_32/O
                         net (fo=1, routed)           0.008     5.188    conv/add000055/reg_out[17]_i_32_n_0
    SLICE_X115Y492       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.303 r  conv/add000055/reg_out_reg[17]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     5.329    conv/add000055/reg_out_reg[17]_i_20_n_0
    SLICE_X115Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.385 r  conv/add000055/reg_out_reg[21]_i_9/O[0]
                         net (fo=1, estimated)        0.176     5.561    conv/add000055/reg_out_reg[21]_i_9_n_15
    SLICE_X115Y495       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.597 r  conv/add000055/reg_out[17]_i_3/O
                         net (fo=1, routed)           0.010     5.607    conv/add000055/reg_out[17]_i_3_n_0
    SLICE_X115Y495       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.722 r  conv/add000055/reg_out_reg[17]_i_1/CO[7]
                         net (fo=1, estimated)        0.026     5.748    conv/add000055/reg_out_reg[17]_i_1_n_0
    SLICE_X115Y496       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.830 r  conv/add000055/reg_out_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.856    reg_out/D[20]
    SLICE_X115Y496       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, estimated)      1.022     5.692    reg_out/CLK
    SLICE_X115Y496       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.378     6.070    
                         clock uncertainty           -0.035     6.034    
    SLICE_X115Y496       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.059    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.059    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                  0.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.065ns  (arrival time - required time)
  Source:                 demux/genblk1[68].z_reg[68][0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[68].reg_in/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.028ns (routing 0.190ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.210ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, estimated)      1.028     1.698    demux/CLK
    SLICE_X115Y480       FDRE                                         r  demux/genblk1[68].z_reg[68][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y480       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.756 r  demux/genblk1[68].z_reg[68][0]/Q
                         net (fo=1, estimated)        0.119     1.875    genblk1[68].reg_in/D[0]
    SLICE_X116Y479       FDRE                                         r  genblk1[68].reg_in/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, estimated)      1.230     2.191    genblk1[68].reg_in/CLK
    SLICE_X116Y479       FDRE                                         r  genblk1[68].reg_in/reg_out_reg[0]/C
                         clock pessimism             -0.311     1.880    
    SLICE_X116Y479       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.940    genblk1[68].reg_in/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                 -0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y502  genblk1[0].reg_in/reg_out_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X113Y501  demux/genblk1[1].z_reg[1][0]/C



