`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05/05/2023 03:33:04 PM
// Design Name: 
// Module Name: Forwarding_Unit
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Forwarding_Unit(
    input [4:0] ID_EX_Rs1,
    input [4:0] ID_EX_Rs2,
	input [4:0] EX_MEM_Rd,
	input EX_MEM_RegWrite,
	input [4:0] MEM_WB_Rd,
	input MEM_WB_RegWrite,
	output reg [1:0] Forward_A,
	output reg [1:0] Forward_B
    );
    
    	always @(*)
		  begin
        	if (EX_MEM_RegWrite == 1 && EX_MEM_Rd == ID_EX_Rs1 && EX_MEM_Rd != 0)
			begin
				Forward_A = 2'b10;   //10
			end
		else if (MEM_WB_Rd == ID_EX_Rs1 && MEM_WB_RegWrite == 1 && MEM_WB_Rd != 0 &&
				!(EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0 && EX_MEM_Rd == ID_EX_Rs1))
			begin
				Forward_A = 2'b01;  //01
			end
		else

			begin
				Forward_A = 2'b00; //00
			end

		//FORWARD B LOGIC
		if (EX_MEM_RegWrite == 1 && EX_MEM_Rd == ID_EX_Rs2 && EX_MEM_Rd != 0)
			begin
				Forward_B = 2'b10;   //10
			end
		else if (MEM_WB_Rd == ID_EX_Rs2 && MEM_WB_RegWrite == 1 && MEM_WB_Rd != 0 &&
				!(EX_MEM_RegWrite == 1 && EX_MEM_Rd != 0 && EX_MEM_Rd == ID_EX_Rs2))
			begin
				Forward_B = 2'b01;  //01
			end
		else  
			begin
				Forward_B = 2'b00;  //00
			end
		end
endmodule
