
*** Running vivado
    with args -log example_ibert_ultrascale_gth_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source example_ibert_ultrascale_gth_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source example_ibert_ultrascale_gth_0.tcl -notrace
Command: link_design -top example_ibert_ultrascale_gth_0 -part xcku040-ffva1156-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-i
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.581 . Memory (MB): peak = 1136.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1021 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/ibert_ultrascale_gth_0.xdc] for cell 'u_ibert_gth_core/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/ibert_ultrascale_gth_0.xdc:24]
WARNING: [Constraints 18-4434] Global Clock Buffer 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk' is LOCed to site 'BUFGCE_X1Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/ibert_ultrascale_gth_0.xdc:45]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk' is LOCed to site 'BUFGCE_X1Y49'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/ibert_ultrascale_gth_0.xdc:46]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk' is LOCed to site 'BUFGCE_X1Y50'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/ibert_ultrascale_gth_0.xdc:47]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk' is LOCed to site 'BUFGCE_X1Y51'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/ibert_ultrascale_gth_0.xdc:48]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished Parsing XDC File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/ibert_ultrascale_gth_0.xdc] for cell 'u_ibert_gth_core/inst'
Parsing XDC File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/sw_mcs_all.xdc] for cell 'u_ibert_gth_core/inst'
Finished Parsing XDC File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/sw_mcs_all.xdc] for cell 'u_ibert_gth_core/inst'
Parsing XDC File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/attributes.xdc] for cell 'u_ibert_gth_core/inst'
Finished Parsing XDC File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/synth/attributes.xdc] for cell 'u_ibert_gth_core/inst'
Parsing XDC File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
INFO: [Timing 38-2] Deriving generated clocks [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc:37]
Finished Parsing XDC File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/example_ibert_ultrascale_gth_0.xdc]
Parsing XDC File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/ibert_ultrascale_gth_ip_example.xdc]
Finished Parsing XDC File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/imports/ibert_ultrascale_gth_ip_example.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1529.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 162 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

9 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1529.746 ; gain = 456.492
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1529.746 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Ending Cache Timing Information Task | Checksum: a611d11c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1529.746 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1797.543 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 12e9c6c17

Time (s): cpu = 00:00:05 ; elapsed = 00:01:16 . Memory (MB): peak = 1797.543 ; gain = 42.367

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 34 inverter(s) to 350 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 8cc6ad30

Time (s): cpu = 00:00:07 ; elapsed = 00:01:17 . Memory (MB): peak = 1797.543 ; gain = 42.367
INFO: [Opt 31-389] Phase Retarget created 114 cells and removed 201 cells
INFO: [Opt 31-1021] In phase Retarget, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: d1b7ed39

Time (s): cpu = 00:00:07 ; elapsed = 00:01:18 . Memory (MB): peak = 1797.543 ; gain = 42.367
INFO: [Opt 31-389] Phase Constant propagation created 507 cells and removed 1073 cells
INFO: [Opt 31-1021] In phase Constant propagation, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 121e79e7d

Time (s): cpu = 00:00:08 ; elapsed = 00:01:19 . Memory (MB): peak = 1797.543 ; gain = 42.367
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 164 cells
INFO: [Opt 31-1021] In phase Sweep, 2309 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 121e79e7d

Time (s): cpu = 00:00:09 ; elapsed = 00:01:20 . Memory (MB): peak = 1797.543 ; gain = 42.367
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 121e79e7d

Time (s): cpu = 00:00:09 ; elapsed = 00:01:20 . Memory (MB): peak = 1797.543 ; gain = 42.367
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 121e79e7d

Time (s): cpu = 00:00:09 ; elapsed = 00:01:20 . Memory (MB): peak = 1797.543 ; gain = 42.367
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             114  |             201  |                                             51  |
|  Constant propagation         |             507  |            1073  |                                             45  |
|  Sweep                        |               0  |             164  |                                           2309  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1797.543 ; gain = 0.000
Ending Logic Optimization Task | Checksum: aa095bf3

Time (s): cpu = 00:00:10 ; elapsed = 00:01:21 . Memory (MB): peak = 1797.543 ; gain = 42.367

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: aa095bf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 3278.168 ; gain = 0.000
Ending Power Optimization Task | Checksum: aa095bf3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 3278.168 ; gain = 1480.625

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: aa095bf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3278.168 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3278.168 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: aa095bf3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:56 ; elapsed = 00:02:01 . Memory (MB): peak = 3278.168 ; gain = 1748.422
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file example_ibert_ultrascale_gth_0_drc_opted.rpt -pb example_ibert_ultrascale_gth_0_drc_opted.pb -rpx example_ibert_ultrascale_gth_0_drc_opted.rpx
Command: report_drc -file example_ibert_ultrascale_gth_0_drc_opted.rpt -pb example_ibert_ultrascale_gth_0_drc_opted.pb -rpx example_ibert_ultrascale_gth_0_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Parsing TCL File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/tcl/quad_pblock.tcl] from IP b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0.xci
Sourcing Tcl File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/tcl/quad_pblock.tcl]
INFO: [Vivado 12-3520] Assignment of 'QUAD[0].u_q' to a pblock 'pblock_u_ibert_gth_core/inst/QUAD[0].u_q' means that all children of 'u_ibert_gth_core' are in the pblock. Changing the pblock assignment to 'u_ibert_gth_core'. [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/tcl/quad_pblock.tcl:2]
Finished Sourcing Tcl File [b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/tcl/quad_pblock.tcl]
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a93be125

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3278.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4b50bdd6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d2b0ee9b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d2b0ee9b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: d2b0ee9b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a5f0a4d6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 733 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 264 nets or cells. Created 0 new cell, deleted 264 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3278.168 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            264  |                   264  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            264  |                   264  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 179b98f76

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 13c4689a9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 2 Global Placement | Checksum: 13c4689a9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 121050df5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 288b8b4aa

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fda484d7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a709cac1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 3.5 Small Shape DP

Phase 3.5.1 Small Shape Clustering
Phase 3.5.1 Small Shape Clustering | Checksum: 221905e3f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 3.5.2 DP Optimization
Phase 3.5.2 DP Optimization | Checksum: 1b5011d78

Time (s): cpu = 00:01:14 ; elapsed = 00:00:44 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 3.5.3 Flow Legalize Slice Clusters
Phase 3.5.3 Flow Legalize Slice Clusters | Checksum: 27bfe4684

Time (s): cpu = 00:01:15 ; elapsed = 00:00:45 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 3.5.4 Slice Area Swap
Phase 3.5.4 Slice Area Swap | Checksum: 240a4bcc8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:47 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 3.5 Small Shape DP | Checksum: 296c94895

Time (s): cpu = 00:01:23 ; elapsed = 00:00:50 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c83cd3e5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:51 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 162b99421

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 162b99421

Time (s): cpu = 00:01:25 ; elapsed = 00:00:52 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c23828c4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.226 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 154d606ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 159db4d2f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c23828c4

Time (s): cpu = 00:01:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.226. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16e278428

Time (s): cpu = 00:01:38 ; elapsed = 00:01:00 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16e278428

Time (s): cpu = 00:01:38 ; elapsed = 00:01:00 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16e278428

Time (s): cpu = 00:01:38 ; elapsed = 00:01:01 . Memory (MB): peak = 3278.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b3557c7f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:01 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 115e361b1

Time (s): cpu = 00:01:39 ; elapsed = 00:01:02 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 115e361b1

Time (s): cpu = 00:01:39 ; elapsed = 00:01:02 . Memory (MB): peak = 3278.168 ; gain = 0.000
Ending Placer Task | Checksum: 100c9afea

Time (s): cpu = 00:01:39 ; elapsed = 00:01:02 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:05 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file example_ibert_ultrascale_gth_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file example_ibert_ultrascale_gth_0_utilization_placed.rpt -pb example_ibert_ultrascale_gth_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file example_ibert_ultrascale_gth_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3278.168 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3278.168 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6e2f9ca3 ConstDB: 0 ShapeSum: 4d6c1af0 RouteDB: 452df857

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9f0d844d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 3278.168 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4fdf2963 NumContArr: 3aa25acc Constraints: 142fb067 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9eb13496

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9eb13496

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9eb13496

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 9cee1c7d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 145a39cf9

Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.334  | TNS=0.000  | WHS=-0.054 | THS=-0.855 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: e7c5a3e2

Time (s): cpu = 00:01:43 ; elapsed = 00:01:11 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.334  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1a734d0b8

Time (s): cpu = 00:01:43 ; elapsed = 00:01:12 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 19cf808a3

Time (s): cpu = 00:01:43 ; elapsed = 00:01:12 . Memory (MB): peak = 3278.168 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00115572 %
  Global Horizontal Routing Utilization  = 0.00383901 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22467
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19908
  Number of Partially Routed Nets     = 2559
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 149310853

Time (s): cpu = 00:01:51 ; elapsed = 00:01:16 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3124
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/GTSOUTHREFCLK00 to physical pin GTHE3_COMMON_X0Y2/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/GTSOUTHREFCLK0 to physical pin GTHE3_CHANNEL_X0Y8/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/GTSOUTHREFCLK0 to physical pin GTHE3_CHANNEL_X0Y9/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/GTSOUTHREFCLK0 to physical pin GTHE3_CHANNEL_X0Y10/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/GTSOUTHREFCLK0 to physical pin GTHE3_CHANNEL_X0Y11/SOUTHREFCLK1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.286  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 18c2c4638

Time (s): cpu = 00:02:22 ; elapsed = 00:01:40 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1ca33600d

Time (s): cpu = 00:02:23 ; elapsed = 00:01:40 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1ca33600d

Time (s): cpu = 00:02:23 ; elapsed = 00:01:40 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ca33600d

Time (s): cpu = 00:02:23 ; elapsed = 00:01:40 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ca33600d

Time (s): cpu = 00:02:23 ; elapsed = 00:01:40 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1ca33600d

Time (s): cpu = 00:02:23 ; elapsed = 00:01:40 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17a126b22

Time (s): cpu = 00:02:26 ; elapsed = 00:01:43 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.286  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17e9941dd

Time (s): cpu = 00:02:26 ; elapsed = 00:01:43 . Memory (MB): peak = 3278.168 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 17e9941dd

Time (s): cpu = 00:02:27 ; elapsed = 00:01:43 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.749335 %
  Global Horizontal Routing Utilization  = 1.1587 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16e782c77

Time (s): cpu = 00:02:28 ; elapsed = 00:01:44 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16e782c77

Time (s): cpu = 00:02:28 ; elapsed = 00:01:44 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16e782c77

Time (s): cpu = 00:02:29 ; elapsed = 00:01:46 . Memory (MB): peak = 3278.168 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.286  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16e782c77

Time (s): cpu = 00:02:30 ; elapsed = 00:01:46 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:30 ; elapsed = 00:01:46 . Memory (MB): peak = 3278.168 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:35 ; elapsed = 00:01:48 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file example_ibert_ultrascale_gth_0_drc_routed.rpt -pb example_ibert_ultrascale_gth_0_drc_routed.pb -rpx example_ibert_ultrascale_gth_0_drc_routed.rpx
Command: report_drc -file example_ibert_ultrascale_gth_0_drc_routed.rpt -pb example_ibert_ultrascale_gth_0_drc_routed.pb -rpx example_ibert_ultrascale_gth_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file example_ibert_ultrascale_gth_0_methodology_drc_routed.rpt -pb example_ibert_ultrascale_gth_0_methodology_drc_routed.pb -rpx example_ibert_ultrascale_gth_0_methodology_drc_routed.rpx
Command: report_methodology -file example_ibert_ultrascale_gth_0_methodology_drc_routed.rpt -pb example_ibert_ultrascale_gth_0_methodology_drc_routed.pb -rpx example_ibert_ultrascale_gth_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file b:/ku042_prj/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/example_ibert_ultrascale_gth_0_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file example_ibert_ultrascale_gth_0_power_routed.rpt -pb example_ibert_ultrascale_gth_0_power_summary_routed.pb -rpx example_ibert_ultrascale_gth_0_power_routed.rpx
Command: report_power -file example_ibert_ultrascale_gth_0_power_routed.rpt -pb example_ibert_ultrascale_gth_0_power_summary_routed.pb -rpx example_ibert_ultrascale_gth_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file example_ibert_ultrascale_gth_0_route_status.rpt -pb example_ibert_ultrascale_gth_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file example_ibert_ultrascale_gth_0_timing_summary_routed.rpt -pb example_ibert_ultrascale_gth_0_timing_summary_routed.pb -rpx example_ibert_ultrascale_gth_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file example_ibert_ultrascale_gth_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file example_ibert_ultrascale_gth_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file example_ibert_ultrascale_gth_0_bus_skew_routed.rpt -pb example_ibert_ultrascale_gth_0_bus_skew_routed.pb -rpx example_ibert_ultrascale_gth_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force example_ibert_ultrascale_gth_0.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC RTSTAT-10] No routable loads: 27 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 25 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings, 24 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./example_ibert_ultrascale_gth_0.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 3278.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 10:49:46 2022...
