## title: SW Breakpoint ì„¤ì • ì‹œ ë‹¤ë¥¸ Cluster ì½”ì–´ë“¤ì´ ì˜ˆì™¸ ë°œìƒ
category: RISC-V Debug
tags: [breakpoint, sw-breakpoint, cross-cluster, i-cache, exception, multi-cluster]
chipsets: [RISC-V multi-core (custom), FPGA validation environment]
severity: medium
cvd_version: 5.0+
customer: NXP (FPGA validation)
status: unresolved
last_updated: 2025-01-29
related_issues: [JTAG-RISCV-001]

### ğŸ“„ JTAG-RISCV-002: SW Breakpoint ì„¤ì • ì‹œ ë‹¤ë¥¸ Cluster ì½”ì–´ë“¤ì´ ì˜ˆì™¸ ë°œìƒ

## ì¦ìƒ

- **ì‹œë‚˜ë¦¬ì˜¤**:
    1. `jtag_sel 0`ìœ¼ë¡œ Cluster 0 ì„ íƒ
    2. Cluster 0ì— SW breakpoint ì„¤ì • í›„ `run`
    3. Breakpoint hit â†’ Cluster 0ì˜ **ëª¨ë“  ì½”ì–´** halted (ì •ìƒ ë™ì‘)
    4. **ì˜ˆìƒì¹˜ ëª»í•œ í˜„ìƒ**: Cluster 1ì˜ ì½”ì–´ë“¤ë„ exception ë°œìƒí•˜ë©° ë©ˆì¶¤
- **Serial Terminal ë¡œê·¸**:
    - Cluster 1 ì½”ì–´ë“¤ì´ exception ë°œìƒ
    - Exceptionì´ ë°œìƒí•œ address = Cluster 0ì— ì„¤ì •í•œ breakpoint address
- **CVD ê´€ì **:
    - `jtag_sel 0` ìƒíƒœì´ë¯€ë¡œ CVDëŠ” Cluster 1ì˜ ì¡´ì¬ë¥¼ ëª¨ë¦„
    - Cluster 1ì˜ exceptionì€ CVDì—ì„œ í™•ì¸/ì œì–´ ë¶ˆê°€

## í™˜ê²½ ì¡°ê±´

- **SoC êµ¬ì¡°**:
    - FPGA ê¸°ë°˜ ê²€ì¦ í™˜ê²½ (JTAG-RISCV-001ê³¼ ë™ì¼)
    - Multi-cluster: ARM Cluster + RISC-V Cluster 0 + RISC-V Cluster 1
- **ì¬í˜„ ì¡°ê±´**:
    - âœ… SW breakpoint (ebreak ëª…ë ¹ì–´ ì‚½ì…) ì‚¬ìš© ì‹œ ì¬í˜„ë¨
    - âŒ HW breakpoint (trigger register) ì‚¬ìš© ì‹œ ì¬í˜„ ì—¬ë¶€ **ë¯¸í™•ì¸** (ê³ ê° ì‘ë‹µ ì—†ìŒ)
    - âœ… Cluster 0ì˜ **ëª¨ë“  ì½”ì–´ë¥¼ CVDì— assign**í–ˆì„ ë•Œ ë°œìƒ
    - âŒ Cluster 0ì˜ **ì¼ë¶€ ì½”ì–´ë§Œ assign**í–ˆì„ ë•ŒëŠ” ì¬í˜„ ì•ˆ ë¨
- **ë””ë²„ê±°**: CVD-RISC-V 5.0+
- **Breakpoint íƒ€ì…**: SW breakpoint (ë©”ëª¨ë¦¬ íŒ¨ì¹˜ ë°©ì‹)

## ì§„ë‹¨ ì ˆì°¨ (Troubleshooting Tree)

ì´ ì´ìŠˆëŠ” **HW ì„¤ê³„ ë ˆë²¨**ì˜ ë¬¸ì œì¼ ê°€ëŠ¥ì„±ì´ ë†’ìŠµë‹ˆë‹¤. ì•„ë˜ ìˆœì„œë¡œ í™•ì¸í•˜ì„¸ìš”:

### Step 1: Breakpoint íƒ€ì… ë³€ê²½ í…ŒìŠ¤íŠ¸

**ëª©ì **: SW breakpoint íŠ¹ìœ ì˜ ë¬¸ì œì¸ì§€ í™•ì¸

**ì‹œë„**:

```
# HW breakpointë¡œ ë™ì¼ addressì— breakpoint ì„¤ì •
hardware_breakpoint 0x80001234
run

```

**ê²€ì¦**:

- Serial terminalì—ì„œ Cluster 1 ì½”ì–´ ìƒíƒœ ëª¨ë‹ˆí„°ë§
- Exception ë°œìƒ ì—¬ë¶€ í™•ì¸

**ê²°ê³¼ íŒë‹¨**:

- âœ… HW breakpointì—ì„œ ì¬í˜„ ì•ˆ ë¨ â†’ **I-Cache ì´ìŠˆ ê°€ëŠ¥ì„± ë†’ìŒ** (Step 2ë¡œ)
- âŒ HW breakpointì—ì„œë„ ì¬í˜„ë¨ â†’ **Cross-cluster debug event propagation** (Step 3ìœ¼ë¡œ)

---

### Step 2: I-Cache Invalidate í™•ì¸

**ê°€ì„¤**: SW breakpoint = ë©”ëª¨ë¦¬ì— `ebreak` ëª…ë ¹ì–´ ì“°ê¸° â†’ Shared I-Cacheì— ì˜í–¥

**ì§„ë‹¨**:

1. **SoC ë§¤ë‰´ì–¼ í™•ì¸**:
    - I-Cacheê°€ cluster ê°„ ê³µìœ ë˜ëŠ” êµ¬ì¡°ì¸ì§€?
    - Cache coherency protocol ì¡´ì¬ ì—¬ë¶€?
2. **I-Cache Invalidate ë ˆì§€ìŠ¤í„° í™•ì¸**:

```
   # CVDì—ì„œ CSR ë ˆì§€ìŠ¤í„° í™•ì¸
   info registers csr
   # ë˜ëŠ” ì§ì ‘ ì½ê¸°
   read_register 0x??? # I-Cache control register address

```

1. **Manual cache flush ì‹œë„**:
    - SoCì— I-Cache invalidate ëª…ë ¹ì–´ê°€ ìˆë‹¤ë©´:

```c
     // ì˜ˆì‹œ (SoC ì˜ì¡´ì )
     __asm__ volatile("fence.i");  // RISC-V standard instruction

```

- CVD macroë¡œ breakpoint ì „ì— cache flush ì‹¤í–‰

**Workaround (ì„ì‹œ í•´ê²°ì±…)**:

```
# SW breakpoint ëŒ€ì‹  HW breakpoint ì‚¬ìš©
hardware_breakpoint <address>

```

**ê²°ê³¼**:

- âœ… HW breakpointë¡œ ìš°íšŒ ì„±ê³µ â†’ **I-Cache ì´ìŠˆ í™•ì •**
- âŒ ì—¬ì „íˆ ì¬í˜„ë¨ â†’ **Step 3ìœ¼ë¡œ**

---

### Step 3: HW íŒ€ ì—ìŠ¤ì»¬ë ˆì´ì…˜

**ë¬¸ì œ ê°€ëŠ¥ì„±**: Cross-cluster debug event propagation ë˜ëŠ” HW ì„¤ê³„ ë²„ê·¸

**ìˆ˜ì§‘í•  ì •ë³´**:

1. **ì¬í˜„ ì¡°ê±´ ì •ë¦¬**:
    - Cluster 0ì— assigní•œ ì½”ì–´ ê°œìˆ˜: **ì „ì²´** vs **ì¼ë¶€**
    - SW breakpoint address: 0x????????
    - Cluster 1 exception address: 0x???????? (ë™ì¼í•œì§€ í™•ì¸)
2. **Serial Terminal ë¡œê·¸**:
    - Cluster 1 exception code
    - Exception PC (Program Counter)
    - Exception cause register ê°’
3. **SoC ì„¤ê³„ ë¬¸ì˜ì‚¬í•­**:
    - Cross-cluster debug event ì „íŒŒ ë©”ì»¤ë‹ˆì¦˜ ì¡´ì¬ ì—¬ë¶€?
    - I-Cache ê³µìœ  êµ¬ì¡°? (L1/L2 topology)
    - Cache coherency protocol êµ¬í˜„ ì—¬ë¶€?
    - Debug moduleì˜ "halt all cores" ì˜µì…˜ì´ cluster ê²½ê³„ë¥¼ ë„˜ë‚˜ë“œëŠ”ì§€?
4. **CVD ë¡œê·¸**:

```
   set debug on
   # ìœ„ ì‹œë‚˜ë¦¬ì˜¤ ì¬í˜„ í›„ ë¡œê·¸ ìˆ˜ì§‘

```

**ë³´ê³  ëŒ€ìƒ**: HW ì„¤ê³„ íŒ€ + FPGA ê²€ì¦ íŒ€

---

## ê·¼ë³¸ ì›ì¸ ë¶„ì„ (Root Cause Hypothesis)

### ê°€ì„¤ 1: Shared I-Cache + Cache Coherency ë¯¸í¡ (ê°€ëŠ¥ì„± ë†’ìŒ)

**ë©”ì»¤ë‹ˆì¦˜**:

```
1. CVDê°€ Cluster 0 address 0x80001234ì— SW breakpoint ì„¤ì •
   â†’ ë©”ëª¨ë¦¬ ë‚´ìš©: ì›ë˜ ëª…ë ¹ì–´ â†’ ebreak (0x00100073)

2. Cluster 0 ì½”ì–´ê°€ fetch
   â†’ I-Cache miss â†’ ë©”ëª¨ë¦¬ì—ì„œ ebreak ëª…ë ¹ì–´ ì½ê¸° â†’ Cacheì— ì €ì¥

3. Cluster 1 ì½”ì–´ë“¤ë„ ë™ì¼ address ì‹¤í–‰ ì¤‘
   â†’ **Shared I-Cache hit** â†’ ebreak ëª…ë ¹ì–´ fetch
   â†’ Breakpoint exception ë°œìƒ!

4. CVDëŠ” jtag_sel 0 ìƒíƒœ
   â†’ Cluster 1ì˜ exceptionì€ ì¸ì§€í•˜ì§€ ëª»í•¨

```

**ì¦ê±°**:

- HW breakpoint (trigger register ì‚¬ìš©)ëŠ” ë©”ëª¨ë¦¬ë¥¼ ìˆ˜ì •í•˜ì§€ ì•ŠìŒ
â†’ ë§Œì•½ HW breakpointì—ì„œ ì¬í˜„ ì•ˆ ë˜ë©´ ì´ ê°€ì„¤ ìœ ë ¥

**ê·¼ë³¸ ì›ì¸**:

- Cache coherency protocolì´ debug ì‹œë‚˜ë¦¬ì˜¤ë¥¼ ê³ ë ¤í•˜ì§€ ì•ŠìŒ
- ë˜ëŠ” SW breakpoint ì„¤ì • ì‹œ I-Cache invalidateë¥¼ ëª…ì‹œì ìœ¼ë¡œ ìˆ˜í–‰í•˜ì§€ ì•ŠìŒ

---

### ê°€ì„¤ 2: Cross-cluster Debug Event Propagation (ê°€ëŠ¥ì„± ë‚®ìŒ)

**ë©”ì»¤ë‹ˆì¦˜**:

```
1. Cluster 0ì˜ **ëª¨ë“  ì½”ì–´**ê°€ haltë¨ (ì¬í˜„ ì¡°ê±´)
   â†’ Debug moduleì´ "all cores halted" ì‹ í˜¸ ë°œìƒ?

2. ì¼ë¶€ SoCëŠ” debug moduleì´ cluster ê²½ê³„ë¥¼ ë„˜ì–´ ì‹ í˜¸ ì „íŒŒ
   â†’ Cluster 1ë„ ì˜í–¥ë°›ìŒ

3. í•˜ì§€ë§Œ Cluster 1ì€ breakpoint addressê°€ ì•„ë‹Œ ê³³ì—ì„œ exception?
   â†’ ì´ ê°€ì„¤ë¡œëŠ” ì„¤ëª… ì•ˆ ë¨

```

**ì¦ê±° ë¶€ì¡±**:

- "ì¼ë¶€ ì½”ì–´ë§Œ assign ì‹œ ì¬í˜„ ì•ˆ ë¨" â†’ ì´ê±´ ê°€ì„¤ 1ë¡œ ì„¤ëª… ê°€ëŠ¥
    - ì¼ë¶€ ì½”ì–´ë§Œ halt â†’ "all cores halted" ì¡°ê±´ ë¯¸ì¶©ì¡±

---

### ê°€ì„¤ 3: Shared Memory Region + Concurrent Execution

**ë©”ì»¤ë‹ˆì¦˜**:

```
1. Cluster 0ê³¼ Cluster 1ì´ **ë™ì¼í•œ ì½”ë“œ ì˜ì—­** ì‹¤í–‰ ì¤‘
   (ì˜ˆ: shared ROM, shared library)

2. SW breakpoint ì„¤ì • = í•´ë‹¹ ì˜ì—­ì˜ ëª…ë ¹ì–´ë¥¼ ebreakìœ¼ë¡œ íŒ¨ì¹˜
   â†’ ëª¨ë“  clusterì— ì˜í–¥

3. CVDëŠ” Cluster 0ë§Œ ì œì–´ ì¤‘ì´ë¯€ë¡œ Cluster 1ì˜ exceptionì€ ì˜ˆìƒ ëª» í•¨

```

**í™•ì¸ ë°©ë²•**:

- Breakpoint ì„¤ì •í•œ addressê°€ shared memory ì˜ì—­ì¸ì§€ í™•ì¸
- Memory map ë¶„ì„ í•„ìš”

---

## ì¬í˜„ íŒ¨í„´ ë¶„ì„

### âœ… ì¬í˜„ ì¡°ê±´

| ì¡°ê±´ | ê°’ |
| --- | --- |
| Breakpoint íƒ€ì… | SW breakpoint (ebreak) |
| Cluster 0 assign | **ëª¨ë“  ì½”ì–´** assign |
| Cluster 1 ìƒíƒœ | ë™ì¼ address ì‹¤í–‰ ì¤‘ (ì¶”ì •) |

### âŒ ì¬í˜„ ì•ˆ ë˜ëŠ” ì¡°ê±´

| ì¡°ê±´ | ê°’ |
| --- | --- |
| Breakpoint íƒ€ì… | HW breakpoint (ë¯¸í™•ì¸, ì¶”ì •) |
| Cluster 0 assign | **ì¼ë¶€ ì½”ì–´**ë§Œ assign |

**íŒ¨í„´ í•´ì„**:

- "ëª¨ë“  ì½”ì–´ assign" â†’ Cache flush ë²”ìœ„ì™€ ê´€ë ¨?
- ë˜ëŠ” "all cores halted" ì‹ í˜¸ ë°œìƒ ì¡°ê±´?

---

## í•´ê²° ë°©ë²• (Workaround)

### ì„ì‹œ í•´ê²°ì±…

```
# Option 1: HW breakpoint ì‚¬ìš©
hardware_breakpoint <address>
run

# Option 2: Cluster 1ë„ ëª…ì‹œì ìœ¼ë¡œ ì œì–´
jtag_sel 1
halt  # ë¨¼ì € ë©ˆì¶°ë†“ê¸°
jtag_sel 0
software_breakpoint <address>
run

```

### ê·¼ë³¸ í•´ê²° (HW ìˆ˜ì • í•„ìš”)

1. **I-Cache invalidate ìë™í™”**:
    - CVDê°€ SW breakpoint ì„¤ì • ì‹œ ìë™ìœ¼ë¡œ I-Cache flush
    - ë˜ëŠ” ì‚¬ìš©ìì—ê²Œ ëª…ì‹œì  cache flush ê°€ì´ë“œ
2. **Cross-cluster debug isolation**:
    - Debug eventê°€ cluster ê²½ê³„ë¥¼ ë„˜ì§€ ì•Šë„ë¡ HW ì„¤ê³„ ìˆ˜ì •
    - ê° clusterì— ë…ë¦½ì ì¸ debug module í• ë‹¹

---

## ê´€ë ¨ CVD ëª…ë ¹ì–´

```
# HW breakpoint ì„¤ì •
hardware_breakpoint <address>

# SW breakpoint ì„¤ì • (ë¬¸ì œ ë°œìƒ ê°€ëŠ¥)
software_breakpoint <address>

# Cluster ì„ íƒ
jtag_sel <cluster_num>

# Cache ê´€ë ¨ (SoC ì˜ì¡´ì )
# ì˜ˆì‹œ - ì‹¤ì œ ëª…ë ¹ì–´ëŠ” SoC ë§¤ë‰´ì–¼ ì°¸ê³ 
write_register 0x??? 0x1  # I-Cache invalidate

```

---

## Known Limitations

1. **ì¬í˜„ ë¶ˆê°€ëŠ¥**:
    - ì›ê²© ì§€ì› í™˜ê²½ì—ì„œë§Œ ì¬í˜„ë¨
    - ë¡œì»¬ í…ŒìŠ¤íŠ¸ í™˜ê²½ì—ì„œëŠ” ì¬í˜„ ì•ˆ ë¨
    - â†’ íŠ¹ì • FPGA bitstream ë˜ëŠ” íƒ€ì´ë° ì˜ì¡´ì ì¼ ê°€ëŠ¥ì„±
2. **HW breakpoint ë¯¸í™•ì¸**:
    - ê³ ê°ì´ HW breakpoint í…ŒìŠ¤íŠ¸ ê²°ê³¼ íšŒì‹  ì•ˆ í•¨
    - â†’ ê°€ì„¤ ê²€ì¦ ë¶ˆì™„ì „
3. **SoC ì„¤ê³„ ì •ë³´ ë¶€ì¡±**:
    - I-Cache topology ë¯¸í™•ì¸
    - Cross-cluster debug event ë©”ì»¤ë‹ˆì¦˜ ë¯¸í™•ì¸
    - â†’ ê·¼ë³¸ ì›ì¸ í™•ì • ë¶ˆê°€

---

## ì°¸ê³  ìë£Œ

- RISC-V Debug Spec 0.13.2 - Section 4.8 (Software Breakpoints)
- RISC-V Privileged Spec - `fence.i` instruction (I-Cache invalidate)
- CVD ëª…ë ¹ì–´ ë ˆí¼ëŸ°ìŠ¤: `help breakpoint`, `help hardware_breakpoint`

---

## ì´ìŠˆ íˆìŠ¤í† ë¦¬

- **2025-01-29**: ì´ˆê¸° ì‘ì„± (NXP ê³ ê° ì¼€ì´ìŠ¤, JTAG-RISCV-001ê³¼ ë™ì‹œ ë°œê²¬)
- **Status**: ë¯¸í•´ê²° (ê³ ê° ì‘ë‹µ ì—†ìŒ, HW íŒ€ ì—ìŠ¤ì»¬ë ˆì´ì…˜ í•„ìš”)
- **í•´ê²° ê°€ëŠ¥ì„±**:
    - Workaround (HW breakpoint ì‚¬ìš©): 80%
    - ê·¼ë³¸ í•´ê²° (HW ìˆ˜ì •): 20% (SoC ì„¤ê³„ ë³€ê²½ í•„ìš”)

---

## AI ì§„ë‹¨ ì œì•ˆ (ë©”íƒ€ ì •ë³´)

**ì´ ì´ìŠˆë¥¼ AIê°€ íŒë‹¨í•  ë•Œ ì œì‹œí•  ì§ˆë¬¸**:

1. "SW breakpointë¥¼ HW breakpointë¡œ ë°”ê¿”ë³´ì…¨ë‚˜ìš”?"
2. "Cluster 0ì— ëª‡ ê°œ ì½”ì–´ë¥¼ assign í•˜ì…¨ë‚˜ìš”? (ì „ì²´ vs ì¼ë¶€)"
3. "Serial terminalì—ì„œ Cluster 1ì˜ exception addressë¥¼ í™•ì¸ ê°€ëŠ¥í•œê°€ìš”?"
4. "SoC ë§¤ë‰´ì–¼ì—ì„œ I-Cache êµ¬ì¡°ë¥¼ ì°¾ì•„ë³¼ ìˆ˜ ìˆë‚˜ìš”? (shared vs private)"

**AIê°€ ì œì•ˆí•  1ì°¨ ì¡°ì¹˜**:
ì´ ì¦ìƒì€ SW breakpointì˜ ë¶€ì‘ìš©ìœ¼ë¡œ, Shared I-Cache í™˜ê²½ì—ì„œ
ë‹¤ë¥¸ clusterê°€ ì˜í–¥ë°›ëŠ” ê²ƒìœ¼ë¡œ ì¶”ì •ë©ë‹ˆë‹¤.

[ì¦‰ì‹œ ì‹œë„ ê°€ëŠ¥]
1. HW breakpointë¡œ ë³€ê²½ í›„ ì¬í˜„ ì—¬ë¶€ í™•ì¸
2. Cluster 0 ì¼ë¶€ ì½”ì–´ë§Œ assign í›„ ì¬í˜„ ì—¬ë¶€ í™•ì¸

[í™•ì¸ í•„ìš”]
- SoC ë§¤ë‰´ì–¼ì—ì„œ I-Cache topology í™•ì¸
- Serial terminal ë¡œê·¸ì—ì„œ exception cause ì½”ë“œ í™•ì¸

[ì—ìŠ¤ì»¬ë ˆì´ì…˜ ì¡°ê±´]
- HW breakpointë¡œë„ ì¬í˜„ë˜ë©´ HW íŒ€ ì§€ì› í•„ìš”