Loading plugins phase: Elapsed time ==> 0s.158ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\RPS_PSOC5_Serial_01.cyprj -d CY8C5267AXI-LP051 -s C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.252ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.150ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  RPS_PSOC5_Serial_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\RPS_PSOC5_Serial_01.cyprj -dcpsoc3 RPS_PSOC5_Serial_01.v -verilog
======================================================================

======================================================================
Compiling:  RPS_PSOC5_Serial_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\RPS_PSOC5_Serial_01.cyprj -dcpsoc3 RPS_PSOC5_Serial_01.v -verilog
======================================================================

======================================================================
Compiling:  RPS_PSOC5_Serial_01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\RPS_PSOC5_Serial_01.cyprj -dcpsoc3 -verilog RPS_PSOC5_Serial_01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 08 21:18:59 2019


======================================================================
Compiling:  RPS_PSOC5_Serial_01.v
Program  :   vpp
Options  :    -yv2 -q10 RPS_PSOC5_Serial_01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 08 21:18:59 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'RPS_PSOC5_Serial_01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  RPS_PSOC5_Serial_01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\RPS_PSOC5_Serial_01.cyprj -dcpsoc3 -verilog RPS_PSOC5_Serial_01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 08 21:18:59 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\codegentemp\RPS_PSOC5_Serial_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\codegentemp\RPS_PSOC5_Serial_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  RPS_PSOC5_Serial_01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\RPS_PSOC5_Serial_01.cyprj -dcpsoc3 -verilog RPS_PSOC5_Serial_01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 08 21:19:00 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\codegentemp\RPS_PSOC5_Serial_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\codegentemp\RPS_PSOC5_Serial_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\I2C_EEPROM:udb_clk\
	Net_73
	\I2C_EEPROM:Net_973\
	Net_74
	\I2C_EEPROM:Net_974\
	\I2C_EEPROM:timeout_clk\
	Net_79
	\I2C_EEPROM:Net_975\
	Net_77
	Net_78
	Net_340
	Net_341
	Net_497
	Net_489
	Net_490
	Net_718
	\DataOut_Port5:control_out_5\
	Net_659
	\DataOut_Port5:control_out_6\
	Net_660
	\DataOut_Port5:control_out_7\
	Net_1031
	Net_1032
	Net_1033
	\UART_1:BUART:reset_sr\
	Net_1117
	Net_1118
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1112
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	Net_1173
	Net_1174
	Net_1175


Deleted 70 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to \USBUART:tmpOE__Dm_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__SDA0_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__SCL0_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing \I2C_EEPROM:Net_969\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \I2C_EEPROM:Net_968\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \DataOut_Port0:clk\ to zero
Aliasing \DataOut_Port0:rst\ to zero
Aliasing \Dir_Ctl:clk\ to zero
Aliasing \Dir_Ctl:rst\ to zero
Aliasing tmpOE__P71_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__P72_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__P73_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__P74_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__P76_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__P77_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__P78_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__P79_net_0 to \USBUART:tmpOE__Dm_net_0\
Aliasing tmpOE__PORT2D1_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D2_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D3_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D4_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D5_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D6_net_0 to tmpOE__PORT2D0_net_0
Aliasing tmpOE__PORT2D7_net_0 to tmpOE__PORT2D0_net_0
Aliasing \DataOut_Port2:clk\ to zero
Aliasing \DataOut_Port2:rst\ to zero
Aliasing tmpOE__PORT3D1_net_0 to tmpOE__PORT3D0_net_0
Aliasing tmpOE__PORT3D2_net_0 to tmpOE__PORT3D0_net_0
Aliasing tmpOE__PORT3D3_net_0 to tmpOE__PORT3D0_net_0
Aliasing tmpOE__PORT3D4_net_0 to tmpOE__PORT3D0_net_0
Aliasing tmpOE__PORT3D5_net_0 to tmpOE__PORT3D0_net_0
Aliasing tmpOE__PORT3D6_net_0 to tmpOE__PORT3D0_net_0
Aliasing \DataIn_Port4:status_6\ to zero
Aliasing \DataIn_Port4:status_7\ to zero
Aliasing \DataOut_Port3:clk\ to zero
Aliasing \DataOut_Port3:rst\ to zero
Aliasing tmpOE__PORT4D1_net_0 to tmpOE__PORT4D0_net_0
Aliasing tmpOE__PORT4D2_net_0 to tmpOE__PORT4D0_net_0
Aliasing tmpOE__PORT4D3_net_0 to tmpOE__PORT4D0_net_0
Aliasing tmpOE__PORT4D4_net_0 to tmpOE__PORT4D0_net_0
Aliasing tmpOE__PORT4D5_net_0 to tmpOE__PORT4D0_net_0
Aliasing tmpOE__PORT3D7_net_0 to tmpOE__PORT3D0_net_0
Aliasing \DataOut_Port4:clk\ to zero
Aliasing \DataOut_Port4:rst\ to zero
Aliasing \DataIn_Port1:status_5\ to zero
Aliasing \DataIn_Port1:status_6\ to zero
Aliasing \DataIn_Port1:status_7\ to zero
Aliasing tmpOE__PORT1D1_net_0 to tmpOE__PORT1D0_net_0
Aliasing tmpOE__PORT1D2_net_0 to tmpOE__PORT1D0_net_0
Aliasing tmpOE__PORT1D3_net_0 to tmpOE__PORT1D0_net_0
Aliasing tmpOE__PORT1D4_net_0 to tmpOE__PORT1D0_net_0
Aliasing \DataIn_Port5:status_5\ to zero
Aliasing \DataIn_Port5:status_6\ to zero
Aliasing \DataIn_Port5:status_7\ to zero
Aliasing \DataOut_Port1:clk\ to zero
Aliasing \DataOut_Port1:rst\ to zero
Aliasing tmpOE__PORT5D1_net_0 to tmpOE__PORT5D0_net_0
Aliasing tmpOE__PORT5D2_net_0 to tmpOE__PORT5D0_net_0
Aliasing tmpOE__PORT5D3_net_0 to tmpOE__PORT5D0_net_0
Aliasing tmpOE__PORT5D4_net_0 to tmpOE__PORT5D0_net_0
Aliasing \DataOut_Port5:clk\ to zero
Aliasing \DataOut_Port5:rst\ to zero
Aliasing tmpOE__PORT6D1_net_0 to tmpOE__PORT6D0_net_0
Aliasing tmpOE__PORT6D2_net_0 to tmpOE__PORT6D0_net_0
Aliasing tmpOE__PORT6D3_net_0 to tmpOE__PORT6D0_net_0
Aliasing \DataOut_Port6:clk\ to zero
Aliasing \DataOut_Port6:rst\ to zero
Aliasing tmpOE__PORT12D1_net_0 to tmpOE__PORT12D0_net_0
Aliasing Net_1129 to \USBUART:tmpOE__Dm_net_0\
Aliasing \DataIn_Port15:status_4\ to zero
Aliasing \DataIn_Port15:status_5\ to zero
Aliasing \DataIn_Port15:status_6\ to zero
Aliasing \DataIn_Port15:status_7\ to zero
Aliasing tmpOE__PORT15D1_net_0 to tmpOE__PORT15D0_net_0
Aliasing tmpOE__PORT15D2_net_0 to tmpOE__PORT15D0_net_0
Aliasing tmpOE__PORT15D3_net_0 to tmpOE__PORT15D0_net_0
Aliasing \DataOut_Port15:clk\ to zero
Aliasing \DataOut_Port15:rst\ to zero
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to \USBUART:tmpOE__Dm_net_0\
Aliasing \UART_Status:status_2\ to zero
Aliasing \UART_Status:status_3\ to zero
Aliasing \UART_Status:status_4\ to zero
Aliasing \UART_Status:status_5\ to zero
Aliasing \UART_Status:status_6\ to zero
Aliasing \UART_Status:status_7\ to zero
Aliasing \UART_Ctrl:clk\ to zero
Aliasing \UART_Ctrl:rst\ to zero
Aliasing tmpOE__PORT12D2_net_0 to tmpOE__PORT12D0_net_0
Aliasing tmpOE__PORT12D3_net_0 to tmpOE__PORT12D0_net_0
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire one[9] = \USBUART:tmpOE__Dm_net_0\[3]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[12] = one[9]
Removing Lhs of wire \DataIn_Port3:status_0\[64] = PI3_0[65]
Removing Lhs of wire \DataIn_Port3:status_1\[66] = PI3_1[67]
Removing Lhs of wire \DataIn_Port3:status_2\[68] = PI3_2[69]
Removing Lhs of wire \DataIn_Port3:status_3\[70] = PI3_3[71]
Removing Lhs of wire \DataIn_Port3:status_4\[72] = PI3_4[73]
Removing Lhs of wire \DataIn_Port3:status_5\[74] = PI3_5[75]
Removing Lhs of wire \DataIn_Port3:status_6\[76] = PI3_6[77]
Removing Lhs of wire \DataIn_Port3:status_7\[78] = PI3_7[79]
Removing Lhs of wire tmpOE__SDA0_net_0[83] = one[9]
Removing Lhs of wire tmpOE__SCL0_net_0[89] = one[9]
Removing Rhs of wire \I2C_EEPROM:sda_x_wire\[94] = \I2C_EEPROM:Net_643_1\[95]
Removing Rhs of wire \I2C_EEPROM:Net_697\[97] = \I2C_EEPROM:Net_643_2\[103]
Removing Rhs of wire \I2C_EEPROM:Net_1109_0\[100] = \I2C_EEPROM:scl_yfb\[113]
Removing Rhs of wire \I2C_EEPROM:Net_1109_1\[101] = \I2C_EEPROM:sda_yfb\[114]
Removing Lhs of wire \I2C_EEPROM:scl_x_wire\[104] = \I2C_EEPROM:Net_643_0\[102]
Removing Lhs of wire \I2C_EEPROM:Net_969\[105] = one[9]
Removing Lhs of wire \I2C_EEPROM:Net_968\[106] = one[9]
Removing Lhs of wire \I2C_EEPROM:tmpOE__Bufoe_scl_net_0\[116] = one[9]
Removing Lhs of wire \I2C_EEPROM:tmpOE__Bufoe_sda_net_0\[118] = one[9]
Removing Lhs of wire \DataOut_Port0:clk\[124] = zero[4]
Removing Lhs of wire \DataOut_Port0:rst\[125] = zero[4]
Removing Rhs of wire P0_0[126] = \DataOut_Port0:control_out_0\[127]
Removing Rhs of wire P0_0[126] = \DataOut_Port0:control_0\[150]
Removing Rhs of wire P0_1[128] = \DataOut_Port0:control_out_1\[129]
Removing Rhs of wire P0_1[128] = \DataOut_Port0:control_1\[149]
Removing Rhs of wire P0_2[130] = \DataOut_Port0:control_out_2\[131]
Removing Rhs of wire P0_2[130] = \DataOut_Port0:control_2\[148]
Removing Rhs of wire P0_3[132] = \DataOut_Port0:control_out_3\[133]
Removing Rhs of wire P0_3[132] = \DataOut_Port0:control_3\[147]
Removing Rhs of wire P0_4[134] = \DataOut_Port0:control_out_4\[135]
Removing Rhs of wire P0_4[134] = \DataOut_Port0:control_4\[146]
Removing Rhs of wire P0_5[136] = \DataOut_Port0:control_out_5\[137]
Removing Rhs of wire P0_5[136] = \DataOut_Port0:control_5\[145]
Removing Rhs of wire P0_6[138] = \DataOut_Port0:control_out_6\[139]
Removing Rhs of wire P0_6[138] = \DataOut_Port0:control_6\[144]
Removing Rhs of wire P0_7[140] = \DataOut_Port0:control_out_7\[141]
Removing Rhs of wire P0_7[140] = \DataOut_Port0:control_7\[143]
Removing Lhs of wire \Dir_Ctl:clk\[151] = zero[4]
Removing Lhs of wire \Dir_Ctl:rst\[152] = zero[4]
Removing Rhs of wire P0DIR[153] = \Dir_Ctl:control_out_0\[154]
Removing Rhs of wire P0DIR[153] = \Dir_Ctl:control_0\[177]
Removing Rhs of wire P1DIR[155] = \Dir_Ctl:control_out_1\[156]
Removing Rhs of wire P1DIR[155] = \Dir_Ctl:control_1\[176]
Removing Rhs of wire P2DIR[157] = \Dir_Ctl:control_out_2\[158]
Removing Rhs of wire P2DIR[157] = \Dir_Ctl:control_2\[175]
Removing Rhs of wire P3DIR[159] = \Dir_Ctl:control_out_3\[160]
Removing Rhs of wire P3DIR[159] = \Dir_Ctl:control_3\[174]
Removing Rhs of wire P4DIR[161] = \Dir_Ctl:control_out_4\[162]
Removing Rhs of wire P4DIR[161] = \Dir_Ctl:control_4\[173]
Removing Rhs of wire P5DIR[163] = \Dir_Ctl:control_out_5\[164]
Removing Rhs of wire P5DIR[163] = \Dir_Ctl:control_5\[172]
Removing Rhs of wire P6DIR[165] = \Dir_Ctl:control_out_6\[166]
Removing Rhs of wire P6DIR[165] = \Dir_Ctl:control_6\[171]
Removing Rhs of wire P12DIR[167] = \Dir_Ctl:control_out_7\[168]
Removing Rhs of wire P12DIR[167] = \Dir_Ctl:control_7\[170]
Removing Lhs of wire \DataIn_Port0:status_0\[178] = PI0_0[179]
Removing Lhs of wire \DataIn_Port0:status_1\[180] = PI0_1[181]
Removing Lhs of wire \DataIn_Port0:status_2\[182] = PI0_2[183]
Removing Lhs of wire \DataIn_Port0:status_3\[184] = PI0_3[185]
Removing Lhs of wire \DataIn_Port0:status_4\[186] = PI0_4[187]
Removing Lhs of wire \DataIn_Port0:status_5\[188] = PI0_5[189]
Removing Lhs of wire \DataIn_Port0:status_6\[190] = PI0_6[191]
Removing Lhs of wire \DataIn_Port0:status_7\[192] = PI0_7[193]
Removing Lhs of wire tmpOE__P71_net_0[196] = one[9]
Removing Lhs of wire tmpOE__P72_net_0[202] = one[9]
Removing Lhs of wire tmpOE__P73_net_0[208] = one[9]
Removing Lhs of wire tmpOE__P74_net_0[214] = one[9]
Removing Lhs of wire tmpOE__P76_net_0[220] = one[9]
Removing Lhs of wire tmpOE__P77_net_0[226] = one[9]
Removing Lhs of wire tmpOE__P78_net_0[232] = one[9]
Removing Lhs of wire tmpOE__P79_net_0[238] = one[9]
Removing Lhs of wire tmpOE__PORT3D0_net_0[245] = P3DIR[159]
Removing Rhs of wire P3_0[246] = \DataOut_Port3:control_out_0\[387]
Removing Rhs of wire P3_0[246] = \DataOut_Port3:control_0\[404]
Removing Lhs of wire \DataIn_Port2:status_0\[250] = PI2_0[251]
Removing Lhs of wire \DataIn_Port2:status_1\[252] = PI2_1[253]
Removing Lhs of wire \DataIn_Port2:status_2\[254] = PI2_2[255]
Removing Lhs of wire \DataIn_Port2:status_3\[256] = PI2_3[257]
Removing Lhs of wire \DataIn_Port2:status_4\[258] = PI2_4[259]
Removing Lhs of wire \DataIn_Port2:status_5\[260] = PI2_5[261]
Removing Lhs of wire \DataIn_Port2:status_6\[262] = PI2_6[263]
Removing Lhs of wire \DataIn_Port2:status_7\[264] = PI2_7[265]
Removing Lhs of wire tmpOE__PORT2D0_net_0[268] = P2DIR[157]
Removing Rhs of wire P2_0[269] = \DataOut_Port2:control_out_0\[317]
Removing Rhs of wire P2_0[269] = \DataOut_Port2:control_0\[333]
Removing Lhs of wire tmpOE__PORT2D1_net_0[274] = P2DIR[157]
Removing Rhs of wire P2_1[275] = \DataOut_Port2:control_out_1\[318]
Removing Rhs of wire P2_1[275] = \DataOut_Port2:control_1\[332]
Removing Lhs of wire tmpOE__PORT2D2_net_0[280] = P2DIR[157]
Removing Rhs of wire P2_2[281] = \DataOut_Port2:control_out_2\[319]
Removing Rhs of wire P2_2[281] = \DataOut_Port2:control_2\[331]
Removing Lhs of wire tmpOE__PORT2D3_net_0[286] = P2DIR[157]
Removing Rhs of wire P2_3[287] = \DataOut_Port2:control_out_3\[320]
Removing Rhs of wire P2_3[287] = \DataOut_Port2:control_3\[330]
Removing Lhs of wire tmpOE__PORT2D4_net_0[292] = P2DIR[157]
Removing Rhs of wire P2_4[293] = \DataOut_Port2:control_out_4\[321]
Removing Rhs of wire P2_4[293] = \DataOut_Port2:control_4\[329]
Removing Lhs of wire tmpOE__PORT2D5_net_0[298] = P2DIR[157]
Removing Rhs of wire P2_5[299] = \DataOut_Port2:control_out_5\[322]
Removing Rhs of wire P2_5[299] = \DataOut_Port2:control_5\[328]
Removing Lhs of wire tmpOE__PORT2D6_net_0[304] = P2DIR[157]
Removing Rhs of wire P2_6[305] = \DataOut_Port2:control_out_6\[323]
Removing Rhs of wire P2_6[305] = \DataOut_Port2:control_6\[327]
Removing Lhs of wire tmpOE__PORT2D7_net_0[310] = P2DIR[157]
Removing Rhs of wire P2_7[311] = \DataOut_Port2:control_out_7\[324]
Removing Rhs of wire P2_7[311] = \DataOut_Port2:control_7\[326]
Removing Lhs of wire \DataOut_Port2:clk\[315] = zero[4]
Removing Lhs of wire \DataOut_Port2:rst\[316] = zero[4]
Removing Lhs of wire tmpOE__PORT3D1_net_0[335] = P3DIR[159]
Removing Rhs of wire P3_1[336] = \DataOut_Port3:control_out_1\[388]
Removing Rhs of wire P3_1[336] = \DataOut_Port3:control_1\[403]
Removing Lhs of wire tmpOE__PORT3D2_net_0[341] = P3DIR[159]
Removing Rhs of wire P3_2[342] = \DataOut_Port3:control_out_2\[389]
Removing Rhs of wire P3_2[342] = \DataOut_Port3:control_2\[402]
Removing Lhs of wire tmpOE__PORT3D3_net_0[347] = P3DIR[159]
Removing Rhs of wire P3_3[348] = \DataOut_Port3:control_out_3\[390]
Removing Rhs of wire P3_3[348] = \DataOut_Port3:control_3\[401]
Removing Lhs of wire tmpOE__PORT3D4_net_0[353] = P3DIR[159]
Removing Rhs of wire P3_4[354] = \DataOut_Port3:control_out_4\[391]
Removing Rhs of wire P3_4[354] = \DataOut_Port3:control_4\[400]
Removing Lhs of wire tmpOE__PORT3D5_net_0[359] = P3DIR[159]
Removing Rhs of wire P3_5[360] = \DataOut_Port3:control_out_5\[392]
Removing Rhs of wire P3_5[360] = \DataOut_Port3:control_5\[399]
Removing Lhs of wire tmpOE__PORT3D6_net_0[365] = P3DIR[159]
Removing Rhs of wire P3_6[366] = \DataOut_Port3:control_out_6\[393]
Removing Rhs of wire P3_6[366] = \DataOut_Port3:control_6\[398]
Removing Lhs of wire \DataIn_Port4:status_0\[370] = PI4_0[371]
Removing Lhs of wire \DataIn_Port4:status_1\[372] = PI4_1[373]
Removing Lhs of wire \DataIn_Port4:status_2\[374] = PI4_2[375]
Removing Lhs of wire \DataIn_Port4:status_3\[376] = PI4_3[377]
Removing Lhs of wire \DataIn_Port4:status_4\[378] = PI4_4[379]
Removing Lhs of wire \DataIn_Port4:status_5\[380] = PI4_5[381]
Removing Lhs of wire \DataIn_Port4:status_6\[382] = zero[4]
Removing Lhs of wire \DataIn_Port4:status_7\[383] = zero[4]
Removing Lhs of wire \DataOut_Port3:clk\[385] = zero[4]
Removing Lhs of wire \DataOut_Port3:rst\[386] = zero[4]
Removing Rhs of wire P3_7[394] = \DataOut_Port3:control_out_7\[395]
Removing Rhs of wire P3_7[394] = \DataOut_Port3:control_7\[397]
Removing Lhs of wire tmpOE__PORT4D0_net_0[406] = P4DIR[161]
Removing Rhs of wire P4_0[407] = \DataOut_Port4:control_out_0\[448]
Removing Rhs of wire P4_0[407] = \DataOut_Port4:control_0\[466]
Removing Lhs of wire tmpOE__PORT4D1_net_0[412] = P4DIR[161]
Removing Rhs of wire P4_1[413] = \DataOut_Port4:control_out_1\[449]
Removing Rhs of wire P4_1[413] = \DataOut_Port4:control_1\[465]
Removing Lhs of wire tmpOE__PORT4D2_net_0[418] = P4DIR[161]
Removing Rhs of wire P4_2[419] = \DataOut_Port4:control_out_2\[450]
Removing Rhs of wire P4_2[419] = \DataOut_Port4:control_2\[464]
Removing Lhs of wire tmpOE__PORT4D3_net_0[424] = P4DIR[161]
Removing Rhs of wire P4_3[425] = \DataOut_Port4:control_out_3\[451]
Removing Rhs of wire P4_3[425] = \DataOut_Port4:control_3\[463]
Removing Lhs of wire tmpOE__PORT4D4_net_0[430] = P4DIR[161]
Removing Rhs of wire P4_4[431] = \DataOut_Port4:control_out_4\[452]
Removing Rhs of wire P4_4[431] = \DataOut_Port4:control_4\[462]
Removing Lhs of wire tmpOE__PORT4D5_net_0[436] = P4DIR[161]
Removing Rhs of wire P4_5[437] = \DataOut_Port4:control_out_5\[453]
Removing Rhs of wire P4_5[437] = \DataOut_Port4:control_5\[461]
Removing Lhs of wire tmpOE__PORT3D7_net_0[442] = P3DIR[159]
Removing Lhs of wire \DataOut_Port4:clk\[446] = zero[4]
Removing Lhs of wire \DataOut_Port4:rst\[447] = zero[4]
Removing Lhs of wire \DataIn_Port1:status_0\[467] = PI1_0[468]
Removing Lhs of wire \DataIn_Port1:status_1\[469] = PI1_1[470]
Removing Lhs of wire \DataIn_Port1:status_2\[471] = PI1_2[472]
Removing Lhs of wire \DataIn_Port1:status_3\[473] = PI1_3[474]
Removing Lhs of wire \DataIn_Port1:status_4\[475] = PI1_4[476]
Removing Lhs of wire \DataIn_Port1:status_5\[477] = zero[4]
Removing Lhs of wire \DataIn_Port1:status_6\[478] = zero[4]
Removing Lhs of wire \DataIn_Port1:status_7\[479] = zero[4]
Removing Lhs of wire tmpOE__PORT1D0_net_0[482] = P1DIR[155]
Removing Rhs of wire P1_0[483] = \DataOut_Port1:control_out_0\[527]
Removing Rhs of wire P1_0[483] = \DataOut_Port1:control_0\[546]
Removing Lhs of wire tmpOE__PORT1D1_net_0[488] = P1DIR[155]
Removing Rhs of wire P1_1[489] = \DataOut_Port1:control_out_1\[528]
Removing Rhs of wire P1_1[489] = \DataOut_Port1:control_1\[545]
Removing Lhs of wire tmpOE__PORT1D2_net_0[494] = P1DIR[155]
Removing Rhs of wire P1_2[495] = \DataOut_Port1:control_out_2\[529]
Removing Rhs of wire P1_2[495] = \DataOut_Port1:control_2\[544]
Removing Lhs of wire tmpOE__PORT1D3_net_0[500] = P1DIR[155]
Removing Rhs of wire P1_3[501] = \DataOut_Port1:control_out_3\[530]
Removing Rhs of wire P1_3[501] = \DataOut_Port1:control_3\[543]
Removing Lhs of wire tmpOE__PORT1D4_net_0[506] = P1DIR[155]
Removing Rhs of wire P1_4[507] = \DataOut_Port1:control_out_4\[531]
Removing Rhs of wire P1_4[507] = \DataOut_Port1:control_4\[542]
Removing Lhs of wire \DataIn_Port5:status_0\[511] = PI5_0[512]
Removing Lhs of wire \DataIn_Port5:status_1\[513] = PI5_1[514]
Removing Lhs of wire \DataIn_Port5:status_2\[515] = PI5_2[516]
Removing Lhs of wire \DataIn_Port5:status_3\[517] = PI5_3[518]
Removing Lhs of wire \DataIn_Port5:status_4\[519] = PI5_4[520]
Removing Lhs of wire \DataIn_Port5:status_5\[521] = zero[4]
Removing Lhs of wire \DataIn_Port5:status_6\[522] = zero[4]
Removing Lhs of wire \DataIn_Port5:status_7\[523] = zero[4]
Removing Lhs of wire \DataOut_Port1:clk\[525] = zero[4]
Removing Lhs of wire \DataOut_Port1:rst\[526] = zero[4]
Removing Lhs of wire tmpOE__PORT5D0_net_0[548] = P5DIR[163]
Removing Rhs of wire P5_0[549] = \DataOut_Port5:control_out_0\[596]
Removing Rhs of wire P5_0[549] = \DataOut_Port5:control_0\[615]
Removing Lhs of wire tmpOE__PORT5D1_net_0[554] = P5DIR[163]
Removing Rhs of wire P5_1[555] = \DataOut_Port5:control_out_1\[597]
Removing Rhs of wire P5_1[555] = \DataOut_Port5:control_1\[614]
Removing Lhs of wire tmpOE__PORT5D2_net_0[560] = P5DIR[163]
Removing Rhs of wire P5_2[561] = \DataOut_Port5:control_out_2\[598]
Removing Rhs of wire P5_2[561] = \DataOut_Port5:control_2\[613]
Removing Lhs of wire tmpOE__PORT5D3_net_0[566] = P5DIR[163]
Removing Rhs of wire P5_3[567] = \DataOut_Port5:control_out_3\[599]
Removing Rhs of wire P5_3[567] = \DataOut_Port5:control_3\[612]
Removing Lhs of wire tmpOE__PORT5D4_net_0[572] = P5DIR[163]
Removing Rhs of wire P5_4[573] = \DataOut_Port5:control_out_4\[600]
Removing Rhs of wire P5_4[573] = \DataOut_Port5:control_4\[611]
Removing Lhs of wire \DataIn_Port6:status_0\[577] = PI6_0[578]
Removing Lhs of wire \DataIn_Port6:status_1\[579] = PI6_1[580]
Removing Lhs of wire \DataIn_Port6:status_2\[581] = PI6_2[582]
Removing Lhs of wire \DataIn_Port6:status_3\[583] = PI6_3[584]
Removing Lhs of wire \DataIn_Port6:status_4\[585] = PI12_0[586]
Removing Lhs of wire \DataIn_Port6:status_5\[587] = PI12_1[588]
Removing Lhs of wire \DataIn_Port6:status_6\[589] = PI12_2[590]
Removing Lhs of wire \DataIn_Port6:status_7\[591] = PI12_3[592]
Removing Lhs of wire \DataOut_Port5:clk\[594] = zero[4]
Removing Lhs of wire \DataOut_Port5:rst\[595] = zero[4]
Removing Lhs of wire tmpOE__PORT6D0_net_0[617] = P6DIR[165]
Removing Rhs of wire P6_0[618] = \DataOut_Port6:control_out_0\[642]
Removing Rhs of wire P6_0[618] = \DataOut_Port6:control_0\[662]
Removing Lhs of wire tmpOE__PORT6D1_net_0[623] = P6DIR[165]
Removing Rhs of wire P6_1[624] = \DataOut_Port6:control_out_1\[643]
Removing Rhs of wire P6_1[624] = \DataOut_Port6:control_1\[661]
Removing Lhs of wire tmpOE__PORT6D2_net_0[629] = P6DIR[165]
Removing Rhs of wire P6_2[630] = \DataOut_Port6:control_out_2\[644]
Removing Rhs of wire P6_2[630] = \DataOut_Port6:control_2\[660]
Removing Lhs of wire tmpOE__PORT6D3_net_0[635] = P6DIR[165]
Removing Rhs of wire P6_3[636] = \DataOut_Port6:control_out_3\[645]
Removing Rhs of wire P6_3[636] = \DataOut_Port6:control_3\[659]
Removing Lhs of wire \DataOut_Port6:clk\[640] = zero[4]
Removing Lhs of wire \DataOut_Port6:rst\[641] = zero[4]
Removing Rhs of wire P12_0[646] = \DataOut_Port6:control_out_4\[647]
Removing Rhs of wire P12_0[646] = \DataOut_Port6:control_4\[658]
Removing Rhs of wire P12_1[648] = \DataOut_Port6:control_out_5\[649]
Removing Rhs of wire P12_1[648] = \DataOut_Port6:control_5\[657]
Removing Rhs of wire P12_2[650] = \DataOut_Port6:control_out_6\[651]
Removing Rhs of wire P12_2[650] = \DataOut_Port6:control_6\[656]
Removing Rhs of wire P12_3[652] = \DataOut_Port6:control_out_7\[653]
Removing Rhs of wire P12_3[652] = \DataOut_Port6:control_7\[655]
Removing Lhs of wire tmpOE__PORT12D0_net_0[664] = P12DIR[167]
Removing Lhs of wire tmpOE__PORT12D1_net_0[669] = P12DIR[167]
Removing Rhs of wire U1_PIO0[674] = \UART_Ctrl:control_out_4\[1056]
Removing Rhs of wire U1_PIO0[674] = \UART_Ctrl:control_4\[1067]
Removing Rhs of wire P12_7_Out[675] = \UART_Ctrl:control_out_1\[1053]
Removing Rhs of wire P12_7_Out[675] = \UART_Ctrl:control_1\[1070]
Removing Rhs of wire Net_1139[677] = \mux_2:tmp__mux_2_reg\[673]
Removing Lhs of wire Net_1129[679] = one[9]
Removing Rhs of wire Net_1128[681] = \mux_1:tmp__mux_1_reg\[678]
Removing Lhs of wire \DataIn_Port15:status_0\[682] = PI15_0[683]
Removing Lhs of wire \DataIn_Port15:status_1\[684] = PI15_1[685]
Removing Lhs of wire \DataIn_Port15:status_2\[686] = PI15_2[687]
Removing Lhs of wire \DataIn_Port15:status_3\[688] = PI15_3[689]
Removing Lhs of wire \DataIn_Port15:status_4\[690] = zero[4]
Removing Lhs of wire \DataIn_Port15:status_5\[691] = zero[4]
Removing Lhs of wire \DataIn_Port15:status_6\[692] = zero[4]
Removing Lhs of wire \DataIn_Port15:status_7\[693] = zero[4]
Removing Rhs of wire tmpOE__PORT15D0_net_0[696] = P15DIR[701]
Removing Rhs of wire tmpOE__PORT15D0_net_0[696] = \DataOut_Port15:control_out_4\[726]
Removing Rhs of wire tmpOE__PORT15D0_net_0[696] = \DataOut_Port15:control_4\[737]
Removing Rhs of wire P15_0[697] = \DataOut_Port15:control_out_0\[722]
Removing Rhs of wire P15_0[697] = \DataOut_Port15:control_0\[741]
Removing Lhs of wire tmpOE__PORT15D1_net_0[703] = tmpOE__PORT15D0_net_0[696]
Removing Rhs of wire P15_1[704] = \DataOut_Port15:control_out_1\[723]
Removing Rhs of wire P15_1[704] = \DataOut_Port15:control_1\[740]
Removing Lhs of wire tmpOE__PORT15D2_net_0[709] = tmpOE__PORT15D0_net_0[696]
Removing Rhs of wire P15_2[710] = \DataOut_Port15:control_out_2\[724]
Removing Rhs of wire P15_2[710] = \DataOut_Port15:control_2\[739]
Removing Lhs of wire tmpOE__PORT15D3_net_0[715] = tmpOE__PORT15D0_net_0[696]
Removing Rhs of wire P15_3[716] = \DataOut_Port15:control_out_3\[725]
Removing Rhs of wire P15_3[716] = \DataOut_Port15:control_3\[738]
Removing Lhs of wire \DataOut_Port15:clk\[720] = zero[4]
Removing Lhs of wire \DataOut_Port15:rst\[721] = zero[4]
Removing Lhs of wire \UART_1:Net_61\[744] = \UART_1:Net_9\[743]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[748] = zero[4]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[749] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[750] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[751] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[752] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[753] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[754] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[755] = zero[4]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[766] = \UART_1:BUART:tx_bitclk_dp\[802]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[812] = \UART_1:BUART:tx_counter_dp\[803]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[813] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[814] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[815] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[817] = \UART_1:BUART:tx_fifo_empty\[780]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[819] = \UART_1:BUART:tx_fifo_notfull\[779]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[879] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[886] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[897]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[888] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[898]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[889] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[914]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[890] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[928]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[891] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[892]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[892] = \UART_1:BUART:pollcount_1\[885]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[893] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[894]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[894] = \UART_1:BUART:pollcount_0\[887]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[900] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[901] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[902] = \UART_1:BUART:pollcount_1\[885]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[903] = \UART_1:BUART:pollcount_1\[885]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[904] = \UART_1:BUART:pollcount_0\[887]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[905] = \UART_1:BUART:pollcount_0\[887]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[906] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[907] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[908] = \UART_1:BUART:pollcount_1\[885]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[909] = \UART_1:BUART:pollcount_0\[887]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[910] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[911] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[916] = \UART_1:BUART:pollcount_1\[885]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[917] = \UART_1:BUART:pollcount_1\[885]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[918] = \UART_1:BUART:pollcount_0\[887]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[919] = \UART_1:BUART:pollcount_0\[887]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[920] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[921] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[922] = \UART_1:BUART:pollcount_1\[885]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[923] = \UART_1:BUART:pollcount_0\[887]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[924] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[925] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[932] = zero[4]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[933] = \UART_1:BUART:rx_parity_error_status\[934]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[935] = \UART_1:BUART:rx_stop_bit_error\[936]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[946] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[995]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[950] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[1017]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[951] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[952] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[953] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[954] = \UART_1:BUART:sRX:MODIN4_6\[955]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[955] = \UART_1:BUART:rx_count_6\[874]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[956] = \UART_1:BUART:sRX:MODIN4_5\[957]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[957] = \UART_1:BUART:rx_count_5\[875]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[958] = \UART_1:BUART:sRX:MODIN4_4\[959]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[959] = \UART_1:BUART:rx_count_4\[876]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[960] = \UART_1:BUART:sRX:MODIN4_3\[961]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[961] = \UART_1:BUART:rx_count_3\[877]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[962] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[963] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[964] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[965] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[966] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[967] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[968] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[969] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[970] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[971] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[972] = \UART_1:BUART:rx_count_6\[874]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[973] = \UART_1:BUART:rx_count_5\[875]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[974] = \UART_1:BUART:rx_count_4\[876]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[975] = \UART_1:BUART:rx_count_3\[877]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[976] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[977] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[978] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[979] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[980] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[981] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[982] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[997] = \UART_1:BUART:rx_postpoll\[833]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[998] = \UART_1:BUART:rx_parity_bit\[949]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[999] = \UART_1:BUART:rx_postpoll\[833]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[1000] = \UART_1:BUART:rx_parity_bit\[949]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[1001] = \UART_1:BUART:rx_postpoll\[833]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[1002] = \UART_1:BUART:rx_parity_bit\[949]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[1004] = one[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[1005] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1003]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[1006] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1003]
Removing Rhs of wire tmpOE__Rx_1_net_0[1028] = P12_7_OE[1033]
Removing Rhs of wire tmpOE__Rx_1_net_0[1028] = \UART_Ctrl:control_out_3\[1055]
Removing Rhs of wire tmpOE__Rx_1_net_0[1028] = \UART_Ctrl:control_3\[1068]
Removing Rhs of wire P12_6_Out[1029] = \UART_Ctrl:control_out_0\[1052]
Removing Rhs of wire P12_6_Out[1029] = \UART_Ctrl:control_0\[1071]
Removing Rhs of wire tmpOE__Tx_1_net_0[1035] = P12_6_OE[1040]
Removing Rhs of wire tmpOE__Tx_1_net_0[1035] = \UART_Ctrl:control_out_2\[1054]
Removing Rhs of wire tmpOE__Tx_1_net_0[1035] = \UART_Ctrl:control_2\[1069]
Removing Lhs of wire \UART_Status:status_0\[1041] = Net_1178[1036]
Removing Lhs of wire \UART_Status:status_1\[1042] = Net_1163[680]
Removing Lhs of wire \UART_Status:status_2\[1043] = zero[4]
Removing Lhs of wire \UART_Status:status_3\[1044] = zero[4]
Removing Lhs of wire \UART_Status:status_4\[1045] = zero[4]
Removing Lhs of wire \UART_Status:status_5\[1046] = zero[4]
Removing Lhs of wire \UART_Status:status_6\[1047] = zero[4]
Removing Lhs of wire \UART_Status:status_7\[1048] = zero[4]
Removing Lhs of wire \UART_Ctrl:clk\[1050] = zero[4]
Removing Lhs of wire \UART_Ctrl:rst\[1051] = zero[4]
Removing Lhs of wire tmpOE__PORT12D2_net_0[1073] = P12DIR[167]
Removing Lhs of wire tmpOE__PORT12D3_net_0[1078] = P12DIR[167]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1082] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1097] = \UART_1:BUART:rx_bitclk_pre\[868]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1106] = \UART_1:BUART:rx_parity_error_pre\[944]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1107] = zero[4]

------------------------------------------------------
Aliased 0 equations, 391 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1141' (cost = 0):
Net_1141 <= (not \UART_1:BUART:txn\);

Note:  Expanding virtual equation for 'Net_1128' (cost = 55):
Net_1128 <= (Net_1163
	OR not U1_PIO0);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 6):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 6):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 84):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_1163 and \UART_1:BUART:pollcount_0\)
	OR (not U1_PIO0 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 5):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1163 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\ and U1_PIO0)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_1163 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not U1_PIO0 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 5):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1163 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\ and U1_PIO0)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_1163 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not U1_PIO0 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[832] = \UART_1:BUART:rx_bitclk\[880]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[930] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[939] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1089] = \UART_1:BUART:tx_ctrl_mark_last\[823]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1101] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1102] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1104] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1105] = \UART_1:BUART:rx_markspace_pre\[943]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1110] = \UART_1:BUART:rx_parity_bit\[949]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not Net_1163 and not \UART_1:BUART:pollcount_1\ and U1_PIO0 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and Net_1163 and \UART_1:BUART:pollcount_0\)
	OR (not U1_PIO0 and not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\RPS_PSOC5_Serial_01.cyprj -dcpsoc3 RPS_PSOC5_Serial_01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.029ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 08 October 2019 21:19:01
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\RPI_PSOC5\RPI_PSOC5_Serial_01\RPS_PSOC5_Serial_01.cydsn\RPS_PSOC5_Serial_01.cyprj -d CY8C5267AXI-LP051 RPS_PSOC5_Serial_01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
Assigning clock I2C_EEPROM_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=0, Signal=RDCLK
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named PORT12D0(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,7)"
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(15,6)"
        }

    Pin : Name = SDA0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA0(0)__PA ,
            fb => \I2C_EEPROM:Net_1109_1\ ,
            pin_input => \I2C_EEPROM:sda_x_wire\ ,
            pad => SDA0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL0(0)__PA ,
            fb => \I2C_EEPROM:Net_1109_0\ ,
            pin_input => \I2C_EEPROM:Net_643_0\ ,
            pad => SCL0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P71(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => P71(0)__PA ,
            pin_input => Net_1101 ,
            fb => PI0_0 ,
            pad => P71(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P72(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P72(0)__PA ,
            pin_input => Net_117 ,
            fb => PI0_1 ,
            pad => P72(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P73(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P73(0)__PA ,
            pin_input => Net_1104 ,
            fb => PI0_2 ,
            pad => P73(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P74(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P74(0)__PA ,
            pin_input => Net_1105 ,
            fb => PI0_3 ,
            pad => P74(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P76(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P76(0)__PA ,
            pin_input => Net_1106 ,
            fb => PI0_4 ,
            pad => P76(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P77(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P77(0)__PA ,
            pin_input => Net_1107 ,
            fb => PI0_5 ,
            pad => P77(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P78(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P78(0)__PA ,
            pin_input => Net_1108 ,
            fb => PI0_6 ,
            pad => P78(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P79(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P79(0)__PA ,
            pin_input => Net_1109 ,
            fb => PI0_7 ,
            pad => P79(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D0(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_0 ,
            fb => PI3_0 ,
            pad => PORT3D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D0(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_0 ,
            fb => PI2_0 ,
            pad => PORT2D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D1(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_1 ,
            fb => PI2_1 ,
            pad => PORT2D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D2(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_2 ,
            fb => PI2_2 ,
            pad => PORT2D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D3(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_3 ,
            fb => PI2_3 ,
            pad => PORT2D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D4(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_4 ,
            fb => PI2_4 ,
            pad => PORT2D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D5(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_5 ,
            fb => PI2_5 ,
            pad => PORT2D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D6(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_6 ,
            fb => PI2_6 ,
            pad => PORT2D6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT2D7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT2D7(0)__PA ,
            oe => P2DIR ,
            pin_input => P2_7 ,
            fb => PI2_7 ,
            pad => PORT2D7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D1(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_1 ,
            fb => PI3_1 ,
            pad => PORT3D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D2(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_2 ,
            fb => PI3_2 ,
            pad => PORT3D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D3(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_3 ,
            fb => PI3_3 ,
            pad => PORT3D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D4(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_4 ,
            fb => PI3_4 ,
            pad => PORT3D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D5(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_5 ,
            fb => PI3_5 ,
            pad => PORT3D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D6(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_6 ,
            fb => PI3_6 ,
            pad => PORT3D6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D0(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_0 ,
            fb => PI4_0 ,
            pad => PORT4D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D1(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_1 ,
            fb => PI4_1 ,
            pad => PORT4D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D2(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_2 ,
            fb => PI4_2 ,
            pad => PORT4D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D3(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_3 ,
            fb => PI4_3 ,
            pad => PORT4D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D4(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_4 ,
            fb => PI4_4 ,
            pad => PORT4D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT4D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT4D5(0)__PA ,
            oe => P4DIR ,
            pin_input => P4_5 ,
            fb => PI4_5 ,
            pad => PORT4D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT3D7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT3D7(0)__PA ,
            oe => P3DIR ,
            pin_input => P3_7 ,
            fb => PI3_7 ,
            pad => PORT3D7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT1D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT1D0(0)__PA ,
            oe => P1DIR ,
            pin_input => P1_0 ,
            fb => PI1_0 ,
            pad => PORT1D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT1D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT1D1(0)__PA ,
            oe => P1DIR ,
            pin_input => P1_1 ,
            fb => PI1_1 ,
            pad => PORT1D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT1D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT1D2(0)__PA ,
            oe => P1DIR ,
            pin_input => P1_2 ,
            fb => PI1_2 ,
            pad => PORT1D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT1D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT1D3(0)__PA ,
            oe => P1DIR ,
            pin_input => P1_3 ,
            fb => PI1_3 ,
            pad => PORT1D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT1D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT1D4(0)__PA ,
            oe => P1DIR ,
            pin_input => P1_4 ,
            fb => PI1_4 ,
            pad => PORT1D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT5D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT5D0(0)__PA ,
            oe => P5DIR ,
            pin_input => P5_0 ,
            fb => PI5_0 ,
            pad => PORT5D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT5D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT5D1(0)__PA ,
            oe => P5DIR ,
            pin_input => P5_1 ,
            fb => PI5_1 ,
            pad => PORT5D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT5D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT5D2(0)__PA ,
            oe => P5DIR ,
            pin_input => P5_2 ,
            fb => PI5_2 ,
            pad => PORT5D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT5D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT5D3(0)__PA ,
            oe => P5DIR ,
            pin_input => P5_3 ,
            fb => PI5_3 ,
            pad => PORT5D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT5D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT5D4(0)__PA ,
            oe => P5DIR ,
            pin_input => P5_4 ,
            fb => PI5_4 ,
            pad => PORT5D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT6D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT6D0(0)__PA ,
            oe => P6DIR ,
            pin_input => P6_0 ,
            fb => PI6_0 ,
            pad => PORT6D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT6D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT6D1(0)__PA ,
            oe => P6DIR ,
            pin_input => P6_1 ,
            fb => PI6_1 ,
            pad => PORT6D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT6D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT6D2(0)__PA ,
            oe => P6DIR ,
            pin_input => P6_2 ,
            fb => PI6_2 ,
            pad => PORT6D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT6D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT6D3(0)__PA ,
            oe => P6DIR ,
            pin_input => P6_3 ,
            fb => PI6_3 ,
            pad => PORT6D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT12D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT12D0(0)__PA ,
            oe => P12DIR ,
            pin_input => P12_0 ,
            fb => PI12_0 ,
            pad => PORT12D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT12D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT12D1(0)__PA ,
            oe => P12DIR ,
            pin_input => P12_1 ,
            fb => PI12_1 ,
            pad => PORT12D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT15D0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT15D0(0)__PA ,
            oe => tmpOE__PORT15D0_net_0 ,
            pin_input => P15_0 ,
            fb => PI15_0 ,
            pad => PORT15D0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT15D1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT15D1(0)__PA ,
            oe => tmpOE__PORT15D0_net_0 ,
            pin_input => P15_1 ,
            fb => PI15_1 ,
            pad => PORT15D1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT15D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT15D2(0)__PA ,
            oe => tmpOE__PORT15D0_net_0 ,
            pin_input => P15_2 ,
            fb => PI15_2 ,
            pad => PORT15D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT15D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT15D3(0)__PA ,
            oe => tmpOE__PORT15D0_net_0 ,
            pin_input => P15_3 ,
            fb => PI15_3 ,
            pad => PORT15D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            oe => tmpOE__Rx_1_net_0 ,
            pin_input => P12_6_Out ,
            fb => Net_1163 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            oe => tmpOE__Tx_1_net_0 ,
            pin_input => Net_1139 ,
            fb => Net_1178 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT12D2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT12D2(0)__PA ,
            oe => P12DIR ,
            pin_input => P12_2 ,
            fb => PI12_2 ,
            pad => PORT12D2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PORT12D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PORT12D3(0)__PA ,
            oe => P12DIR ,
            pin_input => P12_3 ,
            fb => PI12_3 ,
            pad => PORT12D3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1139, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !U1_PIO0 * P12_7_Out
            + U1_PIO0 * !\UART_1:BUART:txn\
        );
        Output = Net_1139 (fanout=1)

    MacroCell: Name=Net_1101, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_0 * P0DIR
        );
        Output = Net_1101 (fanout=1)

    MacroCell: Name=Net_117, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_1 * P0DIR
        );
        Output = Net_117 (fanout=1)

    MacroCell: Name=Net_1104, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_2 * P0DIR
        );
        Output = Net_1104 (fanout=1)

    MacroCell: Name=Net_1105, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_3 * P0DIR
        );
        Output = Net_1105 (fanout=1)

    MacroCell: Name=Net_1106, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_4 * P0DIR
        );
        Output = Net_1106 (fanout=1)

    MacroCell: Name=Net_1107, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_5 * P0DIR
        );
        Output = Net_1107 (fanout=1)

    MacroCell: Name=Net_1108, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_6 * P0DIR
        );
        Output = Net_1108 (fanout=1)

    MacroCell: Name=Net_1109, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_7 * P0DIR
        );
        Output = Net_1109 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              U1_PIO0 * !\UART_1:BUART:pollcount_1\ * !Net_1163_SYNCOUT
            + !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              U1_PIO0 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_1163_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              U1_PIO0 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\ * 
              !Net_1163_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !U1_PIO0 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + U1_PIO0 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\ * 
              !Net_1163_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_1163_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !U1_PIO0 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
            + U1_PIO0 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\ * 
              !Net_1163_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_1163_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              U1_PIO0 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_1163_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              U1_PIO0 * !Net_1163_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\DataIn_Port3:sts:sts_reg\
        PORT MAP (
            status_7 => PI3_7 ,
            status_6 => PI3_6 ,
            status_5 => PI3_5 ,
            status_4 => PI3_4 ,
            status_3 => PI3_3 ,
            status_2 => PI3_2 ,
            status_1 => PI3_1 ,
            status_0 => PI3_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port0:sts:sts_reg\
        PORT MAP (
            status_7 => PI0_7 ,
            status_6 => PI0_6 ,
            status_5 => PI0_5 ,
            status_4 => PI0_4 ,
            status_3 => PI0_3 ,
            status_2 => PI0_2 ,
            status_1 => PI0_1 ,
            status_0 => PI0_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port2:sts:sts_reg\
        PORT MAP (
            status_7 => PI2_7 ,
            status_6 => PI2_6 ,
            status_5 => PI2_5 ,
            status_4 => PI2_4 ,
            status_3 => PI2_3 ,
            status_2 => PI2_2 ,
            status_1 => PI2_1 ,
            status_0 => PI2_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port4:sts:sts_reg\
        PORT MAP (
            status_5 => PI4_5 ,
            status_4 => PI4_4 ,
            status_3 => PI4_3 ,
            status_2 => PI4_2 ,
            status_1 => PI4_1 ,
            status_0 => PI4_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port1:sts:sts_reg\
        PORT MAP (
            status_4 => PI1_4 ,
            status_3 => PI1_3 ,
            status_2 => PI1_2 ,
            status_1 => PI1_1 ,
            status_0 => PI1_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port5:sts:sts_reg\
        PORT MAP (
            status_4 => PI5_4 ,
            status_3 => PI5_3 ,
            status_2 => PI5_2 ,
            status_1 => PI5_1 ,
            status_0 => PI5_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port6:sts:sts_reg\
        PORT MAP (
            status_7 => PI12_3 ,
            status_6 => PI12_2 ,
            status_5 => PI12_1 ,
            status_4 => PI12_0 ,
            status_3 => PI6_3 ,
            status_2 => PI6_2 ,
            status_1 => PI6_1 ,
            status_0 => PI6_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\DataIn_Port15:sts:sts_reg\
        PORT MAP (
            status_3 => PI15_3 ,
            status_2 => PI15_2 ,
            status_1 => PI15_1 ,
            status_0 => PI15_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\UART_Status:sts:sts_reg\
        PORT MAP (
            status_1 => Net_1163_SYNCOUT ,
            status_0 => Net_1178_SYNCOUT );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SDA0(0)_SYNC
        PORT MAP (
            in => \I2C_EEPROM:Net_1109_1\ ,
            out => \I2C_EEPROM:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Tx_1(0)_SYNC
        PORT MAP (
            in => Net_1178 ,
            out => Net_1178_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_1163 ,
            out => Net_1163_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL0(0)_SYNC
        PORT MAP (
            in => \I2C_EEPROM:Net_1109_0\ ,
            out => \I2C_EEPROM:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\DataOut_Port0:Sync:ctrl_reg\
        PORT MAP (
            control_7 => P0_7 ,
            control_6 => P0_6 ,
            control_5 => P0_5 ,
            control_4 => P0_4 ,
            control_3 => P0_3 ,
            control_2 => P0_2 ,
            control_1 => P0_1 ,
            control_0 => P0_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Dir_Ctl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => P12DIR ,
            control_6 => P6DIR ,
            control_5 => P5DIR ,
            control_4 => P4DIR ,
            control_3 => P3DIR ,
            control_2 => P2DIR ,
            control_1 => P1DIR ,
            control_0 => P0DIR );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => P2_7 ,
            control_6 => P2_6 ,
            control_5 => P2_5 ,
            control_4 => P2_4 ,
            control_3 => P2_3 ,
            control_2 => P2_2 ,
            control_1 => P2_1 ,
            control_0 => P2_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => P3_7 ,
            control_6 => P3_6 ,
            control_5 => P3_5 ,
            control_4 => P3_4 ,
            control_3 => P3_3 ,
            control_2 => P3_2 ,
            control_1 => P3_1 ,
            control_0 => P3_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DataOut_Port4:control_7\ ,
            control_6 => \DataOut_Port4:control_6\ ,
            control_5 => P4_5 ,
            control_4 => P4_4 ,
            control_3 => P4_3 ,
            control_2 => P4_2 ,
            control_1 => P4_1 ,
            control_0 => P4_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DataOut_Port1:control_7\ ,
            control_6 => \DataOut_Port1:control_6\ ,
            control_5 => \DataOut_Port1:control_5\ ,
            control_4 => P1_4 ,
            control_3 => P1_3 ,
            control_2 => P1_2 ,
            control_1 => P1_1 ,
            control_0 => P1_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port5:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DataOut_Port5:control_7\ ,
            control_6 => \DataOut_Port5:control_6\ ,
            control_5 => \DataOut_Port5:control_5\ ,
            control_4 => P5_4 ,
            control_3 => P5_3 ,
            control_2 => P5_2 ,
            control_1 => P5_1 ,
            control_0 => P5_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port6:Sync:ctrl_reg\
        PORT MAP (
            control_7 => P12_3 ,
            control_6 => P12_2 ,
            control_5 => P12_1 ,
            control_4 => P12_0 ,
            control_3 => P6_3 ,
            control_2 => P6_2 ,
            control_1 => P6_1 ,
            control_0 => P6_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DataOut_Port15:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DataOut_Port15:control_7\ ,
            control_6 => \DataOut_Port15:control_6\ ,
            control_5 => \DataOut_Port15:control_5\ ,
            control_4 => tmpOE__PORT15D0_net_0 ,
            control_3 => P15_3 ,
            control_2 => P15_2 ,
            control_1 => P15_1 ,
            control_0 => P15_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\UART_Ctrl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \UART_Ctrl:control_7\ ,
            control_6 => \UART_Ctrl:control_6\ ,
            control_5 => \UART_Ctrl:control_5\ ,
            control_4 => U1_PIO0 ,
            control_3 => tmpOE__Rx_1_net_0 ,
            control_2 => tmpOE__Tx_1_net_0 ,
            control_1 => P12_7_Out ,
            control_0 => P12_6_Out );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_EEPROM:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_EEPROM:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   60 :   12 :   72 : 83.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   32 :  160 :  192 : 16.67 %
  Unique P-terms              :   55 :  329 :  384 : 14.32 %
  Total P-terms               :   64 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :   13 :   11 :   24 : 54.17 %
    Status Registers          :    9 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   11 :   13 :   24 : 45.83 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.248ms
Tech Mapping phase: Elapsed time ==> 0s.352ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : P71(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P72(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : P73(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : P74(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : P76(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : P77(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : P78(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : P79(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : PORT12D0(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : PORT12D1(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : PORT12D2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : PORT12D3(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : PORT15D0(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : PORT15D1(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : PORT15D2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : PORT15D3(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : PORT1D0(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : PORT1D1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PORT1D2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : PORT1D3(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : PORT1D4(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : PORT2D0(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : PORT2D1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : PORT2D2(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : PORT2D3(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : PORT2D4(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : PORT2D5(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : PORT2D6(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : PORT2D7(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : PORT3D0(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : PORT3D1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : PORT3D2(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : PORT3D3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : PORT3D4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PORT3D5(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : PORT3D6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : PORT3D7(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : PORT4D0(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : PORT4D1(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : PORT4D2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : PORT4D3(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : PORT4D4(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : PORT4D5(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : PORT5D0(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : PORT5D1(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : PORT5D2(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : PORT5D3(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : PORT5D4(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : PORT6D0(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : PORT6D1(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : PORT6D2(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : PORT6D3(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Rx_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL0(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA0(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Tx_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.355ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   23 :   25 :   48 :  47.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.52
                   Pterms :            2.78
               Macrocells :            1.39
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.267ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       7.86 :       2.29
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
statuscell: Name =\DataIn_Port5:sts:sts_reg\
    PORT MAP (
        status_4 => PI5_4 ,
        status_3 => PI5_3 ,
        status_2 => PI5_2 ,
        status_1 => PI5_1 ,
        status_0 => PI5_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port5:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DataOut_Port5:control_7\ ,
        control_6 => \DataOut_Port5:control_6\ ,
        control_5 => \DataOut_Port5:control_5\ ,
        control_4 => P5_4 ,
        control_3 => P5_3 ,
        control_2 => P5_2 ,
        control_1 => P5_1 ,
        control_0 => P5_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\DataIn_Port1:sts:sts_reg\
    PORT MAP (
        status_4 => PI1_4 ,
        status_3 => PI1_3 ,
        status_2 => PI1_2 ,
        status_1 => PI1_1 ,
        status_0 => PI1_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DataOut_Port1:control_7\ ,
        control_6 => \DataOut_Port1:control_6\ ,
        control_5 => \DataOut_Port1:control_5\ ,
        control_4 => P1_4 ,
        control_3 => P1_3 ,
        control_2 => P1_2 ,
        control_1 => P1_1 ,
        control_0 => P1_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UART_Ctrl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \UART_Ctrl:control_7\ ,
        control_6 => \UART_Ctrl:control_6\ ,
        control_5 => \UART_Ctrl:control_5\ ,
        control_4 => U1_PIO0 ,
        control_3 => tmpOE__Rx_1_net_0 ,
        control_2 => tmpOE__Tx_1_net_0 ,
        control_1 => P12_7_Out ,
        control_0 => P12_6_Out );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_1163 ,
        out => Net_1163_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Tx_1(0)_SYNC
    PORT MAP (
        in => Net_1178 ,
        out => Net_1178_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\DataOut_Port6:Sync:ctrl_reg\
    PORT MAP (
        control_7 => P12_3 ,
        control_6 => P12_2 ,
        control_5 => P12_1 ,
        control_4 => P12_0 ,
        control_3 => P6_3 ,
        control_2 => P6_2 ,
        control_1 => P6_1 ,
        control_0 => P6_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SDA0(0)_SYNC
    PORT MAP (
        in => \I2C_EEPROM:Net_1109_1\ ,
        out => \I2C_EEPROM:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =SCL0(0)_SYNC
    PORT MAP (
        in => \I2C_EEPROM:Net_1109_0\ ,
        out => \I2C_EEPROM:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1139, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !U1_PIO0 * P12_7_Out
            + U1_PIO0 * !\UART_1:BUART:txn\
        );
        Output = Net_1139 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\DataIn_Port2:sts:sts_reg\
    PORT MAP (
        status_7 => PI2_7 ,
        status_6 => PI2_6 ,
        status_5 => PI2_5 ,
        status_4 => PI2_4 ,
        status_3 => PI2_3 ,
        status_2 => PI2_2 ,
        status_1 => PI2_1 ,
        status_0 => PI2_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => P2_7 ,
        control_6 => P2_6 ,
        control_5 => P2_5 ,
        control_4 => P2_4 ,
        control_3 => P2_3 ,
        control_2 => P2_2 ,
        control_1 => P2_1 ,
        control_0 => P2_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\UART_Status:sts:sts_reg\
    PORT MAP (
        status_1 => Net_1163_SYNCOUT ,
        status_0 => Net_1178_SYNCOUT );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Dir_Ctl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => P12DIR ,
        control_6 => P6DIR ,
        control_5 => P5DIR ,
        control_4 => P4DIR ,
        control_3 => P3DIR ,
        control_2 => P2DIR ,
        control_1 => P1DIR ,
        control_0 => P0DIR );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              U1_PIO0 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\ * 
              !Net_1163_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

statuscell: Name =\DataIn_Port3:sts:sts_reg\
    PORT MAP (
        status_7 => PI3_7 ,
        status_6 => PI3_6 ,
        status_5 => PI3_5 ,
        status_4 => PI3_4 ,
        status_3 => PI3_3 ,
        status_2 => PI3_2 ,
        status_1 => PI3_1 ,
        status_0 => PI3_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => P3_7 ,
        control_6 => P3_6 ,
        control_5 => P3_5 ,
        control_4 => P3_4 ,
        control_3 => P3_3 ,
        control_2 => P3_2 ,
        control_1 => P3_1 ,
        control_0 => P3_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              U1_PIO0 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_1163_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              U1_PIO0 * !\UART_1:BUART:pollcount_1\ * !Net_1163_SYNCOUT
            + !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              U1_PIO0 * !Net_1163_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\DataIn_Port15:sts:sts_reg\
    PORT MAP (
        status_3 => PI15_3 ,
        status_2 => PI15_2 ,
        status_1 => PI15_1 ,
        status_0 => PI15_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !U1_PIO0 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + U1_PIO0 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\ * 
              !Net_1163_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_1163_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              U1_PIO0 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !Net_1163_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1104, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_2 * P0DIR
        );
        Output = Net_1104 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1105, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_3 * P0DIR
        );
        Output = Net_1105 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\DataIn_Port6:sts:sts_reg\
    PORT MAP (
        status_7 => PI12_3 ,
        status_6 => PI12_2 ,
        status_5 => PI12_1 ,
        status_4 => PI12_0 ,
        status_3 => PI6_3 ,
        status_2 => PI6_2 ,
        status_1 => PI6_1 ,
        status_0 => PI6_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port15:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DataOut_Port15:control_7\ ,
        control_6 => \DataOut_Port15:control_6\ ,
        control_5 => \DataOut_Port15:control_5\ ,
        control_4 => tmpOE__PORT15D0_net_0 ,
        control_3 => P15_3 ,
        control_2 => P15_2 ,
        control_1 => P15_1 ,
        control_0 => P15_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !U1_PIO0 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
            + U1_PIO0 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\ * 
              !Net_1163_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_1163_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1109, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_7 * P0DIR
        );
        Output = Net_1109 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_117, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_1 * P0DIR
        );
        Output = Net_117 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\DataOut_Port0:Sync:ctrl_reg\
    PORT MAP (
        control_7 => P0_7 ,
        control_6 => P0_6 ,
        control_5 => P0_5 ,
        control_4 => P0_4 ,
        control_3 => P0_3 ,
        control_2 => P0_2 ,
        control_1 => P0_1 ,
        control_0 => P0_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1101, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_0 * P0DIR
        );
        Output = Net_1101 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1108, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_6 * P0DIR
        );
        Output = Net_1108 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\DataIn_Port0:sts:sts_reg\
    PORT MAP (
        status_7 => PI0_7 ,
        status_6 => PI0_6 ,
        status_5 => PI0_5 ,
        status_4 => PI0_4 ,
        status_3 => PI0_3 ,
        status_2 => PI0_2 ,
        status_1 => PI0_1 ,
        status_0 => PI0_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1106, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_4 * P0DIR
        );
        Output = Net_1106 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1107, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              P0_5 * P0DIR
        );
        Output = Net_1107 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\DataIn_Port4:sts:sts_reg\
    PORT MAP (
        status_5 => PI4_5 ,
        status_4 => PI4_4 ,
        status_3 => PI4_3 ,
        status_2 => PI4_2 ,
        status_1 => PI4_1 ,
        status_0 => PI4_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\DataOut_Port4:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DataOut_Port4:control_7\ ,
        control_6 => \DataOut_Port4:control_6\ ,
        control_5 => P4_5 ,
        control_4 => P4_4 ,
        control_3 => P4_3 ,
        control_2 => P4_2 ,
        control_1 => P4_1 ,
        control_0 => P4_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_EEPROM:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_EEPROM:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_67 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART:ord_int\
        PORT MAP (
            interrupt => \USBUART:Net_95\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P71(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => P71(0)__PA ,
        pin_input => Net_1101 ,
        fb => PI0_0 ,
        pad => P71(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P72(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P72(0)__PA ,
        pin_input => Net_117 ,
        fb => PI0_1 ,
        pad => P72(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P73(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P73(0)__PA ,
        pin_input => Net_1104 ,
        fb => PI0_2 ,
        pad => P73(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = P74(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P74(0)__PA ,
        pin_input => Net_1105 ,
        fb => PI0_3 ,
        pad => P74(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P76(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P76(0)__PA ,
        pin_input => Net_1106 ,
        fb => PI0_4 ,
        pad => P76(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P77(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P77(0)__PA ,
        pin_input => Net_1107 ,
        fb => PI0_5 ,
        pad => P77(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P78(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P78(0)__PA ,
        pin_input => Net_1108 ,
        fb => PI0_6 ,
        pad => P78(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = P79(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P79(0)__PA ,
        pin_input => Net_1109 ,
        fb => PI0_7 ,
        pad => P79(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = PORT1D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT1D0(0)__PA ,
        oe => P1DIR ,
        pin_input => P1_0 ,
        fb => PI1_0 ,
        pad => PORT1D0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT1D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT1D1(0)__PA ,
        oe => P1DIR ,
        pin_input => P1_1 ,
        fb => PI1_1 ,
        pad => PORT1D1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT1D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT1D2(0)__PA ,
        oe => P1DIR ,
        pin_input => P1_2 ,
        fb => PI1_2 ,
        pad => PORT1D2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT1D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT1D3(0)__PA ,
        oe => P1DIR ,
        pin_input => P1_3 ,
        fb => PI1_3 ,
        pad => PORT1D3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT1D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT1D4(0)__PA ,
        oe => P1DIR ,
        pin_input => P1_4 ,
        fb => PI1_4 ,
        pad => PORT1D4(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT2D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D0(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_0 ,
        fb => PI2_0 ,
        pad => PORT2D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PORT2D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D1(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_1 ,
        fb => PI2_1 ,
        pad => PORT2D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PORT2D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D2(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_2 ,
        fb => PI2_2 ,
        pad => PORT2D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT2D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D3(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_3 ,
        fb => PI2_3 ,
        pad => PORT2D3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PORT2D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D4(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_4 ,
        fb => PI2_4 ,
        pad => PORT2D4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT2D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D5(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_5 ,
        fb => PI2_5 ,
        pad => PORT2D5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT2D7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D7(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_7 ,
        fb => PI2_7 ,
        pad => PORT2D7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT2D6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT2D6(0)__PA ,
        oe => P2DIR ,
        pin_input => P2_6 ,
        fb => PI2_6 ,
        pad => PORT2D6(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT3D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D0(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_0 ,
        fb => PI3_0 ,
        pad => PORT3D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PORT3D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D1(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_1 ,
        fb => PI3_1 ,
        pad => PORT3D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PORT3D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D2(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_2 ,
        fb => PI3_2 ,
        pad => PORT3D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT3D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D3(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_3 ,
        fb => PI3_3 ,
        pad => PORT3D3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PORT3D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D4(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_4 ,
        fb => PI3_4 ,
        pad => PORT3D4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT3D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D5(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_5 ,
        fb => PI3_5 ,
        pad => PORT3D5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT3D6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D6(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_6 ,
        fb => PI3_6 ,
        pad => PORT3D6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT3D7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT3D7(0)__PA ,
        oe => P3DIR ,
        pin_input => P3_7 ,
        fb => PI3_7 ,
        pad => PORT3D7(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT4D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D0(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_0 ,
        fb => PI4_0 ,
        pad => PORT4D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PORT4D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D1(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_1 ,
        fb => PI4_1 ,
        pad => PORT4D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PORT4D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D2(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_2 ,
        fb => PI4_2 ,
        pad => PORT4D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT4D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D3(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_3 ,
        fb => PI4_3 ,
        pad => PORT4D3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PORT4D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D4(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_4 ,
        fb => PI4_4 ,
        pad => PORT4D4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT4D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT4D5(0)__PA ,
        oe => P4DIR ,
        pin_input => P4_5 ,
        fb => PI4_5 ,
        pad => PORT4D5(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT5D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT5D0(0)__PA ,
        oe => P5DIR ,
        pin_input => P5_0 ,
        fb => PI5_0 ,
        pad => PORT5D0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PORT5D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT5D1(0)__PA ,
        oe => P5DIR ,
        pin_input => P5_1 ,
        fb => PI5_1 ,
        pad => PORT5D1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT5D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT5D2(0)__PA ,
        oe => P5DIR ,
        pin_input => P5_2 ,
        fb => PI5_2 ,
        pad => PORT5D2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT5D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT5D3(0)__PA ,
        oe => P5DIR ,
        pin_input => P5_3 ,
        fb => PI5_3 ,
        pad => PORT5D3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT5D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT5D4(0)__PA ,
        oe => P5DIR ,
        pin_input => P5_4 ,
        fb => PI5_4 ,
        pad => PORT5D4(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = PORT6D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT6D0(0)__PA ,
        oe => P6DIR ,
        pin_input => P6_0 ,
        fb => PI6_0 ,
        pad => PORT6D0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PORT6D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT6D1(0)__PA ,
        oe => P6DIR ,
        pin_input => P6_1 ,
        fb => PI6_1 ,
        pad => PORT6D1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PORT6D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT6D2(0)__PA ,
        oe => P6DIR ,
        pin_input => P6_2 ,
        fb => PI6_2 ,
        pad => PORT6D2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PORT6D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT6D3(0)__PA ,
        oe => P6DIR ,
        pin_input => P6_3 ,
        fb => PI6_3 ,
        pad => PORT6D3(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT12D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT12D0(0)__PA ,
        oe => P12DIR ,
        pin_input => P12_0 ,
        fb => PI12_0 ,
        pad => PORT12D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PORT12D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT12D1(0)__PA ,
        oe => P12DIR ,
        pin_input => P12_1 ,
        fb => PI12_1 ,
        pad => PORT12D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PORT12D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT12D2(0)__PA ,
        oe => P12DIR ,
        pin_input => P12_2 ,
        fb => PI12_2 ,
        pad => PORT12D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT12D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT12D3(0)__PA ,
        oe => P12DIR ,
        pin_input => P12_3 ,
        fb => PI12_3 ,
        pad => PORT12D3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL0(0)__PA ,
        fb => \I2C_EEPROM:Net_1109_0\ ,
        pin_input => \I2C_EEPROM:Net_643_0\ ,
        pad => SCL0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA0(0)__PA ,
        fb => \I2C_EEPROM:Net_1109_1\ ,
        pin_input => \I2C_EEPROM:sda_x_wire\ ,
        pad => SDA0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        oe => tmpOE__Tx_1_net_0 ,
        pin_input => Net_1139 ,
        fb => Net_1178 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        oe => tmpOE__Rx_1_net_0 ,
        pin_input => P12_6_Out ,
        fb => Net_1163 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "c39ef993-d787-4c0c-8ad6-c0c81f866442/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = PORT15D0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT15D0(0)__PA ,
        oe => tmpOE__PORT15D0_net_0 ,
        pin_input => P15_0 ,
        fb => PI15_0 ,
        pad => PORT15D0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PORT15D1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT15D1(0)__PA ,
        oe => tmpOE__PORT15D0_net_0 ,
        pin_input => P15_1 ,
        fb => PI15_1 ,
        pad => PORT15D1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PORT15D2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT15D2(0)__PA ,
        oe => tmpOE__PORT15D0_net_0 ,
        pin_input => P15_2 ,
        fb => PI15_2 ,
        pad => PORT15D2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PORT15D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PORT15D3(0)__PA ,
        oe => tmpOE__PORT15D0_net_0 ,
        pin_input => P15_3 ,
        fb => PI15_3 ,
        pad => PORT15D3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,6)"
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(15,7)"
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => RDCLK ,
            dclk_0 => RDCLK_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_EEPROM:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_EEPROM:Net_1109_0\ ,
            sda_in => \I2C_EEPROM:Net_1109_1\ ,
            scl_out => \I2C_EEPROM:Net_643_0\ ,
            sda_out => \I2C_EEPROM:sda_x_wire\ ,
            interrupt => \I2C_EEPROM:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_67 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |          P71(0) | FB(PI0_0), In(Net_1101)
     |   1 |     * |      NONE |         CMOS_OUT |          P72(0) | FB(PI0_1), In(Net_117)
     |   2 |     * |      NONE |         CMOS_OUT |          P73(0) | FB(PI0_2), In(Net_1104)
     |   3 |     * |      NONE |         CMOS_OUT |          P74(0) | FB(PI0_3), In(Net_1105)
     |   4 |     * |      NONE |         CMOS_OUT |          P76(0) | FB(PI0_4), In(Net_1106)
     |   5 |     * |      NONE |         CMOS_OUT |          P77(0) | FB(PI0_5), In(Net_1107)
     |   6 |     * |      NONE |         CMOS_OUT |          P78(0) | FB(PI0_6), In(Net_1108)
     |   7 |     * |      NONE |         CMOS_OUT |          P79(0) | FB(PI0_7), In(Net_1109)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |      PORT1D0(0) | FB(PI1_0), In(P1_0), OE(P1DIR)
     |   3 |     * |      NONE |         CMOS_OUT |      PORT1D1(0) | FB(PI1_1), In(P1_1), OE(P1DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT1D2(0) | FB(PI1_2), In(P1_2), OE(P1DIR)
     |   6 |     * |      NONE |         CMOS_OUT |      PORT1D3(0) | FB(PI1_3), In(P1_3), OE(P1DIR)
     |   7 |     * |      NONE |         CMOS_OUT |      PORT1D4(0) | FB(PI1_4), In(P1_4), OE(P1DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      PORT2D0(0) | FB(PI2_0), In(P2_0), OE(P2DIR)
     |   1 |     * |      NONE |         CMOS_OUT |      PORT2D1(0) | FB(PI2_1), In(P2_1), OE(P2DIR)
     |   2 |     * |      NONE |         CMOS_OUT |      PORT2D2(0) | FB(PI2_2), In(P2_2), OE(P2DIR)
     |   3 |     * |      NONE |         CMOS_OUT |      PORT2D3(0) | FB(PI2_3), In(P2_3), OE(P2DIR)
     |   4 |     * |      NONE |         CMOS_OUT |      PORT2D4(0) | FB(PI2_4), In(P2_4), OE(P2DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT2D5(0) | FB(PI2_5), In(P2_5), OE(P2DIR)
     |   6 |     * |      NONE |         CMOS_OUT |      PORT2D7(0) | FB(PI2_7), In(P2_7), OE(P2DIR)
     |   7 |     * |      NONE |         CMOS_OUT |      PORT2D6(0) | FB(PI2_6), In(P2_6), OE(P2DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |      PORT3D0(0) | FB(PI3_0), In(P3_0), OE(P3DIR)
     |   1 |     * |      NONE |         CMOS_OUT |      PORT3D1(0) | FB(PI3_1), In(P3_1), OE(P3DIR)
     |   2 |     * |      NONE |         CMOS_OUT |      PORT3D2(0) | FB(PI3_2), In(P3_2), OE(P3DIR)
     |   3 |     * |      NONE |         CMOS_OUT |      PORT3D3(0) | FB(PI3_3), In(P3_3), OE(P3DIR)
     |   4 |     * |      NONE |         CMOS_OUT |      PORT3D4(0) | FB(PI3_4), In(P3_4), OE(P3DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT3D5(0) | FB(PI3_5), In(P3_5), OE(P3DIR)
     |   6 |     * |      NONE |         CMOS_OUT |      PORT3D6(0) | FB(PI3_6), In(P3_6), OE(P3DIR)
     |   7 |     * |      NONE |         CMOS_OUT |      PORT3D7(0) | FB(PI3_7), In(P3_7), OE(P3DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |      PORT4D0(0) | FB(PI4_0), In(P4_0), OE(P4DIR)
     |   1 |     * |      NONE |         CMOS_OUT |      PORT4D1(0) | FB(PI4_1), In(P4_1), OE(P4DIR)
     |   2 |     * |      NONE |         CMOS_OUT |      PORT4D2(0) | FB(PI4_2), In(P4_2), OE(P4DIR)
     |   3 |     * |      NONE |         CMOS_OUT |      PORT4D3(0) | FB(PI4_3), In(P4_3), OE(P4DIR)
     |   4 |     * |      NONE |         CMOS_OUT |      PORT4D4(0) | FB(PI4_4), In(P4_4), OE(P4DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT4D5(0) | FB(PI4_5), In(P4_5), OE(P4DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |      PORT5D0(0) | FB(PI5_0), In(P5_0), OE(P5DIR)
     |   4 |     * |      NONE |         CMOS_OUT |      PORT5D1(0) | FB(PI5_1), In(P5_1), OE(P5DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT5D2(0) | FB(PI5_2), In(P5_2), OE(P5DIR)
     |   6 |     * |      NONE |         CMOS_OUT |      PORT5D3(0) | FB(PI5_3), In(P5_3), OE(P5DIR)
     |   7 |     * |      NONE |         CMOS_OUT |      PORT5D4(0) | FB(PI5_4), In(P5_4), OE(P5DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
   6 |   4 |     * |      NONE |         CMOS_OUT |      PORT6D0(0) | FB(PI6_0), In(P6_0), OE(P6DIR)
     |   5 |     * |      NONE |         CMOS_OUT |      PORT6D1(0) | FB(PI6_1), In(P6_1), OE(P6DIR)
     |   6 |     * |      NONE |         CMOS_OUT |      PORT6D2(0) | FB(PI6_2), In(P6_2), OE(P6DIR)
     |   7 |     * |      NONE |         CMOS_OUT |      PORT6D3(0) | FB(PI6_3), In(P6_3), OE(P6DIR)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
  12 |   0 |     * |      NONE |         CMOS_OUT |     PORT12D0(0) | FB(PI12_0), In(P12_0), OE(P12DIR)
     |   1 |     * |      NONE |         CMOS_OUT |     PORT12D1(0) | FB(PI12_1), In(P12_1), OE(P12DIR)
     |   2 |     * |      NONE |         CMOS_OUT |     PORT12D2(0) | FB(PI12_2), In(P12_2), OE(P12DIR)
     |   3 |     * |      NONE |         CMOS_OUT |     PORT12D3(0) | FB(PI12_3), In(P12_3), OE(P12DIR)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |         SCL0(0) | FB(\I2C_EEPROM:Net_1109_0\), In(\I2C_EEPROM:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |         SDA0(0) | FB(\I2C_EEPROM:Net_1109_1\), In(\I2C_EEPROM:sda_x_wire\)
     |   6 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | FB(Net_1178), In(Net_1139), OE(tmpOE__Tx_1_net_0)
     |   7 |     * |      NONE |         CMOS_OUT |         Rx_1(0) | FB(Net_1163), In(P12_6_Out), OE(tmpOE__Rx_1_net_0)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |     PORT15D0(0) | FB(PI15_0), In(P15_0), OE(tmpOE__PORT15D0_net_0)
     |   1 |     * |      NONE |         CMOS_OUT |     PORT15D1(0) | FB(PI15_1), In(P15_1), OE(tmpOE__PORT15D0_net_0)
     |   2 |     * |      NONE |         CMOS_OUT |     PORT15D2(0) | FB(PI15_2), In(P15_2), OE(tmpOE__PORT15D0_net_0)
     |   3 |     * |      NONE |         CMOS_OUT |     PORT15D3(0) | FB(PI15_3), In(P15_3), OE(tmpOE__PORT15D0_net_0)
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.188ms
Digital Placement phase: Elapsed time ==> 2s.724ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "RPS_PSOC5_Serial_01_r.vh2" --pcf-path "RPS_PSOC5_Serial_01.pco" --des-name "RPS_PSOC5_Serial_01" --dsf-path "RPS_PSOC5_Serial_01.dsf" --sdc-path "RPS_PSOC5_Serial_01.sdc" --lib-path "RPS_PSOC5_Serial_01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.183ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.274ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in RPS_PSOC5_Serial_01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.694ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.359ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.143ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.143ms
API generation phase: Elapsed time ==> 5s.131ms
Dependency generation phase: Elapsed time ==> 0s.030ms
Cleanup phase: Elapsed time ==> 0s.000ms
