\doxysubsubsubsection{APB2 Peripheral Clock Enabled or Disabled Status}
\hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status}{}\label{group__RCC__APB2__Clock__Enable__Disable__Status}\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}


Check whether the APB2 peripheral clock is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_ga533cce6e679e55d54b4381b2817fc974}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+ADC)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_gad2b7c3a381d791c4ee728e303935832a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_gab1787d7cdf591c099b8d96848aee835e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_ga59bd3cd20df76f885695fcdad1edce27}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART1)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_ga52afd021e3f0970ce10549dbfb69abac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM16)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Clock__Enable__Disable__Status_ga9cb697e01267c3ee783f0fabf3eefda1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM17)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the APB2 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_ga533cce6e679e55d54b4381b2817fc974}\label{group__RCC__APB2__Clock__Enable__Disable__Status_ga533cce6e679e55d54b4381b2817fc974} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+ADC)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01142}{1142}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_gab1787d7cdf591c099b8d96848aee835e}\label{group__RCC__APB2__Clock__Enable__Disable__Status_gab1787d7cdf591c099b8d96848aee835e} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SPI1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01144}{1144}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_ga52afd021e3f0970ce10549dbfb69abac}\label{group__RCC__APB2__Clock__Enable__Disable__Status_ga52afd021e3f0970ce10549dbfb69abac} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM16)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01146}{1146}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_ga9cb697e01267c3ee783f0fabf3eefda1}\label{group__RCC__APB2__Clock__Enable__Disable__Status_ga9cb697e01267c3ee783f0fabf3eefda1} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM17)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01147}{1147}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_gad2b7c3a381d791c4ee728e303935832a}\label{group__RCC__APB2__Clock__Enable__Disable__Status_gad2b7c3a381d791c4ee728e303935832a} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+TIM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01143}{1143}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB2__Clock__Enable__Disable__Status_ga59bd3cd20df76f885695fcdad1edce27}\label{group__RCC__APB2__Clock__Enable__Disable__Status_ga59bd3cd20df76f885695fcdad1edce27} 
\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}!\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock(LL\+\_\+\+APB2\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+USART1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01145}{1145}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

