
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Thu May 22 09:16:40 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project normals 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top normals 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 42879
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.16 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.38 seconds. CPU system time: 0.7 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:101:19) in function 'normals' completely with a factor of 1920 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'normalized(float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'normals(float*, float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'cross(float*, float*, float*)' into 'normals(float*, float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'normalized(float*)' into 'normals(float*, float*)' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:19:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:44:14)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:45:14)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:46:14)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:88:25)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:89:25)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:90:25)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:96:19)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:97:21)
WARNING: [HLS 214-167] The program may have out of bound array access (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:98:21)
INFO: [HLS 214-248] Applying array_partition to 'vmap': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:19:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.08 seconds. CPU system time: 0.69 seconds. Elapsed time: 9.9 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.231 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:23) in function 'normals' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:25) in function 'normals' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:31) in function 'normals' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:84) in function 'normals' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:93) in function 'normals' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_31_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:31) in function 'normals' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:60) in function 'normals' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_8_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:8) in function 'normals' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'v00' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'v01' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'v10' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'in1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'in2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'r' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:59) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.262 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_27_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:27:30) in function 'normals' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'data0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:24:9)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:26:10)
INFO: [HLS 200-472] Inferring partial write operation for 'data0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:80:12)
INFO: [HLS 200-472] Inferring partial write operation for 'data0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:81:12)
INFO: [HLS 200-472] Inferring partial write operation for 'data0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:82:12)
INFO: [HLS 200-472] Inferring partial write operation for 'data0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:88:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:89:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:90:23)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:96:17)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:97:19)
INFO: [HLS 200-472] Inferring partial write operation for 'data1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:98:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.47 seconds. CPU system time: 0.44 seconds. Elapsed time: 10.94 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'normals' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normals_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_23_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normals_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normals_Pipeline_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_4'.
WARNING: [HLS 200-880] The II Violation in module 'normals_Pipeline_VITIS_LOOP_31_4' (loop 'VITIS_LOOP_31_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('nmap_addr_1_write_ln69', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:69) of variable 'bitcast_ln69', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:69 on array 'nmap' and 'store' operation ('nmap_addr_write_ln37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:37) of constant 2143289344 on array 'nmap'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'normals_Pipeline_VITIS_LOOP_31_4' (loop 'VITIS_LOOP_31_4'): Unable to schedule 'load' operation ('data0_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:51) on array 'data0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'data0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 62, loop 'VITIS_LOOP_31_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normals_Pipeline_VITIS_LOOP_84_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_6'.
WARNING: [HLS 200-885] The II Violation in module 'normals_Pipeline_VITIS_LOOP_84_6' (loop 'VITIS_LOOP_84_6'): Unable to schedule 'load' operation ('vmap_0_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:89) on array 'vmap_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vmap_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 26, loop 'VITIS_LOOP_84_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normals_Pipeline_VITIS_LOOP_93_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_7'.
WARNING: [HLS 200-885] The II Violation in module 'normals_Pipeline_VITIS_LOOP_93_7' (loop 'VITIS_LOOP_93_7'): Unable to schedule 'load' operation ('vmap_0_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/normals/normals_fast.cpp:97) on array 'vmap_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vmap_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 26, loop 'VITIS_LOOP_93_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normals' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.26 seconds; current allocated memory: 2.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.75 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normals_Pipeline_VITIS_LOOP_23_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'normals_Pipeline_VITIS_LOOP_23_1' pipeline 'VITIS_LOOP_23_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'normals_Pipeline_VITIS_LOOP_23_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.89 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normals_Pipeline_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'normals_Pipeline_VITIS_LOOP_25_2' pipeline 'VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'normals_Pipeline_VITIS_LOOP_25_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normals_Pipeline_VITIS_LOOP_31_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'normals_Pipeline_VITIS_LOOP_31_4' pipeline 'VITIS_LOOP_31_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normals_Pipeline_VITIS_LOOP_31_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normals_Pipeline_VITIS_LOOP_84_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'normals_Pipeline_VITIS_LOOP_84_6' pipeline 'VITIS_LOOP_84_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_20ns_20_24_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normals_Pipeline_VITIS_LOOP_84_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normals_Pipeline_VITIS_LOOP_93_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'normals_Pipeline_VITIS_LOOP_93_7' pipeline 'VITIS_LOOP_93_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_20ns_20_24_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normals_Pipeline_VITIS_LOOP_93_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normals' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'normals/vmap_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'normals/vmap_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'normals/nmap' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'normals' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'normals'.
INFO: [RTMG 210-278] Implementing memory 'normals_data0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'normals_data1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.1 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.71 seconds. CPU system time: 0.19 seconds. Elapsed time: 5.14 seconds; current allocated memory: 2.053 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.053 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for normals.
INFO: [VLOG 209-307] Generating Verilog RTL for normals.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.27 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 56.16 seconds. CPU system time: 2.29 seconds. Elapsed time: 59.79 seconds; current allocated memory: 852.980 MB.
INFO: [HLS 200-112] Total CPU user time: 58.55 seconds. Total CPU system time: 2.85 seconds. Total elapsed time: 73.37 seconds; peak allocated memory: 2.053 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu May 22 09:17:53 2025...
