
hw_freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075d8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08007778  08007778  00017778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078b4  080078b4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080078b4  080078b4  000178b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078bc  080078bc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078bc  080078bc  000178bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078c0  080078c0  000178c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080078c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bd4  20000074  08007938  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004c48  08007938  00024c48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b2f2  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032da  00000000  00000000  0003b396  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001680  00000000  00000000  0003e670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001570  00000000  00000000  0003fcf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018553  00000000  00000000  00041260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ad47  00000000  00000000  000597b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b657  00000000  00000000  000744fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010fb51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000065fc  00000000  00000000  0010fba4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007760 	.word	0x08007760

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08007760 	.word	0x08007760

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_ldivmod>:
 8000280:	b97b      	cbnz	r3, 80002a2 <__aeabi_ldivmod+0x22>
 8000282:	b972      	cbnz	r2, 80002a2 <__aeabi_ldivmod+0x22>
 8000284:	2900      	cmp	r1, #0
 8000286:	bfbe      	ittt	lt
 8000288:	2000      	movlt	r0, #0
 800028a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800028e:	e006      	blt.n	800029e <__aeabi_ldivmod+0x1e>
 8000290:	bf08      	it	eq
 8000292:	2800      	cmpeq	r0, #0
 8000294:	bf1c      	itt	ne
 8000296:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800029a:	f04f 30ff 	movne.w	r0, #4294967295
 800029e:	f000 b9bf 	b.w	8000620 <__aeabi_idiv0>
 80002a2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002aa:	2900      	cmp	r1, #0
 80002ac:	db09      	blt.n	80002c2 <__aeabi_ldivmod+0x42>
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	db1a      	blt.n	80002e8 <__aeabi_ldivmod+0x68>
 80002b2:	f000 f84d 	bl	8000350 <__udivmoddi4>
 80002b6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002be:	b004      	add	sp, #16
 80002c0:	4770      	bx	lr
 80002c2:	4240      	negs	r0, r0
 80002c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	db1b      	blt.n	8000304 <__aeabi_ldivmod+0x84>
 80002cc:	f000 f840 	bl	8000350 <__udivmoddi4>
 80002d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d8:	b004      	add	sp, #16
 80002da:	4240      	negs	r0, r0
 80002dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e0:	4252      	negs	r2, r2
 80002e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e6:	4770      	bx	lr
 80002e8:	4252      	negs	r2, r2
 80002ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002ee:	f000 f82f 	bl	8000350 <__udivmoddi4>
 80002f2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fa:	b004      	add	sp, #16
 80002fc:	4240      	negs	r0, r0
 80002fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000302:	4770      	bx	lr
 8000304:	4252      	negs	r2, r2
 8000306:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030a:	f000 f821 	bl	8000350 <__udivmoddi4>
 800030e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000312:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000316:	b004      	add	sp, #16
 8000318:	4252      	negs	r2, r2
 800031a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800031e:	4770      	bx	lr

08000320 <__aeabi_uldivmod>:
 8000320:	b953      	cbnz	r3, 8000338 <__aeabi_uldivmod+0x18>
 8000322:	b94a      	cbnz	r2, 8000338 <__aeabi_uldivmod+0x18>
 8000324:	2900      	cmp	r1, #0
 8000326:	bf08      	it	eq
 8000328:	2800      	cmpeq	r0, #0
 800032a:	bf1c      	itt	ne
 800032c:	f04f 31ff 	movne.w	r1, #4294967295
 8000330:	f04f 30ff 	movne.w	r0, #4294967295
 8000334:	f000 b974 	b.w	8000620 <__aeabi_idiv0>
 8000338:	f1ad 0c08 	sub.w	ip, sp, #8
 800033c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000340:	f000 f806 	bl	8000350 <__udivmoddi4>
 8000344:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000348:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034c:	b004      	add	sp, #16
 800034e:	4770      	bx	lr

08000350 <__udivmoddi4>:
 8000350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000354:	9d08      	ldr	r5, [sp, #32]
 8000356:	4604      	mov	r4, r0
 8000358:	468e      	mov	lr, r1
 800035a:	2b00      	cmp	r3, #0
 800035c:	d14d      	bne.n	80003fa <__udivmoddi4+0xaa>
 800035e:	428a      	cmp	r2, r1
 8000360:	4694      	mov	ip, r2
 8000362:	d969      	bls.n	8000438 <__udivmoddi4+0xe8>
 8000364:	fab2 f282 	clz	r2, r2
 8000368:	b152      	cbz	r2, 8000380 <__udivmoddi4+0x30>
 800036a:	fa01 f302 	lsl.w	r3, r1, r2
 800036e:	f1c2 0120 	rsb	r1, r2, #32
 8000372:	fa20 f101 	lsr.w	r1, r0, r1
 8000376:	fa0c fc02 	lsl.w	ip, ip, r2
 800037a:	ea41 0e03 	orr.w	lr, r1, r3
 800037e:	4094      	lsls	r4, r2
 8000380:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000384:	0c21      	lsrs	r1, r4, #16
 8000386:	fbbe f6f8 	udiv	r6, lr, r8
 800038a:	fa1f f78c 	uxth.w	r7, ip
 800038e:	fb08 e316 	mls	r3, r8, r6, lr
 8000392:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000396:	fb06 f107 	mul.w	r1, r6, r7
 800039a:	4299      	cmp	r1, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x64>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f106 30ff 	add.w	r0, r6, #4294967295
 80003a6:	f080 811f 	bcs.w	80005e8 <__udivmoddi4+0x298>
 80003aa:	4299      	cmp	r1, r3
 80003ac:	f240 811c 	bls.w	80005e8 <__udivmoddi4+0x298>
 80003b0:	3e02      	subs	r6, #2
 80003b2:	4463      	add	r3, ip
 80003b4:	1a5b      	subs	r3, r3, r1
 80003b6:	b2a4      	uxth	r4, r4
 80003b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003bc:	fb08 3310 	mls	r3, r8, r0, r3
 80003c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003c4:	fb00 f707 	mul.w	r7, r0, r7
 80003c8:	42a7      	cmp	r7, r4
 80003ca:	d90a      	bls.n	80003e2 <__udivmoddi4+0x92>
 80003cc:	eb1c 0404 	adds.w	r4, ip, r4
 80003d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d4:	f080 810a 	bcs.w	80005ec <__udivmoddi4+0x29c>
 80003d8:	42a7      	cmp	r7, r4
 80003da:	f240 8107 	bls.w	80005ec <__udivmoddi4+0x29c>
 80003de:	4464      	add	r4, ip
 80003e0:	3802      	subs	r0, #2
 80003e2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003e6:	1be4      	subs	r4, r4, r7
 80003e8:	2600      	movs	r6, #0
 80003ea:	b11d      	cbz	r5, 80003f4 <__udivmoddi4+0xa4>
 80003ec:	40d4      	lsrs	r4, r2
 80003ee:	2300      	movs	r3, #0
 80003f0:	e9c5 4300 	strd	r4, r3, [r5]
 80003f4:	4631      	mov	r1, r6
 80003f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0xc2>
 80003fe:	2d00      	cmp	r5, #0
 8000400:	f000 80ef 	beq.w	80005e2 <__udivmoddi4+0x292>
 8000404:	2600      	movs	r6, #0
 8000406:	e9c5 0100 	strd	r0, r1, [r5]
 800040a:	4630      	mov	r0, r6
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	fab3 f683 	clz	r6, r3
 8000416:	2e00      	cmp	r6, #0
 8000418:	d14a      	bne.n	80004b0 <__udivmoddi4+0x160>
 800041a:	428b      	cmp	r3, r1
 800041c:	d302      	bcc.n	8000424 <__udivmoddi4+0xd4>
 800041e:	4282      	cmp	r2, r0
 8000420:	f200 80f9 	bhi.w	8000616 <__udivmoddi4+0x2c6>
 8000424:	1a84      	subs	r4, r0, r2
 8000426:	eb61 0303 	sbc.w	r3, r1, r3
 800042a:	2001      	movs	r0, #1
 800042c:	469e      	mov	lr, r3
 800042e:	2d00      	cmp	r5, #0
 8000430:	d0e0      	beq.n	80003f4 <__udivmoddi4+0xa4>
 8000432:	e9c5 4e00 	strd	r4, lr, [r5]
 8000436:	e7dd      	b.n	80003f4 <__udivmoddi4+0xa4>
 8000438:	b902      	cbnz	r2, 800043c <__udivmoddi4+0xec>
 800043a:	deff      	udf	#255	; 0xff
 800043c:	fab2 f282 	clz	r2, r2
 8000440:	2a00      	cmp	r2, #0
 8000442:	f040 8092 	bne.w	800056a <__udivmoddi4+0x21a>
 8000446:	eba1 010c 	sub.w	r1, r1, ip
 800044a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800044e:	fa1f fe8c 	uxth.w	lr, ip
 8000452:	2601      	movs	r6, #1
 8000454:	0c20      	lsrs	r0, r4, #16
 8000456:	fbb1 f3f7 	udiv	r3, r1, r7
 800045a:	fb07 1113 	mls	r1, r7, r3, r1
 800045e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000462:	fb0e f003 	mul.w	r0, lr, r3
 8000466:	4288      	cmp	r0, r1
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x12c>
 800046a:	eb1c 0101 	adds.w	r1, ip, r1
 800046e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000472:	d202      	bcs.n	800047a <__udivmoddi4+0x12a>
 8000474:	4288      	cmp	r0, r1
 8000476:	f200 80cb 	bhi.w	8000610 <__udivmoddi4+0x2c0>
 800047a:	4643      	mov	r3, r8
 800047c:	1a09      	subs	r1, r1, r0
 800047e:	b2a4      	uxth	r4, r4
 8000480:	fbb1 f0f7 	udiv	r0, r1, r7
 8000484:	fb07 1110 	mls	r1, r7, r0, r1
 8000488:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800048c:	fb0e fe00 	mul.w	lr, lr, r0
 8000490:	45a6      	cmp	lr, r4
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x156>
 8000494:	eb1c 0404 	adds.w	r4, ip, r4
 8000498:	f100 31ff 	add.w	r1, r0, #4294967295
 800049c:	d202      	bcs.n	80004a4 <__udivmoddi4+0x154>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f200 80bb 	bhi.w	800061a <__udivmoddi4+0x2ca>
 80004a4:	4608      	mov	r0, r1
 80004a6:	eba4 040e 	sub.w	r4, r4, lr
 80004aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80004ae:	e79c      	b.n	80003ea <__udivmoddi4+0x9a>
 80004b0:	f1c6 0720 	rsb	r7, r6, #32
 80004b4:	40b3      	lsls	r3, r6
 80004b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80004be:	fa20 f407 	lsr.w	r4, r0, r7
 80004c2:	fa01 f306 	lsl.w	r3, r1, r6
 80004c6:	431c      	orrs	r4, r3
 80004c8:	40f9      	lsrs	r1, r7
 80004ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004ce:	fa00 f306 	lsl.w	r3, r0, r6
 80004d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004d6:	0c20      	lsrs	r0, r4, #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fb09 1118 	mls	r1, r9, r8, r1
 80004e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004e4:	fb08 f00e 	mul.w	r0, r8, lr
 80004e8:	4288      	cmp	r0, r1
 80004ea:	fa02 f206 	lsl.w	r2, r2, r6
 80004ee:	d90b      	bls.n	8000508 <__udivmoddi4+0x1b8>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004f8:	f080 8088 	bcs.w	800060c <__udivmoddi4+0x2bc>
 80004fc:	4288      	cmp	r0, r1
 80004fe:	f240 8085 	bls.w	800060c <__udivmoddi4+0x2bc>
 8000502:	f1a8 0802 	sub.w	r8, r8, #2
 8000506:	4461      	add	r1, ip
 8000508:	1a09      	subs	r1, r1, r0
 800050a:	b2a4      	uxth	r4, r4
 800050c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000510:	fb09 1110 	mls	r1, r9, r0, r1
 8000514:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000518:	fb00 fe0e 	mul.w	lr, r0, lr
 800051c:	458e      	cmp	lr, r1
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x1e2>
 8000520:	eb1c 0101 	adds.w	r1, ip, r1
 8000524:	f100 34ff 	add.w	r4, r0, #4294967295
 8000528:	d26c      	bcs.n	8000604 <__udivmoddi4+0x2b4>
 800052a:	458e      	cmp	lr, r1
 800052c:	d96a      	bls.n	8000604 <__udivmoddi4+0x2b4>
 800052e:	3802      	subs	r0, #2
 8000530:	4461      	add	r1, ip
 8000532:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000536:	fba0 9402 	umull	r9, r4, r0, r2
 800053a:	eba1 010e 	sub.w	r1, r1, lr
 800053e:	42a1      	cmp	r1, r4
 8000540:	46c8      	mov	r8, r9
 8000542:	46a6      	mov	lr, r4
 8000544:	d356      	bcc.n	80005f4 <__udivmoddi4+0x2a4>
 8000546:	d053      	beq.n	80005f0 <__udivmoddi4+0x2a0>
 8000548:	b15d      	cbz	r5, 8000562 <__udivmoddi4+0x212>
 800054a:	ebb3 0208 	subs.w	r2, r3, r8
 800054e:	eb61 010e 	sbc.w	r1, r1, lr
 8000552:	fa01 f707 	lsl.w	r7, r1, r7
 8000556:	fa22 f306 	lsr.w	r3, r2, r6
 800055a:	40f1      	lsrs	r1, r6
 800055c:	431f      	orrs	r7, r3
 800055e:	e9c5 7100 	strd	r7, r1, [r5]
 8000562:	2600      	movs	r6, #0
 8000564:	4631      	mov	r1, r6
 8000566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	40d8      	lsrs	r0, r3
 8000570:	fa0c fc02 	lsl.w	ip, ip, r2
 8000574:	fa21 f303 	lsr.w	r3, r1, r3
 8000578:	4091      	lsls	r1, r2
 800057a:	4301      	orrs	r1, r0
 800057c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000580:	fa1f fe8c 	uxth.w	lr, ip
 8000584:	fbb3 f0f7 	udiv	r0, r3, r7
 8000588:	fb07 3610 	mls	r6, r7, r0, r3
 800058c:	0c0b      	lsrs	r3, r1, #16
 800058e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000592:	fb00 f60e 	mul.w	r6, r0, lr
 8000596:	429e      	cmp	r6, r3
 8000598:	fa04 f402 	lsl.w	r4, r4, r2
 800059c:	d908      	bls.n	80005b0 <__udivmoddi4+0x260>
 800059e:	eb1c 0303 	adds.w	r3, ip, r3
 80005a2:	f100 38ff 	add.w	r8, r0, #4294967295
 80005a6:	d22f      	bcs.n	8000608 <__udivmoddi4+0x2b8>
 80005a8:	429e      	cmp	r6, r3
 80005aa:	d92d      	bls.n	8000608 <__udivmoddi4+0x2b8>
 80005ac:	3802      	subs	r0, #2
 80005ae:	4463      	add	r3, ip
 80005b0:	1b9b      	subs	r3, r3, r6
 80005b2:	b289      	uxth	r1, r1
 80005b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005b8:	fb07 3316 	mls	r3, r7, r6, r3
 80005bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005c0:	fb06 f30e 	mul.w	r3, r6, lr
 80005c4:	428b      	cmp	r3, r1
 80005c6:	d908      	bls.n	80005da <__udivmoddi4+0x28a>
 80005c8:	eb1c 0101 	adds.w	r1, ip, r1
 80005cc:	f106 38ff 	add.w	r8, r6, #4294967295
 80005d0:	d216      	bcs.n	8000600 <__udivmoddi4+0x2b0>
 80005d2:	428b      	cmp	r3, r1
 80005d4:	d914      	bls.n	8000600 <__udivmoddi4+0x2b0>
 80005d6:	3e02      	subs	r6, #2
 80005d8:	4461      	add	r1, ip
 80005da:	1ac9      	subs	r1, r1, r3
 80005dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005e0:	e738      	b.n	8000454 <__udivmoddi4+0x104>
 80005e2:	462e      	mov	r6, r5
 80005e4:	4628      	mov	r0, r5
 80005e6:	e705      	b.n	80003f4 <__udivmoddi4+0xa4>
 80005e8:	4606      	mov	r6, r0
 80005ea:	e6e3      	b.n	80003b4 <__udivmoddi4+0x64>
 80005ec:	4618      	mov	r0, r3
 80005ee:	e6f8      	b.n	80003e2 <__udivmoddi4+0x92>
 80005f0:	454b      	cmp	r3, r9
 80005f2:	d2a9      	bcs.n	8000548 <__udivmoddi4+0x1f8>
 80005f4:	ebb9 0802 	subs.w	r8, r9, r2
 80005f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005fc:	3801      	subs	r0, #1
 80005fe:	e7a3      	b.n	8000548 <__udivmoddi4+0x1f8>
 8000600:	4646      	mov	r6, r8
 8000602:	e7ea      	b.n	80005da <__udivmoddi4+0x28a>
 8000604:	4620      	mov	r0, r4
 8000606:	e794      	b.n	8000532 <__udivmoddi4+0x1e2>
 8000608:	4640      	mov	r0, r8
 800060a:	e7d1      	b.n	80005b0 <__udivmoddi4+0x260>
 800060c:	46d0      	mov	r8, sl
 800060e:	e77b      	b.n	8000508 <__udivmoddi4+0x1b8>
 8000610:	3b02      	subs	r3, #2
 8000612:	4461      	add	r1, ip
 8000614:	e732      	b.n	800047c <__udivmoddi4+0x12c>
 8000616:	4630      	mov	r0, r6
 8000618:	e709      	b.n	800042e <__udivmoddi4+0xde>
 800061a:	4464      	add	r4, ip
 800061c:	3802      	subs	r0, #2
 800061e:	e742      	b.n	80004a6 <__udivmoddi4+0x156>

08000620 <__aeabi_idiv0>:
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop

08000624 <baro_init>:
static int16_t dig_T2, dig_T3, dig_P2, dig_P3, dig_P4, dig_P5, dig_P6, dig_P7, dig_P8, dig_P9;
static int32_t t_fine;
static _Bool inited = false;
static uint8_t data[25];

baro_stat_t baro_init(void) {
 8000624:	b580      	push	{r7, lr}
 8000626:	b086      	sub	sp, #24
 8000628:	af04      	add	r7, sp, #16
	HAL_StatusTypeDef status;

	// Check barometer on I2C bus
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_ID, I2C_MEMADD_SIZE_8BIT, data, 1, 1000);
 800062a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800062e:	9302      	str	r3, [sp, #8]
 8000630:	2301      	movs	r3, #1
 8000632:	9301      	str	r3, [sp, #4]
 8000634:	4b6f      	ldr	r3, [pc, #444]	; (80007f4 <baro_init+0x1d0>)
 8000636:	9300      	str	r3, [sp, #0]
 8000638:	2301      	movs	r3, #1
 800063a:	22d0      	movs	r2, #208	; 0xd0
 800063c:	21ec      	movs	r1, #236	; 0xec
 800063e:	486e      	ldr	r0, [pc, #440]	; (80007f8 <baro_init+0x1d4>)
 8000640:	f001 fd7e 	bl	8002140 <HAL_I2C_Mem_Read>
 8000644:	4603      	mov	r3, r0
 8000646:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 8000648:	79fb      	ldrb	r3, [r7, #7]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d006      	beq.n	800065c <baro_init+0x38>
		if (status == HAL_TIMEOUT)
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	2b03      	cmp	r3, #3
 8000652:	d101      	bne.n	8000658 <baro_init+0x34>
			return BARO_ERR_TIMEOUT;
 8000654:	2302      	movs	r3, #2
 8000656:	e0c9      	b.n	80007ec <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 8000658:	2301      	movs	r3, #1
 800065a:	e0c7      	b.n	80007ec <baro_init+0x1c8>
	}

	if (data[0] != BARO_ID_VALUE) {
 800065c:	4b65      	ldr	r3, [pc, #404]	; (80007f4 <baro_init+0x1d0>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b58      	cmp	r3, #88	; 0x58
 8000662:	d001      	beq.n	8000668 <baro_init+0x44>
		return BARO_ERR_GENERAL;
 8000664:	2303      	movs	r3, #3
 8000666:	e0c1      	b.n	80007ec <baro_init+0x1c8>
	}

	// Config barometer
	// T and P oversampling - 16, Normal mode
	// SPI 3 wire Off, Filter 2x, Standby duration - 62.5 ms
	data[0] = BARO_MODE_NORMAL | BARO_OSRS_T_1 | BARO_OSRS_P_1;
 8000668:	4b62      	ldr	r3, [pc, #392]	; (80007f4 <baro_init+0x1d0>)
 800066a:	2227      	movs	r2, #39	; 0x27
 800066c:	701a      	strb	r2, [r3, #0]
	data[1] = BARO_SPI3W_OFF | BARO_FILTER_OFF | BARO_T_SB_0_5;
 800066e:	4b61      	ldr	r3, [pc, #388]	; (80007f4 <baro_init+0x1d0>)
 8000670:	2200      	movs	r2, #0
 8000672:	705a      	strb	r2, [r3, #1]

	status = HAL_I2C_Mem_Write(&hi2c1, BARO_I2C_ADDR, BARO_REG_CTRL_MEAS, I2C_MEMADD_SIZE_8BIT, data, 2, 1000);
 8000674:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000678:	9302      	str	r3, [sp, #8]
 800067a:	2302      	movs	r3, #2
 800067c:	9301      	str	r3, [sp, #4]
 800067e:	4b5d      	ldr	r3, [pc, #372]	; (80007f4 <baro_init+0x1d0>)
 8000680:	9300      	str	r3, [sp, #0]
 8000682:	2301      	movs	r3, #1
 8000684:	22f4      	movs	r2, #244	; 0xf4
 8000686:	21ec      	movs	r1, #236	; 0xec
 8000688:	485b      	ldr	r0, [pc, #364]	; (80007f8 <baro_init+0x1d4>)
 800068a:	f001 fc5f 	bl	8001f4c <HAL_I2C_Mem_Write>
 800068e:	4603      	mov	r3, r0
 8000690:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d006      	beq.n	80006a6 <baro_init+0x82>
		if (status == HAL_TIMEOUT)
 8000698:	79fb      	ldrb	r3, [r7, #7]
 800069a:	2b03      	cmp	r3, #3
 800069c:	d101      	bne.n	80006a2 <baro_init+0x7e>
			return BARO_ERR_TIMEOUT;
 800069e:	2302      	movs	r3, #2
 80006a0:	e0a4      	b.n	80007ec <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 80006a2:	2301      	movs	r3, #1
 80006a4:	e0a2      	b.n	80007ec <baro_init+0x1c8>
	}

	// Readout compensation values
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_CALIB00, I2C_MEMADD_SIZE_8BIT, data, 25, 1000);
 80006a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006aa:	9302      	str	r3, [sp, #8]
 80006ac:	2319      	movs	r3, #25
 80006ae:	9301      	str	r3, [sp, #4]
 80006b0:	4b50      	ldr	r3, [pc, #320]	; (80007f4 <baro_init+0x1d0>)
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	2301      	movs	r3, #1
 80006b6:	2288      	movs	r2, #136	; 0x88
 80006b8:	21ec      	movs	r1, #236	; 0xec
 80006ba:	484f      	ldr	r0, [pc, #316]	; (80007f8 <baro_init+0x1d4>)
 80006bc:	f001 fd40 	bl	8002140 <HAL_I2C_Mem_Read>
 80006c0:	4603      	mov	r3, r0
 80006c2:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d006      	beq.n	80006d8 <baro_init+0xb4>
		if (status == HAL_TIMEOUT)
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	2b03      	cmp	r3, #3
 80006ce:	d101      	bne.n	80006d4 <baro_init+0xb0>
			return BARO_ERR_TIMEOUT;
 80006d0:	2302      	movs	r3, #2
 80006d2:	e08b      	b.n	80007ec <baro_init+0x1c8>
		else
			return BARO_ERR_IO;
 80006d4:	2301      	movs	r3, #1
 80006d6:	e089      	b.n	80007ec <baro_init+0x1c8>
	}
	dig_T1 = (uint16_t)data [1] << 8 | (uint16_t)data [0];
 80006d8:	4b46      	ldr	r3, [pc, #280]	; (80007f4 <baro_init+0x1d0>)
 80006da:	785b      	ldrb	r3, [r3, #1]
 80006dc:	021b      	lsls	r3, r3, #8
 80006de:	b21a      	sxth	r2, r3
 80006e0:	4b44      	ldr	r3, [pc, #272]	; (80007f4 <baro_init+0x1d0>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	b21b      	sxth	r3, r3
 80006e6:	4313      	orrs	r3, r2
 80006e8:	b21b      	sxth	r3, r3
 80006ea:	b29a      	uxth	r2, r3
 80006ec:	4b43      	ldr	r3, [pc, #268]	; (80007fc <baro_init+0x1d8>)
 80006ee:	801a      	strh	r2, [r3, #0]
	dig_T2 =  (int16_t)data [3] << 8 |  (int16_t)data [2];
 80006f0:	4b40      	ldr	r3, [pc, #256]	; (80007f4 <baro_init+0x1d0>)
 80006f2:	78db      	ldrb	r3, [r3, #3]
 80006f4:	021b      	lsls	r3, r3, #8
 80006f6:	b21a      	sxth	r2, r3
 80006f8:	4b3e      	ldr	r3, [pc, #248]	; (80007f4 <baro_init+0x1d0>)
 80006fa:	789b      	ldrb	r3, [r3, #2]
 80006fc:	b21b      	sxth	r3, r3
 80006fe:	4313      	orrs	r3, r2
 8000700:	b21a      	sxth	r2, r3
 8000702:	4b3f      	ldr	r3, [pc, #252]	; (8000800 <baro_init+0x1dc>)
 8000704:	801a      	strh	r2, [r3, #0]
	dig_T3 =  (int16_t)data [5] << 8 |  (int16_t)data [4];
 8000706:	4b3b      	ldr	r3, [pc, #236]	; (80007f4 <baro_init+0x1d0>)
 8000708:	795b      	ldrb	r3, [r3, #5]
 800070a:	021b      	lsls	r3, r3, #8
 800070c:	b21a      	sxth	r2, r3
 800070e:	4b39      	ldr	r3, [pc, #228]	; (80007f4 <baro_init+0x1d0>)
 8000710:	791b      	ldrb	r3, [r3, #4]
 8000712:	b21b      	sxth	r3, r3
 8000714:	4313      	orrs	r3, r2
 8000716:	b21a      	sxth	r2, r3
 8000718:	4b3a      	ldr	r3, [pc, #232]	; (8000804 <baro_init+0x1e0>)
 800071a:	801a      	strh	r2, [r3, #0]
	dig_P1 = (uint16_t)data [7] << 8 | (uint16_t)data [6];
 800071c:	4b35      	ldr	r3, [pc, #212]	; (80007f4 <baro_init+0x1d0>)
 800071e:	79db      	ldrb	r3, [r3, #7]
 8000720:	021b      	lsls	r3, r3, #8
 8000722:	b21a      	sxth	r2, r3
 8000724:	4b33      	ldr	r3, [pc, #204]	; (80007f4 <baro_init+0x1d0>)
 8000726:	799b      	ldrb	r3, [r3, #6]
 8000728:	b21b      	sxth	r3, r3
 800072a:	4313      	orrs	r3, r2
 800072c:	b21b      	sxth	r3, r3
 800072e:	b29a      	uxth	r2, r3
 8000730:	4b35      	ldr	r3, [pc, #212]	; (8000808 <baro_init+0x1e4>)
 8000732:	801a      	strh	r2, [r3, #0]
	dig_P2 =  (int16_t)data [9] << 8 |  (int16_t)data [8];
 8000734:	4b2f      	ldr	r3, [pc, #188]	; (80007f4 <baro_init+0x1d0>)
 8000736:	7a5b      	ldrb	r3, [r3, #9]
 8000738:	021b      	lsls	r3, r3, #8
 800073a:	b21a      	sxth	r2, r3
 800073c:	4b2d      	ldr	r3, [pc, #180]	; (80007f4 <baro_init+0x1d0>)
 800073e:	7a1b      	ldrb	r3, [r3, #8]
 8000740:	b21b      	sxth	r3, r3
 8000742:	4313      	orrs	r3, r2
 8000744:	b21a      	sxth	r2, r3
 8000746:	4b31      	ldr	r3, [pc, #196]	; (800080c <baro_init+0x1e8>)
 8000748:	801a      	strh	r2, [r3, #0]
	dig_P3 =  (int16_t)data[11] << 8 |  (int16_t)data[10];
 800074a:	4b2a      	ldr	r3, [pc, #168]	; (80007f4 <baro_init+0x1d0>)
 800074c:	7adb      	ldrb	r3, [r3, #11]
 800074e:	021b      	lsls	r3, r3, #8
 8000750:	b21a      	sxth	r2, r3
 8000752:	4b28      	ldr	r3, [pc, #160]	; (80007f4 <baro_init+0x1d0>)
 8000754:	7a9b      	ldrb	r3, [r3, #10]
 8000756:	b21b      	sxth	r3, r3
 8000758:	4313      	orrs	r3, r2
 800075a:	b21a      	sxth	r2, r3
 800075c:	4b2c      	ldr	r3, [pc, #176]	; (8000810 <baro_init+0x1ec>)
 800075e:	801a      	strh	r2, [r3, #0]
	dig_P4 =  (int16_t)data[13] << 8 |  (int16_t)data[12];
 8000760:	4b24      	ldr	r3, [pc, #144]	; (80007f4 <baro_init+0x1d0>)
 8000762:	7b5b      	ldrb	r3, [r3, #13]
 8000764:	021b      	lsls	r3, r3, #8
 8000766:	b21a      	sxth	r2, r3
 8000768:	4b22      	ldr	r3, [pc, #136]	; (80007f4 <baro_init+0x1d0>)
 800076a:	7b1b      	ldrb	r3, [r3, #12]
 800076c:	b21b      	sxth	r3, r3
 800076e:	4313      	orrs	r3, r2
 8000770:	b21a      	sxth	r2, r3
 8000772:	4b28      	ldr	r3, [pc, #160]	; (8000814 <baro_init+0x1f0>)
 8000774:	801a      	strh	r2, [r3, #0]
	dig_P5 =  (int16_t)data[15] << 8 |  (int16_t)data[14];
 8000776:	4b1f      	ldr	r3, [pc, #124]	; (80007f4 <baro_init+0x1d0>)
 8000778:	7bdb      	ldrb	r3, [r3, #15]
 800077a:	021b      	lsls	r3, r3, #8
 800077c:	b21a      	sxth	r2, r3
 800077e:	4b1d      	ldr	r3, [pc, #116]	; (80007f4 <baro_init+0x1d0>)
 8000780:	7b9b      	ldrb	r3, [r3, #14]
 8000782:	b21b      	sxth	r3, r3
 8000784:	4313      	orrs	r3, r2
 8000786:	b21a      	sxth	r2, r3
 8000788:	4b23      	ldr	r3, [pc, #140]	; (8000818 <baro_init+0x1f4>)
 800078a:	801a      	strh	r2, [r3, #0]
	dig_P6 =  (int16_t)data[17] << 8 |  (int16_t)data[16];
 800078c:	4b19      	ldr	r3, [pc, #100]	; (80007f4 <baro_init+0x1d0>)
 800078e:	7c5b      	ldrb	r3, [r3, #17]
 8000790:	021b      	lsls	r3, r3, #8
 8000792:	b21a      	sxth	r2, r3
 8000794:	4b17      	ldr	r3, [pc, #92]	; (80007f4 <baro_init+0x1d0>)
 8000796:	7c1b      	ldrb	r3, [r3, #16]
 8000798:	b21b      	sxth	r3, r3
 800079a:	4313      	orrs	r3, r2
 800079c:	b21a      	sxth	r2, r3
 800079e:	4b1f      	ldr	r3, [pc, #124]	; (800081c <baro_init+0x1f8>)
 80007a0:	801a      	strh	r2, [r3, #0]
	dig_P7 =  (int16_t)data[19] << 8 |  (int16_t)data[18];
 80007a2:	4b14      	ldr	r3, [pc, #80]	; (80007f4 <baro_init+0x1d0>)
 80007a4:	7cdb      	ldrb	r3, [r3, #19]
 80007a6:	021b      	lsls	r3, r3, #8
 80007a8:	b21a      	sxth	r2, r3
 80007aa:	4b12      	ldr	r3, [pc, #72]	; (80007f4 <baro_init+0x1d0>)
 80007ac:	7c9b      	ldrb	r3, [r3, #18]
 80007ae:	b21b      	sxth	r3, r3
 80007b0:	4313      	orrs	r3, r2
 80007b2:	b21a      	sxth	r2, r3
 80007b4:	4b1a      	ldr	r3, [pc, #104]	; (8000820 <baro_init+0x1fc>)
 80007b6:	801a      	strh	r2, [r3, #0]
	dig_P8 =  (int16_t)data[21] << 8 |  (int16_t)data[20];
 80007b8:	4b0e      	ldr	r3, [pc, #56]	; (80007f4 <baro_init+0x1d0>)
 80007ba:	7d5b      	ldrb	r3, [r3, #21]
 80007bc:	021b      	lsls	r3, r3, #8
 80007be:	b21a      	sxth	r2, r3
 80007c0:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <baro_init+0x1d0>)
 80007c2:	7d1b      	ldrb	r3, [r3, #20]
 80007c4:	b21b      	sxth	r3, r3
 80007c6:	4313      	orrs	r3, r2
 80007c8:	b21a      	sxth	r2, r3
 80007ca:	4b16      	ldr	r3, [pc, #88]	; (8000824 <baro_init+0x200>)
 80007cc:	801a      	strh	r2, [r3, #0]
	dig_P9 =  (int16_t)data[23] << 8 |  (int16_t)data[22];
 80007ce:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <baro_init+0x1d0>)
 80007d0:	7ddb      	ldrb	r3, [r3, #23]
 80007d2:	021b      	lsls	r3, r3, #8
 80007d4:	b21a      	sxth	r2, r3
 80007d6:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <baro_init+0x1d0>)
 80007d8:	7d9b      	ldrb	r3, [r3, #22]
 80007da:	b21b      	sxth	r3, r3
 80007dc:	4313      	orrs	r3, r2
 80007de:	b21a      	sxth	r2, r3
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <baro_init+0x204>)
 80007e2:	801a      	strh	r2, [r3, #0]

	inited = true;
 80007e4:	4b11      	ldr	r3, [pc, #68]	; (800082c <baro_init+0x208>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	701a      	strb	r2, [r3, #0]

	return BARO_OK;
 80007ea:	2300      	movs	r3, #0
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	200000b0 	.word	0x200000b0
 80007f8:	200000cc 	.word	0x200000cc
 80007fc:	20000090 	.word	0x20000090
 8000800:	20000094 	.word	0x20000094
 8000804:	20000096 	.word	0x20000096
 8000808:	20000092 	.word	0x20000092
 800080c:	20000098 	.word	0x20000098
 8000810:	2000009a 	.word	0x2000009a
 8000814:	2000009c 	.word	0x2000009c
 8000818:	2000009e 	.word	0x2000009e
 800081c:	200000a0 	.word	0x200000a0
 8000820:	200000a2 	.word	0x200000a2
 8000824:	200000a4 	.word	0x200000a4
 8000828:	200000a6 	.word	0x200000a6
 800082c:	200000ac 	.word	0x200000ac

08000830 <baro_read_temp>:

int32_t baro_read_temp(void) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b08a      	sub	sp, #40	; 0x28
 8000834:	af04      	add	r7, sp, #16
	int32_t var1, var2, temp;

	if (!inited)
 8000836:	4b2f      	ldr	r3, [pc, #188]	; (80008f4 <baro_read_temp+0xc4>)
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	f083 0301 	eor.w	r3, r3, #1
 800083e:	b2db      	uxtb	r3, r3
 8000840:	2b00      	cmp	r3, #0
 8000842:	d002      	beq.n	800084a <baro_read_temp+0x1a>
		return INT32_MAX;
 8000844:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000848:	e050      	b.n	80008ec <baro_read_temp+0xbc>

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_TEMP_MSB, I2C_MEMADD_SIZE_8BIT, data, 3, 1000);
 800084a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800084e:	9302      	str	r3, [sp, #8]
 8000850:	2303      	movs	r3, #3
 8000852:	9301      	str	r3, [sp, #4]
 8000854:	4b28      	ldr	r3, [pc, #160]	; (80008f8 <baro_read_temp+0xc8>)
 8000856:	9300      	str	r3, [sp, #0]
 8000858:	2301      	movs	r3, #1
 800085a:	22fa      	movs	r2, #250	; 0xfa
 800085c:	21ec      	movs	r1, #236	; 0xec
 800085e:	4827      	ldr	r0, [pc, #156]	; (80008fc <baro_read_temp+0xcc>)
 8000860:	f001 fc6e 	bl	8002140 <HAL_I2C_Mem_Read>
 8000864:	4603      	mov	r3, r0
 8000866:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 8000868:	7dfb      	ldrb	r3, [r7, #23]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d002      	beq.n	8000874 <baro_read_temp+0x44>
		return INT32_MAX;
 800086e:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000872:	e03b      	b.n	80008ec <baro_read_temp+0xbc>
	}
	int32_t adc_T = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 8000874:	4b20      	ldr	r3, [pc, #128]	; (80008f8 <baro_read_temp+0xc8>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	031a      	lsls	r2, r3, #12
 800087a:	4b1f      	ldr	r3, [pc, #124]	; (80008f8 <baro_read_temp+0xc8>)
 800087c:	785b      	ldrb	r3, [r3, #1]
 800087e:	011b      	lsls	r3, r3, #4
 8000880:	4313      	orrs	r3, r2
 8000882:	4a1d      	ldr	r2, [pc, #116]	; (80008f8 <baro_read_temp+0xc8>)
 8000884:	7892      	ldrb	r2, [r2, #2]
 8000886:	0912      	lsrs	r2, r2, #4
 8000888:	b2d2      	uxtb	r2, r2
 800088a:	4313      	orrs	r3, r2
 800088c:	613b      	str	r3, [r7, #16]

	var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) *
 800088e:	693b      	ldr	r3, [r7, #16]
 8000890:	10da      	asrs	r2, r3, #3
 8000892:	4b1b      	ldr	r3, [pc, #108]	; (8000900 <baro_read_temp+0xd0>)
 8000894:	881b      	ldrh	r3, [r3, #0]
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	1ad3      	subs	r3, r2, r3
		   ((int32_t)dig_T2)) >> 11;
 800089a:	4a1a      	ldr	r2, [pc, #104]	; (8000904 <baro_read_temp+0xd4>)
 800089c:	f9b2 2000 	ldrsh.w	r2, [r2]
	var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) *
 80008a0:	fb02 f303 	mul.w	r3, r2, r3
 80008a4:	12db      	asrs	r3, r3, #11
 80008a6:	60fb      	str	r3, [r7, #12]

	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008a8:	693b      	ldr	r3, [r7, #16]
 80008aa:	111b      	asrs	r3, r3, #4
 80008ac:	4a14      	ldr	r2, [pc, #80]	; (8000900 <baro_read_temp+0xd0>)
 80008ae:	8812      	ldrh	r2, [r2, #0]
 80008b0:	1a9b      	subs	r3, r3, r2
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008b2:	693a      	ldr	r2, [r7, #16]
 80008b4:	1112      	asrs	r2, r2, #4
 80008b6:	4912      	ldr	r1, [pc, #72]	; (8000900 <baro_read_temp+0xd0>)
 80008b8:	8809      	ldrh	r1, [r1, #0]
 80008ba:	1a52      	subs	r2, r2, r1
	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008bc:	fb02 f303 	mul.w	r3, r2, r3
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008c0:	131b      	asrs	r3, r3, #12
		      ((int32_t)dig_T3)) >> 14;
 80008c2:	4a11      	ldr	r2, [pc, #68]	; (8000908 <baro_read_temp+0xd8>)
 80008c4:	f9b2 2000 	ldrsh.w	r2, [r2]
			  ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) *
 80008c8:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) *
 80008cc:	139b      	asrs	r3, r3, #14
 80008ce:	60bb      	str	r3, [r7, #8]

	t_fine = var1 + var2;
 80008d0:	68fa      	ldr	r2, [r7, #12]
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	4413      	add	r3, r2
 80008d6:	4a0d      	ldr	r2, [pc, #52]	; (800090c <baro_read_temp+0xdc>)
 80008d8:	6013      	str	r3, [r2, #0]

	temp = (t_fine * 5 + 128) >> 8;
 80008da:	4b0c      	ldr	r3, [pc, #48]	; (800090c <baro_read_temp+0xdc>)
 80008dc:	681a      	ldr	r2, [r3, #0]
 80008de:	4613      	mov	r3, r2
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	4413      	add	r3, r2
 80008e4:	3380      	adds	r3, #128	; 0x80
 80008e6:	121b      	asrs	r3, r3, #8
 80008e8:	607b      	str	r3, [r7, #4]

	return temp;
 80008ea:	687b      	ldr	r3, [r7, #4]
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	3718      	adds	r7, #24
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	200000ac 	.word	0x200000ac
 80008f8:	200000b0 	.word	0x200000b0
 80008fc:	200000cc 	.word	0x200000cc
 8000900:	20000090 	.word	0x20000090
 8000904:	20000094 	.word	0x20000094
 8000908:	20000096 	.word	0x20000096
 800090c:	200000a8 	.word	0x200000a8

08000910 <baro_read_press>:

uint32_t baro_read_press(void) {
 8000910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000914:	b0d0      	sub	sp, #320	; 0x140
 8000916:	af04      	add	r7, sp, #16
	int64_t var1, var2, p;

	if (!inited)
 8000918:	4bc6      	ldr	r3, [pc, #792]	; (8000c34 <baro_read_press+0x324>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	f083 0301 	eor.w	r3, r3, #1
 8000920:	b2db      	uxtb	r3, r3
 8000922:	2b00      	cmp	r3, #0
 8000924:	d002      	beq.n	800092c <baro_read_press+0x1c>
		return INT32_MAX;
 8000926:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800092a:	e2f6      	b.n	8000f1a <baro_read_press+0x60a>

	if (baro_read_temp() == INT32_MAX)
 800092c:	f7ff ff80 	bl	8000830 <baro_read_temp>
 8000930:	4602      	mov	r2, r0
 8000932:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8000936:	429a      	cmp	r2, r3
 8000938:	d102      	bne.n	8000940 <baro_read_press+0x30>
		return UINT32_MAX;
 800093a:	f04f 33ff 	mov.w	r3, #4294967295
 800093e:	e2ec      	b.n	8000f1a <baro_read_press+0x60a>

	HAL_StatusTypeDef status;
	status = HAL_I2C_Mem_Read(&hi2c1, BARO_I2C_ADDR, BARO_REG_PRESS_MSB, I2C_MEMADD_SIZE_8BIT, data, 3, 1000);
 8000940:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000944:	9302      	str	r3, [sp, #8]
 8000946:	2303      	movs	r3, #3
 8000948:	9301      	str	r3, [sp, #4]
 800094a:	4bbb      	ldr	r3, [pc, #748]	; (8000c38 <baro_read_press+0x328>)
 800094c:	9300      	str	r3, [sp, #0]
 800094e:	2301      	movs	r3, #1
 8000950:	22f7      	movs	r2, #247	; 0xf7
 8000952:	21ec      	movs	r1, #236	; 0xec
 8000954:	48b9      	ldr	r0, [pc, #740]	; (8000c3c <baro_read_press+0x32c>)
 8000956:	f001 fbf3 	bl	8002140 <HAL_I2C_Mem_Read>
 800095a:	4603      	mov	r3, r0
 800095c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
	if (status != HAL_OK) {
 8000960:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8000964:	2b00      	cmp	r3, #0
 8000966:	d002      	beq.n	800096e <baro_read_press+0x5e>
		return INT32_MAX;
 8000968:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800096c:	e2d5      	b.n	8000f1a <baro_read_press+0x60a>
	}
	int32_t adc_P = data[0] << 12 | data[1] << 4 | data[2] >> 4;
 800096e:	4bb2      	ldr	r3, [pc, #712]	; (8000c38 <baro_read_press+0x328>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	031a      	lsls	r2, r3, #12
 8000974:	4bb0      	ldr	r3, [pc, #704]	; (8000c38 <baro_read_press+0x328>)
 8000976:	785b      	ldrb	r3, [r3, #1]
 8000978:	011b      	lsls	r3, r3, #4
 800097a:	431a      	orrs	r2, r3
 800097c:	4bae      	ldr	r3, [pc, #696]	; (8000c38 <baro_read_press+0x328>)
 800097e:	789b      	ldrb	r3, [r3, #2]
 8000980:	091b      	lsrs	r3, r3, #4
 8000982:	b2db      	uxtb	r3, r3
 8000984:	4313      	orrs	r3, r2
 8000986:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	var1 = ((int64_t)t_fine) - 128000;
 800098a:	4bad      	ldr	r3, [pc, #692]	; (8000c40 <baro_read_press+0x330>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	17da      	asrs	r2, r3, #31
 8000990:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000994:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8000998:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800099c:	460b      	mov	r3, r1
 800099e:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 80009a2:	653b      	str	r3, [r7, #80]	; 0x50
 80009a4:	4613      	mov	r3, r2
 80009a6:	f143 33ff 	adc.w	r3, r3, #4294967295
 80009aa:	657b      	str	r3, [r7, #84]	; 0x54
 80009ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80009b0:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 80009b4:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80009b8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009bc:	fb03 f102 	mul.w	r1, r3, r2
 80009c0:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80009c4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009c8:	fb02 f303 	mul.w	r3, r2, r3
 80009cc:	18ca      	adds	r2, r1, r3
 80009ce:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80009d2:	fba3 4503 	umull	r4, r5, r3, r3
 80009d6:	1953      	adds	r3, r2, r5
 80009d8:	461d      	mov	r5, r3
 80009da:	4b9a      	ldr	r3, [pc, #616]	; (8000c44 <baro_read_press+0x334>)
 80009dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009e0:	b21b      	sxth	r3, r3
 80009e2:	17da      	asrs	r2, r3, #31
 80009e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80009e8:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80009ec:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80009f0:	4603      	mov	r3, r0
 80009f2:	fb03 f205 	mul.w	r2, r3, r5
 80009f6:	460b      	mov	r3, r1
 80009f8:	fb04 f303 	mul.w	r3, r4, r3
 80009fc:	4413      	add	r3, r2
 80009fe:	4602      	mov	r2, r0
 8000a00:	fba4 8902 	umull	r8, r9, r4, r2
 8000a04:	444b      	add	r3, r9
 8000a06:	4699      	mov	r9, r3
 8000a08:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
 8000a0c:	e9c7 8946 	strd	r8, r9, [r7, #280]	; 0x118
	var2 = var2 + ((var1 * (int64_t)dig_P5) << 17);
 8000a10:	4b8d      	ldr	r3, [pc, #564]	; (8000c48 <baro_read_press+0x338>)
 8000a12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a16:	b21b      	sxth	r3, r3
 8000a18:	17da      	asrs	r2, r3, #31
 8000a1a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000a1e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8000a22:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000a26:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 8000a2a:	462a      	mov	r2, r5
 8000a2c:	fb02 f203 	mul.w	r2, r2, r3
 8000a30:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000a34:	4621      	mov	r1, r4
 8000a36:	fb01 f303 	mul.w	r3, r1, r3
 8000a3a:	441a      	add	r2, r3
 8000a3c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000a40:	4621      	mov	r1, r4
 8000a42:	fba3 ab01 	umull	sl, fp, r3, r1
 8000a46:	eb02 030b 	add.w	r3, r2, fp
 8000a4a:	469b      	mov	fp, r3
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	f04f 0100 	mov.w	r1, #0
 8000a54:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8000a58:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8000a5c:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8000a60:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000a64:	1814      	adds	r4, r2, r0
 8000a66:	64bc      	str	r4, [r7, #72]	; 0x48
 8000a68:	414b      	adcs	r3, r1
 8000a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000a6c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8000a70:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + (((int64_t)dig_P4) << 35);
 8000a74:	4b75      	ldr	r3, [pc, #468]	; (8000c4c <baro_read_press+0x33c>)
 8000a76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a7a:	b21b      	sxth	r3, r3
 8000a7c:	17da      	asrs	r2, r3, #31
 8000a7e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000a82:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	f04f 0100 	mov.w	r1, #0
 8000a8e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000a92:	00d9      	lsls	r1, r3, #3
 8000a94:	2000      	movs	r0, #0
 8000a96:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000a9a:	1814      	adds	r4, r2, r0
 8000a9c:	643c      	str	r4, [r7, #64]	; 0x40
 8000a9e:	414b      	adcs	r3, r1
 8000aa0:	647b      	str	r3, [r7, #68]	; 0x44
 8000aa2:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8000aa6:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) +
 8000aaa:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000aae:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000ab2:	fb03 f102 	mul.w	r1, r3, r2
 8000ab6:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000aba:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000abe:	fb02 f303 	mul.w	r3, r2, r3
 8000ac2:	18ca      	adds	r2, r1, r3
 8000ac4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000ac8:	fba3 1303 	umull	r1, r3, r3, r3
 8000acc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000ad6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000ada:	18d3      	adds	r3, r2, r3
 8000adc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000ae0:	4b5b      	ldr	r3, [pc, #364]	; (8000c50 <baro_read_press+0x340>)
 8000ae2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ae6:	b21b      	sxth	r3, r3
 8000ae8:	17da      	asrs	r2, r3, #31
 8000aea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000aee:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8000af2:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8000af6:	462b      	mov	r3, r5
 8000af8:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	; 0xb0
 8000afc:	4642      	mov	r2, r8
 8000afe:	fb02 f203 	mul.w	r2, r2, r3
 8000b02:	464b      	mov	r3, r9
 8000b04:	4621      	mov	r1, r4
 8000b06:	fb01 f303 	mul.w	r3, r1, r3
 8000b0a:	4413      	add	r3, r2
 8000b0c:	4622      	mov	r2, r4
 8000b0e:	4641      	mov	r1, r8
 8000b10:	fba2 1201 	umull	r1, r2, r2, r1
 8000b14:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8000b18:	460a      	mov	r2, r1
 8000b1a:	f8c7 2100 	str.w	r2, [r7, #256]	; 0x100
 8000b1e:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8000b22:	4413      	add	r3, r2
 8000b24:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	f04f 0100 	mov.w	r1, #0
 8000b30:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8000b34:	4623      	mov	r3, r4
 8000b36:	0a18      	lsrs	r0, r3, #8
 8000b38:	462b      	mov	r3, r5
 8000b3a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000b3e:	462b      	mov	r3, r5
 8000b40:	1219      	asrs	r1, r3, #8
		   ((var1 * (int64_t)dig_P2) << 12);
 8000b42:	4b44      	ldr	r3, [pc, #272]	; (8000c54 <baro_read_press+0x344>)
 8000b44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b48:	b21b      	sxth	r3, r3
 8000b4a:	17da      	asrs	r2, r3, #31
 8000b4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000b50:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8000b54:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000b58:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8000b5c:	464a      	mov	r2, r9
 8000b5e:	fb02 f203 	mul.w	r2, r2, r3
 8000b62:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000b66:	4644      	mov	r4, r8
 8000b68:	fb04 f303 	mul.w	r3, r4, r3
 8000b6c:	441a      	add	r2, r3
 8000b6e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000b72:	4644      	mov	r4, r8
 8000b74:	fba3 4304 	umull	r4, r3, r3, r4
 8000b78:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000b7c:	4623      	mov	r3, r4
 8000b7e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8000b82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8000b86:	18d3      	adds	r3, r2, r3
 8000b88:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000b8c:	f04f 0200 	mov.w	r2, #0
 8000b90:	f04f 0300 	mov.w	r3, #0
 8000b94:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	; 0xf8
 8000b98:	464c      	mov	r4, r9
 8000b9a:	0323      	lsls	r3, r4, #12
 8000b9c:	4644      	mov	r4, r8
 8000b9e:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000ba2:	4644      	mov	r4, r8
 8000ba4:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) +
 8000ba6:	1884      	adds	r4, r0, r2
 8000ba8:	63bc      	str	r4, [r7, #56]	; 0x38
 8000baa:	eb41 0303 	adc.w	r3, r1, r3
 8000bae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000bb0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8000bb4:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)dig_P1) >> 33;
 8000bb8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000bbc:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8000bc0:	f8c7 10a4 	str.w	r1, [r7, #164]	; 0xa4
 8000bc4:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8000bc8:	4b23      	ldr	r3, [pc, #140]	; (8000c58 <baro_read_press+0x348>)
 8000bca:	881b      	ldrh	r3, [r3, #0]
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000bd4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8000bd8:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	; 0xa0
 8000bdc:	462b      	mov	r3, r5
 8000bde:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8000be2:	4642      	mov	r2, r8
 8000be4:	fb02 f203 	mul.w	r2, r2, r3
 8000be8:	464b      	mov	r3, r9
 8000bea:	4621      	mov	r1, r4
 8000bec:	fb01 f303 	mul.w	r3, r1, r3
 8000bf0:	4413      	add	r3, r2
 8000bf2:	4622      	mov	r2, r4
 8000bf4:	4641      	mov	r1, r8
 8000bf6:	fba2 1201 	umull	r1, r2, r2, r1
 8000bfa:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8000bfe:	460a      	mov	r2, r1
 8000c00:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8000c04:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8000c08:	4413      	add	r3, r2
 8000c0a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8000c0e:	f04f 0200 	mov.w	r2, #0
 8000c12:	f04f 0300 	mov.w	r3, #0
 8000c16:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8000c1a:	4629      	mov	r1, r5
 8000c1c:	104a      	asrs	r2, r1, #1
 8000c1e:	4629      	mov	r1, r5
 8000c20:	17cb      	asrs	r3, r1, #31
 8000c22:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	if (var1 == 0) {
 8000c26:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	d116      	bne.n	8000c5c <baro_read_press+0x34c>
		return 0; // avoid exception caused by division by zero
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e173      	b.n	8000f1a <baro_read_press+0x60a>
 8000c32:	bf00      	nop
 8000c34:	200000ac 	.word	0x200000ac
 8000c38:	200000b0 	.word	0x200000b0
 8000c3c:	200000cc 	.word	0x200000cc
 8000c40:	200000a8 	.word	0x200000a8
 8000c44:	200000a0 	.word	0x200000a0
 8000c48:	2000009e 	.word	0x2000009e
 8000c4c:	2000009c 	.word	0x2000009c
 8000c50:	2000009a 	.word	0x2000009a
 8000c54:	20000098 	.word	0x20000098
 8000c58:	20000092 	.word	0x20000092
	}
	p = 1048576 - adc_P;
 8000c5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000c60:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8000c64:	17da      	asrs	r2, r3, #31
 8000c66:	633b      	str	r3, [r7, #48]	; 0x30
 8000c68:	637a      	str	r2, [r7, #52]	; 0x34
 8000c6a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8000c6e:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	p = (((p << 31) - var2) * 3125) / var1;
 8000c72:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c76:	105b      	asrs	r3, r3, #1
 8000c78:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000c7c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000c80:	07db      	lsls	r3, r3, #31
 8000c82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000c86:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000c8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8000c8e:	4621      	mov	r1, r4
 8000c90:	1a89      	subs	r1, r1, r2
 8000c92:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8000c96:	4629      	mov	r1, r5
 8000c98:	eb61 0303 	sbc.w	r3, r1, r3
 8000c9c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000ca0:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 8000ca4:	4622      	mov	r2, r4
 8000ca6:	462b      	mov	r3, r5
 8000ca8:	1891      	adds	r1, r2, r2
 8000caa:	62b9      	str	r1, [r7, #40]	; 0x28
 8000cac:	415b      	adcs	r3, r3
 8000cae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000cb0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000cb4:	4621      	mov	r1, r4
 8000cb6:	1851      	adds	r1, r2, r1
 8000cb8:	6239      	str	r1, [r7, #32]
 8000cba:	4629      	mov	r1, r5
 8000cbc:	414b      	adcs	r3, r1
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
 8000cc0:	f04f 0200 	mov.w	r2, #0
 8000cc4:	f04f 0300 	mov.w	r3, #0
 8000cc8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8000ccc:	4649      	mov	r1, r9
 8000cce:	018b      	lsls	r3, r1, #6
 8000cd0:	4641      	mov	r1, r8
 8000cd2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000cd6:	4641      	mov	r1, r8
 8000cd8:	018a      	lsls	r2, r1, #6
 8000cda:	4641      	mov	r1, r8
 8000cdc:	1889      	adds	r1, r1, r2
 8000cde:	61b9      	str	r1, [r7, #24]
 8000ce0:	4649      	mov	r1, r9
 8000ce2:	eb43 0101 	adc.w	r1, r3, r1
 8000ce6:	61f9      	str	r1, [r7, #28]
 8000ce8:	f04f 0200 	mov.w	r2, #0
 8000cec:	f04f 0300 	mov.w	r3, #0
 8000cf0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000cf4:	4649      	mov	r1, r9
 8000cf6:	008b      	lsls	r3, r1, #2
 8000cf8:	4641      	mov	r1, r8
 8000cfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000cfe:	4641      	mov	r1, r8
 8000d00:	008a      	lsls	r2, r1, #2
 8000d02:	4610      	mov	r0, r2
 8000d04:	4619      	mov	r1, r3
 8000d06:	4603      	mov	r3, r0
 8000d08:	4622      	mov	r2, r4
 8000d0a:	189b      	adds	r3, r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
 8000d0e:	460b      	mov	r3, r1
 8000d10:	462a      	mov	r2, r5
 8000d12:	eb42 0303 	adc.w	r3, r2, r3
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	f04f 0200 	mov.w	r2, #0
 8000d1c:	f04f 0300 	mov.w	r3, #0
 8000d20:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000d24:	4649      	mov	r1, r9
 8000d26:	008b      	lsls	r3, r1, #2
 8000d28:	4641      	mov	r1, r8
 8000d2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000d2e:	4641      	mov	r1, r8
 8000d30:	008a      	lsls	r2, r1, #2
 8000d32:	4610      	mov	r0, r2
 8000d34:	4619      	mov	r1, r3
 8000d36:	4603      	mov	r3, r0
 8000d38:	4622      	mov	r2, r4
 8000d3a:	189b      	adds	r3, r3, r2
 8000d3c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000d40:	462b      	mov	r3, r5
 8000d42:	460a      	mov	r2, r1
 8000d44:	eb42 0303 	adc.w	r3, r2, r3
 8000d48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000d4c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000d50:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8000d54:	f7ff fa94 	bl	8000280 <__aeabi_ldivmod>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	var1 = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8000d60:	4b71      	ldr	r3, [pc, #452]	; (8000f28 <baro_read_press+0x618>)
 8000d62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d66:	b21b      	sxth	r3, r3
 8000d68:	17da      	asrs	r2, r3, #31
 8000d6a:	67bb      	str	r3, [r7, #120]	; 0x78
 8000d6c:	67fa      	str	r2, [r7, #124]	; 0x7c
 8000d6e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000d72:	f04f 0000 	mov.w	r0, #0
 8000d76:	f04f 0100 	mov.w	r1, #0
 8000d7a:	0b50      	lsrs	r0, r2, #13
 8000d7c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000d80:	1359      	asrs	r1, r3, #13
 8000d82:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8000d86:	462b      	mov	r3, r5
 8000d88:	fb00 f203 	mul.w	r2, r0, r3
 8000d8c:	4623      	mov	r3, r4
 8000d8e:	fb03 f301 	mul.w	r3, r3, r1
 8000d92:	4413      	add	r3, r2
 8000d94:	4622      	mov	r2, r4
 8000d96:	fba2 1200 	umull	r1, r2, r2, r0
 8000d9a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8000d9e:	460a      	mov	r2, r1
 8000da0:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 8000da4:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 8000da8:	4413      	add	r3, r2
 8000daa:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8000dae:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000db2:	f04f 0000 	mov.w	r0, #0
 8000db6:	f04f 0100 	mov.w	r1, #0
 8000dba:	0b50      	lsrs	r0, r2, #13
 8000dbc:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000dc0:	1359      	asrs	r1, r3, #13
 8000dc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8000dc6:	462b      	mov	r3, r5
 8000dc8:	fb00 f203 	mul.w	r2, r0, r3
 8000dcc:	4623      	mov	r3, r4
 8000dce:	fb03 f301 	mul.w	r3, r3, r1
 8000dd2:	4413      	add	r3, r2
 8000dd4:	4622      	mov	r2, r4
 8000dd6:	fba2 1200 	umull	r1, r2, r2, r0
 8000dda:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8000dde:	460a      	mov	r2, r1
 8000de0:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8000de4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8000de8:	4413      	add	r3, r2
 8000dea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8000dee:	f04f 0200 	mov.w	r2, #0
 8000df2:	f04f 0300 	mov.w	r3, #0
 8000df6:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8000dfa:	4621      	mov	r1, r4
 8000dfc:	0e4a      	lsrs	r2, r1, #25
 8000dfe:	4629      	mov	r1, r5
 8000e00:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8000e04:	4629      	mov	r1, r5
 8000e06:	164b      	asrs	r3, r1, #25
 8000e08:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8000e0c:	4b47      	ldr	r3, [pc, #284]	; (8000f2c <baro_read_press+0x61c>)
 8000e0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e12:	b21b      	sxth	r3, r3
 8000e14:	17da      	asrs	r2, r3, #31
 8000e16:	673b      	str	r3, [r7, #112]	; 0x70
 8000e18:	677a      	str	r2, [r7, #116]	; 0x74
 8000e1a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000e1e:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8000e22:	462a      	mov	r2, r5
 8000e24:	fb02 f203 	mul.w	r2, r2, r3
 8000e28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000e2c:	4621      	mov	r1, r4
 8000e2e:	fb01 f303 	mul.w	r3, r1, r3
 8000e32:	441a      	add	r2, r3
 8000e34:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000e38:	4621      	mov	r1, r4
 8000e3a:	fba3 1301 	umull	r1, r3, r3, r1
 8000e3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000e42:	460b      	mov	r3, r1
 8000e44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000e48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8000e4c:	18d3      	adds	r3, r2, r3
 8000e4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000e52:	f04f 0200 	mov.w	r2, #0
 8000e56:	f04f 0300 	mov.w	r3, #0
 8000e5a:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8000e5e:	4621      	mov	r1, r4
 8000e60:	0cca      	lsrs	r2, r1, #19
 8000e62:	4629      	mov	r1, r5
 8000e64:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8000e68:	4629      	mov	r1, r5
 8000e6a:	14cb      	asrs	r3, r1, #19
 8000e6c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118

	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7) << 4);
 8000e70:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8000e74:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000e78:	1884      	adds	r4, r0, r2
 8000e7a:	66bc      	str	r4, [r7, #104]	; 0x68
 8000e7c:	eb41 0303 	adc.w	r3, r1, r3
 8000e80:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000e82:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000e86:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8000e8a:	4621      	mov	r1, r4
 8000e8c:	1889      	adds	r1, r1, r2
 8000e8e:	6639      	str	r1, [r7, #96]	; 0x60
 8000e90:	4629      	mov	r1, r5
 8000e92:	eb43 0101 	adc.w	r1, r3, r1
 8000e96:	6679      	str	r1, [r7, #100]	; 0x64
 8000e98:	f04f 0000 	mov.w	r0, #0
 8000e9c:	f04f 0100 	mov.w	r1, #0
 8000ea0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8000ea4:	4623      	mov	r3, r4
 8000ea6:	0a18      	lsrs	r0, r3, #8
 8000ea8:	462b      	mov	r3, r5
 8000eaa:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000eae:	462b      	mov	r3, r5
 8000eb0:	1219      	asrs	r1, r3, #8
 8000eb2:	4b1f      	ldr	r3, [pc, #124]	; (8000f30 <baro_read_press+0x620>)
 8000eb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000eb8:	b21b      	sxth	r3, r3
 8000eba:	17da      	asrs	r2, r3, #31
 8000ebc:	65bb      	str	r3, [r7, #88]	; 0x58
 8000ebe:	65fa      	str	r2, [r7, #92]	; 0x5c
 8000ec0:	f04f 0200 	mov.w	r2, #0
 8000ec4:	f04f 0300 	mov.w	r3, #0
 8000ec8:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	; 0x58
 8000ecc:	464c      	mov	r4, r9
 8000ece:	0123      	lsls	r3, r4, #4
 8000ed0:	4644      	mov	r4, r8
 8000ed2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000ed6:	4644      	mov	r4, r8
 8000ed8:	0122      	lsls	r2, r4, #4
 8000eda:	1884      	adds	r4, r0, r2
 8000edc:	60bc      	str	r4, [r7, #8]
 8000ede:	eb41 0303 	adc.w	r3, r1, r3
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000ee8:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	return p / 256;
 8000eec:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	da07      	bge.n	8000f04 <baro_read_press+0x5f4>
 8000ef4:	f112 01ff 	adds.w	r1, r2, #255	; 0xff
 8000ef8:	6039      	str	r1, [r7, #0]
 8000efa:	f143 0300 	adc.w	r3, r3, #0
 8000efe:	607b      	str	r3, [r7, #4]
 8000f00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f04:	f04f 0000 	mov.w	r0, #0
 8000f08:	f04f 0100 	mov.w	r1, #0
 8000f0c:	0a10      	lsrs	r0, r2, #8
 8000f0e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000f12:	1219      	asrs	r1, r3, #8
 8000f14:	4602      	mov	r2, r0
 8000f16:	460b      	mov	r3, r1
 8000f18:	4613      	mov	r3, r2

}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000f20:	46bd      	mov	sp, r7
 8000f22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000f26:	bf00      	nop
 8000f28:	200000a6 	.word	0x200000a6
 8000f2c:	200000a4 	.word	0x200000a4
 8000f30:	200000a2 	.word	0x200000a2

08000f34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f38:	f000 fb7e 	bl	8001638 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f3c:	f000 f82a 	bl	8000f94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f40:	f000 f938 	bl	80011b4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000f44:	f000 f90c 	bl	8001160 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000f48:	f000 f88e 	bl	8001068 <MX_I2C1_Init>
  MX_TIM4_Init();
 8000f4c:	f000 f8ba 	bl	80010c4 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f50:	f003 f964 	bl	800421c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TaskReadBaro */
  TaskReadBaroHandle = osThreadNew(StartTaskReadBaro, NULL, &TaskReadBaro_attributes);
 8000f54:	4a09      	ldr	r2, [pc, #36]	; (8000f7c <main+0x48>)
 8000f56:	2100      	movs	r1, #0
 8000f58:	4809      	ldr	r0, [pc, #36]	; (8000f80 <main+0x4c>)
 8000f5a:	f003 f9a9 	bl	80042b0 <osThreadNew>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	4a08      	ldr	r2, [pc, #32]	; (8000f84 <main+0x50>)
 8000f62:	6013      	str	r3, [r2, #0]

  /* creation of TaskOutInf */
  TaskOutInfHandle = osThreadNew(StartOutInf, NULL, &TaskOutInf_attributes);
 8000f64:	4a08      	ldr	r2, [pc, #32]	; (8000f88 <main+0x54>)
 8000f66:	2100      	movs	r1, #0
 8000f68:	4808      	ldr	r0, [pc, #32]	; (8000f8c <main+0x58>)
 8000f6a:	f003 f9a1 	bl	80042b0 <osThreadNew>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	4a07      	ldr	r2, [pc, #28]	; (8000f90 <main+0x5c>)
 8000f72:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f74:	f003 f976 	bl	8004264 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f78:	e7fe      	b.n	8000f78 <main+0x44>
 8000f7a:	bf00      	nop
 8000f7c:	080077c0 	.word	0x080077c0
 8000f80:	080012a5 	.word	0x080012a5
 8000f84:	200001ac 	.word	0x200001ac
 8000f88:	080077e4 	.word	0x080077e4
 8000f8c:	08001309 	.word	0x08001309
 8000f90:	200001b0 	.word	0x200001b0

08000f94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b094      	sub	sp, #80	; 0x50
 8000f98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f9a:	f107 0320 	add.w	r3, r7, #32
 8000f9e:	2230      	movs	r2, #48	; 0x30
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f005 feec 	bl	8006d80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fb8:	2300      	movs	r3, #0
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	4b28      	ldr	r3, [pc, #160]	; (8001060 <SystemClock_Config+0xcc>)
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc0:	4a27      	ldr	r2, [pc, #156]	; (8001060 <SystemClock_Config+0xcc>)
 8000fc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fc6:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc8:	4b25      	ldr	r3, [pc, #148]	; (8001060 <SystemClock_Config+0xcc>)
 8000fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fd0:	60bb      	str	r3, [r7, #8]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	4b22      	ldr	r3, [pc, #136]	; (8001064 <SystemClock_Config+0xd0>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fe0:	4a20      	ldr	r2, [pc, #128]	; (8001064 <SystemClock_Config+0xd0>)
 8000fe2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fe6:	6013      	str	r3, [r2, #0]
 8000fe8:	4b1e      	ldr	r3, [pc, #120]	; (8001064 <SystemClock_Config+0xd0>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ff0:	607b      	str	r3, [r7, #4]
 8000ff2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ff8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ffc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ffe:	2302      	movs	r3, #2
 8001000:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001002:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001006:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001008:	2319      	movs	r3, #25
 800100a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800100c:	23a8      	movs	r3, #168	; 0xa8
 800100e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001010:	2302      	movs	r3, #2
 8001012:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001014:	2304      	movs	r3, #4
 8001016:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001018:	f107 0320 	add.w	r3, r7, #32
 800101c:	4618      	mov	r0, r3
 800101e:	f001 fe11 	bl	8002c44 <HAL_RCC_OscConfig>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001028:	f000 f976 	bl	8001318 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800102c:	230f      	movs	r3, #15
 800102e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001030:	2302      	movs	r3, #2
 8001032:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001038:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800103c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001042:	f107 030c 	add.w	r3, r7, #12
 8001046:	2102      	movs	r1, #2
 8001048:	4618      	mov	r0, r3
 800104a:	f002 f873 	bl	8003134 <HAL_RCC_ClockConfig>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001054:	f000 f960 	bl	8001318 <Error_Handler>
  }
}
 8001058:	bf00      	nop
 800105a:	3750      	adds	r7, #80	; 0x50
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40023800 	.word	0x40023800
 8001064:	40007000 	.word	0x40007000

08001068 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800106c:	4b12      	ldr	r3, [pc, #72]	; (80010b8 <MX_I2C1_Init+0x50>)
 800106e:	4a13      	ldr	r2, [pc, #76]	; (80010bc <MX_I2C1_Init+0x54>)
 8001070:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001072:	4b11      	ldr	r3, [pc, #68]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001074:	4a12      	ldr	r2, [pc, #72]	; (80010c0 <MX_I2C1_Init+0x58>)
 8001076:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001078:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <MX_I2C1_Init+0x50>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800107e:	4b0e      	ldr	r3, [pc, #56]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001080:	2200      	movs	r2, #0
 8001082:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001084:	4b0c      	ldr	r3, [pc, #48]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001086:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800108a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800108c:	4b0a      	ldr	r3, [pc, #40]	; (80010b8 <MX_I2C1_Init+0x50>)
 800108e:	2200      	movs	r2, #0
 8001090:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <MX_I2C1_Init+0x50>)
 8001094:	2200      	movs	r2, #0
 8001096:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001098:	4b07      	ldr	r3, [pc, #28]	; (80010b8 <MX_I2C1_Init+0x50>)
 800109a:	2200      	movs	r2, #0
 800109c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800109e:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <MX_I2C1_Init+0x50>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010a4:	4804      	ldr	r0, [pc, #16]	; (80010b8 <MX_I2C1_Init+0x50>)
 80010a6:	f000 fe0d 	bl	8001cc4 <HAL_I2C_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010b0:	f000 f932 	bl	8001318 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	200000cc 	.word	0x200000cc
 80010bc:	40005400 	.word	0x40005400
 80010c0:	000186a0 	.word	0x000186a0

080010c4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ca:	f107 0308 	add.w	r3, r7, #8
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010d8:	463b      	mov	r3, r7
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80010e0:	4b1d      	ldr	r3, [pc, #116]	; (8001158 <MX_TIM4_Init+0x94>)
 80010e2:	4a1e      	ldr	r2, [pc, #120]	; (800115c <MX_TIM4_Init+0x98>)
 80010e4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80010e6:	4b1c      	ldr	r3, [pc, #112]	; (8001158 <MX_TIM4_Init+0x94>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ec:	4b1a      	ldr	r3, [pc, #104]	; (8001158 <MX_TIM4_Init+0x94>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80010f2:	4b19      	ldr	r3, [pc, #100]	; (8001158 <MX_TIM4_Init+0x94>)
 80010f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010f8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010fa:	4b17      	ldr	r3, [pc, #92]	; (8001158 <MX_TIM4_Init+0x94>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001100:	4b15      	ldr	r3, [pc, #84]	; (8001158 <MX_TIM4_Init+0x94>)
 8001102:	2200      	movs	r2, #0
 8001104:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001106:	4814      	ldr	r0, [pc, #80]	; (8001158 <MX_TIM4_Init+0x94>)
 8001108:	f002 f9f4 	bl	80034f4 <HAL_TIM_Base_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001112:	f000 f901 	bl	8001318 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001116:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800111a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800111c:	f107 0308 	add.w	r3, r7, #8
 8001120:	4619      	mov	r1, r3
 8001122:	480d      	ldr	r0, [pc, #52]	; (8001158 <MX_TIM4_Init+0x94>)
 8001124:	f002 fa35 	bl	8003592 <HAL_TIM_ConfigClockSource>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800112e:	f000 f8f3 	bl	8001318 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001132:	2300      	movs	r3, #0
 8001134:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800113a:	463b      	mov	r3, r7
 800113c:	4619      	mov	r1, r3
 800113e:	4806      	ldr	r0, [pc, #24]	; (8001158 <MX_TIM4_Init+0x94>)
 8001140:	f002 fc08 	bl	8003954 <HAL_TIMEx_MasterConfigSynchronization>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800114a:	f000 f8e5 	bl	8001318 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800114e:	bf00      	nop
 8001150:	3718      	adds	r7, #24
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000120 	.word	0x20000120
 800115c:	40000800 	.word	0x40000800

08001160 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001164:	4b11      	ldr	r3, [pc, #68]	; (80011ac <MX_USART1_UART_Init+0x4c>)
 8001166:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <MX_USART1_UART_Init+0x50>)
 8001168:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800116a:	4b10      	ldr	r3, [pc, #64]	; (80011ac <MX_USART1_UART_Init+0x4c>)
 800116c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001170:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001172:	4b0e      	ldr	r3, [pc, #56]	; (80011ac <MX_USART1_UART_Init+0x4c>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001178:	4b0c      	ldr	r3, [pc, #48]	; (80011ac <MX_USART1_UART_Init+0x4c>)
 800117a:	2200      	movs	r2, #0
 800117c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800117e:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <MX_USART1_UART_Init+0x4c>)
 8001180:	2200      	movs	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001184:	4b09      	ldr	r3, [pc, #36]	; (80011ac <MX_USART1_UART_Init+0x4c>)
 8001186:	220c      	movs	r2, #12
 8001188:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800118a:	4b08      	ldr	r3, [pc, #32]	; (80011ac <MX_USART1_UART_Init+0x4c>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001190:	4b06      	ldr	r3, [pc, #24]	; (80011ac <MX_USART1_UART_Init+0x4c>)
 8001192:	2200      	movs	r2, #0
 8001194:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001196:	4805      	ldr	r0, [pc, #20]	; (80011ac <MX_USART1_UART_Init+0x4c>)
 8001198:	f002 fc4a 	bl	8003a30 <HAL_UART_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80011a2:	f000 f8b9 	bl	8001318 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000168 	.word	0x20000168
 80011b0:	40011000 	.word	0x40011000

080011b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08a      	sub	sp, #40	; 0x28
 80011b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
 80011c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
 80011ce:	4b32      	ldr	r3, [pc, #200]	; (8001298 <MX_GPIO_Init+0xe4>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a31      	ldr	r2, [pc, #196]	; (8001298 <MX_GPIO_Init+0xe4>)
 80011d4:	f043 0304 	orr.w	r3, r3, #4
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b2f      	ldr	r3, [pc, #188]	; (8001298 <MX_GPIO_Init+0xe4>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f003 0304 	and.w	r3, r3, #4
 80011e2:	613b      	str	r3, [r7, #16]
 80011e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
 80011ea:	4b2b      	ldr	r3, [pc, #172]	; (8001298 <MX_GPIO_Init+0xe4>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	4a2a      	ldr	r2, [pc, #168]	; (8001298 <MX_GPIO_Init+0xe4>)
 80011f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f4:	6313      	str	r3, [r2, #48]	; 0x30
 80011f6:	4b28      	ldr	r3, [pc, #160]	; (8001298 <MX_GPIO_Init+0xe4>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	60bb      	str	r3, [r7, #8]
 8001206:	4b24      	ldr	r3, [pc, #144]	; (8001298 <MX_GPIO_Init+0xe4>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	4a23      	ldr	r2, [pc, #140]	; (8001298 <MX_GPIO_Init+0xe4>)
 800120c:	f043 0302 	orr.w	r3, r3, #2
 8001210:	6313      	str	r3, [r2, #48]	; 0x30
 8001212:	4b21      	ldr	r3, [pc, #132]	; (8001298 <MX_GPIO_Init+0xe4>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	607b      	str	r3, [r7, #4]
 8001222:	4b1d      	ldr	r3, [pc, #116]	; (8001298 <MX_GPIO_Init+0xe4>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	4a1c      	ldr	r2, [pc, #112]	; (8001298 <MX_GPIO_Init+0xe4>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6313      	str	r3, [r2, #48]	; 0x30
 800122e:	4b1a      	ldr	r3, [pc, #104]	; (8001298 <MX_GPIO_Init+0xe4>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800123a:	2200      	movs	r2, #0
 800123c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001240:	4816      	ldr	r0, [pc, #88]	; (800129c <MX_GPIO_Init+0xe8>)
 8001242:	f000 fd01 	bl	8001c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001246:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800124a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124c:	2301      	movs	r3, #1
 800124e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	2300      	movs	r3, #0
 8001252:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001254:	2300      	movs	r3, #0
 8001256:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	4619      	mov	r1, r3
 800125e:	480f      	ldr	r0, [pc, #60]	; (800129c <MX_GPIO_Init+0xe8>)
 8001260:	f000 fb6e 	bl	8001940 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8001264:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001268:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800126a:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800126e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	4619      	mov	r1, r3
 800127a:	4809      	ldr	r0, [pc, #36]	; (80012a0 <MX_GPIO_Init+0xec>)
 800127c:	f000 fb60 	bl	8001940 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001280:	2200      	movs	r2, #0
 8001282:	2105      	movs	r1, #5
 8001284:	2028      	movs	r0, #40	; 0x28
 8001286:	f000 fb24 	bl	80018d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800128a:	2028      	movs	r0, #40	; 0x28
 800128c:	f000 fb3d 	bl	800190a <HAL_NVIC_EnableIRQ>

}
 8001290:	bf00      	nop
 8001292:	3728      	adds	r7, #40	; 0x28
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40023800 	.word	0x40023800
 800129c:	40020800 	.word	0x40020800
 80012a0:	40020400 	.word	0x40020400

080012a4 <StartTaskReadBaro>:
  * @retval None
  */
/* USER CODE END Header_StartTaskReadBaro */
uint32_t temp = 0, pres = 0;
void StartTaskReadBaro(void *argument)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	if (baro_init() != BARO_OK)
 80012ac:	f7ff f9ba 	bl	8000624 <baro_init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d011      	beq.n	80012da <StartTaskReadBaro+0x36>
	{
		snprintf(text, countof(text), "Error init baro\n");
 80012b6:	4a0f      	ldr	r2, [pc, #60]	; (80012f4 <StartTaskReadBaro+0x50>)
 80012b8:	2164      	movs	r1, #100	; 0x64
 80012ba:	480f      	ldr	r0, [pc, #60]	; (80012f8 <StartTaskReadBaro+0x54>)
 80012bc:	f005 fe76 	bl	8006fac <sniprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)text, strnlen(text, countof(text)), 1000);
 80012c0:	2164      	movs	r1, #100	; 0x64
 80012c2:	480d      	ldr	r0, [pc, #52]	; (80012f8 <StartTaskReadBaro+0x54>)
 80012c4:	f005 fea6 	bl	8007014 <strnlen>
 80012c8:	4603      	mov	r3, r0
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d0:	4909      	ldr	r1, [pc, #36]	; (80012f8 <StartTaskReadBaro+0x54>)
 80012d2:	480a      	ldr	r0, [pc, #40]	; (80012fc <StartTaskReadBaro+0x58>)
 80012d4:	f002 fbf9 	bl	8003aca <HAL_UART_Transmit>
		while (1) {}
 80012d8:	e7fe      	b.n	80012d8 <StartTaskReadBaro+0x34>
	}
    temp = baro_read_temp();
 80012da:	f7ff faa9 	bl	8000830 <baro_read_temp>
 80012de:	4603      	mov	r3, r0
 80012e0:	461a      	mov	r2, r3
 80012e2:	4b07      	ldr	r3, [pc, #28]	; (8001300 <StartTaskReadBaro+0x5c>)
 80012e4:	601a      	str	r2, [r3, #0]
    pres = baro_read_press();
 80012e6:	f7ff fb13 	bl	8000910 <baro_read_press>
 80012ea:	4603      	mov	r3, r0
 80012ec:	4a05      	ldr	r2, [pc, #20]	; (8001304 <StartTaskReadBaro+0x60>)
 80012ee:	6013      	str	r3, [r2, #0]
	if (baro_init() != BARO_OK)
 80012f0:	e7dc      	b.n	80012ac <StartTaskReadBaro+0x8>
 80012f2:	bf00      	nop
 80012f4:	08007794 	.word	0x08007794
 80012f8:	200001b4 	.word	0x200001b4
 80012fc:	20000168 	.word	0x20000168
 8001300:	20000218 	.word	0x20000218
 8001304:	2000021c 	.word	0x2000021c

08001308 <StartOutInf>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOutInf */
void StartOutInf(void *argument)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOutInf */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001310:	2001      	movs	r0, #1
 8001312:	f003 f85f 	bl	80043d4 <osDelay>
 8001316:	e7fb      	b.n	8001310 <StartOutInf+0x8>

08001318 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800131c:	b672      	cpsid	i
}
 800131e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001320:	e7fe      	b.n	8001320 <Error_Handler+0x8>
	...

08001324 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	4b16      	ldr	r3, [pc, #88]	; (8001388 <HAL_MspInit+0x64>)
 8001330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001332:	4a15      	ldr	r2, [pc, #84]	; (8001388 <HAL_MspInit+0x64>)
 8001334:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001338:	6453      	str	r3, [r2, #68]	; 0x44
 800133a:	4b13      	ldr	r3, [pc, #76]	; (8001388 <HAL_MspInit+0x64>)
 800133c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800133e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	603b      	str	r3, [r7, #0]
 800134a:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <HAL_MspInit+0x64>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134e:	4a0e      	ldr	r2, [pc, #56]	; (8001388 <HAL_MspInit+0x64>)
 8001350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001354:	6413      	str	r3, [r2, #64]	; 0x40
 8001356:	4b0c      	ldr	r3, [pc, #48]	; (8001388 <HAL_MspInit+0x64>)
 8001358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800135e:	603b      	str	r3, [r7, #0]
 8001360:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001362:	2200      	movs	r2, #0
 8001364:	210f      	movs	r1, #15
 8001366:	f06f 0001 	mvn.w	r0, #1
 800136a:	f000 fab2 	bl	80018d2 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 800136e:	2200      	movs	r2, #0
 8001370:	2105      	movs	r1, #5
 8001372:	2005      	movs	r0, #5
 8001374:	f000 faad 	bl	80018d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001378:	2005      	movs	r0, #5
 800137a:	f000 fac6 	bl	800190a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800137e:	bf00      	nop
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40023800 	.word	0x40023800

0800138c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08a      	sub	sp, #40	; 0x28
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a19      	ldr	r2, [pc, #100]	; (8001410 <HAL_I2C_MspInit+0x84>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d12c      	bne.n	8001408 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	613b      	str	r3, [r7, #16]
 80013b2:	4b18      	ldr	r3, [pc, #96]	; (8001414 <HAL_I2C_MspInit+0x88>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	4a17      	ldr	r2, [pc, #92]	; (8001414 <HAL_I2C_MspInit+0x88>)
 80013b8:	f043 0302 	orr.w	r3, r3, #2
 80013bc:	6313      	str	r3, [r2, #48]	; 0x30
 80013be:	4b15      	ldr	r3, [pc, #84]	; (8001414 <HAL_I2C_MspInit+0x88>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	613b      	str	r3, [r7, #16]
 80013c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013d0:	2312      	movs	r3, #18
 80013d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d4:	2301      	movs	r3, #1
 80013d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d8:	2303      	movs	r3, #3
 80013da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013dc:	2304      	movs	r3, #4
 80013de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	4619      	mov	r1, r3
 80013e6:	480c      	ldr	r0, [pc, #48]	; (8001418 <HAL_I2C_MspInit+0x8c>)
 80013e8:	f000 faaa 	bl	8001940 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	4b08      	ldr	r3, [pc, #32]	; (8001414 <HAL_I2C_MspInit+0x88>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f4:	4a07      	ldr	r2, [pc, #28]	; (8001414 <HAL_I2C_MspInit+0x88>)
 80013f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013fa:	6413      	str	r3, [r2, #64]	; 0x40
 80013fc:	4b05      	ldr	r3, [pc, #20]	; (8001414 <HAL_I2C_MspInit+0x88>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001404:	60fb      	str	r3, [r7, #12]
 8001406:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001408:	bf00      	nop
 800140a:	3728      	adds	r7, #40	; 0x28
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40005400 	.word	0x40005400
 8001414:	40023800 	.word	0x40023800
 8001418:	40020400 	.word	0x40020400

0800141c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0b      	ldr	r2, [pc, #44]	; (8001458 <HAL_TIM_Base_MspInit+0x3c>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d10d      	bne.n	800144a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	4b0a      	ldr	r3, [pc, #40]	; (800145c <HAL_TIM_Base_MspInit+0x40>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001436:	4a09      	ldr	r2, [pc, #36]	; (800145c <HAL_TIM_Base_MspInit+0x40>)
 8001438:	f043 0304 	orr.w	r3, r3, #4
 800143c:	6413      	str	r3, [r2, #64]	; 0x40
 800143e:	4b07      	ldr	r3, [pc, #28]	; (800145c <HAL_TIM_Base_MspInit+0x40>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	f003 0304 	and.w	r3, r3, #4
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800144a:	bf00      	nop
 800144c:	3714      	adds	r7, #20
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	40000800 	.word	0x40000800
 800145c:	40023800 	.word	0x40023800

08001460 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	; 0x28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a19      	ldr	r2, [pc, #100]	; (80014e4 <HAL_UART_MspInit+0x84>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d12b      	bne.n	80014da <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	4b18      	ldr	r3, [pc, #96]	; (80014e8 <HAL_UART_MspInit+0x88>)
 8001488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148a:	4a17      	ldr	r2, [pc, #92]	; (80014e8 <HAL_UART_MspInit+0x88>)
 800148c:	f043 0310 	orr.w	r3, r3, #16
 8001490:	6453      	str	r3, [r2, #68]	; 0x44
 8001492:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <HAL_UART_MspInit+0x88>)
 8001494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001496:	f003 0310 	and.w	r3, r3, #16
 800149a:	613b      	str	r3, [r7, #16]
 800149c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	4b11      	ldr	r3, [pc, #68]	; (80014e8 <HAL_UART_MspInit+0x88>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a10      	ldr	r2, [pc, #64]	; (80014e8 <HAL_UART_MspInit+0x88>)
 80014a8:	f043 0302 	orr.w	r3, r3, #2
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b0e      	ldr	r3, [pc, #56]	; (80014e8 <HAL_UART_MspInit+0x88>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014ba:	23c0      	movs	r3, #192	; 0xc0
 80014bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014be:	2302      	movs	r3, #2
 80014c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c6:	2303      	movs	r3, #3
 80014c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014ca:	2307      	movs	r3, #7
 80014cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4619      	mov	r1, r3
 80014d4:	4805      	ldr	r0, [pc, #20]	; (80014ec <HAL_UART_MspInit+0x8c>)
 80014d6:	f000 fa33 	bl	8001940 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80014da:	bf00      	nop
 80014dc:	3728      	adds	r7, #40	; 0x28
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40011000 	.word	0x40011000
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020400 	.word	0x40020400

080014f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014f4:	e7fe      	b.n	80014f4 <NMI_Handler+0x4>

080014f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014f6:	b480      	push	{r7}
 80014f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014fa:	e7fe      	b.n	80014fa <HardFault_Handler+0x4>

080014fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001500:	e7fe      	b.n	8001500 <MemManage_Handler+0x4>

08001502 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001502:	b480      	push	{r7}
 8001504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001506:	e7fe      	b.n	8001506 <BusFault_Handler+0x4>

08001508 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800150c:	e7fe      	b.n	800150c <UsageFault_Handler+0x4>

0800150e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800150e:	b480      	push	{r7}
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001512:	bf00      	nop
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr

0800151c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001520:	f000 f8dc 	bl	80016dc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001524:	f004 fb8e 	bl	8005c44 <xTaskGetSchedulerState>
 8001528:	4603      	mov	r3, r0
 800152a:	2b01      	cmp	r3, #1
 800152c:	d001      	beq.n	8001532 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800152e:	f005 f973 	bl	8006818 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}

08001536 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001536:	b480      	push	{r7}
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8001548:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800154c:	f000 fb96 	bl	8001c7c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001550:	bf00      	nop
 8001552:	bd80      	pop	{r7, pc}

08001554 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800155c:	4a14      	ldr	r2, [pc, #80]	; (80015b0 <_sbrk+0x5c>)
 800155e:	4b15      	ldr	r3, [pc, #84]	; (80015b4 <_sbrk+0x60>)
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001568:	4b13      	ldr	r3, [pc, #76]	; (80015b8 <_sbrk+0x64>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d102      	bne.n	8001576 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001570:	4b11      	ldr	r3, [pc, #68]	; (80015b8 <_sbrk+0x64>)
 8001572:	4a12      	ldr	r2, [pc, #72]	; (80015bc <_sbrk+0x68>)
 8001574:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001576:	4b10      	ldr	r3, [pc, #64]	; (80015b8 <_sbrk+0x64>)
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4413      	add	r3, r2
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	429a      	cmp	r2, r3
 8001582:	d207      	bcs.n	8001594 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001584:	f005 fbc2 	bl	8006d0c <__errno>
 8001588:	4603      	mov	r3, r0
 800158a:	220c      	movs	r2, #12
 800158c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800158e:	f04f 33ff 	mov.w	r3, #4294967295
 8001592:	e009      	b.n	80015a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001594:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <_sbrk+0x64>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800159a:	4b07      	ldr	r3, [pc, #28]	; (80015b8 <_sbrk+0x64>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4413      	add	r3, r2
 80015a2:	4a05      	ldr	r2, [pc, #20]	; (80015b8 <_sbrk+0x64>)
 80015a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015a6:	68fb      	ldr	r3, [r7, #12]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3718      	adds	r7, #24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20010000 	.word	0x20010000
 80015b4:	00000400 	.word	0x00000400
 80015b8:	20000220 	.word	0x20000220
 80015bc:	20004c48 	.word	0x20004c48

080015c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80015c4:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <SystemInit+0x20>)
 80015c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015ca:	4a05      	ldr	r2, [pc, #20]	; (80015e0 <SystemInit+0x20>)
 80015cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000ed00 	.word	0xe000ed00

080015e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800161c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015e8:	480d      	ldr	r0, [pc, #52]	; (8001620 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80015ea:	490e      	ldr	r1, [pc, #56]	; (8001624 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80015ec:	4a0e      	ldr	r2, [pc, #56]	; (8001628 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015f0:	e002      	b.n	80015f8 <LoopCopyDataInit>

080015f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015f6:	3304      	adds	r3, #4

080015f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015fc:	d3f9      	bcc.n	80015f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015fe:	4a0b      	ldr	r2, [pc, #44]	; (800162c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001600:	4c0b      	ldr	r4, [pc, #44]	; (8001630 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001602:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001604:	e001      	b.n	800160a <LoopFillZerobss>

08001606 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001606:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001608:	3204      	adds	r2, #4

0800160a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800160a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800160c:	d3fb      	bcc.n	8001606 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800160e:	f7ff ffd7 	bl	80015c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001612:	f005 fb81 	bl	8006d18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001616:	f7ff fc8d 	bl	8000f34 <main>
  bx  lr    
 800161a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800161c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001620:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001624:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001628:	080078c4 	.word	0x080078c4
  ldr r2, =_sbss
 800162c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001630:	20004c48 	.word	0x20004c48

08001634 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001634:	e7fe      	b.n	8001634 <ADC_IRQHandler>
	...

08001638 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800163c:	4b0e      	ldr	r3, [pc, #56]	; (8001678 <HAL_Init+0x40>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a0d      	ldr	r2, [pc, #52]	; (8001678 <HAL_Init+0x40>)
 8001642:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001646:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001648:	4b0b      	ldr	r3, [pc, #44]	; (8001678 <HAL_Init+0x40>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a0a      	ldr	r2, [pc, #40]	; (8001678 <HAL_Init+0x40>)
 800164e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001652:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001654:	4b08      	ldr	r3, [pc, #32]	; (8001678 <HAL_Init+0x40>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a07      	ldr	r2, [pc, #28]	; (8001678 <HAL_Init+0x40>)
 800165a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800165e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001660:	2003      	movs	r0, #3
 8001662:	f000 f92b 	bl	80018bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001666:	200f      	movs	r0, #15
 8001668:	f000 f808 	bl	800167c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800166c:	f7ff fe5a 	bl	8001324 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40023c00 	.word	0x40023c00

0800167c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001684:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <HAL_InitTick+0x54>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	4b12      	ldr	r3, [pc, #72]	; (80016d4 <HAL_InitTick+0x58>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	4619      	mov	r1, r3
 800168e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001692:	fbb3 f3f1 	udiv	r3, r3, r1
 8001696:	fbb2 f3f3 	udiv	r3, r2, r3
 800169a:	4618      	mov	r0, r3
 800169c:	f000 f943 	bl	8001926 <HAL_SYSTICK_Config>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e00e      	b.n	80016c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2b0f      	cmp	r3, #15
 80016ae:	d80a      	bhi.n	80016c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016b0:	2200      	movs	r2, #0
 80016b2:	6879      	ldr	r1, [r7, #4]
 80016b4:	f04f 30ff 	mov.w	r0, #4294967295
 80016b8:	f000 f90b 	bl	80018d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016bc:	4a06      	ldr	r2, [pc, #24]	; (80016d8 <HAL_InitTick+0x5c>)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016c2:	2300      	movs	r3, #0
 80016c4:	e000      	b.n	80016c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000000 	.word	0x20000000
 80016d4:	20000008 	.word	0x20000008
 80016d8:	20000004 	.word	0x20000004

080016dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016e0:	4b06      	ldr	r3, [pc, #24]	; (80016fc <HAL_IncTick+0x20>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	461a      	mov	r2, r3
 80016e6:	4b06      	ldr	r3, [pc, #24]	; (8001700 <HAL_IncTick+0x24>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4413      	add	r3, r2
 80016ec:	4a04      	ldr	r2, [pc, #16]	; (8001700 <HAL_IncTick+0x24>)
 80016ee:	6013      	str	r3, [r2, #0]
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	20000008 	.word	0x20000008
 8001700:	20000224 	.word	0x20000224

08001704 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  return uwTick;
 8001708:	4b03      	ldr	r3, [pc, #12]	; (8001718 <HAL_GetTick+0x14>)
 800170a:	681b      	ldr	r3, [r3, #0]
}
 800170c:	4618      	mov	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop
 8001718:	20000224 	.word	0x20000224

0800171c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800171c:	b480      	push	{r7}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f003 0307 	and.w	r3, r3, #7
 800172a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800172c:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <__NVIC_SetPriorityGrouping+0x44>)
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001732:	68ba      	ldr	r2, [r7, #8]
 8001734:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001738:	4013      	ands	r3, r2
 800173a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001744:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001748:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800174c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800174e:	4a04      	ldr	r2, [pc, #16]	; (8001760 <__NVIC_SetPriorityGrouping+0x44>)
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	60d3      	str	r3, [r2, #12]
}
 8001754:	bf00      	nop
 8001756:	3714      	adds	r7, #20
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	e000ed00 	.word	0xe000ed00

08001764 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001768:	4b04      	ldr	r3, [pc, #16]	; (800177c <__NVIC_GetPriorityGrouping+0x18>)
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	0a1b      	lsrs	r3, r3, #8
 800176e:	f003 0307 	and.w	r3, r3, #7
}
 8001772:	4618      	mov	r0, r3
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	4603      	mov	r3, r0
 8001788:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	2b00      	cmp	r3, #0
 8001790:	db0b      	blt.n	80017aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	f003 021f 	and.w	r2, r3, #31
 8001798:	4907      	ldr	r1, [pc, #28]	; (80017b8 <__NVIC_EnableIRQ+0x38>)
 800179a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179e:	095b      	lsrs	r3, r3, #5
 80017a0:	2001      	movs	r0, #1
 80017a2:	fa00 f202 	lsl.w	r2, r0, r2
 80017a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	e000e100 	.word	0xe000e100

080017bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	6039      	str	r1, [r7, #0]
 80017c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	db0a      	blt.n	80017e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	b2da      	uxtb	r2, r3
 80017d4:	490c      	ldr	r1, [pc, #48]	; (8001808 <__NVIC_SetPriority+0x4c>)
 80017d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017da:	0112      	lsls	r2, r2, #4
 80017dc:	b2d2      	uxtb	r2, r2
 80017de:	440b      	add	r3, r1
 80017e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017e4:	e00a      	b.n	80017fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	4908      	ldr	r1, [pc, #32]	; (800180c <__NVIC_SetPriority+0x50>)
 80017ec:	79fb      	ldrb	r3, [r7, #7]
 80017ee:	f003 030f 	and.w	r3, r3, #15
 80017f2:	3b04      	subs	r3, #4
 80017f4:	0112      	lsls	r2, r2, #4
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	440b      	add	r3, r1
 80017fa:	761a      	strb	r2, [r3, #24]
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	e000e100 	.word	0xe000e100
 800180c:	e000ed00 	.word	0xe000ed00

08001810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001810:	b480      	push	{r7}
 8001812:	b089      	sub	sp, #36	; 0x24
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f003 0307 	and.w	r3, r3, #7
 8001822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	f1c3 0307 	rsb	r3, r3, #7
 800182a:	2b04      	cmp	r3, #4
 800182c:	bf28      	it	cs
 800182e:	2304      	movcs	r3, #4
 8001830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	3304      	adds	r3, #4
 8001836:	2b06      	cmp	r3, #6
 8001838:	d902      	bls.n	8001840 <NVIC_EncodePriority+0x30>
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	3b03      	subs	r3, #3
 800183e:	e000      	b.n	8001842 <NVIC_EncodePriority+0x32>
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001844:	f04f 32ff 	mov.w	r2, #4294967295
 8001848:	69bb      	ldr	r3, [r7, #24]
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43da      	mvns	r2, r3
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	401a      	ands	r2, r3
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001858:	f04f 31ff 	mov.w	r1, #4294967295
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	fa01 f303 	lsl.w	r3, r1, r3
 8001862:	43d9      	mvns	r1, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001868:	4313      	orrs	r3, r2
         );
}
 800186a:	4618      	mov	r0, r3
 800186c:	3724      	adds	r7, #36	; 0x24
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
	...

08001878 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	3b01      	subs	r3, #1
 8001884:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001888:	d301      	bcc.n	800188e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800188a:	2301      	movs	r3, #1
 800188c:	e00f      	b.n	80018ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800188e:	4a0a      	ldr	r2, [pc, #40]	; (80018b8 <SysTick_Config+0x40>)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	3b01      	subs	r3, #1
 8001894:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001896:	210f      	movs	r1, #15
 8001898:	f04f 30ff 	mov.w	r0, #4294967295
 800189c:	f7ff ff8e 	bl	80017bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018a0:	4b05      	ldr	r3, [pc, #20]	; (80018b8 <SysTick_Config+0x40>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018a6:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <SysTick_Config+0x40>)
 80018a8:	2207      	movs	r2, #7
 80018aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	e000e010 	.word	0xe000e010

080018bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018c4:	6878      	ldr	r0, [r7, #4]
 80018c6:	f7ff ff29 	bl	800171c <__NVIC_SetPriorityGrouping>
}
 80018ca:	bf00      	nop
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b086      	sub	sp, #24
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	4603      	mov	r3, r0
 80018da:	60b9      	str	r1, [r7, #8]
 80018dc:	607a      	str	r2, [r7, #4]
 80018de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018e4:	f7ff ff3e 	bl	8001764 <__NVIC_GetPriorityGrouping>
 80018e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	68b9      	ldr	r1, [r7, #8]
 80018ee:	6978      	ldr	r0, [r7, #20]
 80018f0:	f7ff ff8e 	bl	8001810 <NVIC_EncodePriority>
 80018f4:	4602      	mov	r2, r0
 80018f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018fa:	4611      	mov	r1, r2
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff ff5d 	bl	80017bc <__NVIC_SetPriority>
}
 8001902:	bf00      	nop
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b082      	sub	sp, #8
 800190e:	af00      	add	r7, sp, #0
 8001910:	4603      	mov	r3, r0
 8001912:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff ff31 	bl	8001780 <__NVIC_EnableIRQ>
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b082      	sub	sp, #8
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f7ff ffa2 	bl	8001878 <SysTick_Config>
 8001934:	4603      	mov	r3, r0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
	...

08001940 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001940:	b480      	push	{r7}
 8001942:	b089      	sub	sp, #36	; 0x24
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800194a:	2300      	movs	r3, #0
 800194c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800194e:	2300      	movs	r3, #0
 8001950:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001952:	2300      	movs	r3, #0
 8001954:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001956:	2300      	movs	r3, #0
 8001958:	61fb      	str	r3, [r7, #28]
 800195a:	e159      	b.n	8001c10 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800195c:	2201      	movs	r2, #1
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	697a      	ldr	r2, [r7, #20]
 800196c:	4013      	ands	r3, r2
 800196e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	429a      	cmp	r2, r3
 8001976:	f040 8148 	bne.w	8001c0a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f003 0303 	and.w	r3, r3, #3
 8001982:	2b01      	cmp	r3, #1
 8001984:	d005      	beq.n	8001992 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800198e:	2b02      	cmp	r3, #2
 8001990:	d130      	bne.n	80019f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	2203      	movs	r2, #3
 800199e:	fa02 f303 	lsl.w	r3, r2, r3
 80019a2:	43db      	mvns	r3, r3
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	4013      	ands	r3, r2
 80019a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	68da      	ldr	r2, [r3, #12]
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	69ba      	ldr	r2, [r7, #24]
 80019c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019c8:	2201      	movs	r2, #1
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	fa02 f303 	lsl.w	r3, r2, r3
 80019d0:	43db      	mvns	r3, r3
 80019d2:	69ba      	ldr	r2, [r7, #24]
 80019d4:	4013      	ands	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	091b      	lsrs	r3, r3, #4
 80019de:	f003 0201 	and.w	r2, r3, #1
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	69ba      	ldr	r2, [r7, #24]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f003 0303 	and.w	r3, r3, #3
 80019fc:	2b03      	cmp	r3, #3
 80019fe:	d017      	beq.n	8001a30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	2203      	movs	r2, #3
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	43db      	mvns	r3, r3
 8001a12:	69ba      	ldr	r2, [r7, #24]
 8001a14:	4013      	ands	r3, r2
 8001a16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	689a      	ldr	r2, [r3, #8]
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	fa02 f303 	lsl.w	r3, r2, r3
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f003 0303 	and.w	r3, r3, #3
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d123      	bne.n	8001a84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	08da      	lsrs	r2, r3, #3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3208      	adds	r2, #8
 8001a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	f003 0307 	and.w	r3, r3, #7
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	220f      	movs	r2, #15
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	43db      	mvns	r3, r3
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	691a      	ldr	r2, [r3, #16]
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	f003 0307 	and.w	r3, r3, #7
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	4313      	orrs	r3, r2
 8001a74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	08da      	lsrs	r2, r3, #3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	3208      	adds	r2, #8
 8001a7e:	69b9      	ldr	r1, [r7, #24]
 8001a80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	2203      	movs	r2, #3
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	43db      	mvns	r3, r3
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f003 0203 	and.w	r2, r3, #3
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	f000 80a2 	beq.w	8001c0a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	4b57      	ldr	r3, [pc, #348]	; (8001c28 <HAL_GPIO_Init+0x2e8>)
 8001acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ace:	4a56      	ldr	r2, [pc, #344]	; (8001c28 <HAL_GPIO_Init+0x2e8>)
 8001ad0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ad4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ad6:	4b54      	ldr	r3, [pc, #336]	; (8001c28 <HAL_GPIO_Init+0x2e8>)
 8001ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ada:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ae2:	4a52      	ldr	r2, [pc, #328]	; (8001c2c <HAL_GPIO_Init+0x2ec>)
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	089b      	lsrs	r3, r3, #2
 8001ae8:	3302      	adds	r3, #2
 8001aea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	f003 0303 	and.w	r3, r3, #3
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	220f      	movs	r2, #15
 8001afa:	fa02 f303 	lsl.w	r3, r2, r3
 8001afe:	43db      	mvns	r3, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4013      	ands	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a49      	ldr	r2, [pc, #292]	; (8001c30 <HAL_GPIO_Init+0x2f0>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d019      	beq.n	8001b42 <HAL_GPIO_Init+0x202>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4a48      	ldr	r2, [pc, #288]	; (8001c34 <HAL_GPIO_Init+0x2f4>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d013      	beq.n	8001b3e <HAL_GPIO_Init+0x1fe>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a47      	ldr	r2, [pc, #284]	; (8001c38 <HAL_GPIO_Init+0x2f8>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d00d      	beq.n	8001b3a <HAL_GPIO_Init+0x1fa>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a46      	ldr	r2, [pc, #280]	; (8001c3c <HAL_GPIO_Init+0x2fc>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d007      	beq.n	8001b36 <HAL_GPIO_Init+0x1f6>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a45      	ldr	r2, [pc, #276]	; (8001c40 <HAL_GPIO_Init+0x300>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d101      	bne.n	8001b32 <HAL_GPIO_Init+0x1f2>
 8001b2e:	2304      	movs	r3, #4
 8001b30:	e008      	b.n	8001b44 <HAL_GPIO_Init+0x204>
 8001b32:	2307      	movs	r3, #7
 8001b34:	e006      	b.n	8001b44 <HAL_GPIO_Init+0x204>
 8001b36:	2303      	movs	r3, #3
 8001b38:	e004      	b.n	8001b44 <HAL_GPIO_Init+0x204>
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	e002      	b.n	8001b44 <HAL_GPIO_Init+0x204>
 8001b3e:	2301      	movs	r3, #1
 8001b40:	e000      	b.n	8001b44 <HAL_GPIO_Init+0x204>
 8001b42:	2300      	movs	r3, #0
 8001b44:	69fa      	ldr	r2, [r7, #28]
 8001b46:	f002 0203 	and.w	r2, r2, #3
 8001b4a:	0092      	lsls	r2, r2, #2
 8001b4c:	4093      	lsls	r3, r2
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b54:	4935      	ldr	r1, [pc, #212]	; (8001c2c <HAL_GPIO_Init+0x2ec>)
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	089b      	lsrs	r3, r3, #2
 8001b5a:	3302      	adds	r3, #2
 8001b5c:	69ba      	ldr	r2, [r7, #24]
 8001b5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b62:	4b38      	ldr	r3, [pc, #224]	; (8001c44 <HAL_GPIO_Init+0x304>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	43db      	mvns	r3, r3
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	4013      	ands	r3, r2
 8001b70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d003      	beq.n	8001b86 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001b7e:	69ba      	ldr	r2, [r7, #24]
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b86:	4a2f      	ldr	r2, [pc, #188]	; (8001c44 <HAL_GPIO_Init+0x304>)
 8001b88:	69bb      	ldr	r3, [r7, #24]
 8001b8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b8c:	4b2d      	ldr	r3, [pc, #180]	; (8001c44 <HAL_GPIO_Init+0x304>)
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	43db      	mvns	r3, r3
 8001b96:	69ba      	ldr	r2, [r7, #24]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d003      	beq.n	8001bb0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bb0:	4a24      	ldr	r2, [pc, #144]	; (8001c44 <HAL_GPIO_Init+0x304>)
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bb6:	4b23      	ldr	r3, [pc, #140]	; (8001c44 <HAL_GPIO_Init+0x304>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	43db      	mvns	r3, r3
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d003      	beq.n	8001bda <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bda:	4a1a      	ldr	r2, [pc, #104]	; (8001c44 <HAL_GPIO_Init+0x304>)
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001be0:	4b18      	ldr	r3, [pc, #96]	; (8001c44 <HAL_GPIO_Init+0x304>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	43db      	mvns	r3, r3
 8001bea:	69ba      	ldr	r2, [r7, #24]
 8001bec:	4013      	ands	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d003      	beq.n	8001c04 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c04:	4a0f      	ldr	r2, [pc, #60]	; (8001c44 <HAL_GPIO_Init+0x304>)
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	61fb      	str	r3, [r7, #28]
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	2b0f      	cmp	r3, #15
 8001c14:	f67f aea2 	bls.w	800195c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	3724      	adds	r7, #36	; 0x24
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	40013800 	.word	0x40013800
 8001c30:	40020000 	.word	0x40020000
 8001c34:	40020400 	.word	0x40020400
 8001c38:	40020800 	.word	0x40020800
 8001c3c:	40020c00 	.word	0x40020c00
 8001c40:	40021000 	.word	0x40021000
 8001c44:	40013c00 	.word	0x40013c00

08001c48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	807b      	strh	r3, [r7, #2]
 8001c54:	4613      	mov	r3, r2
 8001c56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c58:	787b      	ldrb	r3, [r7, #1]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d003      	beq.n	8001c66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c5e:	887a      	ldrh	r2, [r7, #2]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c64:	e003      	b.n	8001c6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c66:	887b      	ldrh	r3, [r7, #2]
 8001c68:	041a      	lsls	r2, r3, #16
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	619a      	str	r2, [r3, #24]
}
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
	...

08001c7c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001c86:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c88:	695a      	ldr	r2, [r3, #20]
 8001c8a:	88fb      	ldrh	r3, [r7, #6]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d006      	beq.n	8001ca0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c92:	4a05      	ldr	r2, [pc, #20]	; (8001ca8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c94:	88fb      	ldrh	r3, [r7, #6]
 8001c96:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c98:	88fb      	ldrh	r3, [r7, #6]
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f000 f806 	bl	8001cac <HAL_GPIO_EXTI_Callback>
  }
}
 8001ca0:	bf00      	nop
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40013c00 	.word	0x40013c00

08001cac <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
	...

08001cc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e12b      	b.n	8001f2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d106      	bne.n	8001cf0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f7ff fb4e 	bl	800138c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2224      	movs	r2, #36	; 0x24
 8001cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f022 0201 	bic.w	r2, r2, #1
 8001d06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d28:	f001 fbbc 	bl	80034a4 <HAL_RCC_GetPCLK1Freq>
 8001d2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	4a81      	ldr	r2, [pc, #516]	; (8001f38 <HAL_I2C_Init+0x274>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d807      	bhi.n	8001d48 <HAL_I2C_Init+0x84>
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4a80      	ldr	r2, [pc, #512]	; (8001f3c <HAL_I2C_Init+0x278>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	bf94      	ite	ls
 8001d40:	2301      	movls	r3, #1
 8001d42:	2300      	movhi	r3, #0
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	e006      	b.n	8001d56 <HAL_I2C_Init+0x92>
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4a7d      	ldr	r2, [pc, #500]	; (8001f40 <HAL_I2C_Init+0x27c>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	bf94      	ite	ls
 8001d50:	2301      	movls	r3, #1
 8001d52:	2300      	movhi	r3, #0
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e0e7      	b.n	8001f2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	4a78      	ldr	r2, [pc, #480]	; (8001f44 <HAL_I2C_Init+0x280>)
 8001d62:	fba2 2303 	umull	r2, r3, r2, r3
 8001d66:	0c9b      	lsrs	r3, r3, #18
 8001d68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	68ba      	ldr	r2, [r7, #8]
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6a1b      	ldr	r3, [r3, #32]
 8001d84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	4a6a      	ldr	r2, [pc, #424]	; (8001f38 <HAL_I2C_Init+0x274>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d802      	bhi.n	8001d98 <HAL_I2C_Init+0xd4>
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	3301      	adds	r3, #1
 8001d96:	e009      	b.n	8001dac <HAL_I2C_Init+0xe8>
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001d9e:	fb02 f303 	mul.w	r3, r2, r3
 8001da2:	4a69      	ldr	r2, [pc, #420]	; (8001f48 <HAL_I2C_Init+0x284>)
 8001da4:	fba2 2303 	umull	r2, r3, r2, r3
 8001da8:	099b      	lsrs	r3, r3, #6
 8001daa:	3301      	adds	r3, #1
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	430b      	orrs	r3, r1
 8001db2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001dbe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	495c      	ldr	r1, [pc, #368]	; (8001f38 <HAL_I2C_Init+0x274>)
 8001dc8:	428b      	cmp	r3, r1
 8001dca:	d819      	bhi.n	8001e00 <HAL_I2C_Init+0x13c>
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	1e59      	subs	r1, r3, #1
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dda:	1c59      	adds	r1, r3, #1
 8001ddc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001de0:	400b      	ands	r3, r1
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d00a      	beq.n	8001dfc <HAL_I2C_Init+0x138>
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	1e59      	subs	r1, r3, #1
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001df4:	3301      	adds	r3, #1
 8001df6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dfa:	e051      	b.n	8001ea0 <HAL_I2C_Init+0x1dc>
 8001dfc:	2304      	movs	r3, #4
 8001dfe:	e04f      	b.n	8001ea0 <HAL_I2C_Init+0x1dc>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d111      	bne.n	8001e2c <HAL_I2C_Init+0x168>
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	1e58      	subs	r0, r3, #1
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6859      	ldr	r1, [r3, #4]
 8001e10:	460b      	mov	r3, r1
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	440b      	add	r3, r1
 8001e16:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	bf0c      	ite	eq
 8001e24:	2301      	moveq	r3, #1
 8001e26:	2300      	movne	r3, #0
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	e012      	b.n	8001e52 <HAL_I2C_Init+0x18e>
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	1e58      	subs	r0, r3, #1
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6859      	ldr	r1, [r3, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	440b      	add	r3, r1
 8001e3a:	0099      	lsls	r1, r3, #2
 8001e3c:	440b      	add	r3, r1
 8001e3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e42:	3301      	adds	r3, #1
 8001e44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	bf0c      	ite	eq
 8001e4c:	2301      	moveq	r3, #1
 8001e4e:	2300      	movne	r3, #0
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <HAL_I2C_Init+0x196>
 8001e56:	2301      	movs	r3, #1
 8001e58:	e022      	b.n	8001ea0 <HAL_I2C_Init+0x1dc>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10e      	bne.n	8001e80 <HAL_I2C_Init+0x1bc>
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	1e58      	subs	r0, r3, #1
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6859      	ldr	r1, [r3, #4]
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	005b      	lsls	r3, r3, #1
 8001e6e:	440b      	add	r3, r1
 8001e70:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e74:	3301      	adds	r3, #1
 8001e76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001e7e:	e00f      	b.n	8001ea0 <HAL_I2C_Init+0x1dc>
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	1e58      	subs	r0, r3, #1
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6859      	ldr	r1, [r3, #4]
 8001e88:	460b      	mov	r3, r1
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	440b      	add	r3, r1
 8001e8e:	0099      	lsls	r1, r3, #2
 8001e90:	440b      	add	r3, r1
 8001e92:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e96:	3301      	adds	r3, #1
 8001e98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e9c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ea0:	6879      	ldr	r1, [r7, #4]
 8001ea2:	6809      	ldr	r1, [r1, #0]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	69da      	ldr	r2, [r3, #28]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a1b      	ldr	r3, [r3, #32]
 8001eba:	431a      	orrs	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001ece:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6911      	ldr	r1, [r2, #16]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	68d2      	ldr	r2, [r2, #12]
 8001eda:	4311      	orrs	r1, r2
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	6812      	ldr	r2, [r2, #0]
 8001ee0:	430b      	orrs	r3, r1
 8001ee2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	695a      	ldr	r2, [r3, #20]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	699b      	ldr	r3, [r3, #24]
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	430a      	orrs	r2, r1
 8001efe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f042 0201 	orr.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2200      	movs	r2, #0
 8001f14:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2220      	movs	r2, #32
 8001f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2200      	movs	r2, #0
 8001f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f2c:	2300      	movs	r3, #0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	000186a0 	.word	0x000186a0
 8001f3c:	001e847f 	.word	0x001e847f
 8001f40:	003d08ff 	.word	0x003d08ff
 8001f44:	431bde83 	.word	0x431bde83
 8001f48:	10624dd3 	.word	0x10624dd3

08001f4c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b088      	sub	sp, #32
 8001f50:	af02      	add	r7, sp, #8
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	4608      	mov	r0, r1
 8001f56:	4611      	mov	r1, r2
 8001f58:	461a      	mov	r2, r3
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	817b      	strh	r3, [r7, #10]
 8001f5e:	460b      	mov	r3, r1
 8001f60:	813b      	strh	r3, [r7, #8]
 8001f62:	4613      	mov	r3, r2
 8001f64:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001f66:	f7ff fbcd 	bl	8001704 <HAL_GetTick>
 8001f6a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b20      	cmp	r3, #32
 8001f76:	f040 80d9 	bne.w	800212c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	2319      	movs	r3, #25
 8001f80:	2201      	movs	r2, #1
 8001f82:	496d      	ldr	r1, [pc, #436]	; (8002138 <HAL_I2C_Mem_Write+0x1ec>)
 8001f84:	68f8      	ldr	r0, [r7, #12]
 8001f86:	f000 fc7f 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001f90:	2302      	movs	r3, #2
 8001f92:	e0cc      	b.n	800212e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d101      	bne.n	8001fa2 <HAL_I2C_Mem_Write+0x56>
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	e0c5      	b.n	800212e <HAL_I2C_Mem_Write+0x1e2>
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d007      	beq.n	8001fc8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f042 0201 	orr.w	r2, r2, #1
 8001fc6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001fd6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	2221      	movs	r2, #33	; 0x21
 8001fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2240      	movs	r2, #64	; 0x40
 8001fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2200      	movs	r2, #0
 8001fec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6a3a      	ldr	r2, [r7, #32]
 8001ff2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001ff8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	4a4d      	ldr	r2, [pc, #308]	; (800213c <HAL_I2C_Mem_Write+0x1f0>)
 8002008:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800200a:	88f8      	ldrh	r0, [r7, #6]
 800200c:	893a      	ldrh	r2, [r7, #8]
 800200e:	8979      	ldrh	r1, [r7, #10]
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	9301      	str	r3, [sp, #4]
 8002014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002016:	9300      	str	r3, [sp, #0]
 8002018:	4603      	mov	r3, r0
 800201a:	68f8      	ldr	r0, [r7, #12]
 800201c:	f000 fab6 	bl	800258c <I2C_RequestMemoryWrite>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d052      	beq.n	80020cc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e081      	b.n	800212e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800202e:	68f8      	ldr	r0, [r7, #12]
 8002030:	f000 fd00 	bl	8002a34 <I2C_WaitOnTXEFlagUntilTimeout>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00d      	beq.n	8002056 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203e:	2b04      	cmp	r3, #4
 8002040:	d107      	bne.n	8002052 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002050:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e06b      	b.n	800212e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800205a:	781a      	ldrb	r2, [r3, #0]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002066:	1c5a      	adds	r2, r3, #1
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002070:	3b01      	subs	r3, #1
 8002072:	b29a      	uxth	r2, r3
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800207c:	b29b      	uxth	r3, r3
 800207e:	3b01      	subs	r3, #1
 8002080:	b29a      	uxth	r2, r3
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	695b      	ldr	r3, [r3, #20]
 800208c:	f003 0304 	and.w	r3, r3, #4
 8002090:	2b04      	cmp	r3, #4
 8002092:	d11b      	bne.n	80020cc <HAL_I2C_Mem_Write+0x180>
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002098:	2b00      	cmp	r3, #0
 800209a:	d017      	beq.n	80020cc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a0:	781a      	ldrb	r2, [r3, #0]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ac:	1c5a      	adds	r2, r3, #1
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020b6:	3b01      	subs	r3, #1
 80020b8:	b29a      	uxth	r2, r3
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	3b01      	subs	r3, #1
 80020c6:	b29a      	uxth	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d1aa      	bne.n	800202a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020d4:	697a      	ldr	r2, [r7, #20]
 80020d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80020d8:	68f8      	ldr	r0, [r7, #12]
 80020da:	f000 fcec 	bl	8002ab6 <I2C_WaitOnBTFFlagUntilTimeout>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00d      	beq.n	8002100 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e8:	2b04      	cmp	r3, #4
 80020ea:	d107      	bne.n	80020fc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020fa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e016      	b.n	800212e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800210e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2220      	movs	r2, #32
 8002114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2200      	movs	r2, #0
 8002124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002128:	2300      	movs	r3, #0
 800212a:	e000      	b.n	800212e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800212c:	2302      	movs	r3, #2
  }
}
 800212e:	4618      	mov	r0, r3
 8002130:	3718      	adds	r7, #24
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	00100002 	.word	0x00100002
 800213c:	ffff0000 	.word	0xffff0000

08002140 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08c      	sub	sp, #48	; 0x30
 8002144:	af02      	add	r7, sp, #8
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	4608      	mov	r0, r1
 800214a:	4611      	mov	r1, r2
 800214c:	461a      	mov	r2, r3
 800214e:	4603      	mov	r3, r0
 8002150:	817b      	strh	r3, [r7, #10]
 8002152:	460b      	mov	r3, r1
 8002154:	813b      	strh	r3, [r7, #8]
 8002156:	4613      	mov	r3, r2
 8002158:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800215a:	f7ff fad3 	bl	8001704 <HAL_GetTick>
 800215e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002166:	b2db      	uxtb	r3, r3
 8002168:	2b20      	cmp	r3, #32
 800216a:	f040 8208 	bne.w	800257e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800216e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	2319      	movs	r3, #25
 8002174:	2201      	movs	r2, #1
 8002176:	497b      	ldr	r1, [pc, #492]	; (8002364 <HAL_I2C_Mem_Read+0x224>)
 8002178:	68f8      	ldr	r0, [r7, #12]
 800217a:	f000 fb85 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002184:	2302      	movs	r3, #2
 8002186:	e1fb      	b.n	8002580 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800218e:	2b01      	cmp	r3, #1
 8002190:	d101      	bne.n	8002196 <HAL_I2C_Mem_Read+0x56>
 8002192:	2302      	movs	r3, #2
 8002194:	e1f4      	b.n	8002580 <HAL_I2C_Mem_Read+0x440>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2201      	movs	r2, #1
 800219a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0301 	and.w	r3, r3, #1
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d007      	beq.n	80021bc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f042 0201 	orr.w	r2, r2, #1
 80021ba:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021ca:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	2222      	movs	r2, #34	; 0x22
 80021d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2240      	movs	r2, #64	; 0x40
 80021d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80021ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021f2:	b29a      	uxth	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	4a5b      	ldr	r2, [pc, #364]	; (8002368 <HAL_I2C_Mem_Read+0x228>)
 80021fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80021fe:	88f8      	ldrh	r0, [r7, #6]
 8002200:	893a      	ldrh	r2, [r7, #8]
 8002202:	8979      	ldrh	r1, [r7, #10]
 8002204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002206:	9301      	str	r3, [sp, #4]
 8002208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	4603      	mov	r3, r0
 800220e:	68f8      	ldr	r0, [r7, #12]
 8002210:	f000 fa52 	bl	80026b8 <I2C_RequestMemoryRead>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e1b0      	b.n	8002580 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002222:	2b00      	cmp	r3, #0
 8002224:	d113      	bne.n	800224e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002226:	2300      	movs	r3, #0
 8002228:	623b      	str	r3, [r7, #32]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	695b      	ldr	r3, [r3, #20]
 8002230:	623b      	str	r3, [r7, #32]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	623b      	str	r3, [r7, #32]
 800223a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	e184      	b.n	8002558 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002252:	2b01      	cmp	r3, #1
 8002254:	d11b      	bne.n	800228e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002264:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002266:	2300      	movs	r3, #0
 8002268:	61fb      	str	r3, [r7, #28]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	695b      	ldr	r3, [r3, #20]
 8002270:	61fb      	str	r3, [r7, #28]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	61fb      	str	r3, [r7, #28]
 800227a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	e164      	b.n	8002558 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002292:	2b02      	cmp	r3, #2
 8002294:	d11b      	bne.n	80022ce <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022a4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022b6:	2300      	movs	r3, #0
 80022b8:	61bb      	str	r3, [r7, #24]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	695b      	ldr	r3, [r3, #20]
 80022c0:	61bb      	str	r3, [r7, #24]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	61bb      	str	r3, [r7, #24]
 80022ca:	69bb      	ldr	r3, [r7, #24]
 80022cc:	e144      	b.n	8002558 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022ce:	2300      	movs	r3, #0
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	617b      	str	r3, [r7, #20]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	617b      	str	r3, [r7, #20]
 80022e2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80022e4:	e138      	b.n	8002558 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ea:	2b03      	cmp	r3, #3
 80022ec:	f200 80f1 	bhi.w	80024d2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d123      	bne.n	8002340 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f000 fc1b 	bl	8002b38 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e139      	b.n	8002580 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	691a      	ldr	r2, [r3, #16]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002316:	b2d2      	uxtb	r2, r2
 8002318:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231e:	1c5a      	adds	r2, r3, #1
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002328:	3b01      	subs	r3, #1
 800232a:	b29a      	uxth	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002334:	b29b      	uxth	r3, r3
 8002336:	3b01      	subs	r3, #1
 8002338:	b29a      	uxth	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800233e:	e10b      	b.n	8002558 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002344:	2b02      	cmp	r3, #2
 8002346:	d14e      	bne.n	80023e6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234a:	9300      	str	r3, [sp, #0]
 800234c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800234e:	2200      	movs	r2, #0
 8002350:	4906      	ldr	r1, [pc, #24]	; (800236c <HAL_I2C_Mem_Read+0x22c>)
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f000 fa98 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d008      	beq.n	8002370 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e10e      	b.n	8002580 <HAL_I2C_Mem_Read+0x440>
 8002362:	bf00      	nop
 8002364:	00100002 	.word	0x00100002
 8002368:	ffff0000 	.word	0xffff0000
 800236c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800237e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	691a      	ldr	r2, [r3, #16]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238a:	b2d2      	uxtb	r2, r2
 800238c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002392:	1c5a      	adds	r2, r3, #1
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800239c:	3b01      	subs	r3, #1
 800239e:	b29a      	uxth	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	3b01      	subs	r3, #1
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	691a      	ldr	r2, [r3, #16]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023bc:	b2d2      	uxtb	r2, r2
 80023be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c4:	1c5a      	adds	r2, r3, #1
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ce:	3b01      	subs	r3, #1
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023da:	b29b      	uxth	r3, r3
 80023dc:	3b01      	subs	r3, #1
 80023de:	b29a      	uxth	r2, r3
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80023e4:	e0b8      	b.n	8002558 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80023e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e8:	9300      	str	r3, [sp, #0]
 80023ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023ec:	2200      	movs	r2, #0
 80023ee:	4966      	ldr	r1, [pc, #408]	; (8002588 <HAL_I2C_Mem_Read+0x448>)
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f000 fa49 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0bf      	b.n	8002580 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800240e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	691a      	ldr	r2, [r3, #16]
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241a:	b2d2      	uxtb	r2, r2
 800241c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002422:	1c5a      	adds	r2, r3, #1
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800242c:	3b01      	subs	r3, #1
 800242e:	b29a      	uxth	r2, r3
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002438:	b29b      	uxth	r3, r3
 800243a:	3b01      	subs	r3, #1
 800243c:	b29a      	uxth	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	9300      	str	r3, [sp, #0]
 8002446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002448:	2200      	movs	r2, #0
 800244a:	494f      	ldr	r1, [pc, #316]	; (8002588 <HAL_I2C_Mem_Read+0x448>)
 800244c:	68f8      	ldr	r0, [r7, #12]
 800244e:	f000 fa1b 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e091      	b.n	8002580 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800246a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	691a      	ldr	r2, [r3, #16]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002476:	b2d2      	uxtb	r2, r2
 8002478:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247e:	1c5a      	adds	r2, r3, #1
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002488:	3b01      	subs	r3, #1
 800248a:	b29a      	uxth	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002494:	b29b      	uxth	r3, r3
 8002496:	3b01      	subs	r3, #1
 8002498:	b29a      	uxth	r2, r3
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	691a      	ldr	r2, [r3, #16]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a8:	b2d2      	uxtb	r2, r2
 80024aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b0:	1c5a      	adds	r2, r3, #1
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ba:	3b01      	subs	r3, #1
 80024bc:	b29a      	uxth	r2, r3
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	3b01      	subs	r3, #1
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80024d0:	e042      	b.n	8002558 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024d4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80024d6:	68f8      	ldr	r0, [r7, #12]
 80024d8:	f000 fb2e 	bl	8002b38 <I2C_WaitOnRXNEFlagUntilTimeout>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e04c      	b.n	8002580 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	691a      	ldr	r2, [r3, #16]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f0:	b2d2      	uxtb	r2, r2
 80024f2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f8:	1c5a      	adds	r2, r3, #1
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002502:	3b01      	subs	r3, #1
 8002504:	b29a      	uxth	r2, r3
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800250e:	b29b      	uxth	r3, r3
 8002510:	3b01      	subs	r3, #1
 8002512:	b29a      	uxth	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	695b      	ldr	r3, [r3, #20]
 800251e:	f003 0304 	and.w	r3, r3, #4
 8002522:	2b04      	cmp	r3, #4
 8002524:	d118      	bne.n	8002558 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	691a      	ldr	r2, [r3, #16]
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002530:	b2d2      	uxtb	r2, r2
 8002532:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002538:	1c5a      	adds	r2, r3, #1
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002542:	3b01      	subs	r3, #1
 8002544:	b29a      	uxth	r2, r3
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800254e:	b29b      	uxth	r3, r3
 8002550:	3b01      	subs	r3, #1
 8002552:	b29a      	uxth	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800255c:	2b00      	cmp	r3, #0
 800255e:	f47f aec2 	bne.w	80022e6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2220      	movs	r2, #32
 8002566:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2200      	movs	r2, #0
 800256e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800257a:	2300      	movs	r3, #0
 800257c:	e000      	b.n	8002580 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800257e:	2302      	movs	r3, #2
  }
}
 8002580:	4618      	mov	r0, r3
 8002582:	3728      	adds	r7, #40	; 0x28
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	00010004 	.word	0x00010004

0800258c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b088      	sub	sp, #32
 8002590:	af02      	add	r7, sp, #8
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	4608      	mov	r0, r1
 8002596:	4611      	mov	r1, r2
 8002598:	461a      	mov	r2, r3
 800259a:	4603      	mov	r3, r0
 800259c:	817b      	strh	r3, [r7, #10]
 800259e:	460b      	mov	r3, r1
 80025a0:	813b      	strh	r3, [r7, #8]
 80025a2:	4613      	mov	r3, r2
 80025a4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025b4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	6a3b      	ldr	r3, [r7, #32]
 80025bc:	2200      	movs	r2, #0
 80025be:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80025c2:	68f8      	ldr	r0, [r7, #12]
 80025c4:	f000 f960 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00d      	beq.n	80025ea <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025dc:	d103      	bne.n	80025e6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025e4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e05f      	b.n	80026aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025ea:	897b      	ldrh	r3, [r7, #10]
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	461a      	mov	r2, r3
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80025f8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fc:	6a3a      	ldr	r2, [r7, #32]
 80025fe:	492d      	ldr	r1, [pc, #180]	; (80026b4 <I2C_RequestMemoryWrite+0x128>)
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f000 f998 	bl	8002936 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e04c      	b.n	80026aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	617b      	str	r3, [r7, #20]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002626:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002628:	6a39      	ldr	r1, [r7, #32]
 800262a:	68f8      	ldr	r0, [r7, #12]
 800262c:	f000 fa02 	bl	8002a34 <I2C_WaitOnTXEFlagUntilTimeout>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00d      	beq.n	8002652 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	2b04      	cmp	r3, #4
 800263c:	d107      	bne.n	800264e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800264c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e02b      	b.n	80026aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002652:	88fb      	ldrh	r3, [r7, #6]
 8002654:	2b01      	cmp	r3, #1
 8002656:	d105      	bne.n	8002664 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002658:	893b      	ldrh	r3, [r7, #8]
 800265a:	b2da      	uxtb	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	611a      	str	r2, [r3, #16]
 8002662:	e021      	b.n	80026a8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002664:	893b      	ldrh	r3, [r7, #8]
 8002666:	0a1b      	lsrs	r3, r3, #8
 8002668:	b29b      	uxth	r3, r3
 800266a:	b2da      	uxtb	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002672:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002674:	6a39      	ldr	r1, [r7, #32]
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f000 f9dc 	bl	8002a34 <I2C_WaitOnTXEFlagUntilTimeout>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d00d      	beq.n	800269e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	2b04      	cmp	r3, #4
 8002688:	d107      	bne.n	800269a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002698:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e005      	b.n	80026aa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800269e:	893b      	ldrh	r3, [r7, #8]
 80026a0:	b2da      	uxtb	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3718      	adds	r7, #24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	00010002 	.word	0x00010002

080026b8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b088      	sub	sp, #32
 80026bc:	af02      	add	r7, sp, #8
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	4608      	mov	r0, r1
 80026c2:	4611      	mov	r1, r2
 80026c4:	461a      	mov	r2, r3
 80026c6:	4603      	mov	r3, r0
 80026c8:	817b      	strh	r3, [r7, #10]
 80026ca:	460b      	mov	r3, r1
 80026cc:	813b      	strh	r3, [r7, #8]
 80026ce:	4613      	mov	r3, r2
 80026d0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80026e0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026f0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80026f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	6a3b      	ldr	r3, [r7, #32]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80026fe:	68f8      	ldr	r0, [r7, #12]
 8002700:	f000 f8c2 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00d      	beq.n	8002726 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002714:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002718:	d103      	bne.n	8002722 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002720:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e0aa      	b.n	800287c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002726:	897b      	ldrh	r3, [r7, #10]
 8002728:	b2db      	uxtb	r3, r3
 800272a:	461a      	mov	r2, r3
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002734:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002738:	6a3a      	ldr	r2, [r7, #32]
 800273a:	4952      	ldr	r1, [pc, #328]	; (8002884 <I2C_RequestMemoryRead+0x1cc>)
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f000 f8fa 	bl	8002936 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e097      	b.n	800287c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800274c:	2300      	movs	r3, #0
 800274e:	617b      	str	r3, [r7, #20]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	617b      	str	r3, [r7, #20]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	617b      	str	r3, [r7, #20]
 8002760:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002762:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002764:	6a39      	ldr	r1, [r7, #32]
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f000 f964 	bl	8002a34 <I2C_WaitOnTXEFlagUntilTimeout>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00d      	beq.n	800278e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	2b04      	cmp	r3, #4
 8002778:	d107      	bne.n	800278a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002788:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e076      	b.n	800287c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800278e:	88fb      	ldrh	r3, [r7, #6]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d105      	bne.n	80027a0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002794:	893b      	ldrh	r3, [r7, #8]
 8002796:	b2da      	uxtb	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	611a      	str	r2, [r3, #16]
 800279e:	e021      	b.n	80027e4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80027a0:	893b      	ldrh	r3, [r7, #8]
 80027a2:	0a1b      	lsrs	r3, r3, #8
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	b2da      	uxtb	r2, r3
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027b0:	6a39      	ldr	r1, [r7, #32]
 80027b2:	68f8      	ldr	r0, [r7, #12]
 80027b4:	f000 f93e 	bl	8002a34 <I2C_WaitOnTXEFlagUntilTimeout>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d00d      	beq.n	80027da <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c2:	2b04      	cmp	r3, #4
 80027c4:	d107      	bne.n	80027d6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e050      	b.n	800287c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80027da:	893b      	ldrh	r3, [r7, #8]
 80027dc:	b2da      	uxtb	r2, r3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027e6:	6a39      	ldr	r1, [r7, #32]
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f000 f923 	bl	8002a34 <I2C_WaitOnTXEFlagUntilTimeout>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d00d      	beq.n	8002810 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f8:	2b04      	cmp	r3, #4
 80027fa:	d107      	bne.n	800280c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800280a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e035      	b.n	800287c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800281e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	6a3b      	ldr	r3, [r7, #32]
 8002826:	2200      	movs	r2, #0
 8002828:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800282c:	68f8      	ldr	r0, [r7, #12]
 800282e:	f000 f82b 	bl	8002888 <I2C_WaitOnFlagUntilTimeout>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d00d      	beq.n	8002854 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002842:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002846:	d103      	bne.n	8002850 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800284e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002850:	2303      	movs	r3, #3
 8002852:	e013      	b.n	800287c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002854:	897b      	ldrh	r3, [r7, #10]
 8002856:	b2db      	uxtb	r3, r3
 8002858:	f043 0301 	orr.w	r3, r3, #1
 800285c:	b2da      	uxtb	r2, r3
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002866:	6a3a      	ldr	r2, [r7, #32]
 8002868:	4906      	ldr	r1, [pc, #24]	; (8002884 <I2C_RequestMemoryRead+0x1cc>)
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f000 f863 	bl	8002936 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e000      	b.n	800287c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800287a:	2300      	movs	r3, #0
}
 800287c:	4618      	mov	r0, r3
 800287e:	3718      	adds	r7, #24
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	00010002 	.word	0x00010002

08002888 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	603b      	str	r3, [r7, #0]
 8002894:	4613      	mov	r3, r2
 8002896:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002898:	e025      	b.n	80028e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a0:	d021      	beq.n	80028e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028a2:	f7fe ff2f 	bl	8001704 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d302      	bcc.n	80028b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d116      	bne.n	80028e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2220      	movs	r2, #32
 80028c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	f043 0220 	orr.w	r2, r3, #32
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e023      	b.n	800292e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	0c1b      	lsrs	r3, r3, #16
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d10d      	bne.n	800290c <I2C_WaitOnFlagUntilTimeout+0x84>
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	43da      	mvns	r2, r3
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	4013      	ands	r3, r2
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	2b00      	cmp	r3, #0
 8002900:	bf0c      	ite	eq
 8002902:	2301      	moveq	r3, #1
 8002904:	2300      	movne	r3, #0
 8002906:	b2db      	uxtb	r3, r3
 8002908:	461a      	mov	r2, r3
 800290a:	e00c      	b.n	8002926 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	699b      	ldr	r3, [r3, #24]
 8002912:	43da      	mvns	r2, r3
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	4013      	ands	r3, r2
 8002918:	b29b      	uxth	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	bf0c      	ite	eq
 800291e:	2301      	moveq	r3, #1
 8002920:	2300      	movne	r3, #0
 8002922:	b2db      	uxtb	r3, r3
 8002924:	461a      	mov	r2, r3
 8002926:	79fb      	ldrb	r3, [r7, #7]
 8002928:	429a      	cmp	r2, r3
 800292a:	d0b6      	beq.n	800289a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b084      	sub	sp, #16
 800293a:	af00      	add	r7, sp, #0
 800293c:	60f8      	str	r0, [r7, #12]
 800293e:	60b9      	str	r1, [r7, #8]
 8002940:	607a      	str	r2, [r7, #4]
 8002942:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002944:	e051      	b.n	80029ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002950:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002954:	d123      	bne.n	800299e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002964:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800296e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2220      	movs	r2, #32
 800297a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298a:	f043 0204 	orr.w	r2, r3, #4
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e046      	b.n	8002a2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a4:	d021      	beq.n	80029ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029a6:	f7fe fead 	bl	8001704 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d302      	bcc.n	80029bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d116      	bne.n	80029ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2200      	movs	r2, #0
 80029c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2220      	movs	r2, #32
 80029c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	f043 0220 	orr.w	r2, r3, #32
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e020      	b.n	8002a2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	0c1b      	lsrs	r3, r3, #16
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d10c      	bne.n	8002a0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	43da      	mvns	r2, r3
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	4013      	ands	r3, r2
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	bf14      	ite	ne
 8002a06:	2301      	movne	r3, #1
 8002a08:	2300      	moveq	r3, #0
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	e00b      	b.n	8002a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	699b      	ldr	r3, [r3, #24]
 8002a14:	43da      	mvns	r2, r3
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	bf14      	ite	ne
 8002a20:	2301      	movne	r3, #1
 8002a22:	2300      	moveq	r3, #0
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d18d      	bne.n	8002946 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3710      	adds	r7, #16
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a40:	e02d      	b.n	8002a9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 f8ce 	bl	8002be4 <I2C_IsAcknowledgeFailed>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e02d      	b.n	8002aae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a58:	d021      	beq.n	8002a9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a5a:	f7fe fe53 	bl	8001704 <HAL_GetTick>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	68ba      	ldr	r2, [r7, #8]
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d302      	bcc.n	8002a70 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d116      	bne.n	8002a9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2200      	movs	r2, #0
 8002a74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2220      	movs	r2, #32
 8002a7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	f043 0220 	orr.w	r2, r3, #32
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e007      	b.n	8002aae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	695b      	ldr	r3, [r3, #20]
 8002aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aa8:	2b80      	cmp	r3, #128	; 0x80
 8002aaa:	d1ca      	bne.n	8002a42 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3710      	adds	r7, #16
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b084      	sub	sp, #16
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	60f8      	str	r0, [r7, #12]
 8002abe:	60b9      	str	r1, [r7, #8]
 8002ac0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ac2:	e02d      	b.n	8002b20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ac4:	68f8      	ldr	r0, [r7, #12]
 8002ac6:	f000 f88d 	bl	8002be4 <I2C_IsAcknowledgeFailed>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e02d      	b.n	8002b30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ada:	d021      	beq.n	8002b20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002adc:	f7fe fe12 	bl	8001704 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d302      	bcc.n	8002af2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d116      	bne.n	8002b20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2200      	movs	r2, #0
 8002af6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2220      	movs	r2, #32
 8002afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0c:	f043 0220 	orr.w	r2, r3, #32
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e007      	b.n	8002b30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	f003 0304 	and.w	r3, r3, #4
 8002b2a:	2b04      	cmp	r3, #4
 8002b2c:	d1ca      	bne.n	8002ac4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b44:	e042      	b.n	8002bcc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	695b      	ldr	r3, [r3, #20]
 8002b4c:	f003 0310 	and.w	r3, r3, #16
 8002b50:	2b10      	cmp	r3, #16
 8002b52:	d119      	bne.n	8002b88 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f06f 0210 	mvn.w	r2, #16
 8002b5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2200      	movs	r2, #0
 8002b62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2220      	movs	r2, #32
 8002b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e029      	b.n	8002bdc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b88:	f7fe fdbc 	bl	8001704 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d302      	bcc.n	8002b9e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d116      	bne.n	8002bcc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2220      	movs	r2, #32
 8002ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb8:	f043 0220 	orr.w	r2, r3, #32
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e007      	b.n	8002bdc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bd6:	2b40      	cmp	r3, #64	; 0x40
 8002bd8:	d1b5      	bne.n	8002b46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bfa:	d11b      	bne.n	8002c34 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c04:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c20:	f043 0204 	orr.w	r2, r3, #4
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e000      	b.n	8002c36 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
	...

08002c44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d101      	bne.n	8002c56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e267      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0301 	and.w	r3, r3, #1
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d075      	beq.n	8002d4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c62:	4b88      	ldr	r3, [pc, #544]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 030c 	and.w	r3, r3, #12
 8002c6a:	2b04      	cmp	r3, #4
 8002c6c:	d00c      	beq.n	8002c88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c6e:	4b85      	ldr	r3, [pc, #532]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c76:	2b08      	cmp	r3, #8
 8002c78:	d112      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c7a:	4b82      	ldr	r3, [pc, #520]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c86:	d10b      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c88:	4b7e      	ldr	r3, [pc, #504]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d05b      	beq.n	8002d4c <HAL_RCC_OscConfig+0x108>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d157      	bne.n	8002d4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e242      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ca8:	d106      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x74>
 8002caa:	4b76      	ldr	r3, [pc, #472]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a75      	ldr	r2, [pc, #468]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cb4:	6013      	str	r3, [r2, #0]
 8002cb6:	e01d      	b.n	8002cf4 <HAL_RCC_OscConfig+0xb0>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cc0:	d10c      	bne.n	8002cdc <HAL_RCC_OscConfig+0x98>
 8002cc2:	4b70      	ldr	r3, [pc, #448]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a6f      	ldr	r2, [pc, #444]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002cc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ccc:	6013      	str	r3, [r2, #0]
 8002cce:	4b6d      	ldr	r3, [pc, #436]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a6c      	ldr	r2, [pc, #432]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002cd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cd8:	6013      	str	r3, [r2, #0]
 8002cda:	e00b      	b.n	8002cf4 <HAL_RCC_OscConfig+0xb0>
 8002cdc:	4b69      	ldr	r3, [pc, #420]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a68      	ldr	r2, [pc, #416]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ce6:	6013      	str	r3, [r2, #0]
 8002ce8:	4b66      	ldr	r3, [pc, #408]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a65      	ldr	r2, [pc, #404]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002cee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d013      	beq.n	8002d24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cfc:	f7fe fd02 	bl	8001704 <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d04:	f7fe fcfe 	bl	8001704 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b64      	cmp	r3, #100	; 0x64
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e207      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d16:	4b5b      	ldr	r3, [pc, #364]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d0f0      	beq.n	8002d04 <HAL_RCC_OscConfig+0xc0>
 8002d22:	e014      	b.n	8002d4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d24:	f7fe fcee 	bl	8001704 <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d2a:	e008      	b.n	8002d3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d2c:	f7fe fcea 	bl	8001704 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	2b64      	cmp	r3, #100	; 0x64
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e1f3      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d3e:	4b51      	ldr	r3, [pc, #324]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1f0      	bne.n	8002d2c <HAL_RCC_OscConfig+0xe8>
 8002d4a:	e000      	b.n	8002d4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0302 	and.w	r3, r3, #2
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d063      	beq.n	8002e22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d5a:	4b4a      	ldr	r3, [pc, #296]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 030c 	and.w	r3, r3, #12
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00b      	beq.n	8002d7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d66:	4b47      	ldr	r3, [pc, #284]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d6e:	2b08      	cmp	r3, #8
 8002d70:	d11c      	bne.n	8002dac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d72:	4b44      	ldr	r3, [pc, #272]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d116      	bne.n	8002dac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d7e:	4b41      	ldr	r3, [pc, #260]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0302 	and.w	r3, r3, #2
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d005      	beq.n	8002d96 <HAL_RCC_OscConfig+0x152>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68db      	ldr	r3, [r3, #12]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d001      	beq.n	8002d96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e1c7      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d96:	4b3b      	ldr	r3, [pc, #236]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	691b      	ldr	r3, [r3, #16]
 8002da2:	00db      	lsls	r3, r3, #3
 8002da4:	4937      	ldr	r1, [pc, #220]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002daa:	e03a      	b.n	8002e22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d020      	beq.n	8002df6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002db4:	4b34      	ldr	r3, [pc, #208]	; (8002e88 <HAL_RCC_OscConfig+0x244>)
 8002db6:	2201      	movs	r2, #1
 8002db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dba:	f7fe fca3 	bl	8001704 <HAL_GetTick>
 8002dbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc0:	e008      	b.n	8002dd4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dc2:	f7fe fc9f 	bl	8001704 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e1a8      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dd4:	4b2b      	ldr	r3, [pc, #172]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d0f0      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de0:	4b28      	ldr	r3, [pc, #160]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	691b      	ldr	r3, [r3, #16]
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	4925      	ldr	r1, [pc, #148]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	600b      	str	r3, [r1, #0]
 8002df4:	e015      	b.n	8002e22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002df6:	4b24      	ldr	r3, [pc, #144]	; (8002e88 <HAL_RCC_OscConfig+0x244>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dfc:	f7fe fc82 	bl	8001704 <HAL_GetTick>
 8002e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e02:	e008      	b.n	8002e16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e04:	f7fe fc7e 	bl	8001704 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d901      	bls.n	8002e16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e187      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e16:	4b1b      	ldr	r3, [pc, #108]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1f0      	bne.n	8002e04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d036      	beq.n	8002e9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d016      	beq.n	8002e64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e36:	4b15      	ldr	r3, [pc, #84]	; (8002e8c <HAL_RCC_OscConfig+0x248>)
 8002e38:	2201      	movs	r2, #1
 8002e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e3c:	f7fe fc62 	bl	8001704 <HAL_GetTick>
 8002e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e42:	e008      	b.n	8002e56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e44:	f7fe fc5e 	bl	8001704 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e167      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e56:	4b0b      	ldr	r3, [pc, #44]	; (8002e84 <HAL_RCC_OscConfig+0x240>)
 8002e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d0f0      	beq.n	8002e44 <HAL_RCC_OscConfig+0x200>
 8002e62:	e01b      	b.n	8002e9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e64:	4b09      	ldr	r3, [pc, #36]	; (8002e8c <HAL_RCC_OscConfig+0x248>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e6a:	f7fe fc4b 	bl	8001704 <HAL_GetTick>
 8002e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e70:	e00e      	b.n	8002e90 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e72:	f7fe fc47 	bl	8001704 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d907      	bls.n	8002e90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e150      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
 8002e84:	40023800 	.word	0x40023800
 8002e88:	42470000 	.word	0x42470000
 8002e8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e90:	4b88      	ldr	r3, [pc, #544]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1ea      	bne.n	8002e72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	f000 8097 	beq.w	8002fd8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eae:	4b81      	ldr	r3, [pc, #516]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10f      	bne.n	8002eda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eba:	2300      	movs	r3, #0
 8002ebc:	60bb      	str	r3, [r7, #8]
 8002ebe:	4b7d      	ldr	r3, [pc, #500]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec2:	4a7c      	ldr	r2, [pc, #496]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8002eca:	4b7a      	ldr	r3, [pc, #488]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ed2:	60bb      	str	r3, [r7, #8]
 8002ed4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eda:	4b77      	ldr	r3, [pc, #476]	; (80030b8 <HAL_RCC_OscConfig+0x474>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d118      	bne.n	8002f18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ee6:	4b74      	ldr	r3, [pc, #464]	; (80030b8 <HAL_RCC_OscConfig+0x474>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a73      	ldr	r2, [pc, #460]	; (80030b8 <HAL_RCC_OscConfig+0x474>)
 8002eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ef0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ef2:	f7fe fc07 	bl	8001704 <HAL_GetTick>
 8002ef6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002efa:	f7fe fc03 	bl	8001704 <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e10c      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f0c:	4b6a      	ldr	r3, [pc, #424]	; (80030b8 <HAL_RCC_OscConfig+0x474>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0f0      	beq.n	8002efa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d106      	bne.n	8002f2e <HAL_RCC_OscConfig+0x2ea>
 8002f20:	4b64      	ldr	r3, [pc, #400]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f24:	4a63      	ldr	r2, [pc, #396]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002f26:	f043 0301 	orr.w	r3, r3, #1
 8002f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f2c:	e01c      	b.n	8002f68 <HAL_RCC_OscConfig+0x324>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	2b05      	cmp	r3, #5
 8002f34:	d10c      	bne.n	8002f50 <HAL_RCC_OscConfig+0x30c>
 8002f36:	4b5f      	ldr	r3, [pc, #380]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f3a:	4a5e      	ldr	r2, [pc, #376]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002f3c:	f043 0304 	orr.w	r3, r3, #4
 8002f40:	6713      	str	r3, [r2, #112]	; 0x70
 8002f42:	4b5c      	ldr	r3, [pc, #368]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f46:	4a5b      	ldr	r2, [pc, #364]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002f48:	f043 0301 	orr.w	r3, r3, #1
 8002f4c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f4e:	e00b      	b.n	8002f68 <HAL_RCC_OscConfig+0x324>
 8002f50:	4b58      	ldr	r3, [pc, #352]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f54:	4a57      	ldr	r2, [pc, #348]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002f56:	f023 0301 	bic.w	r3, r3, #1
 8002f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f5c:	4b55      	ldr	r3, [pc, #340]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f60:	4a54      	ldr	r2, [pc, #336]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002f62:	f023 0304 	bic.w	r3, r3, #4
 8002f66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d015      	beq.n	8002f9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f70:	f7fe fbc8 	bl	8001704 <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f76:	e00a      	b.n	8002f8e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f78:	f7fe fbc4 	bl	8001704 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e0cb      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f8e:	4b49      	ldr	r3, [pc, #292]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d0ee      	beq.n	8002f78 <HAL_RCC_OscConfig+0x334>
 8002f9a:	e014      	b.n	8002fc6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f9c:	f7fe fbb2 	bl	8001704 <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fa2:	e00a      	b.n	8002fba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fa4:	f7fe fbae 	bl	8001704 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e0b5      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fba:	4b3e      	ldr	r3, [pc, #248]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fbe:	f003 0302 	and.w	r3, r3, #2
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1ee      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fc6:	7dfb      	ldrb	r3, [r7, #23]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d105      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fcc:	4b39      	ldr	r3, [pc, #228]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd0:	4a38      	ldr	r2, [pc, #224]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	f000 80a1 	beq.w	8003124 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fe2:	4b34      	ldr	r3, [pc, #208]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 030c 	and.w	r3, r3, #12
 8002fea:	2b08      	cmp	r3, #8
 8002fec:	d05c      	beq.n	80030a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d141      	bne.n	800307a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ff6:	4b31      	ldr	r3, [pc, #196]	; (80030bc <HAL_RCC_OscConfig+0x478>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ffc:	f7fe fb82 	bl	8001704 <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003004:	f7fe fb7e 	bl	8001704 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b02      	cmp	r3, #2
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e087      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003016:	4b27      	ldr	r3, [pc, #156]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1f0      	bne.n	8003004 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69da      	ldr	r2, [r3, #28]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a1b      	ldr	r3, [r3, #32]
 800302a:	431a      	orrs	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003030:	019b      	lsls	r3, r3, #6
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003038:	085b      	lsrs	r3, r3, #1
 800303a:	3b01      	subs	r3, #1
 800303c:	041b      	lsls	r3, r3, #16
 800303e:	431a      	orrs	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003044:	061b      	lsls	r3, r3, #24
 8003046:	491b      	ldr	r1, [pc, #108]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 8003048:	4313      	orrs	r3, r2
 800304a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800304c:	4b1b      	ldr	r3, [pc, #108]	; (80030bc <HAL_RCC_OscConfig+0x478>)
 800304e:	2201      	movs	r2, #1
 8003050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003052:	f7fe fb57 	bl	8001704 <HAL_GetTick>
 8003056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003058:	e008      	b.n	800306c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800305a:	f7fe fb53 	bl	8001704 <HAL_GetTick>
 800305e:	4602      	mov	r2, r0
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	2b02      	cmp	r3, #2
 8003066:	d901      	bls.n	800306c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003068:	2303      	movs	r3, #3
 800306a:	e05c      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800306c:	4b11      	ldr	r3, [pc, #68]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d0f0      	beq.n	800305a <HAL_RCC_OscConfig+0x416>
 8003078:	e054      	b.n	8003124 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800307a:	4b10      	ldr	r3, [pc, #64]	; (80030bc <HAL_RCC_OscConfig+0x478>)
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003080:	f7fe fb40 	bl	8001704 <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003088:	f7fe fb3c 	bl	8001704 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e045      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800309a:	4b06      	ldr	r3, [pc, #24]	; (80030b4 <HAL_RCC_OscConfig+0x470>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1f0      	bne.n	8003088 <HAL_RCC_OscConfig+0x444>
 80030a6:	e03d      	b.n	8003124 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d107      	bne.n	80030c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e038      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
 80030b4:	40023800 	.word	0x40023800
 80030b8:	40007000 	.word	0x40007000
 80030bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030c0:	4b1b      	ldr	r3, [pc, #108]	; (8003130 <HAL_RCC_OscConfig+0x4ec>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	2b01      	cmp	r3, #1
 80030cc:	d028      	beq.n	8003120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030d8:	429a      	cmp	r2, r3
 80030da:	d121      	bne.n	8003120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d11a      	bne.n	8003120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80030f0:	4013      	ands	r3, r2
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80030f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d111      	bne.n	8003120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003106:	085b      	lsrs	r3, r3, #1
 8003108:	3b01      	subs	r3, #1
 800310a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800310c:	429a      	cmp	r2, r3
 800310e:	d107      	bne.n	8003120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800311c:	429a      	cmp	r2, r3
 800311e:	d001      	beq.n	8003124 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e000      	b.n	8003126 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003124:	2300      	movs	r3, #0
}
 8003126:	4618      	mov	r0, r3
 8003128:	3718      	adds	r7, #24
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	40023800 	.word	0x40023800

08003134 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d101      	bne.n	8003148 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e0cc      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003148:	4b68      	ldr	r3, [pc, #416]	; (80032ec <HAL_RCC_ClockConfig+0x1b8>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	683a      	ldr	r2, [r7, #0]
 8003152:	429a      	cmp	r2, r3
 8003154:	d90c      	bls.n	8003170 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003156:	4b65      	ldr	r3, [pc, #404]	; (80032ec <HAL_RCC_ClockConfig+0x1b8>)
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	b2d2      	uxtb	r2, r2
 800315c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800315e:	4b63      	ldr	r3, [pc, #396]	; (80032ec <HAL_RCC_ClockConfig+0x1b8>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	429a      	cmp	r2, r3
 800316a:	d001      	beq.n	8003170 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e0b8      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d020      	beq.n	80031be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b00      	cmp	r3, #0
 8003186:	d005      	beq.n	8003194 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003188:	4b59      	ldr	r3, [pc, #356]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	4a58      	ldr	r2, [pc, #352]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 800318e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003192:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0308 	and.w	r3, r3, #8
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031a0:	4b53      	ldr	r3, [pc, #332]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	4a52      	ldr	r2, [pc, #328]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 80031a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031ac:	4b50      	ldr	r3, [pc, #320]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	494d      	ldr	r1, [pc, #308]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0301 	and.w	r3, r3, #1
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d044      	beq.n	8003254 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d107      	bne.n	80031e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031d2:	4b47      	ldr	r3, [pc, #284]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d119      	bne.n	8003212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e07f      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d003      	beq.n	80031f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	d107      	bne.n	8003202 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031f2:	4b3f      	ldr	r3, [pc, #252]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d109      	bne.n	8003212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e06f      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003202:	4b3b      	ldr	r3, [pc, #236]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e067      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003212:	4b37      	ldr	r3, [pc, #220]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	f023 0203 	bic.w	r2, r3, #3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	4934      	ldr	r1, [pc, #208]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003220:	4313      	orrs	r3, r2
 8003222:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003224:	f7fe fa6e 	bl	8001704 <HAL_GetTick>
 8003228:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800322a:	e00a      	b.n	8003242 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800322c:	f7fe fa6a 	bl	8001704 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	f241 3288 	movw	r2, #5000	; 0x1388
 800323a:	4293      	cmp	r3, r2
 800323c:	d901      	bls.n	8003242 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e04f      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003242:	4b2b      	ldr	r3, [pc, #172]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f003 020c 	and.w	r2, r3, #12
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	429a      	cmp	r2, r3
 8003252:	d1eb      	bne.n	800322c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003254:	4b25      	ldr	r3, [pc, #148]	; (80032ec <HAL_RCC_ClockConfig+0x1b8>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	429a      	cmp	r2, r3
 8003260:	d20c      	bcs.n	800327c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003262:	4b22      	ldr	r3, [pc, #136]	; (80032ec <HAL_RCC_ClockConfig+0x1b8>)
 8003264:	683a      	ldr	r2, [r7, #0]
 8003266:	b2d2      	uxtb	r2, r2
 8003268:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800326a:	4b20      	ldr	r3, [pc, #128]	; (80032ec <HAL_RCC_ClockConfig+0x1b8>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	683a      	ldr	r2, [r7, #0]
 8003274:	429a      	cmp	r2, r3
 8003276:	d001      	beq.n	800327c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e032      	b.n	80032e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0304 	and.w	r3, r3, #4
 8003284:	2b00      	cmp	r3, #0
 8003286:	d008      	beq.n	800329a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003288:	4b19      	ldr	r3, [pc, #100]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	4916      	ldr	r1, [pc, #88]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003296:	4313      	orrs	r3, r2
 8003298:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0308 	and.w	r3, r3, #8
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d009      	beq.n	80032ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032a6:	4b12      	ldr	r3, [pc, #72]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	00db      	lsls	r3, r3, #3
 80032b4:	490e      	ldr	r1, [pc, #56]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 80032b6:	4313      	orrs	r3, r2
 80032b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032ba:	f000 f821 	bl	8003300 <HAL_RCC_GetSysClockFreq>
 80032be:	4602      	mov	r2, r0
 80032c0:	4b0b      	ldr	r3, [pc, #44]	; (80032f0 <HAL_RCC_ClockConfig+0x1bc>)
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	091b      	lsrs	r3, r3, #4
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	490a      	ldr	r1, [pc, #40]	; (80032f4 <HAL_RCC_ClockConfig+0x1c0>)
 80032cc:	5ccb      	ldrb	r3, [r1, r3]
 80032ce:	fa22 f303 	lsr.w	r3, r2, r3
 80032d2:	4a09      	ldr	r2, [pc, #36]	; (80032f8 <HAL_RCC_ClockConfig+0x1c4>)
 80032d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80032d6:	4b09      	ldr	r3, [pc, #36]	; (80032fc <HAL_RCC_ClockConfig+0x1c8>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4618      	mov	r0, r3
 80032dc:	f7fe f9ce 	bl	800167c <HAL_InitTick>

  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40023c00 	.word	0x40023c00
 80032f0:	40023800 	.word	0x40023800
 80032f4:	08007808 	.word	0x08007808
 80032f8:	20000000 	.word	0x20000000
 80032fc:	20000004 	.word	0x20000004

08003300 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003304:	b090      	sub	sp, #64	; 0x40
 8003306:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003308:	2300      	movs	r3, #0
 800330a:	637b      	str	r3, [r7, #52]	; 0x34
 800330c:	2300      	movs	r3, #0
 800330e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003310:	2300      	movs	r3, #0
 8003312:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003314:	2300      	movs	r3, #0
 8003316:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003318:	4b59      	ldr	r3, [pc, #356]	; (8003480 <HAL_RCC_GetSysClockFreq+0x180>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f003 030c 	and.w	r3, r3, #12
 8003320:	2b08      	cmp	r3, #8
 8003322:	d00d      	beq.n	8003340 <HAL_RCC_GetSysClockFreq+0x40>
 8003324:	2b08      	cmp	r3, #8
 8003326:	f200 80a1 	bhi.w	800346c <HAL_RCC_GetSysClockFreq+0x16c>
 800332a:	2b00      	cmp	r3, #0
 800332c:	d002      	beq.n	8003334 <HAL_RCC_GetSysClockFreq+0x34>
 800332e:	2b04      	cmp	r3, #4
 8003330:	d003      	beq.n	800333a <HAL_RCC_GetSysClockFreq+0x3a>
 8003332:	e09b      	b.n	800346c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003334:	4b53      	ldr	r3, [pc, #332]	; (8003484 <HAL_RCC_GetSysClockFreq+0x184>)
 8003336:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003338:	e09b      	b.n	8003472 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800333a:	4b53      	ldr	r3, [pc, #332]	; (8003488 <HAL_RCC_GetSysClockFreq+0x188>)
 800333c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800333e:	e098      	b.n	8003472 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003340:	4b4f      	ldr	r3, [pc, #316]	; (8003480 <HAL_RCC_GetSysClockFreq+0x180>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003348:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800334a:	4b4d      	ldr	r3, [pc, #308]	; (8003480 <HAL_RCC_GetSysClockFreq+0x180>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d028      	beq.n	80033a8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003356:	4b4a      	ldr	r3, [pc, #296]	; (8003480 <HAL_RCC_GetSysClockFreq+0x180>)
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	099b      	lsrs	r3, r3, #6
 800335c:	2200      	movs	r2, #0
 800335e:	623b      	str	r3, [r7, #32]
 8003360:	627a      	str	r2, [r7, #36]	; 0x24
 8003362:	6a3b      	ldr	r3, [r7, #32]
 8003364:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003368:	2100      	movs	r1, #0
 800336a:	4b47      	ldr	r3, [pc, #284]	; (8003488 <HAL_RCC_GetSysClockFreq+0x188>)
 800336c:	fb03 f201 	mul.w	r2, r3, r1
 8003370:	2300      	movs	r3, #0
 8003372:	fb00 f303 	mul.w	r3, r0, r3
 8003376:	4413      	add	r3, r2
 8003378:	4a43      	ldr	r2, [pc, #268]	; (8003488 <HAL_RCC_GetSysClockFreq+0x188>)
 800337a:	fba0 1202 	umull	r1, r2, r0, r2
 800337e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003380:	460a      	mov	r2, r1
 8003382:	62ba      	str	r2, [r7, #40]	; 0x28
 8003384:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003386:	4413      	add	r3, r2
 8003388:	62fb      	str	r3, [r7, #44]	; 0x2c
 800338a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800338c:	2200      	movs	r2, #0
 800338e:	61bb      	str	r3, [r7, #24]
 8003390:	61fa      	str	r2, [r7, #28]
 8003392:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003396:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800339a:	f7fc ffc1 	bl	8000320 <__aeabi_uldivmod>
 800339e:	4602      	mov	r2, r0
 80033a0:	460b      	mov	r3, r1
 80033a2:	4613      	mov	r3, r2
 80033a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033a6:	e053      	b.n	8003450 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033a8:	4b35      	ldr	r3, [pc, #212]	; (8003480 <HAL_RCC_GetSysClockFreq+0x180>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	099b      	lsrs	r3, r3, #6
 80033ae:	2200      	movs	r2, #0
 80033b0:	613b      	str	r3, [r7, #16]
 80033b2:	617a      	str	r2, [r7, #20]
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80033ba:	f04f 0b00 	mov.w	fp, #0
 80033be:	4652      	mov	r2, sl
 80033c0:	465b      	mov	r3, fp
 80033c2:	f04f 0000 	mov.w	r0, #0
 80033c6:	f04f 0100 	mov.w	r1, #0
 80033ca:	0159      	lsls	r1, r3, #5
 80033cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033d0:	0150      	lsls	r0, r2, #5
 80033d2:	4602      	mov	r2, r0
 80033d4:	460b      	mov	r3, r1
 80033d6:	ebb2 080a 	subs.w	r8, r2, sl
 80033da:	eb63 090b 	sbc.w	r9, r3, fp
 80033de:	f04f 0200 	mov.w	r2, #0
 80033e2:	f04f 0300 	mov.w	r3, #0
 80033e6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80033ea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80033ee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80033f2:	ebb2 0408 	subs.w	r4, r2, r8
 80033f6:	eb63 0509 	sbc.w	r5, r3, r9
 80033fa:	f04f 0200 	mov.w	r2, #0
 80033fe:	f04f 0300 	mov.w	r3, #0
 8003402:	00eb      	lsls	r3, r5, #3
 8003404:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003408:	00e2      	lsls	r2, r4, #3
 800340a:	4614      	mov	r4, r2
 800340c:	461d      	mov	r5, r3
 800340e:	eb14 030a 	adds.w	r3, r4, sl
 8003412:	603b      	str	r3, [r7, #0]
 8003414:	eb45 030b 	adc.w	r3, r5, fp
 8003418:	607b      	str	r3, [r7, #4]
 800341a:	f04f 0200 	mov.w	r2, #0
 800341e:	f04f 0300 	mov.w	r3, #0
 8003422:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003426:	4629      	mov	r1, r5
 8003428:	028b      	lsls	r3, r1, #10
 800342a:	4621      	mov	r1, r4
 800342c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003430:	4621      	mov	r1, r4
 8003432:	028a      	lsls	r2, r1, #10
 8003434:	4610      	mov	r0, r2
 8003436:	4619      	mov	r1, r3
 8003438:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800343a:	2200      	movs	r2, #0
 800343c:	60bb      	str	r3, [r7, #8]
 800343e:	60fa      	str	r2, [r7, #12]
 8003440:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003444:	f7fc ff6c 	bl	8000320 <__aeabi_uldivmod>
 8003448:	4602      	mov	r2, r0
 800344a:	460b      	mov	r3, r1
 800344c:	4613      	mov	r3, r2
 800344e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003450:	4b0b      	ldr	r3, [pc, #44]	; (8003480 <HAL_RCC_GetSysClockFreq+0x180>)
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	0c1b      	lsrs	r3, r3, #16
 8003456:	f003 0303 	and.w	r3, r3, #3
 800345a:	3301      	adds	r3, #1
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003460:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003464:	fbb2 f3f3 	udiv	r3, r2, r3
 8003468:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800346a:	e002      	b.n	8003472 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800346c:	4b05      	ldr	r3, [pc, #20]	; (8003484 <HAL_RCC_GetSysClockFreq+0x184>)
 800346e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003470:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003474:	4618      	mov	r0, r3
 8003476:	3740      	adds	r7, #64	; 0x40
 8003478:	46bd      	mov	sp, r7
 800347a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800347e:	bf00      	nop
 8003480:	40023800 	.word	0x40023800
 8003484:	00f42400 	.word	0x00f42400
 8003488:	017d7840 	.word	0x017d7840

0800348c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800348c:	b480      	push	{r7}
 800348e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003490:	4b03      	ldr	r3, [pc, #12]	; (80034a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003492:	681b      	ldr	r3, [r3, #0]
}
 8003494:	4618      	mov	r0, r3
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	20000000 	.word	0x20000000

080034a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80034a8:	f7ff fff0 	bl	800348c <HAL_RCC_GetHCLKFreq>
 80034ac:	4602      	mov	r2, r0
 80034ae:	4b05      	ldr	r3, [pc, #20]	; (80034c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	0a9b      	lsrs	r3, r3, #10
 80034b4:	f003 0307 	and.w	r3, r3, #7
 80034b8:	4903      	ldr	r1, [pc, #12]	; (80034c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80034ba:	5ccb      	ldrb	r3, [r1, r3]
 80034bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	40023800 	.word	0x40023800
 80034c8:	08007818 	.word	0x08007818

080034cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80034d0:	f7ff ffdc 	bl	800348c <HAL_RCC_GetHCLKFreq>
 80034d4:	4602      	mov	r2, r0
 80034d6:	4b05      	ldr	r3, [pc, #20]	; (80034ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	0b5b      	lsrs	r3, r3, #13
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	4903      	ldr	r1, [pc, #12]	; (80034f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034e2:	5ccb      	ldrb	r3, [r1, r3]
 80034e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40023800 	.word	0x40023800
 80034f0:	08007818 	.word	0x08007818

080034f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e041      	b.n	800358a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800350c:	b2db      	uxtb	r3, r3
 800350e:	2b00      	cmp	r3, #0
 8003510:	d106      	bne.n	8003520 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7fd ff7e 	bl	800141c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2202      	movs	r2, #2
 8003524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	3304      	adds	r3, #4
 8003530:	4619      	mov	r1, r3
 8003532:	4610      	mov	r0, r2
 8003534:	f000 f8f4 	bl	8003720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2201      	movs	r2, #1
 800356c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}

08003592 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b084      	sub	sp, #16
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
 800359a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800359c:	2300      	movs	r3, #0
 800359e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d101      	bne.n	80035ae <HAL_TIM_ConfigClockSource+0x1c>
 80035aa:	2302      	movs	r3, #2
 80035ac:	e0b4      	b.n	8003718 <HAL_TIM_ConfigClockSource+0x186>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2202      	movs	r2, #2
 80035ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035cc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035d4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68ba      	ldr	r2, [r7, #8]
 80035dc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035e6:	d03e      	beq.n	8003666 <HAL_TIM_ConfigClockSource+0xd4>
 80035e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035ec:	f200 8087 	bhi.w	80036fe <HAL_TIM_ConfigClockSource+0x16c>
 80035f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035f4:	f000 8086 	beq.w	8003704 <HAL_TIM_ConfigClockSource+0x172>
 80035f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035fc:	d87f      	bhi.n	80036fe <HAL_TIM_ConfigClockSource+0x16c>
 80035fe:	2b70      	cmp	r3, #112	; 0x70
 8003600:	d01a      	beq.n	8003638 <HAL_TIM_ConfigClockSource+0xa6>
 8003602:	2b70      	cmp	r3, #112	; 0x70
 8003604:	d87b      	bhi.n	80036fe <HAL_TIM_ConfigClockSource+0x16c>
 8003606:	2b60      	cmp	r3, #96	; 0x60
 8003608:	d050      	beq.n	80036ac <HAL_TIM_ConfigClockSource+0x11a>
 800360a:	2b60      	cmp	r3, #96	; 0x60
 800360c:	d877      	bhi.n	80036fe <HAL_TIM_ConfigClockSource+0x16c>
 800360e:	2b50      	cmp	r3, #80	; 0x50
 8003610:	d03c      	beq.n	800368c <HAL_TIM_ConfigClockSource+0xfa>
 8003612:	2b50      	cmp	r3, #80	; 0x50
 8003614:	d873      	bhi.n	80036fe <HAL_TIM_ConfigClockSource+0x16c>
 8003616:	2b40      	cmp	r3, #64	; 0x40
 8003618:	d058      	beq.n	80036cc <HAL_TIM_ConfigClockSource+0x13a>
 800361a:	2b40      	cmp	r3, #64	; 0x40
 800361c:	d86f      	bhi.n	80036fe <HAL_TIM_ConfigClockSource+0x16c>
 800361e:	2b30      	cmp	r3, #48	; 0x30
 8003620:	d064      	beq.n	80036ec <HAL_TIM_ConfigClockSource+0x15a>
 8003622:	2b30      	cmp	r3, #48	; 0x30
 8003624:	d86b      	bhi.n	80036fe <HAL_TIM_ConfigClockSource+0x16c>
 8003626:	2b20      	cmp	r3, #32
 8003628:	d060      	beq.n	80036ec <HAL_TIM_ConfigClockSource+0x15a>
 800362a:	2b20      	cmp	r3, #32
 800362c:	d867      	bhi.n	80036fe <HAL_TIM_ConfigClockSource+0x16c>
 800362e:	2b00      	cmp	r3, #0
 8003630:	d05c      	beq.n	80036ec <HAL_TIM_ConfigClockSource+0x15a>
 8003632:	2b10      	cmp	r3, #16
 8003634:	d05a      	beq.n	80036ec <HAL_TIM_ConfigClockSource+0x15a>
 8003636:	e062      	b.n	80036fe <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6818      	ldr	r0, [r3, #0]
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	6899      	ldr	r1, [r3, #8]
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685a      	ldr	r2, [r3, #4]
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	f000 f964 	bl	8003914 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003654:	68bb      	ldr	r3, [r7, #8]
 8003656:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800365a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	609a      	str	r2, [r3, #8]
      break;
 8003664:	e04f      	b.n	8003706 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6818      	ldr	r0, [r3, #0]
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	6899      	ldr	r1, [r3, #8]
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	f000 f94d 	bl	8003914 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	689a      	ldr	r2, [r3, #8]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003688:	609a      	str	r2, [r3, #8]
      break;
 800368a:	e03c      	b.n	8003706 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6818      	ldr	r0, [r3, #0]
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	6859      	ldr	r1, [r3, #4]
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	461a      	mov	r2, r3
 800369a:	f000 f8c1 	bl	8003820 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2150      	movs	r1, #80	; 0x50
 80036a4:	4618      	mov	r0, r3
 80036a6:	f000 f91a 	bl	80038de <TIM_ITRx_SetConfig>
      break;
 80036aa:	e02c      	b.n	8003706 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6818      	ldr	r0, [r3, #0]
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	6859      	ldr	r1, [r3, #4]
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	461a      	mov	r2, r3
 80036ba:	f000 f8e0 	bl	800387e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2160      	movs	r1, #96	; 0x60
 80036c4:	4618      	mov	r0, r3
 80036c6:	f000 f90a 	bl	80038de <TIM_ITRx_SetConfig>
      break;
 80036ca:	e01c      	b.n	8003706 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6818      	ldr	r0, [r3, #0]
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	6859      	ldr	r1, [r3, #4]
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	461a      	mov	r2, r3
 80036da:	f000 f8a1 	bl	8003820 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2140      	movs	r1, #64	; 0x40
 80036e4:	4618      	mov	r0, r3
 80036e6:	f000 f8fa 	bl	80038de <TIM_ITRx_SetConfig>
      break;
 80036ea:	e00c      	b.n	8003706 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4619      	mov	r1, r3
 80036f6:	4610      	mov	r0, r2
 80036f8:	f000 f8f1 	bl	80038de <TIM_ITRx_SetConfig>
      break;
 80036fc:	e003      	b.n	8003706 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	73fb      	strb	r3, [r7, #15]
      break;
 8003702:	e000      	b.n	8003706 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003704:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003716:	7bfb      	ldrb	r3, [r7, #15]
}
 8003718:	4618      	mov	r0, r3
 800371a:	3710      	adds	r7, #16
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}

08003720 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	4a34      	ldr	r2, [pc, #208]	; (8003804 <TIM_Base_SetConfig+0xe4>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d00f      	beq.n	8003758 <TIM_Base_SetConfig+0x38>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800373e:	d00b      	beq.n	8003758 <TIM_Base_SetConfig+0x38>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4a31      	ldr	r2, [pc, #196]	; (8003808 <TIM_Base_SetConfig+0xe8>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d007      	beq.n	8003758 <TIM_Base_SetConfig+0x38>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	4a30      	ldr	r2, [pc, #192]	; (800380c <TIM_Base_SetConfig+0xec>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d003      	beq.n	8003758 <TIM_Base_SetConfig+0x38>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	4a2f      	ldr	r2, [pc, #188]	; (8003810 <TIM_Base_SetConfig+0xf0>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d108      	bne.n	800376a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800375e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	4313      	orrs	r3, r2
 8003768:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a25      	ldr	r2, [pc, #148]	; (8003804 <TIM_Base_SetConfig+0xe4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d01b      	beq.n	80037aa <TIM_Base_SetConfig+0x8a>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003778:	d017      	beq.n	80037aa <TIM_Base_SetConfig+0x8a>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a22      	ldr	r2, [pc, #136]	; (8003808 <TIM_Base_SetConfig+0xe8>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d013      	beq.n	80037aa <TIM_Base_SetConfig+0x8a>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a21      	ldr	r2, [pc, #132]	; (800380c <TIM_Base_SetConfig+0xec>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d00f      	beq.n	80037aa <TIM_Base_SetConfig+0x8a>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a20      	ldr	r2, [pc, #128]	; (8003810 <TIM_Base_SetConfig+0xf0>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d00b      	beq.n	80037aa <TIM_Base_SetConfig+0x8a>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a1f      	ldr	r2, [pc, #124]	; (8003814 <TIM_Base_SetConfig+0xf4>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d007      	beq.n	80037aa <TIM_Base_SetConfig+0x8a>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a1e      	ldr	r2, [pc, #120]	; (8003818 <TIM_Base_SetConfig+0xf8>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d003      	beq.n	80037aa <TIM_Base_SetConfig+0x8a>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a1d      	ldr	r2, [pc, #116]	; (800381c <TIM_Base_SetConfig+0xfc>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d108      	bne.n	80037bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	68fa      	ldr	r2, [r7, #12]
 80037ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a08      	ldr	r2, [pc, #32]	; (8003804 <TIM_Base_SetConfig+0xe4>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d103      	bne.n	80037f0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	691a      	ldr	r2, [r3, #16]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	615a      	str	r2, [r3, #20]
}
 80037f6:	bf00      	nop
 80037f8:	3714      	adds	r7, #20
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	40010000 	.word	0x40010000
 8003808:	40000400 	.word	0x40000400
 800380c:	40000800 	.word	0x40000800
 8003810:	40000c00 	.word	0x40000c00
 8003814:	40014000 	.word	0x40014000
 8003818:	40014400 	.word	0x40014400
 800381c:	40014800 	.word	0x40014800

08003820 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003820:	b480      	push	{r7}
 8003822:	b087      	sub	sp, #28
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6a1b      	ldr	r3, [r3, #32]
 8003830:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6a1b      	ldr	r3, [r3, #32]
 8003836:	f023 0201 	bic.w	r2, r3, #1
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800384a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	011b      	lsls	r3, r3, #4
 8003850:	693a      	ldr	r2, [r7, #16]
 8003852:	4313      	orrs	r3, r2
 8003854:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	f023 030a 	bic.w	r3, r3, #10
 800385c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	4313      	orrs	r3, r2
 8003864:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	693a      	ldr	r2, [r7, #16]
 800386a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	621a      	str	r2, [r3, #32]
}
 8003872:	bf00      	nop
 8003874:	371c      	adds	r7, #28
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr

0800387e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800387e:	b480      	push	{r7}
 8003880:	b087      	sub	sp, #28
 8003882:	af00      	add	r7, sp, #0
 8003884:	60f8      	str	r0, [r7, #12]
 8003886:	60b9      	str	r1, [r7, #8]
 8003888:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	f023 0210 	bic.w	r2, r3, #16
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80038a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	031b      	lsls	r3, r3, #12
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80038ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	693a      	ldr	r2, [r7, #16]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	697a      	ldr	r2, [r7, #20]
 80038ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	693a      	ldr	r2, [r7, #16]
 80038d0:	621a      	str	r2, [r3, #32]
}
 80038d2:	bf00      	nop
 80038d4:	371c      	adds	r7, #28
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr

080038de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038de:	b480      	push	{r7}
 80038e0:	b085      	sub	sp, #20
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
 80038e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	f043 0307 	orr.w	r3, r3, #7
 8003900:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	68fa      	ldr	r2, [r7, #12]
 8003906:	609a      	str	r2, [r3, #8]
}
 8003908:	bf00      	nop
 800390a:	3714      	adds	r7, #20
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr

08003914 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003914:	b480      	push	{r7}
 8003916:	b087      	sub	sp, #28
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
 8003920:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800392e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	021a      	lsls	r2, r3, #8
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	431a      	orrs	r2, r3
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	4313      	orrs	r3, r2
 800393c:	697a      	ldr	r2, [r7, #20]
 800393e:	4313      	orrs	r3, r2
 8003940:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	697a      	ldr	r2, [r7, #20]
 8003946:	609a      	str	r2, [r3, #8]
}
 8003948:	bf00      	nop
 800394a:	371c      	adds	r7, #28
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003954:	b480      	push	{r7}
 8003956:	b085      	sub	sp, #20
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003964:	2b01      	cmp	r3, #1
 8003966:	d101      	bne.n	800396c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003968:	2302      	movs	r3, #2
 800396a:	e050      	b.n	8003a0e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2202      	movs	r2, #2
 8003978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003992:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	4313      	orrs	r3, r2
 800399c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	68fa      	ldr	r2, [r7, #12]
 80039a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a1c      	ldr	r2, [pc, #112]	; (8003a1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d018      	beq.n	80039e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039b8:	d013      	beq.n	80039e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a18      	ldr	r2, [pc, #96]	; (8003a20 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d00e      	beq.n	80039e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a16      	ldr	r2, [pc, #88]	; (8003a24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d009      	beq.n	80039e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a15      	ldr	r2, [pc, #84]	; (8003a28 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d004      	beq.n	80039e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a13      	ldr	r2, [pc, #76]	; (8003a2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d10c      	bne.n	80039fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	68ba      	ldr	r2, [r7, #8]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68ba      	ldr	r2, [r7, #8]
 80039fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a0c:	2300      	movs	r3, #0
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3714      	adds	r7, #20
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	40010000 	.word	0x40010000
 8003a20:	40000400 	.word	0x40000400
 8003a24:	40000800 	.word	0x40000800
 8003a28:	40000c00 	.word	0x40000c00
 8003a2c:	40014000 	.word	0x40014000

08003a30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d101      	bne.n	8003a42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e03f      	b.n	8003ac2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a48:	b2db      	uxtb	r3, r3
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d106      	bne.n	8003a5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f7fd fd02 	bl	8001460 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2224      	movs	r2, #36	; 0x24
 8003a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	68da      	ldr	r2, [r3, #12]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f000 f929 	bl	8003ccc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	691a      	ldr	r2, [r3, #16]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	695a      	ldr	r2, [r3, #20]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68da      	ldr	r2, [r3, #12]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003aa8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2220      	movs	r2, #32
 8003ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2220      	movs	r2, #32
 8003abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ac0:	2300      	movs	r3, #0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3708      	adds	r7, #8
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b08a      	sub	sp, #40	; 0x28
 8003ace:	af02      	add	r7, sp, #8
 8003ad0:	60f8      	str	r0, [r7, #12]
 8003ad2:	60b9      	str	r1, [r7, #8]
 8003ad4:	603b      	str	r3, [r7, #0]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ada:	2300      	movs	r3, #0
 8003adc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	2b20      	cmp	r3, #32
 8003ae8:	d17c      	bne.n	8003be4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d002      	beq.n	8003af6 <HAL_UART_Transmit+0x2c>
 8003af0:	88fb      	ldrh	r3, [r7, #6]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e075      	b.n	8003be6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d101      	bne.n	8003b08 <HAL_UART_Transmit+0x3e>
 8003b04:	2302      	movs	r3, #2
 8003b06:	e06e      	b.n	8003be6 <HAL_UART_Transmit+0x11c>
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2221      	movs	r2, #33	; 0x21
 8003b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b1e:	f7fd fdf1 	bl	8001704 <HAL_GetTick>
 8003b22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	88fa      	ldrh	r2, [r7, #6]
 8003b28:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	88fa      	ldrh	r2, [r7, #6]
 8003b2e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b38:	d108      	bne.n	8003b4c <HAL_UART_Transmit+0x82>
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d104      	bne.n	8003b4c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003b42:	2300      	movs	r3, #0
 8003b44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	61bb      	str	r3, [r7, #24]
 8003b4a:	e003      	b.n	8003b54 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b50:	2300      	movs	r3, #0
 8003b52:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003b5c:	e02a      	b.n	8003bb4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	9300      	str	r3, [sp, #0]
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	2200      	movs	r2, #0
 8003b66:	2180      	movs	r1, #128	; 0x80
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f000 f840 	bl	8003bee <UART_WaitOnFlagUntilTimeout>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d001      	beq.n	8003b78 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e036      	b.n	8003be6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d10b      	bne.n	8003b96 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	881b      	ldrh	r3, [r3, #0]
 8003b82:	461a      	mov	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	3302      	adds	r3, #2
 8003b92:	61bb      	str	r3, [r7, #24]
 8003b94:	e007      	b.n	8003ba6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	781a      	ldrb	r2, [r3, #0]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	3b01      	subs	r3, #1
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1cf      	bne.n	8003b5e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	9300      	str	r3, [sp, #0]
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	2140      	movs	r1, #64	; 0x40
 8003bc8:	68f8      	ldr	r0, [r7, #12]
 8003bca:	f000 f810 	bl	8003bee <UART_WaitOnFlagUntilTimeout>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d001      	beq.n	8003bd8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e006      	b.n	8003be6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2220      	movs	r2, #32
 8003bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003be0:	2300      	movs	r3, #0
 8003be2:	e000      	b.n	8003be6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003be4:	2302      	movs	r3, #2
  }
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3720      	adds	r7, #32
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b090      	sub	sp, #64	; 0x40
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	60f8      	str	r0, [r7, #12]
 8003bf6:	60b9      	str	r1, [r7, #8]
 8003bf8:	603b      	str	r3, [r7, #0]
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bfe:	e050      	b.n	8003ca2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c06:	d04c      	beq.n	8003ca2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d007      	beq.n	8003c1e <UART_WaitOnFlagUntilTimeout+0x30>
 8003c0e:	f7fd fd79 	bl	8001704 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d241      	bcs.n	8003ca2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	330c      	adds	r3, #12
 8003c24:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c28:	e853 3f00 	ldrex	r3, [r3]
 8003c2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	330c      	adds	r3, #12
 8003c3c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c3e:	637a      	str	r2, [r7, #52]	; 0x34
 8003c40:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c46:	e841 2300 	strex	r3, r2, [r1]
 8003c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d1e5      	bne.n	8003c1e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	3314      	adds	r3, #20
 8003c58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	e853 3f00 	ldrex	r3, [r3]
 8003c60:	613b      	str	r3, [r7, #16]
   return(result);
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	f023 0301 	bic.w	r3, r3, #1
 8003c68:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	3314      	adds	r3, #20
 8003c70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c72:	623a      	str	r2, [r7, #32]
 8003c74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c76:	69f9      	ldr	r1, [r7, #28]
 8003c78:	6a3a      	ldr	r2, [r7, #32]
 8003c7a:	e841 2300 	strex	r3, r2, [r1]
 8003c7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1e5      	bne.n	8003c52 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2220      	movs	r2, #32
 8003c8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2220      	movs	r2, #32
 8003c92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e00f      	b.n	8003cc2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	4013      	ands	r3, r2
 8003cac:	68ba      	ldr	r2, [r7, #8]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	bf0c      	ite	eq
 8003cb2:	2301      	moveq	r3, #1
 8003cb4:	2300      	movne	r3, #0
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	461a      	mov	r2, r3
 8003cba:	79fb      	ldrb	r3, [r7, #7]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d09f      	beq.n	8003c00 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3740      	adds	r7, #64	; 0x40
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
	...

08003ccc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ccc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cd0:	b0c0      	sub	sp, #256	; 0x100
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ce8:	68d9      	ldr	r1, [r3, #12]
 8003cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	ea40 0301 	orr.w	r3, r0, r1
 8003cf4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cfa:	689a      	ldr	r2, [r3, #8]
 8003cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	431a      	orrs	r2, r3
 8003d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	431a      	orrs	r2, r3
 8003d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003d24:	f021 010c 	bic.w	r1, r1, #12
 8003d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003d32:	430b      	orrs	r3, r1
 8003d34:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d46:	6999      	ldr	r1, [r3, #24]
 8003d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	ea40 0301 	orr.w	r3, r0, r1
 8003d52:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	4b8f      	ldr	r3, [pc, #572]	; (8003f98 <UART_SetConfig+0x2cc>)
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d005      	beq.n	8003d6c <UART_SetConfig+0xa0>
 8003d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	4b8d      	ldr	r3, [pc, #564]	; (8003f9c <UART_SetConfig+0x2d0>)
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d104      	bne.n	8003d76 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003d6c:	f7ff fbae 	bl	80034cc <HAL_RCC_GetPCLK2Freq>
 8003d70:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003d74:	e003      	b.n	8003d7e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003d76:	f7ff fb95 	bl	80034a4 <HAL_RCC_GetPCLK1Freq>
 8003d7a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d88:	f040 810c 	bne.w	8003fa4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003d8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d90:	2200      	movs	r2, #0
 8003d92:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003d96:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003d9a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003d9e:	4622      	mov	r2, r4
 8003da0:	462b      	mov	r3, r5
 8003da2:	1891      	adds	r1, r2, r2
 8003da4:	65b9      	str	r1, [r7, #88]	; 0x58
 8003da6:	415b      	adcs	r3, r3
 8003da8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003daa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003dae:	4621      	mov	r1, r4
 8003db0:	eb12 0801 	adds.w	r8, r2, r1
 8003db4:	4629      	mov	r1, r5
 8003db6:	eb43 0901 	adc.w	r9, r3, r1
 8003dba:	f04f 0200 	mov.w	r2, #0
 8003dbe:	f04f 0300 	mov.w	r3, #0
 8003dc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003dce:	4690      	mov	r8, r2
 8003dd0:	4699      	mov	r9, r3
 8003dd2:	4623      	mov	r3, r4
 8003dd4:	eb18 0303 	adds.w	r3, r8, r3
 8003dd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003ddc:	462b      	mov	r3, r5
 8003dde:	eb49 0303 	adc.w	r3, r9, r3
 8003de2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003df2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003df6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003dfa:	460b      	mov	r3, r1
 8003dfc:	18db      	adds	r3, r3, r3
 8003dfe:	653b      	str	r3, [r7, #80]	; 0x50
 8003e00:	4613      	mov	r3, r2
 8003e02:	eb42 0303 	adc.w	r3, r2, r3
 8003e06:	657b      	str	r3, [r7, #84]	; 0x54
 8003e08:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003e0c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003e10:	f7fc fa86 	bl	8000320 <__aeabi_uldivmod>
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	4b61      	ldr	r3, [pc, #388]	; (8003fa0 <UART_SetConfig+0x2d4>)
 8003e1a:	fba3 2302 	umull	r2, r3, r3, r2
 8003e1e:	095b      	lsrs	r3, r3, #5
 8003e20:	011c      	lsls	r4, r3, #4
 8003e22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e26:	2200      	movs	r2, #0
 8003e28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003e2c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003e30:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003e34:	4642      	mov	r2, r8
 8003e36:	464b      	mov	r3, r9
 8003e38:	1891      	adds	r1, r2, r2
 8003e3a:	64b9      	str	r1, [r7, #72]	; 0x48
 8003e3c:	415b      	adcs	r3, r3
 8003e3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e40:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003e44:	4641      	mov	r1, r8
 8003e46:	eb12 0a01 	adds.w	sl, r2, r1
 8003e4a:	4649      	mov	r1, r9
 8003e4c:	eb43 0b01 	adc.w	fp, r3, r1
 8003e50:	f04f 0200 	mov.w	r2, #0
 8003e54:	f04f 0300 	mov.w	r3, #0
 8003e58:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003e5c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003e60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003e64:	4692      	mov	sl, r2
 8003e66:	469b      	mov	fp, r3
 8003e68:	4643      	mov	r3, r8
 8003e6a:	eb1a 0303 	adds.w	r3, sl, r3
 8003e6e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003e72:	464b      	mov	r3, r9
 8003e74:	eb4b 0303 	adc.w	r3, fp, r3
 8003e78:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003e88:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003e8c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003e90:	460b      	mov	r3, r1
 8003e92:	18db      	adds	r3, r3, r3
 8003e94:	643b      	str	r3, [r7, #64]	; 0x40
 8003e96:	4613      	mov	r3, r2
 8003e98:	eb42 0303 	adc.w	r3, r2, r3
 8003e9c:	647b      	str	r3, [r7, #68]	; 0x44
 8003e9e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ea2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003ea6:	f7fc fa3b 	bl	8000320 <__aeabi_uldivmod>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	460b      	mov	r3, r1
 8003eae:	4611      	mov	r1, r2
 8003eb0:	4b3b      	ldr	r3, [pc, #236]	; (8003fa0 <UART_SetConfig+0x2d4>)
 8003eb2:	fba3 2301 	umull	r2, r3, r3, r1
 8003eb6:	095b      	lsrs	r3, r3, #5
 8003eb8:	2264      	movs	r2, #100	; 0x64
 8003eba:	fb02 f303 	mul.w	r3, r2, r3
 8003ebe:	1acb      	subs	r3, r1, r3
 8003ec0:	00db      	lsls	r3, r3, #3
 8003ec2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003ec6:	4b36      	ldr	r3, [pc, #216]	; (8003fa0 <UART_SetConfig+0x2d4>)
 8003ec8:	fba3 2302 	umull	r2, r3, r3, r2
 8003ecc:	095b      	lsrs	r3, r3, #5
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003ed4:	441c      	add	r4, r3
 8003ed6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003eda:	2200      	movs	r2, #0
 8003edc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003ee0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003ee4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003ee8:	4642      	mov	r2, r8
 8003eea:	464b      	mov	r3, r9
 8003eec:	1891      	adds	r1, r2, r2
 8003eee:	63b9      	str	r1, [r7, #56]	; 0x38
 8003ef0:	415b      	adcs	r3, r3
 8003ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ef4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003ef8:	4641      	mov	r1, r8
 8003efa:	1851      	adds	r1, r2, r1
 8003efc:	6339      	str	r1, [r7, #48]	; 0x30
 8003efe:	4649      	mov	r1, r9
 8003f00:	414b      	adcs	r3, r1
 8003f02:	637b      	str	r3, [r7, #52]	; 0x34
 8003f04:	f04f 0200 	mov.w	r2, #0
 8003f08:	f04f 0300 	mov.w	r3, #0
 8003f0c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003f10:	4659      	mov	r1, fp
 8003f12:	00cb      	lsls	r3, r1, #3
 8003f14:	4651      	mov	r1, sl
 8003f16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f1a:	4651      	mov	r1, sl
 8003f1c:	00ca      	lsls	r2, r1, #3
 8003f1e:	4610      	mov	r0, r2
 8003f20:	4619      	mov	r1, r3
 8003f22:	4603      	mov	r3, r0
 8003f24:	4642      	mov	r2, r8
 8003f26:	189b      	adds	r3, r3, r2
 8003f28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003f2c:	464b      	mov	r3, r9
 8003f2e:	460a      	mov	r2, r1
 8003f30:	eb42 0303 	adc.w	r3, r2, r3
 8003f34:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003f44:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003f48:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	18db      	adds	r3, r3, r3
 8003f50:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f52:	4613      	mov	r3, r2
 8003f54:	eb42 0303 	adc.w	r3, r2, r3
 8003f58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003f5e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003f62:	f7fc f9dd 	bl	8000320 <__aeabi_uldivmod>
 8003f66:	4602      	mov	r2, r0
 8003f68:	460b      	mov	r3, r1
 8003f6a:	4b0d      	ldr	r3, [pc, #52]	; (8003fa0 <UART_SetConfig+0x2d4>)
 8003f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8003f70:	095b      	lsrs	r3, r3, #5
 8003f72:	2164      	movs	r1, #100	; 0x64
 8003f74:	fb01 f303 	mul.w	r3, r1, r3
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	00db      	lsls	r3, r3, #3
 8003f7c:	3332      	adds	r3, #50	; 0x32
 8003f7e:	4a08      	ldr	r2, [pc, #32]	; (8003fa0 <UART_SetConfig+0x2d4>)
 8003f80:	fba2 2303 	umull	r2, r3, r2, r3
 8003f84:	095b      	lsrs	r3, r3, #5
 8003f86:	f003 0207 	and.w	r2, r3, #7
 8003f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4422      	add	r2, r4
 8003f92:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003f94:	e105      	b.n	80041a2 <UART_SetConfig+0x4d6>
 8003f96:	bf00      	nop
 8003f98:	40011000 	.word	0x40011000
 8003f9c:	40011400 	.word	0x40011400
 8003fa0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003fa4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fa8:	2200      	movs	r2, #0
 8003faa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003fae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003fb2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003fb6:	4642      	mov	r2, r8
 8003fb8:	464b      	mov	r3, r9
 8003fba:	1891      	adds	r1, r2, r2
 8003fbc:	6239      	str	r1, [r7, #32]
 8003fbe:	415b      	adcs	r3, r3
 8003fc0:	627b      	str	r3, [r7, #36]	; 0x24
 8003fc2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003fc6:	4641      	mov	r1, r8
 8003fc8:	1854      	adds	r4, r2, r1
 8003fca:	4649      	mov	r1, r9
 8003fcc:	eb43 0501 	adc.w	r5, r3, r1
 8003fd0:	f04f 0200 	mov.w	r2, #0
 8003fd4:	f04f 0300 	mov.w	r3, #0
 8003fd8:	00eb      	lsls	r3, r5, #3
 8003fda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fde:	00e2      	lsls	r2, r4, #3
 8003fe0:	4614      	mov	r4, r2
 8003fe2:	461d      	mov	r5, r3
 8003fe4:	4643      	mov	r3, r8
 8003fe6:	18e3      	adds	r3, r4, r3
 8003fe8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003fec:	464b      	mov	r3, r9
 8003fee:	eb45 0303 	adc.w	r3, r5, r3
 8003ff2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004002:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004006:	f04f 0200 	mov.w	r2, #0
 800400a:	f04f 0300 	mov.w	r3, #0
 800400e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004012:	4629      	mov	r1, r5
 8004014:	008b      	lsls	r3, r1, #2
 8004016:	4621      	mov	r1, r4
 8004018:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800401c:	4621      	mov	r1, r4
 800401e:	008a      	lsls	r2, r1, #2
 8004020:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004024:	f7fc f97c 	bl	8000320 <__aeabi_uldivmod>
 8004028:	4602      	mov	r2, r0
 800402a:	460b      	mov	r3, r1
 800402c:	4b60      	ldr	r3, [pc, #384]	; (80041b0 <UART_SetConfig+0x4e4>)
 800402e:	fba3 2302 	umull	r2, r3, r3, r2
 8004032:	095b      	lsrs	r3, r3, #5
 8004034:	011c      	lsls	r4, r3, #4
 8004036:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800403a:	2200      	movs	r2, #0
 800403c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004040:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004044:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004048:	4642      	mov	r2, r8
 800404a:	464b      	mov	r3, r9
 800404c:	1891      	adds	r1, r2, r2
 800404e:	61b9      	str	r1, [r7, #24]
 8004050:	415b      	adcs	r3, r3
 8004052:	61fb      	str	r3, [r7, #28]
 8004054:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004058:	4641      	mov	r1, r8
 800405a:	1851      	adds	r1, r2, r1
 800405c:	6139      	str	r1, [r7, #16]
 800405e:	4649      	mov	r1, r9
 8004060:	414b      	adcs	r3, r1
 8004062:	617b      	str	r3, [r7, #20]
 8004064:	f04f 0200 	mov.w	r2, #0
 8004068:	f04f 0300 	mov.w	r3, #0
 800406c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004070:	4659      	mov	r1, fp
 8004072:	00cb      	lsls	r3, r1, #3
 8004074:	4651      	mov	r1, sl
 8004076:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800407a:	4651      	mov	r1, sl
 800407c:	00ca      	lsls	r2, r1, #3
 800407e:	4610      	mov	r0, r2
 8004080:	4619      	mov	r1, r3
 8004082:	4603      	mov	r3, r0
 8004084:	4642      	mov	r2, r8
 8004086:	189b      	adds	r3, r3, r2
 8004088:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800408c:	464b      	mov	r3, r9
 800408e:	460a      	mov	r2, r1
 8004090:	eb42 0303 	adc.w	r3, r2, r3
 8004094:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80040a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80040a4:	f04f 0200 	mov.w	r2, #0
 80040a8:	f04f 0300 	mov.w	r3, #0
 80040ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80040b0:	4649      	mov	r1, r9
 80040b2:	008b      	lsls	r3, r1, #2
 80040b4:	4641      	mov	r1, r8
 80040b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040ba:	4641      	mov	r1, r8
 80040bc:	008a      	lsls	r2, r1, #2
 80040be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80040c2:	f7fc f92d 	bl	8000320 <__aeabi_uldivmod>
 80040c6:	4602      	mov	r2, r0
 80040c8:	460b      	mov	r3, r1
 80040ca:	4b39      	ldr	r3, [pc, #228]	; (80041b0 <UART_SetConfig+0x4e4>)
 80040cc:	fba3 1302 	umull	r1, r3, r3, r2
 80040d0:	095b      	lsrs	r3, r3, #5
 80040d2:	2164      	movs	r1, #100	; 0x64
 80040d4:	fb01 f303 	mul.w	r3, r1, r3
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	011b      	lsls	r3, r3, #4
 80040dc:	3332      	adds	r3, #50	; 0x32
 80040de:	4a34      	ldr	r2, [pc, #208]	; (80041b0 <UART_SetConfig+0x4e4>)
 80040e0:	fba2 2303 	umull	r2, r3, r2, r3
 80040e4:	095b      	lsrs	r3, r3, #5
 80040e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040ea:	441c      	add	r4, r3
 80040ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040f0:	2200      	movs	r2, #0
 80040f2:	673b      	str	r3, [r7, #112]	; 0x70
 80040f4:	677a      	str	r2, [r7, #116]	; 0x74
 80040f6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80040fa:	4642      	mov	r2, r8
 80040fc:	464b      	mov	r3, r9
 80040fe:	1891      	adds	r1, r2, r2
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	415b      	adcs	r3, r3
 8004104:	60fb      	str	r3, [r7, #12]
 8004106:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800410a:	4641      	mov	r1, r8
 800410c:	1851      	adds	r1, r2, r1
 800410e:	6039      	str	r1, [r7, #0]
 8004110:	4649      	mov	r1, r9
 8004112:	414b      	adcs	r3, r1
 8004114:	607b      	str	r3, [r7, #4]
 8004116:	f04f 0200 	mov.w	r2, #0
 800411a:	f04f 0300 	mov.w	r3, #0
 800411e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004122:	4659      	mov	r1, fp
 8004124:	00cb      	lsls	r3, r1, #3
 8004126:	4651      	mov	r1, sl
 8004128:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800412c:	4651      	mov	r1, sl
 800412e:	00ca      	lsls	r2, r1, #3
 8004130:	4610      	mov	r0, r2
 8004132:	4619      	mov	r1, r3
 8004134:	4603      	mov	r3, r0
 8004136:	4642      	mov	r2, r8
 8004138:	189b      	adds	r3, r3, r2
 800413a:	66bb      	str	r3, [r7, #104]	; 0x68
 800413c:	464b      	mov	r3, r9
 800413e:	460a      	mov	r2, r1
 8004140:	eb42 0303 	adc.w	r3, r2, r3
 8004144:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	663b      	str	r3, [r7, #96]	; 0x60
 8004150:	667a      	str	r2, [r7, #100]	; 0x64
 8004152:	f04f 0200 	mov.w	r2, #0
 8004156:	f04f 0300 	mov.w	r3, #0
 800415a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800415e:	4649      	mov	r1, r9
 8004160:	008b      	lsls	r3, r1, #2
 8004162:	4641      	mov	r1, r8
 8004164:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004168:	4641      	mov	r1, r8
 800416a:	008a      	lsls	r2, r1, #2
 800416c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004170:	f7fc f8d6 	bl	8000320 <__aeabi_uldivmod>
 8004174:	4602      	mov	r2, r0
 8004176:	460b      	mov	r3, r1
 8004178:	4b0d      	ldr	r3, [pc, #52]	; (80041b0 <UART_SetConfig+0x4e4>)
 800417a:	fba3 1302 	umull	r1, r3, r3, r2
 800417e:	095b      	lsrs	r3, r3, #5
 8004180:	2164      	movs	r1, #100	; 0x64
 8004182:	fb01 f303 	mul.w	r3, r1, r3
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	011b      	lsls	r3, r3, #4
 800418a:	3332      	adds	r3, #50	; 0x32
 800418c:	4a08      	ldr	r2, [pc, #32]	; (80041b0 <UART_SetConfig+0x4e4>)
 800418e:	fba2 2303 	umull	r2, r3, r2, r3
 8004192:	095b      	lsrs	r3, r3, #5
 8004194:	f003 020f 	and.w	r2, r3, #15
 8004198:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4422      	add	r2, r4
 80041a0:	609a      	str	r2, [r3, #8]
}
 80041a2:	bf00      	nop
 80041a4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80041a8:	46bd      	mov	sp, r7
 80041aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041ae:	bf00      	nop
 80041b0:	51eb851f 	.word	0x51eb851f

080041b4 <__NVIC_SetPriority>:
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	4603      	mov	r3, r0
 80041bc:	6039      	str	r1, [r7, #0]
 80041be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	db0a      	blt.n	80041de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	490c      	ldr	r1, [pc, #48]	; (8004200 <__NVIC_SetPriority+0x4c>)
 80041ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041d2:	0112      	lsls	r2, r2, #4
 80041d4:	b2d2      	uxtb	r2, r2
 80041d6:	440b      	add	r3, r1
 80041d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80041dc:	e00a      	b.n	80041f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	b2da      	uxtb	r2, r3
 80041e2:	4908      	ldr	r1, [pc, #32]	; (8004204 <__NVIC_SetPriority+0x50>)
 80041e4:	79fb      	ldrb	r3, [r7, #7]
 80041e6:	f003 030f 	and.w	r3, r3, #15
 80041ea:	3b04      	subs	r3, #4
 80041ec:	0112      	lsls	r2, r2, #4
 80041ee:	b2d2      	uxtb	r2, r2
 80041f0:	440b      	add	r3, r1
 80041f2:	761a      	strb	r2, [r3, #24]
}
 80041f4:	bf00      	nop
 80041f6:	370c      	adds	r7, #12
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr
 8004200:	e000e100 	.word	0xe000e100
 8004204:	e000ed00 	.word	0xe000ed00

08004208 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004208:	b580      	push	{r7, lr}
 800420a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800420c:	2100      	movs	r1, #0
 800420e:	f06f 0004 	mvn.w	r0, #4
 8004212:	f7ff ffcf 	bl	80041b4 <__NVIC_SetPriority>
#endif
}
 8004216:	bf00      	nop
 8004218:	bd80      	pop	{r7, pc}
	...

0800421c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004222:	f3ef 8305 	mrs	r3, IPSR
 8004226:	603b      	str	r3, [r7, #0]
  return(result);
 8004228:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800422e:	f06f 0305 	mvn.w	r3, #5
 8004232:	607b      	str	r3, [r7, #4]
 8004234:	e00c      	b.n	8004250 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004236:	4b0a      	ldr	r3, [pc, #40]	; (8004260 <osKernelInitialize+0x44>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d105      	bne.n	800424a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800423e:	4b08      	ldr	r3, [pc, #32]	; (8004260 <osKernelInitialize+0x44>)
 8004240:	2201      	movs	r2, #1
 8004242:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004244:	2300      	movs	r3, #0
 8004246:	607b      	str	r3, [r7, #4]
 8004248:	e002      	b.n	8004250 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800424a:	f04f 33ff 	mov.w	r3, #4294967295
 800424e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004250:	687b      	ldr	r3, [r7, #4]
}
 8004252:	4618      	mov	r0, r3
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	20000228 	.word	0x20000228

08004264 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800426a:	f3ef 8305 	mrs	r3, IPSR
 800426e:	603b      	str	r3, [r7, #0]
  return(result);
 8004270:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <osKernelStart+0x1a>
    stat = osErrorISR;
 8004276:	f06f 0305 	mvn.w	r3, #5
 800427a:	607b      	str	r3, [r7, #4]
 800427c:	e010      	b.n	80042a0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800427e:	4b0b      	ldr	r3, [pc, #44]	; (80042ac <osKernelStart+0x48>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d109      	bne.n	800429a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004286:	f7ff ffbf 	bl	8004208 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800428a:	4b08      	ldr	r3, [pc, #32]	; (80042ac <osKernelStart+0x48>)
 800428c:	2202      	movs	r2, #2
 800428e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004290:	f001 f87c 	bl	800538c <vTaskStartScheduler>
      stat = osOK;
 8004294:	2300      	movs	r3, #0
 8004296:	607b      	str	r3, [r7, #4]
 8004298:	e002      	b.n	80042a0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800429a:	f04f 33ff 	mov.w	r3, #4294967295
 800429e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042a0:	687b      	ldr	r3, [r7, #4]
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3708      	adds	r7, #8
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	20000228 	.word	0x20000228

080042b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b08e      	sub	sp, #56	; 0x38
 80042b4:	af04      	add	r7, sp, #16
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80042bc:	2300      	movs	r3, #0
 80042be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042c0:	f3ef 8305 	mrs	r3, IPSR
 80042c4:	617b      	str	r3, [r7, #20]
  return(result);
 80042c6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d17e      	bne.n	80043ca <osThreadNew+0x11a>
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d07b      	beq.n	80043ca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80042d2:	2380      	movs	r3, #128	; 0x80
 80042d4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80042d6:	2318      	movs	r3, #24
 80042d8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80042da:	2300      	movs	r3, #0
 80042dc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80042de:	f04f 33ff 	mov.w	r3, #4294967295
 80042e2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d045      	beq.n	8004376 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d002      	beq.n	80042f8 <osThreadNew+0x48>
        name = attr->name;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	699b      	ldr	r3, [r3, #24]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d002      	beq.n	8004306 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d008      	beq.n	800431e <osThreadNew+0x6e>
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	2b38      	cmp	r3, #56	; 0x38
 8004310:	d805      	bhi.n	800431e <osThreadNew+0x6e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <osThreadNew+0x72>
        return (NULL);
 800431e:	2300      	movs	r3, #0
 8004320:	e054      	b.n	80043cc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d003      	beq.n	8004332 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	695b      	ldr	r3, [r3, #20]
 800432e:	089b      	lsrs	r3, r3, #2
 8004330:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00e      	beq.n	8004358 <osThreadNew+0xa8>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	2bbb      	cmp	r3, #187	; 0xbb
 8004340:	d90a      	bls.n	8004358 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004346:	2b00      	cmp	r3, #0
 8004348:	d006      	beq.n	8004358 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d002      	beq.n	8004358 <osThreadNew+0xa8>
        mem = 1;
 8004352:	2301      	movs	r3, #1
 8004354:	61bb      	str	r3, [r7, #24]
 8004356:	e010      	b.n	800437a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10c      	bne.n	800437a <osThreadNew+0xca>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d108      	bne.n	800437a <osThreadNew+0xca>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d104      	bne.n	800437a <osThreadNew+0xca>
          mem = 0;
 8004370:	2300      	movs	r3, #0
 8004372:	61bb      	str	r3, [r7, #24]
 8004374:	e001      	b.n	800437a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004376:	2300      	movs	r3, #0
 8004378:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d110      	bne.n	80043a2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004388:	9202      	str	r2, [sp, #8]
 800438a:	9301      	str	r3, [sp, #4]
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	9300      	str	r3, [sp, #0]
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	6a3a      	ldr	r2, [r7, #32]
 8004394:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 fe0c 	bl	8004fb4 <xTaskCreateStatic>
 800439c:	4603      	mov	r3, r0
 800439e:	613b      	str	r3, [r7, #16]
 80043a0:	e013      	b.n	80043ca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d110      	bne.n	80043ca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80043a8:	6a3b      	ldr	r3, [r7, #32]
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	f107 0310 	add.w	r3, r7, #16
 80043b0:	9301      	str	r3, [sp, #4]
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	9300      	str	r3, [sp, #0]
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 fe57 	bl	800506e <xTaskCreate>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d001      	beq.n	80043ca <osThreadNew+0x11a>
            hTask = NULL;
 80043c6:	2300      	movs	r3, #0
 80043c8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80043ca:	693b      	ldr	r3, [r7, #16]
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3728      	adds	r7, #40	; 0x28
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043dc:	f3ef 8305 	mrs	r3, IPSR
 80043e0:	60bb      	str	r3, [r7, #8]
  return(result);
 80043e2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d003      	beq.n	80043f0 <osDelay+0x1c>
    stat = osErrorISR;
 80043e8:	f06f 0305 	mvn.w	r3, #5
 80043ec:	60fb      	str	r3, [r7, #12]
 80043ee:	e007      	b.n	8004400 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80043f0:	2300      	movs	r3, #0
 80043f2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d002      	beq.n	8004400 <osDelay+0x2c>
      vTaskDelay(ticks);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 ff92 	bl	8005324 <vTaskDelay>
    }
  }

  return (stat);
 8004400:	68fb      	ldr	r3, [r7, #12]
}
 8004402:	4618      	mov	r0, r3
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
	...

0800440c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800440c:	b480      	push	{r7}
 800440e:	b085      	sub	sp, #20
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	4a07      	ldr	r2, [pc, #28]	; (8004438 <vApplicationGetIdleTaskMemory+0x2c>)
 800441c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	4a06      	ldr	r2, [pc, #24]	; (800443c <vApplicationGetIdleTaskMemory+0x30>)
 8004422:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2280      	movs	r2, #128	; 0x80
 8004428:	601a      	str	r2, [r3, #0]
}
 800442a:	bf00      	nop
 800442c:	3714      	adds	r7, #20
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	2000022c 	.word	0x2000022c
 800443c:	200002e8 	.word	0x200002e8

08004440 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004440:	b480      	push	{r7}
 8004442:	b085      	sub	sp, #20
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4a07      	ldr	r2, [pc, #28]	; (800446c <vApplicationGetTimerTaskMemory+0x2c>)
 8004450:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	4a06      	ldr	r2, [pc, #24]	; (8004470 <vApplicationGetTimerTaskMemory+0x30>)
 8004456:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800445e:	601a      	str	r2, [r3, #0]
}
 8004460:	bf00      	nop
 8004462:	3714      	adds	r7, #20
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr
 800446c:	200004e8 	.word	0x200004e8
 8004470:	200005a4 	.word	0x200005a4

08004474 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f103 0208 	add.w	r2, r3, #8
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f04f 32ff 	mov.w	r2, #4294967295
 800448c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f103 0208 	add.w	r2, r3, #8
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f103 0208 	add.w	r2, r3, #8
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80044c2:	bf00      	nop
 80044c4:	370c      	adds	r7, #12
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr

080044ce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80044ce:	b480      	push	{r7}
 80044d0:	b085      	sub	sp, #20
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
 80044d6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	689a      	ldr	r2, [r3, #8]
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	683a      	ldr	r2, [r7, #0]
 80044f2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	683a      	ldr	r2, [r7, #0]
 80044f8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	687a      	ldr	r2, [r7, #4]
 80044fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	1c5a      	adds	r2, r3, #1
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	601a      	str	r2, [r3, #0]
}
 800450a:	bf00      	nop
 800450c:	3714      	adds	r7, #20
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr

08004516 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004516:	b480      	push	{r7}
 8004518:	b085      	sub	sp, #20
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
 800451e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800452c:	d103      	bne.n	8004536 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	60fb      	str	r3, [r7, #12]
 8004534:	e00c      	b.n	8004550 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	3308      	adds	r3, #8
 800453a:	60fb      	str	r3, [r7, #12]
 800453c:	e002      	b.n	8004544 <vListInsert+0x2e>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	60fb      	str	r3, [r7, #12]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68ba      	ldr	r2, [r7, #8]
 800454c:	429a      	cmp	r2, r3
 800454e:	d2f6      	bcs.n	800453e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	685a      	ldr	r2, [r3, #4]
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	68fa      	ldr	r2, [r7, #12]
 8004564:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	683a      	ldr	r2, [r7, #0]
 800456a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	1c5a      	adds	r2, r3, #1
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	601a      	str	r2, [r3, #0]
}
 800457c:	bf00      	nop
 800457e:	3714      	adds	r7, #20
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004588:	b480      	push	{r7}
 800458a:	b085      	sub	sp, #20
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	691b      	ldr	r3, [r3, #16]
 8004594:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	6892      	ldr	r2, [r2, #8]
 800459e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	6852      	ldr	r2, [r2, #4]
 80045a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d103      	bne.n	80045bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689a      	ldr	r2, [r3, #8]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	1e5a      	subs	r2, r3, #1
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3714      	adds	r7, #20
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b084      	sub	sp, #16
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d10a      	bne.n	8004606 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80045f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f4:	f383 8811 	msr	BASEPRI, r3
 80045f8:	f3bf 8f6f 	isb	sy
 80045fc:	f3bf 8f4f 	dsb	sy
 8004600:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004602:	bf00      	nop
 8004604:	e7fe      	b.n	8004604 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004606:	f002 f875 	bl	80066f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681a      	ldr	r2, [r3, #0]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004612:	68f9      	ldr	r1, [r7, #12]
 8004614:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004616:	fb01 f303 	mul.w	r3, r1, r3
 800461a:	441a      	add	r2, r3
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2200      	movs	r2, #0
 8004624:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004636:	3b01      	subs	r3, #1
 8004638:	68f9      	ldr	r1, [r7, #12]
 800463a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800463c:	fb01 f303 	mul.w	r3, r1, r3
 8004640:	441a      	add	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	22ff      	movs	r2, #255	; 0xff
 800464a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	22ff      	movs	r2, #255	; 0xff
 8004652:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d114      	bne.n	8004686 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d01a      	beq.n	800469a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	3310      	adds	r3, #16
 8004668:	4618      	mov	r0, r3
 800466a:	f001 f929 	bl	80058c0 <xTaskRemoveFromEventList>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d012      	beq.n	800469a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004674:	4b0c      	ldr	r3, [pc, #48]	; (80046a8 <xQueueGenericReset+0xcc>)
 8004676:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800467a:	601a      	str	r2, [r3, #0]
 800467c:	f3bf 8f4f 	dsb	sy
 8004680:	f3bf 8f6f 	isb	sy
 8004684:	e009      	b.n	800469a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	3310      	adds	r3, #16
 800468a:	4618      	mov	r0, r3
 800468c:	f7ff fef2 	bl	8004474 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	3324      	adds	r3, #36	; 0x24
 8004694:	4618      	mov	r0, r3
 8004696:	f7ff feed 	bl	8004474 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800469a:	f002 f85b 	bl	8006754 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800469e:	2301      	movs	r3, #1
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3710      	adds	r7, #16
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	e000ed04 	.word	0xe000ed04

080046ac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b08e      	sub	sp, #56	; 0x38
 80046b0:	af02      	add	r7, sp, #8
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
 80046b8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d10a      	bne.n	80046d6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80046c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046c4:	f383 8811 	msr	BASEPRI, r3
 80046c8:	f3bf 8f6f 	isb	sy
 80046cc:	f3bf 8f4f 	dsb	sy
 80046d0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80046d2:	bf00      	nop
 80046d4:	e7fe      	b.n	80046d4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d10a      	bne.n	80046f2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80046dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046e0:	f383 8811 	msr	BASEPRI, r3
 80046e4:	f3bf 8f6f 	isb	sy
 80046e8:	f3bf 8f4f 	dsb	sy
 80046ec:	627b      	str	r3, [r7, #36]	; 0x24
}
 80046ee:	bf00      	nop
 80046f0:	e7fe      	b.n	80046f0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d002      	beq.n	80046fe <xQueueGenericCreateStatic+0x52>
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <xQueueGenericCreateStatic+0x56>
 80046fe:	2301      	movs	r3, #1
 8004700:	e000      	b.n	8004704 <xQueueGenericCreateStatic+0x58>
 8004702:	2300      	movs	r3, #0
 8004704:	2b00      	cmp	r3, #0
 8004706:	d10a      	bne.n	800471e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800470c:	f383 8811 	msr	BASEPRI, r3
 8004710:	f3bf 8f6f 	isb	sy
 8004714:	f3bf 8f4f 	dsb	sy
 8004718:	623b      	str	r3, [r7, #32]
}
 800471a:	bf00      	nop
 800471c:	e7fe      	b.n	800471c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d102      	bne.n	800472a <xQueueGenericCreateStatic+0x7e>
 8004724:	68bb      	ldr	r3, [r7, #8]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <xQueueGenericCreateStatic+0x82>
 800472a:	2301      	movs	r3, #1
 800472c:	e000      	b.n	8004730 <xQueueGenericCreateStatic+0x84>
 800472e:	2300      	movs	r3, #0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d10a      	bne.n	800474a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004738:	f383 8811 	msr	BASEPRI, r3
 800473c:	f3bf 8f6f 	isb	sy
 8004740:	f3bf 8f4f 	dsb	sy
 8004744:	61fb      	str	r3, [r7, #28]
}
 8004746:	bf00      	nop
 8004748:	e7fe      	b.n	8004748 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800474a:	2350      	movs	r3, #80	; 0x50
 800474c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	2b50      	cmp	r3, #80	; 0x50
 8004752:	d00a      	beq.n	800476a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004758:	f383 8811 	msr	BASEPRI, r3
 800475c:	f3bf 8f6f 	isb	sy
 8004760:	f3bf 8f4f 	dsb	sy
 8004764:	61bb      	str	r3, [r7, #24]
}
 8004766:	bf00      	nop
 8004768:	e7fe      	b.n	8004768 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800476a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00d      	beq.n	8004792 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800477e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004784:	9300      	str	r3, [sp, #0]
 8004786:	4613      	mov	r3, r2
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	68b9      	ldr	r1, [r7, #8]
 800478c:	68f8      	ldr	r0, [r7, #12]
 800478e:	f000 f805 	bl	800479c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004794:	4618      	mov	r0, r3
 8004796:	3730      	adds	r7, #48	; 0x30
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
 80047a8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d103      	bne.n	80047b8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	601a      	str	r2, [r3, #0]
 80047b6:	e002      	b.n	80047be <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	68ba      	ldr	r2, [r7, #8]
 80047c8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80047ca:	2101      	movs	r1, #1
 80047cc:	69b8      	ldr	r0, [r7, #24]
 80047ce:	f7ff ff05 	bl	80045dc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80047d2:	69bb      	ldr	r3, [r7, #24]
 80047d4:	78fa      	ldrb	r2, [r7, #3]
 80047d6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80047da:	bf00      	nop
 80047dc:	3710      	adds	r7, #16
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
	...

080047e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b08e      	sub	sp, #56	; 0x38
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	607a      	str	r2, [r7, #4]
 80047f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80047f2:	2300      	movs	r3, #0
 80047f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80047fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d10a      	bne.n	8004816 <xQueueGenericSend+0x32>
	__asm volatile
 8004800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004804:	f383 8811 	msr	BASEPRI, r3
 8004808:	f3bf 8f6f 	isb	sy
 800480c:	f3bf 8f4f 	dsb	sy
 8004810:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004812:	bf00      	nop
 8004814:	e7fe      	b.n	8004814 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d103      	bne.n	8004824 <xQueueGenericSend+0x40>
 800481c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800481e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004820:	2b00      	cmp	r3, #0
 8004822:	d101      	bne.n	8004828 <xQueueGenericSend+0x44>
 8004824:	2301      	movs	r3, #1
 8004826:	e000      	b.n	800482a <xQueueGenericSend+0x46>
 8004828:	2300      	movs	r3, #0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10a      	bne.n	8004844 <xQueueGenericSend+0x60>
	__asm volatile
 800482e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004832:	f383 8811 	msr	BASEPRI, r3
 8004836:	f3bf 8f6f 	isb	sy
 800483a:	f3bf 8f4f 	dsb	sy
 800483e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004840:	bf00      	nop
 8004842:	e7fe      	b.n	8004842 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	2b02      	cmp	r3, #2
 8004848:	d103      	bne.n	8004852 <xQueueGenericSend+0x6e>
 800484a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800484c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800484e:	2b01      	cmp	r3, #1
 8004850:	d101      	bne.n	8004856 <xQueueGenericSend+0x72>
 8004852:	2301      	movs	r3, #1
 8004854:	e000      	b.n	8004858 <xQueueGenericSend+0x74>
 8004856:	2300      	movs	r3, #0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10a      	bne.n	8004872 <xQueueGenericSend+0x8e>
	__asm volatile
 800485c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004860:	f383 8811 	msr	BASEPRI, r3
 8004864:	f3bf 8f6f 	isb	sy
 8004868:	f3bf 8f4f 	dsb	sy
 800486c:	623b      	str	r3, [r7, #32]
}
 800486e:	bf00      	nop
 8004870:	e7fe      	b.n	8004870 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004872:	f001 f9e7 	bl	8005c44 <xTaskGetSchedulerState>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d102      	bne.n	8004882 <xQueueGenericSend+0x9e>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d101      	bne.n	8004886 <xQueueGenericSend+0xa2>
 8004882:	2301      	movs	r3, #1
 8004884:	e000      	b.n	8004888 <xQueueGenericSend+0xa4>
 8004886:	2300      	movs	r3, #0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d10a      	bne.n	80048a2 <xQueueGenericSend+0xbe>
	__asm volatile
 800488c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004890:	f383 8811 	msr	BASEPRI, r3
 8004894:	f3bf 8f6f 	isb	sy
 8004898:	f3bf 8f4f 	dsb	sy
 800489c:	61fb      	str	r3, [r7, #28]
}
 800489e:	bf00      	nop
 80048a0:	e7fe      	b.n	80048a0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80048a2:	f001 ff27 	bl	80066f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80048a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d302      	bcc.n	80048b8 <xQueueGenericSend+0xd4>
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d129      	bne.n	800490c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80048b8:	683a      	ldr	r2, [r7, #0]
 80048ba:	68b9      	ldr	r1, [r7, #8]
 80048bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048be:	f000 fa0b 	bl	8004cd8 <prvCopyDataToQueue>
 80048c2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80048c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d010      	beq.n	80048ee <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80048cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ce:	3324      	adds	r3, #36	; 0x24
 80048d0:	4618      	mov	r0, r3
 80048d2:	f000 fff5 	bl	80058c0 <xTaskRemoveFromEventList>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d013      	beq.n	8004904 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80048dc:	4b3f      	ldr	r3, [pc, #252]	; (80049dc <xQueueGenericSend+0x1f8>)
 80048de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048e2:	601a      	str	r2, [r3, #0]
 80048e4:	f3bf 8f4f 	dsb	sy
 80048e8:	f3bf 8f6f 	isb	sy
 80048ec:	e00a      	b.n	8004904 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80048ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d007      	beq.n	8004904 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80048f4:	4b39      	ldr	r3, [pc, #228]	; (80049dc <xQueueGenericSend+0x1f8>)
 80048f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048fa:	601a      	str	r2, [r3, #0]
 80048fc:	f3bf 8f4f 	dsb	sy
 8004900:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004904:	f001 ff26 	bl	8006754 <vPortExitCritical>
				return pdPASS;
 8004908:	2301      	movs	r3, #1
 800490a:	e063      	b.n	80049d4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d103      	bne.n	800491a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004912:	f001 ff1f 	bl	8006754 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004916:	2300      	movs	r3, #0
 8004918:	e05c      	b.n	80049d4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800491a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800491c:	2b00      	cmp	r3, #0
 800491e:	d106      	bne.n	800492e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004920:	f107 0314 	add.w	r3, r7, #20
 8004924:	4618      	mov	r0, r3
 8004926:	f001 f82f 	bl	8005988 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800492a:	2301      	movs	r3, #1
 800492c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800492e:	f001 ff11 	bl	8006754 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004932:	f000 fd9b 	bl	800546c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004936:	f001 fedd 	bl	80066f4 <vPortEnterCritical>
 800493a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800493c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004940:	b25b      	sxtb	r3, r3
 8004942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004946:	d103      	bne.n	8004950 <xQueueGenericSend+0x16c>
 8004948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800494a:	2200      	movs	r2, #0
 800494c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004950:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004952:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004956:	b25b      	sxtb	r3, r3
 8004958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800495c:	d103      	bne.n	8004966 <xQueueGenericSend+0x182>
 800495e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004960:	2200      	movs	r2, #0
 8004962:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004966:	f001 fef5 	bl	8006754 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800496a:	1d3a      	adds	r2, r7, #4
 800496c:	f107 0314 	add.w	r3, r7, #20
 8004970:	4611      	mov	r1, r2
 8004972:	4618      	mov	r0, r3
 8004974:	f001 f81e 	bl	80059b4 <xTaskCheckForTimeOut>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d124      	bne.n	80049c8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800497e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004980:	f000 faa2 	bl	8004ec8 <prvIsQueueFull>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d018      	beq.n	80049bc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800498a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800498c:	3310      	adds	r3, #16
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	4611      	mov	r1, r2
 8004992:	4618      	mov	r0, r3
 8004994:	f000 ff44 	bl	8005820 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004998:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800499a:	f000 fa2d 	bl	8004df8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800499e:	f000 fd73 	bl	8005488 <xTaskResumeAll>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	f47f af7c 	bne.w	80048a2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80049aa:	4b0c      	ldr	r3, [pc, #48]	; (80049dc <xQueueGenericSend+0x1f8>)
 80049ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049b0:	601a      	str	r2, [r3, #0]
 80049b2:	f3bf 8f4f 	dsb	sy
 80049b6:	f3bf 8f6f 	isb	sy
 80049ba:	e772      	b.n	80048a2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80049bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049be:	f000 fa1b 	bl	8004df8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049c2:	f000 fd61 	bl	8005488 <xTaskResumeAll>
 80049c6:	e76c      	b.n	80048a2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80049c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049ca:	f000 fa15 	bl	8004df8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049ce:	f000 fd5b 	bl	8005488 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80049d2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3738      	adds	r7, #56	; 0x38
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	e000ed04 	.word	0xe000ed04

080049e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b090      	sub	sp, #64	; 0x40
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	607a      	str	r2, [r7, #4]
 80049ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80049f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d10a      	bne.n	8004a0e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80049f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049fc:	f383 8811 	msr	BASEPRI, r3
 8004a00:	f3bf 8f6f 	isb	sy
 8004a04:	f3bf 8f4f 	dsb	sy
 8004a08:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004a0a:	bf00      	nop
 8004a0c:	e7fe      	b.n	8004a0c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d103      	bne.n	8004a1c <xQueueGenericSendFromISR+0x3c>
 8004a14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d101      	bne.n	8004a20 <xQueueGenericSendFromISR+0x40>
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e000      	b.n	8004a22 <xQueueGenericSendFromISR+0x42>
 8004a20:	2300      	movs	r3, #0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d10a      	bne.n	8004a3c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a2a:	f383 8811 	msr	BASEPRI, r3
 8004a2e:	f3bf 8f6f 	isb	sy
 8004a32:	f3bf 8f4f 	dsb	sy
 8004a36:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004a38:	bf00      	nop
 8004a3a:	e7fe      	b.n	8004a3a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d103      	bne.n	8004a4a <xQueueGenericSendFromISR+0x6a>
 8004a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d101      	bne.n	8004a4e <xQueueGenericSendFromISR+0x6e>
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e000      	b.n	8004a50 <xQueueGenericSendFromISR+0x70>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d10a      	bne.n	8004a6a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a58:	f383 8811 	msr	BASEPRI, r3
 8004a5c:	f3bf 8f6f 	isb	sy
 8004a60:	f3bf 8f4f 	dsb	sy
 8004a64:	623b      	str	r3, [r7, #32]
}
 8004a66:	bf00      	nop
 8004a68:	e7fe      	b.n	8004a68 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004a6a:	f001 ff25 	bl	80068b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004a6e:	f3ef 8211 	mrs	r2, BASEPRI
 8004a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a76:	f383 8811 	msr	BASEPRI, r3
 8004a7a:	f3bf 8f6f 	isb	sy
 8004a7e:	f3bf 8f4f 	dsb	sy
 8004a82:	61fa      	str	r2, [r7, #28]
 8004a84:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004a86:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a88:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d302      	bcc.n	8004a9c <xQueueGenericSendFromISR+0xbc>
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d12f      	bne.n	8004afc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004aa2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004aa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004aac:	683a      	ldr	r2, [r7, #0]
 8004aae:	68b9      	ldr	r1, [r7, #8]
 8004ab0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004ab2:	f000 f911 	bl	8004cd8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004ab6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004abe:	d112      	bne.n	8004ae6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d016      	beq.n	8004af6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aca:	3324      	adds	r3, #36	; 0x24
 8004acc:	4618      	mov	r0, r3
 8004ace:	f000 fef7 	bl	80058c0 <xTaskRemoveFromEventList>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00e      	beq.n	8004af6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d00b      	beq.n	8004af6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]
 8004ae4:	e007      	b.n	8004af6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004ae6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004aea:	3301      	adds	r3, #1
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	b25a      	sxtb	r2, r3
 8004af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004af2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004af6:	2301      	movs	r3, #1
 8004af8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004afa:	e001      	b.n	8004b00 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004afc:	2300      	movs	r3, #0
 8004afe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b02:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004b0a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004b0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3740      	adds	r7, #64	; 0x40
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}
	...

08004b18 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b08c      	sub	sp, #48	; 0x30
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004b24:	2300      	movs	r3, #0
 8004b26:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10a      	bne.n	8004b48 <xQueueReceive+0x30>
	__asm volatile
 8004b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b36:	f383 8811 	msr	BASEPRI, r3
 8004b3a:	f3bf 8f6f 	isb	sy
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	623b      	str	r3, [r7, #32]
}
 8004b44:	bf00      	nop
 8004b46:	e7fe      	b.n	8004b46 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d103      	bne.n	8004b56 <xQueueReceive+0x3e>
 8004b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <xQueueReceive+0x42>
 8004b56:	2301      	movs	r3, #1
 8004b58:	e000      	b.n	8004b5c <xQueueReceive+0x44>
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d10a      	bne.n	8004b76 <xQueueReceive+0x5e>
	__asm volatile
 8004b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b64:	f383 8811 	msr	BASEPRI, r3
 8004b68:	f3bf 8f6f 	isb	sy
 8004b6c:	f3bf 8f4f 	dsb	sy
 8004b70:	61fb      	str	r3, [r7, #28]
}
 8004b72:	bf00      	nop
 8004b74:	e7fe      	b.n	8004b74 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b76:	f001 f865 	bl	8005c44 <xTaskGetSchedulerState>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d102      	bne.n	8004b86 <xQueueReceive+0x6e>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d101      	bne.n	8004b8a <xQueueReceive+0x72>
 8004b86:	2301      	movs	r3, #1
 8004b88:	e000      	b.n	8004b8c <xQueueReceive+0x74>
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d10a      	bne.n	8004ba6 <xQueueReceive+0x8e>
	__asm volatile
 8004b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b94:	f383 8811 	msr	BASEPRI, r3
 8004b98:	f3bf 8f6f 	isb	sy
 8004b9c:	f3bf 8f4f 	dsb	sy
 8004ba0:	61bb      	str	r3, [r7, #24]
}
 8004ba2:	bf00      	nop
 8004ba4:	e7fe      	b.n	8004ba4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ba6:	f001 fda5 	bl	80066f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bae:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d01f      	beq.n	8004bf6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004bb6:	68b9      	ldr	r1, [r7, #8]
 8004bb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bba:	f000 f8f7 	bl	8004dac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc0:	1e5a      	subs	r2, r3, #1
 8004bc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d00f      	beq.n	8004bee <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd0:	3310      	adds	r3, #16
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f000 fe74 	bl	80058c0 <xTaskRemoveFromEventList>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d007      	beq.n	8004bee <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004bde:	4b3d      	ldr	r3, [pc, #244]	; (8004cd4 <xQueueReceive+0x1bc>)
 8004be0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004be4:	601a      	str	r2, [r3, #0]
 8004be6:	f3bf 8f4f 	dsb	sy
 8004bea:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004bee:	f001 fdb1 	bl	8006754 <vPortExitCritical>
				return pdPASS;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e069      	b.n	8004cca <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d103      	bne.n	8004c04 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004bfc:	f001 fdaa 	bl	8006754 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004c00:	2300      	movs	r3, #0
 8004c02:	e062      	b.n	8004cca <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d106      	bne.n	8004c18 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004c0a:	f107 0310 	add.w	r3, r7, #16
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f000 feba 	bl	8005988 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004c14:	2301      	movs	r3, #1
 8004c16:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004c18:	f001 fd9c 	bl	8006754 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004c1c:	f000 fc26 	bl	800546c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004c20:	f001 fd68 	bl	80066f4 <vPortEnterCritical>
 8004c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c2a:	b25b      	sxtb	r3, r3
 8004c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c30:	d103      	bne.n	8004c3a <xQueueReceive+0x122>
 8004c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c40:	b25b      	sxtb	r3, r3
 8004c42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c46:	d103      	bne.n	8004c50 <xQueueReceive+0x138>
 8004c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c50:	f001 fd80 	bl	8006754 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004c54:	1d3a      	adds	r2, r7, #4
 8004c56:	f107 0310 	add.w	r3, r7, #16
 8004c5a:	4611      	mov	r1, r2
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f000 fea9 	bl	80059b4 <xTaskCheckForTimeOut>
 8004c62:	4603      	mov	r3, r0
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d123      	bne.n	8004cb0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c6a:	f000 f917 	bl	8004e9c <prvIsQueueEmpty>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d017      	beq.n	8004ca4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c76:	3324      	adds	r3, #36	; 0x24
 8004c78:	687a      	ldr	r2, [r7, #4]
 8004c7a:	4611      	mov	r1, r2
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f000 fdcf 	bl	8005820 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004c82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c84:	f000 f8b8 	bl	8004df8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004c88:	f000 fbfe 	bl	8005488 <xTaskResumeAll>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d189      	bne.n	8004ba6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004c92:	4b10      	ldr	r3, [pc, #64]	; (8004cd4 <xQueueReceive+0x1bc>)
 8004c94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	f3bf 8f4f 	dsb	sy
 8004c9e:	f3bf 8f6f 	isb	sy
 8004ca2:	e780      	b.n	8004ba6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004ca4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ca6:	f000 f8a7 	bl	8004df8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004caa:	f000 fbed 	bl	8005488 <xTaskResumeAll>
 8004cae:	e77a      	b.n	8004ba6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004cb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cb2:	f000 f8a1 	bl	8004df8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004cb6:	f000 fbe7 	bl	8005488 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004cba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cbc:	f000 f8ee 	bl	8004e9c <prvIsQueueEmpty>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	f43f af6f 	beq.w	8004ba6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004cc8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3730      	adds	r7, #48	; 0x30
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	e000ed04 	.word	0xe000ed04

08004cd8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	60b9      	str	r1, [r7, #8]
 8004ce2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d10d      	bne.n	8004d12 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d14d      	bne.n	8004d9a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f000 ffbc 	bl	8005c80 <xTaskPriorityDisinherit>
 8004d08:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	609a      	str	r2, [r3, #8]
 8004d10:	e043      	b.n	8004d9a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d119      	bne.n	8004d4c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6858      	ldr	r0, [r3, #4]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d20:	461a      	mov	r2, r3
 8004d22:	68b9      	ldr	r1, [r7, #8]
 8004d24:	f002 f81e 	bl	8006d64 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	685a      	ldr	r2, [r3, #4]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d30:	441a      	add	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	685a      	ldr	r2, [r3, #4]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	429a      	cmp	r2, r3
 8004d40:	d32b      	bcc.n	8004d9a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	605a      	str	r2, [r3, #4]
 8004d4a:	e026      	b.n	8004d9a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	68d8      	ldr	r0, [r3, #12]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d54:	461a      	mov	r2, r3
 8004d56:	68b9      	ldr	r1, [r7, #8]
 8004d58:	f002 f804 	bl	8006d64 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d64:	425b      	negs	r3, r3
 8004d66:	441a      	add	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	68da      	ldr	r2, [r3, #12]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d207      	bcs.n	8004d88 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	689a      	ldr	r2, [r3, #8]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d80:	425b      	negs	r3, r3
 8004d82:	441a      	add	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d105      	bne.n	8004d9a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d002      	beq.n	8004d9a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	3b01      	subs	r3, #1
 8004d98:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	1c5a      	adds	r2, r3, #1
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004da2:	697b      	ldr	r3, [r7, #20]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3718      	adds	r7, #24
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d018      	beq.n	8004df0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68da      	ldr	r2, [r3, #12]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	441a      	add	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	68da      	ldr	r2, [r3, #12]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	429a      	cmp	r2, r3
 8004dd6:	d303      	bcc.n	8004de0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	68d9      	ldr	r1, [r3, #12]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de8:	461a      	mov	r2, r3
 8004dea:	6838      	ldr	r0, [r7, #0]
 8004dec:	f001 ffba 	bl	8006d64 <memcpy>
	}
}
 8004df0:	bf00      	nop
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004e00:	f001 fc78 	bl	80066f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e0a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e0c:	e011      	b.n	8004e32 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d012      	beq.n	8004e3c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	3324      	adds	r3, #36	; 0x24
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f000 fd50 	bl	80058c0 <xTaskRemoveFromEventList>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d001      	beq.n	8004e2a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e26:	f000 fe27 	bl	8005a78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004e2a:	7bfb      	ldrb	r3, [r7, #15]
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	dce9      	bgt.n	8004e0e <prvUnlockQueue+0x16>
 8004e3a:	e000      	b.n	8004e3e <prvUnlockQueue+0x46>
					break;
 8004e3c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	22ff      	movs	r2, #255	; 0xff
 8004e42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004e46:	f001 fc85 	bl	8006754 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004e4a:	f001 fc53 	bl	80066f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e54:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e56:	e011      	b.n	8004e7c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	691b      	ldr	r3, [r3, #16]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d012      	beq.n	8004e86 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	3310      	adds	r3, #16
 8004e64:	4618      	mov	r0, r3
 8004e66:	f000 fd2b 	bl	80058c0 <xTaskRemoveFromEventList>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d001      	beq.n	8004e74 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004e70:	f000 fe02 	bl	8005a78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004e74:	7bbb      	ldrb	r3, [r7, #14]
 8004e76:	3b01      	subs	r3, #1
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	dce9      	bgt.n	8004e58 <prvUnlockQueue+0x60>
 8004e84:	e000      	b.n	8004e88 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004e86:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	22ff      	movs	r2, #255	; 0xff
 8004e8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004e90:	f001 fc60 	bl	8006754 <vPortExitCritical>
}
 8004e94:	bf00      	nop
 8004e96:	3710      	adds	r7, #16
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b084      	sub	sp, #16
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ea4:	f001 fc26 	bl	80066f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d102      	bne.n	8004eb6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	60fb      	str	r3, [r7, #12]
 8004eb4:	e001      	b.n	8004eba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004eba:	f001 fc4b 	bl	8006754 <vPortExitCritical>

	return xReturn;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ed0:	f001 fc10 	bl	80066f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d102      	bne.n	8004ee6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	60fb      	str	r3, [r7, #12]
 8004ee4:	e001      	b.n	8004eea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004eea:	f001 fc33 	bl	8006754 <vPortExitCritical>

	return xReturn;
 8004eee:	68fb      	ldr	r3, [r7, #12]
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3710      	adds	r7, #16
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004ef8:	b480      	push	{r7}
 8004efa:	b085      	sub	sp, #20
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f02:	2300      	movs	r3, #0
 8004f04:	60fb      	str	r3, [r7, #12]
 8004f06:	e014      	b.n	8004f32 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004f08:	4a0f      	ldr	r2, [pc, #60]	; (8004f48 <vQueueAddToRegistry+0x50>)
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10b      	bne.n	8004f2c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004f14:	490c      	ldr	r1, [pc, #48]	; (8004f48 <vQueueAddToRegistry+0x50>)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	683a      	ldr	r2, [r7, #0]
 8004f1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004f1e:	4a0a      	ldr	r2, [pc, #40]	; (8004f48 <vQueueAddToRegistry+0x50>)
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	00db      	lsls	r3, r3, #3
 8004f24:	4413      	add	r3, r2
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004f2a:	e006      	b.n	8004f3a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	3301      	adds	r3, #1
 8004f30:	60fb      	str	r3, [r7, #12]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2b07      	cmp	r3, #7
 8004f36:	d9e7      	bls.n	8004f08 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004f38:	bf00      	nop
 8004f3a:	bf00      	nop
 8004f3c:	3714      	adds	r7, #20
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	200009a4 	.word	0x200009a4

08004f4c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b086      	sub	sp, #24
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004f5c:	f001 fbca 	bl	80066f4 <vPortEnterCritical>
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f66:	b25b      	sxtb	r3, r3
 8004f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f6c:	d103      	bne.n	8004f76 <vQueueWaitForMessageRestricted+0x2a>
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f7c:	b25b      	sxtb	r3, r3
 8004f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f82:	d103      	bne.n	8004f8c <vQueueWaitForMessageRestricted+0x40>
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f8c:	f001 fbe2 	bl	8006754 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d106      	bne.n	8004fa6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	3324      	adds	r3, #36	; 0x24
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	68b9      	ldr	r1, [r7, #8]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 fc61 	bl	8005868 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004fa6:	6978      	ldr	r0, [r7, #20]
 8004fa8:	f7ff ff26 	bl	8004df8 <prvUnlockQueue>
	}
 8004fac:	bf00      	nop
 8004fae:	3718      	adds	r7, #24
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b08e      	sub	sp, #56	; 0x38
 8004fb8:	af04      	add	r7, sp, #16
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	60b9      	str	r1, [r7, #8]
 8004fbe:	607a      	str	r2, [r7, #4]
 8004fc0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004fc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d10a      	bne.n	8004fde <xTaskCreateStatic+0x2a>
	__asm volatile
 8004fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fcc:	f383 8811 	msr	BASEPRI, r3
 8004fd0:	f3bf 8f6f 	isb	sy
 8004fd4:	f3bf 8f4f 	dsb	sy
 8004fd8:	623b      	str	r3, [r7, #32]
}
 8004fda:	bf00      	nop
 8004fdc:	e7fe      	b.n	8004fdc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10a      	bne.n	8004ffa <xTaskCreateStatic+0x46>
	__asm volatile
 8004fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe8:	f383 8811 	msr	BASEPRI, r3
 8004fec:	f3bf 8f6f 	isb	sy
 8004ff0:	f3bf 8f4f 	dsb	sy
 8004ff4:	61fb      	str	r3, [r7, #28]
}
 8004ff6:	bf00      	nop
 8004ff8:	e7fe      	b.n	8004ff8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004ffa:	23bc      	movs	r3, #188	; 0xbc
 8004ffc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	2bbc      	cmp	r3, #188	; 0xbc
 8005002:	d00a      	beq.n	800501a <xTaskCreateStatic+0x66>
	__asm volatile
 8005004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005008:	f383 8811 	msr	BASEPRI, r3
 800500c:	f3bf 8f6f 	isb	sy
 8005010:	f3bf 8f4f 	dsb	sy
 8005014:	61bb      	str	r3, [r7, #24]
}
 8005016:	bf00      	nop
 8005018:	e7fe      	b.n	8005018 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800501a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800501c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800501e:	2b00      	cmp	r3, #0
 8005020:	d01e      	beq.n	8005060 <xTaskCreateStatic+0xac>
 8005022:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005024:	2b00      	cmp	r3, #0
 8005026:	d01b      	beq.n	8005060 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800502a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800502c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005030:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005034:	2202      	movs	r2, #2
 8005036:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800503a:	2300      	movs	r3, #0
 800503c:	9303      	str	r3, [sp, #12]
 800503e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005040:	9302      	str	r3, [sp, #8]
 8005042:	f107 0314 	add.w	r3, r7, #20
 8005046:	9301      	str	r3, [sp, #4]
 8005048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800504a:	9300      	str	r3, [sp, #0]
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	68b9      	ldr	r1, [r7, #8]
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f000 f850 	bl	80050f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005058:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800505a:	f000 f8f3 	bl	8005244 <prvAddNewTaskToReadyList>
 800505e:	e001      	b.n	8005064 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005060:	2300      	movs	r3, #0
 8005062:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005064:	697b      	ldr	r3, [r7, #20]
	}
 8005066:	4618      	mov	r0, r3
 8005068:	3728      	adds	r7, #40	; 0x28
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}

0800506e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800506e:	b580      	push	{r7, lr}
 8005070:	b08c      	sub	sp, #48	; 0x30
 8005072:	af04      	add	r7, sp, #16
 8005074:	60f8      	str	r0, [r7, #12]
 8005076:	60b9      	str	r1, [r7, #8]
 8005078:	603b      	str	r3, [r7, #0]
 800507a:	4613      	mov	r3, r2
 800507c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800507e:	88fb      	ldrh	r3, [r7, #6]
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	4618      	mov	r0, r3
 8005084:	f001 fc58 	bl	8006938 <pvPortMalloc>
 8005088:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d00e      	beq.n	80050ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005090:	20bc      	movs	r0, #188	; 0xbc
 8005092:	f001 fc51 	bl	8006938 <pvPortMalloc>
 8005096:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d003      	beq.n	80050a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	697a      	ldr	r2, [r7, #20]
 80050a2:	631a      	str	r2, [r3, #48]	; 0x30
 80050a4:	e005      	b.n	80050b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80050a6:	6978      	ldr	r0, [r7, #20]
 80050a8:	f001 fd12 	bl	8006ad0 <vPortFree>
 80050ac:	e001      	b.n	80050b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80050ae:	2300      	movs	r3, #0
 80050b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d017      	beq.n	80050e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80050c0:	88fa      	ldrh	r2, [r7, #6]
 80050c2:	2300      	movs	r3, #0
 80050c4:	9303      	str	r3, [sp, #12]
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	9302      	str	r3, [sp, #8]
 80050ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050cc:	9301      	str	r3, [sp, #4]
 80050ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	68b9      	ldr	r1, [r7, #8]
 80050d6:	68f8      	ldr	r0, [r7, #12]
 80050d8:	f000 f80e 	bl	80050f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050dc:	69f8      	ldr	r0, [r7, #28]
 80050de:	f000 f8b1 	bl	8005244 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80050e2:	2301      	movs	r3, #1
 80050e4:	61bb      	str	r3, [r7, #24]
 80050e6:	e002      	b.n	80050ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80050e8:	f04f 33ff 	mov.w	r3, #4294967295
 80050ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80050ee:	69bb      	ldr	r3, [r7, #24]
	}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3720      	adds	r7, #32
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}

080050f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b088      	sub	sp, #32
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
 8005104:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005108:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	461a      	mov	r2, r3
 8005110:	21a5      	movs	r1, #165	; 0xa5
 8005112:	f001 fe35 	bl	8006d80 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005118:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005120:	3b01      	subs	r3, #1
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	4413      	add	r3, r2
 8005126:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	f023 0307 	bic.w	r3, r3, #7
 800512e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	f003 0307 	and.w	r3, r3, #7
 8005136:	2b00      	cmp	r3, #0
 8005138:	d00a      	beq.n	8005150 <prvInitialiseNewTask+0x58>
	__asm volatile
 800513a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800513e:	f383 8811 	msr	BASEPRI, r3
 8005142:	f3bf 8f6f 	isb	sy
 8005146:	f3bf 8f4f 	dsb	sy
 800514a:	617b      	str	r3, [r7, #20]
}
 800514c:	bf00      	nop
 800514e:	e7fe      	b.n	800514e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d01f      	beq.n	8005196 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005156:	2300      	movs	r3, #0
 8005158:	61fb      	str	r3, [r7, #28]
 800515a:	e012      	b.n	8005182 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800515c:	68ba      	ldr	r2, [r7, #8]
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	4413      	add	r3, r2
 8005162:	7819      	ldrb	r1, [r3, #0]
 8005164:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005166:	69fb      	ldr	r3, [r7, #28]
 8005168:	4413      	add	r3, r2
 800516a:	3334      	adds	r3, #52	; 0x34
 800516c:	460a      	mov	r2, r1
 800516e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005170:	68ba      	ldr	r2, [r7, #8]
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	4413      	add	r3, r2
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d006      	beq.n	800518a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	3301      	adds	r3, #1
 8005180:	61fb      	str	r3, [r7, #28]
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	2b0f      	cmp	r3, #15
 8005186:	d9e9      	bls.n	800515c <prvInitialiseNewTask+0x64>
 8005188:	e000      	b.n	800518c <prvInitialiseNewTask+0x94>
			{
				break;
 800518a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800518c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800518e:	2200      	movs	r2, #0
 8005190:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005194:	e003      	b.n	800519e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005198:	2200      	movs	r2, #0
 800519a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800519e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a0:	2b37      	cmp	r3, #55	; 0x37
 80051a2:	d901      	bls.n	80051a8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80051a4:	2337      	movs	r3, #55	; 0x37
 80051a6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80051a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051ac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80051ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051b2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80051b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051b6:	2200      	movs	r2, #0
 80051b8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80051ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051bc:	3304      	adds	r3, #4
 80051be:	4618      	mov	r0, r3
 80051c0:	f7ff f978 	bl	80044b4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80051c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c6:	3318      	adds	r3, #24
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7ff f973 	bl	80044b4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80051ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051d2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051d6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80051da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051dc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80051de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051e2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80051e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051e6:	2200      	movs	r2, #0
 80051e8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80051ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80051f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f6:	3354      	adds	r3, #84	; 0x54
 80051f8:	2260      	movs	r2, #96	; 0x60
 80051fa:	2100      	movs	r1, #0
 80051fc:	4618      	mov	r0, r3
 80051fe:	f001 fdbf 	bl	8006d80 <memset>
 8005202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005204:	4a0c      	ldr	r2, [pc, #48]	; (8005238 <prvInitialiseNewTask+0x140>)
 8005206:	659a      	str	r2, [r3, #88]	; 0x58
 8005208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800520a:	4a0c      	ldr	r2, [pc, #48]	; (800523c <prvInitialiseNewTask+0x144>)
 800520c:	65da      	str	r2, [r3, #92]	; 0x5c
 800520e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005210:	4a0b      	ldr	r2, [pc, #44]	; (8005240 <prvInitialiseNewTask+0x148>)
 8005212:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	68f9      	ldr	r1, [r7, #12]
 8005218:	69b8      	ldr	r0, [r7, #24]
 800521a:	f001 f941 	bl	80064a0 <pxPortInitialiseStack>
 800521e:	4602      	mov	r2, r0
 8005220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005222:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005224:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005226:	2b00      	cmp	r3, #0
 8005228:	d002      	beq.n	8005230 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800522a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800522c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800522e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005230:	bf00      	nop
 8005232:	3720      	adds	r7, #32
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	08007840 	.word	0x08007840
 800523c:	08007860 	.word	0x08007860
 8005240:	08007820 	.word	0x08007820

08005244 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800524c:	f001 fa52 	bl	80066f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005250:	4b2d      	ldr	r3, [pc, #180]	; (8005308 <prvAddNewTaskToReadyList+0xc4>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	3301      	adds	r3, #1
 8005256:	4a2c      	ldr	r2, [pc, #176]	; (8005308 <prvAddNewTaskToReadyList+0xc4>)
 8005258:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800525a:	4b2c      	ldr	r3, [pc, #176]	; (800530c <prvAddNewTaskToReadyList+0xc8>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d109      	bne.n	8005276 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005262:	4a2a      	ldr	r2, [pc, #168]	; (800530c <prvAddNewTaskToReadyList+0xc8>)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005268:	4b27      	ldr	r3, [pc, #156]	; (8005308 <prvAddNewTaskToReadyList+0xc4>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d110      	bne.n	8005292 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005270:	f000 fc26 	bl	8005ac0 <prvInitialiseTaskLists>
 8005274:	e00d      	b.n	8005292 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005276:	4b26      	ldr	r3, [pc, #152]	; (8005310 <prvAddNewTaskToReadyList+0xcc>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d109      	bne.n	8005292 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800527e:	4b23      	ldr	r3, [pc, #140]	; (800530c <prvAddNewTaskToReadyList+0xc8>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005288:	429a      	cmp	r2, r3
 800528a:	d802      	bhi.n	8005292 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800528c:	4a1f      	ldr	r2, [pc, #124]	; (800530c <prvAddNewTaskToReadyList+0xc8>)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005292:	4b20      	ldr	r3, [pc, #128]	; (8005314 <prvAddNewTaskToReadyList+0xd0>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	3301      	adds	r3, #1
 8005298:	4a1e      	ldr	r2, [pc, #120]	; (8005314 <prvAddNewTaskToReadyList+0xd0>)
 800529a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800529c:	4b1d      	ldr	r3, [pc, #116]	; (8005314 <prvAddNewTaskToReadyList+0xd0>)
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052a8:	4b1b      	ldr	r3, [pc, #108]	; (8005318 <prvAddNewTaskToReadyList+0xd4>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d903      	bls.n	80052b8 <prvAddNewTaskToReadyList+0x74>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b4:	4a18      	ldr	r2, [pc, #96]	; (8005318 <prvAddNewTaskToReadyList+0xd4>)
 80052b6:	6013      	str	r3, [r2, #0]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052bc:	4613      	mov	r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4a15      	ldr	r2, [pc, #84]	; (800531c <prvAddNewTaskToReadyList+0xd8>)
 80052c6:	441a      	add	r2, r3
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	3304      	adds	r3, #4
 80052cc:	4619      	mov	r1, r3
 80052ce:	4610      	mov	r0, r2
 80052d0:	f7ff f8fd 	bl	80044ce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80052d4:	f001 fa3e 	bl	8006754 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80052d8:	4b0d      	ldr	r3, [pc, #52]	; (8005310 <prvAddNewTaskToReadyList+0xcc>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d00e      	beq.n	80052fe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80052e0:	4b0a      	ldr	r3, [pc, #40]	; (800530c <prvAddNewTaskToReadyList+0xc8>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d207      	bcs.n	80052fe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80052ee:	4b0c      	ldr	r3, [pc, #48]	; (8005320 <prvAddNewTaskToReadyList+0xdc>)
 80052f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052f4:	601a      	str	r2, [r3, #0]
 80052f6:	f3bf 8f4f 	dsb	sy
 80052fa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052fe:	bf00      	nop
 8005300:	3708      	adds	r7, #8
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
 8005306:	bf00      	nop
 8005308:	20000eb8 	.word	0x20000eb8
 800530c:	200009e4 	.word	0x200009e4
 8005310:	20000ec4 	.word	0x20000ec4
 8005314:	20000ed4 	.word	0x20000ed4
 8005318:	20000ec0 	.word	0x20000ec0
 800531c:	200009e8 	.word	0x200009e8
 8005320:	e000ed04 	.word	0xe000ed04

08005324 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800532c:	2300      	movs	r3, #0
 800532e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d017      	beq.n	8005366 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005336:	4b13      	ldr	r3, [pc, #76]	; (8005384 <vTaskDelay+0x60>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00a      	beq.n	8005354 <vTaskDelay+0x30>
	__asm volatile
 800533e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005342:	f383 8811 	msr	BASEPRI, r3
 8005346:	f3bf 8f6f 	isb	sy
 800534a:	f3bf 8f4f 	dsb	sy
 800534e:	60bb      	str	r3, [r7, #8]
}
 8005350:	bf00      	nop
 8005352:	e7fe      	b.n	8005352 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005354:	f000 f88a 	bl	800546c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005358:	2100      	movs	r1, #0
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 fcfe 	bl	8005d5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005360:	f000 f892 	bl	8005488 <xTaskResumeAll>
 8005364:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d107      	bne.n	800537c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800536c:	4b06      	ldr	r3, [pc, #24]	; (8005388 <vTaskDelay+0x64>)
 800536e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005372:	601a      	str	r2, [r3, #0]
 8005374:	f3bf 8f4f 	dsb	sy
 8005378:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800537c:	bf00      	nop
 800537e:	3710      	adds	r7, #16
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}
 8005384:	20000ee0 	.word	0x20000ee0
 8005388:	e000ed04 	.word	0xe000ed04

0800538c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b08a      	sub	sp, #40	; 0x28
 8005390:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005392:	2300      	movs	r3, #0
 8005394:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005396:	2300      	movs	r3, #0
 8005398:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800539a:	463a      	mov	r2, r7
 800539c:	1d39      	adds	r1, r7, #4
 800539e:	f107 0308 	add.w	r3, r7, #8
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7ff f832 	bl	800440c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80053a8:	6839      	ldr	r1, [r7, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	9202      	str	r2, [sp, #8]
 80053b0:	9301      	str	r3, [sp, #4]
 80053b2:	2300      	movs	r3, #0
 80053b4:	9300      	str	r3, [sp, #0]
 80053b6:	2300      	movs	r3, #0
 80053b8:	460a      	mov	r2, r1
 80053ba:	4924      	ldr	r1, [pc, #144]	; (800544c <vTaskStartScheduler+0xc0>)
 80053bc:	4824      	ldr	r0, [pc, #144]	; (8005450 <vTaskStartScheduler+0xc4>)
 80053be:	f7ff fdf9 	bl	8004fb4 <xTaskCreateStatic>
 80053c2:	4603      	mov	r3, r0
 80053c4:	4a23      	ldr	r2, [pc, #140]	; (8005454 <vTaskStartScheduler+0xc8>)
 80053c6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80053c8:	4b22      	ldr	r3, [pc, #136]	; (8005454 <vTaskStartScheduler+0xc8>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d002      	beq.n	80053d6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80053d0:	2301      	movs	r3, #1
 80053d2:	617b      	str	r3, [r7, #20]
 80053d4:	e001      	b.n	80053da <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80053d6:	2300      	movs	r3, #0
 80053d8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d102      	bne.n	80053e6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80053e0:	f000 fd10 	bl	8005e04 <xTimerCreateTimerTask>
 80053e4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d11b      	bne.n	8005424 <vTaskStartScheduler+0x98>
	__asm volatile
 80053ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053f0:	f383 8811 	msr	BASEPRI, r3
 80053f4:	f3bf 8f6f 	isb	sy
 80053f8:	f3bf 8f4f 	dsb	sy
 80053fc:	613b      	str	r3, [r7, #16]
}
 80053fe:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005400:	4b15      	ldr	r3, [pc, #84]	; (8005458 <vTaskStartScheduler+0xcc>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	3354      	adds	r3, #84	; 0x54
 8005406:	4a15      	ldr	r2, [pc, #84]	; (800545c <vTaskStartScheduler+0xd0>)
 8005408:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800540a:	4b15      	ldr	r3, [pc, #84]	; (8005460 <vTaskStartScheduler+0xd4>)
 800540c:	f04f 32ff 	mov.w	r2, #4294967295
 8005410:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005412:	4b14      	ldr	r3, [pc, #80]	; (8005464 <vTaskStartScheduler+0xd8>)
 8005414:	2201      	movs	r2, #1
 8005416:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005418:	4b13      	ldr	r3, [pc, #76]	; (8005468 <vTaskStartScheduler+0xdc>)
 800541a:	2200      	movs	r2, #0
 800541c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800541e:	f001 f8c7 	bl	80065b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005422:	e00e      	b.n	8005442 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800542a:	d10a      	bne.n	8005442 <vTaskStartScheduler+0xb6>
	__asm volatile
 800542c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005430:	f383 8811 	msr	BASEPRI, r3
 8005434:	f3bf 8f6f 	isb	sy
 8005438:	f3bf 8f4f 	dsb	sy
 800543c:	60fb      	str	r3, [r7, #12]
}
 800543e:	bf00      	nop
 8005440:	e7fe      	b.n	8005440 <vTaskStartScheduler+0xb4>
}
 8005442:	bf00      	nop
 8005444:	3718      	adds	r7, #24
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop
 800544c:	080077a8 	.word	0x080077a8
 8005450:	08005a91 	.word	0x08005a91
 8005454:	20000edc 	.word	0x20000edc
 8005458:	200009e4 	.word	0x200009e4
 800545c:	20000010 	.word	0x20000010
 8005460:	20000ed8 	.word	0x20000ed8
 8005464:	20000ec4 	.word	0x20000ec4
 8005468:	20000ebc 	.word	0x20000ebc

0800546c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800546c:	b480      	push	{r7}
 800546e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005470:	4b04      	ldr	r3, [pc, #16]	; (8005484 <vTaskSuspendAll+0x18>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	3301      	adds	r3, #1
 8005476:	4a03      	ldr	r2, [pc, #12]	; (8005484 <vTaskSuspendAll+0x18>)
 8005478:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800547a:	bf00      	nop
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	20000ee0 	.word	0x20000ee0

08005488 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b084      	sub	sp, #16
 800548c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800548e:	2300      	movs	r3, #0
 8005490:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005492:	2300      	movs	r3, #0
 8005494:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005496:	4b42      	ldr	r3, [pc, #264]	; (80055a0 <xTaskResumeAll+0x118>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d10a      	bne.n	80054b4 <xTaskResumeAll+0x2c>
	__asm volatile
 800549e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a2:	f383 8811 	msr	BASEPRI, r3
 80054a6:	f3bf 8f6f 	isb	sy
 80054aa:	f3bf 8f4f 	dsb	sy
 80054ae:	603b      	str	r3, [r7, #0]
}
 80054b0:	bf00      	nop
 80054b2:	e7fe      	b.n	80054b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80054b4:	f001 f91e 	bl	80066f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80054b8:	4b39      	ldr	r3, [pc, #228]	; (80055a0 <xTaskResumeAll+0x118>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	3b01      	subs	r3, #1
 80054be:	4a38      	ldr	r2, [pc, #224]	; (80055a0 <xTaskResumeAll+0x118>)
 80054c0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054c2:	4b37      	ldr	r3, [pc, #220]	; (80055a0 <xTaskResumeAll+0x118>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d162      	bne.n	8005590 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80054ca:	4b36      	ldr	r3, [pc, #216]	; (80055a4 <xTaskResumeAll+0x11c>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d05e      	beq.n	8005590 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80054d2:	e02f      	b.n	8005534 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054d4:	4b34      	ldr	r3, [pc, #208]	; (80055a8 <xTaskResumeAll+0x120>)
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	3318      	adds	r3, #24
 80054e0:	4618      	mov	r0, r3
 80054e2:	f7ff f851 	bl	8004588 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	3304      	adds	r3, #4
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff f84c 	bl	8004588 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054f4:	4b2d      	ldr	r3, [pc, #180]	; (80055ac <xTaskResumeAll+0x124>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d903      	bls.n	8005504 <xTaskResumeAll+0x7c>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005500:	4a2a      	ldr	r2, [pc, #168]	; (80055ac <xTaskResumeAll+0x124>)
 8005502:	6013      	str	r3, [r2, #0]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005508:	4613      	mov	r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	4413      	add	r3, r2
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4a27      	ldr	r2, [pc, #156]	; (80055b0 <xTaskResumeAll+0x128>)
 8005512:	441a      	add	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	3304      	adds	r3, #4
 8005518:	4619      	mov	r1, r3
 800551a:	4610      	mov	r0, r2
 800551c:	f7fe ffd7 	bl	80044ce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005524:	4b23      	ldr	r3, [pc, #140]	; (80055b4 <xTaskResumeAll+0x12c>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800552a:	429a      	cmp	r2, r3
 800552c:	d302      	bcc.n	8005534 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800552e:	4b22      	ldr	r3, [pc, #136]	; (80055b8 <xTaskResumeAll+0x130>)
 8005530:	2201      	movs	r2, #1
 8005532:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005534:	4b1c      	ldr	r3, [pc, #112]	; (80055a8 <xTaskResumeAll+0x120>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d1cb      	bne.n	80054d4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d001      	beq.n	8005546 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005542:	f000 fb5f 	bl	8005c04 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005546:	4b1d      	ldr	r3, [pc, #116]	; (80055bc <xTaskResumeAll+0x134>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d010      	beq.n	8005574 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005552:	f000 f847 	bl	80055e4 <xTaskIncrementTick>
 8005556:	4603      	mov	r3, r0
 8005558:	2b00      	cmp	r3, #0
 800555a:	d002      	beq.n	8005562 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800555c:	4b16      	ldr	r3, [pc, #88]	; (80055b8 <xTaskResumeAll+0x130>)
 800555e:	2201      	movs	r2, #1
 8005560:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	3b01      	subs	r3, #1
 8005566:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d1f1      	bne.n	8005552 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800556e:	4b13      	ldr	r3, [pc, #76]	; (80055bc <xTaskResumeAll+0x134>)
 8005570:	2200      	movs	r2, #0
 8005572:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005574:	4b10      	ldr	r3, [pc, #64]	; (80055b8 <xTaskResumeAll+0x130>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d009      	beq.n	8005590 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800557c:	2301      	movs	r3, #1
 800557e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005580:	4b0f      	ldr	r3, [pc, #60]	; (80055c0 <xTaskResumeAll+0x138>)
 8005582:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005586:	601a      	str	r2, [r3, #0]
 8005588:	f3bf 8f4f 	dsb	sy
 800558c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005590:	f001 f8e0 	bl	8006754 <vPortExitCritical>

	return xAlreadyYielded;
 8005594:	68bb      	ldr	r3, [r7, #8]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	20000ee0 	.word	0x20000ee0
 80055a4:	20000eb8 	.word	0x20000eb8
 80055a8:	20000e78 	.word	0x20000e78
 80055ac:	20000ec0 	.word	0x20000ec0
 80055b0:	200009e8 	.word	0x200009e8
 80055b4:	200009e4 	.word	0x200009e4
 80055b8:	20000ecc 	.word	0x20000ecc
 80055bc:	20000ec8 	.word	0x20000ec8
 80055c0:	e000ed04 	.word	0xe000ed04

080055c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80055c4:	b480      	push	{r7}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80055ca:	4b05      	ldr	r3, [pc, #20]	; (80055e0 <xTaskGetTickCount+0x1c>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80055d0:	687b      	ldr	r3, [r7, #4]
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	370c      	adds	r7, #12
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	20000ebc 	.word	0x20000ebc

080055e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b086      	sub	sp, #24
 80055e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80055ea:	2300      	movs	r3, #0
 80055ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055ee:	4b4f      	ldr	r3, [pc, #316]	; (800572c <xTaskIncrementTick+0x148>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f040 808f 	bne.w	8005716 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80055f8:	4b4d      	ldr	r3, [pc, #308]	; (8005730 <xTaskIncrementTick+0x14c>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	3301      	adds	r3, #1
 80055fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005600:	4a4b      	ldr	r2, [pc, #300]	; (8005730 <xTaskIncrementTick+0x14c>)
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d120      	bne.n	800564e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800560c:	4b49      	ldr	r3, [pc, #292]	; (8005734 <xTaskIncrementTick+0x150>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00a      	beq.n	800562c <xTaskIncrementTick+0x48>
	__asm volatile
 8005616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800561a:	f383 8811 	msr	BASEPRI, r3
 800561e:	f3bf 8f6f 	isb	sy
 8005622:	f3bf 8f4f 	dsb	sy
 8005626:	603b      	str	r3, [r7, #0]
}
 8005628:	bf00      	nop
 800562a:	e7fe      	b.n	800562a <xTaskIncrementTick+0x46>
 800562c:	4b41      	ldr	r3, [pc, #260]	; (8005734 <xTaskIncrementTick+0x150>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	60fb      	str	r3, [r7, #12]
 8005632:	4b41      	ldr	r3, [pc, #260]	; (8005738 <xTaskIncrementTick+0x154>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a3f      	ldr	r2, [pc, #252]	; (8005734 <xTaskIncrementTick+0x150>)
 8005638:	6013      	str	r3, [r2, #0]
 800563a:	4a3f      	ldr	r2, [pc, #252]	; (8005738 <xTaskIncrementTick+0x154>)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6013      	str	r3, [r2, #0]
 8005640:	4b3e      	ldr	r3, [pc, #248]	; (800573c <xTaskIncrementTick+0x158>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	3301      	adds	r3, #1
 8005646:	4a3d      	ldr	r2, [pc, #244]	; (800573c <xTaskIncrementTick+0x158>)
 8005648:	6013      	str	r3, [r2, #0]
 800564a:	f000 fadb 	bl	8005c04 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800564e:	4b3c      	ldr	r3, [pc, #240]	; (8005740 <xTaskIncrementTick+0x15c>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	429a      	cmp	r2, r3
 8005656:	d349      	bcc.n	80056ec <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005658:	4b36      	ldr	r3, [pc, #216]	; (8005734 <xTaskIncrementTick+0x150>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d104      	bne.n	800566c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005662:	4b37      	ldr	r3, [pc, #220]	; (8005740 <xTaskIncrementTick+0x15c>)
 8005664:	f04f 32ff 	mov.w	r2, #4294967295
 8005668:	601a      	str	r2, [r3, #0]
					break;
 800566a:	e03f      	b.n	80056ec <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800566c:	4b31      	ldr	r3, [pc, #196]	; (8005734 <xTaskIncrementTick+0x150>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800567c:	693a      	ldr	r2, [r7, #16]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	429a      	cmp	r2, r3
 8005682:	d203      	bcs.n	800568c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005684:	4a2e      	ldr	r2, [pc, #184]	; (8005740 <xTaskIncrementTick+0x15c>)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800568a:	e02f      	b.n	80056ec <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	3304      	adds	r3, #4
 8005690:	4618      	mov	r0, r3
 8005692:	f7fe ff79 	bl	8004588 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569a:	2b00      	cmp	r3, #0
 800569c:	d004      	beq.n	80056a8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	3318      	adds	r3, #24
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7fe ff70 	bl	8004588 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056ac:	4b25      	ldr	r3, [pc, #148]	; (8005744 <xTaskIncrementTick+0x160>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d903      	bls.n	80056bc <xTaskIncrementTick+0xd8>
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056b8:	4a22      	ldr	r2, [pc, #136]	; (8005744 <xTaskIncrementTick+0x160>)
 80056ba:	6013      	str	r3, [r2, #0]
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056c0:	4613      	mov	r3, r2
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	4413      	add	r3, r2
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	4a1f      	ldr	r2, [pc, #124]	; (8005748 <xTaskIncrementTick+0x164>)
 80056ca:	441a      	add	r2, r3
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	3304      	adds	r3, #4
 80056d0:	4619      	mov	r1, r3
 80056d2:	4610      	mov	r0, r2
 80056d4:	f7fe fefb 	bl	80044ce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056dc:	4b1b      	ldr	r3, [pc, #108]	; (800574c <xTaskIncrementTick+0x168>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d3b8      	bcc.n	8005658 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80056e6:	2301      	movs	r3, #1
 80056e8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056ea:	e7b5      	b.n	8005658 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80056ec:	4b17      	ldr	r3, [pc, #92]	; (800574c <xTaskIncrementTick+0x168>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056f2:	4915      	ldr	r1, [pc, #84]	; (8005748 <xTaskIncrementTick+0x164>)
 80056f4:	4613      	mov	r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	4413      	add	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	440b      	add	r3, r1
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2b01      	cmp	r3, #1
 8005702:	d901      	bls.n	8005708 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005704:	2301      	movs	r3, #1
 8005706:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005708:	4b11      	ldr	r3, [pc, #68]	; (8005750 <xTaskIncrementTick+0x16c>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d007      	beq.n	8005720 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005710:	2301      	movs	r3, #1
 8005712:	617b      	str	r3, [r7, #20]
 8005714:	e004      	b.n	8005720 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005716:	4b0f      	ldr	r3, [pc, #60]	; (8005754 <xTaskIncrementTick+0x170>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	3301      	adds	r3, #1
 800571c:	4a0d      	ldr	r2, [pc, #52]	; (8005754 <xTaskIncrementTick+0x170>)
 800571e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005720:	697b      	ldr	r3, [r7, #20]
}
 8005722:	4618      	mov	r0, r3
 8005724:	3718      	adds	r7, #24
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	20000ee0 	.word	0x20000ee0
 8005730:	20000ebc 	.word	0x20000ebc
 8005734:	20000e70 	.word	0x20000e70
 8005738:	20000e74 	.word	0x20000e74
 800573c:	20000ed0 	.word	0x20000ed0
 8005740:	20000ed8 	.word	0x20000ed8
 8005744:	20000ec0 	.word	0x20000ec0
 8005748:	200009e8 	.word	0x200009e8
 800574c:	200009e4 	.word	0x200009e4
 8005750:	20000ecc 	.word	0x20000ecc
 8005754:	20000ec8 	.word	0x20000ec8

08005758 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800575e:	4b2a      	ldr	r3, [pc, #168]	; (8005808 <vTaskSwitchContext+0xb0>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005766:	4b29      	ldr	r3, [pc, #164]	; (800580c <vTaskSwitchContext+0xb4>)
 8005768:	2201      	movs	r2, #1
 800576a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800576c:	e046      	b.n	80057fc <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800576e:	4b27      	ldr	r3, [pc, #156]	; (800580c <vTaskSwitchContext+0xb4>)
 8005770:	2200      	movs	r2, #0
 8005772:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005774:	4b26      	ldr	r3, [pc, #152]	; (8005810 <vTaskSwitchContext+0xb8>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	60fb      	str	r3, [r7, #12]
 800577a:	e010      	b.n	800579e <vTaskSwitchContext+0x46>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d10a      	bne.n	8005798 <vTaskSwitchContext+0x40>
	__asm volatile
 8005782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005786:	f383 8811 	msr	BASEPRI, r3
 800578a:	f3bf 8f6f 	isb	sy
 800578e:	f3bf 8f4f 	dsb	sy
 8005792:	607b      	str	r3, [r7, #4]
}
 8005794:	bf00      	nop
 8005796:	e7fe      	b.n	8005796 <vTaskSwitchContext+0x3e>
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	3b01      	subs	r3, #1
 800579c:	60fb      	str	r3, [r7, #12]
 800579e:	491d      	ldr	r1, [pc, #116]	; (8005814 <vTaskSwitchContext+0xbc>)
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	4613      	mov	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	440b      	add	r3, r1
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d0e4      	beq.n	800577c <vTaskSwitchContext+0x24>
 80057b2:	68fa      	ldr	r2, [r7, #12]
 80057b4:	4613      	mov	r3, r2
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	4413      	add	r3, r2
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	4a15      	ldr	r2, [pc, #84]	; (8005814 <vTaskSwitchContext+0xbc>)
 80057be:	4413      	add	r3, r2
 80057c0:	60bb      	str	r3, [r7, #8]
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	685a      	ldr	r2, [r3, #4]
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	605a      	str	r2, [r3, #4]
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	685a      	ldr	r2, [r3, #4]
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	3308      	adds	r3, #8
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d104      	bne.n	80057e2 <vTaskSwitchContext+0x8a>
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	685a      	ldr	r2, [r3, #4]
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	605a      	str	r2, [r3, #4]
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	4a0b      	ldr	r2, [pc, #44]	; (8005818 <vTaskSwitchContext+0xc0>)
 80057ea:	6013      	str	r3, [r2, #0]
 80057ec:	4a08      	ldr	r2, [pc, #32]	; (8005810 <vTaskSwitchContext+0xb8>)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80057f2:	4b09      	ldr	r3, [pc, #36]	; (8005818 <vTaskSwitchContext+0xc0>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	3354      	adds	r3, #84	; 0x54
 80057f8:	4a08      	ldr	r2, [pc, #32]	; (800581c <vTaskSwitchContext+0xc4>)
 80057fa:	6013      	str	r3, [r2, #0]
}
 80057fc:	bf00      	nop
 80057fe:	3714      	adds	r7, #20
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr
 8005808:	20000ee0 	.word	0x20000ee0
 800580c:	20000ecc 	.word	0x20000ecc
 8005810:	20000ec0 	.word	0x20000ec0
 8005814:	200009e8 	.word	0x200009e8
 8005818:	200009e4 	.word	0x200009e4
 800581c:	20000010 	.word	0x20000010

08005820 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10a      	bne.n	8005846 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005834:	f383 8811 	msr	BASEPRI, r3
 8005838:	f3bf 8f6f 	isb	sy
 800583c:	f3bf 8f4f 	dsb	sy
 8005840:	60fb      	str	r3, [r7, #12]
}
 8005842:	bf00      	nop
 8005844:	e7fe      	b.n	8005844 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005846:	4b07      	ldr	r3, [pc, #28]	; (8005864 <vTaskPlaceOnEventList+0x44>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	3318      	adds	r3, #24
 800584c:	4619      	mov	r1, r3
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f7fe fe61 	bl	8004516 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005854:	2101      	movs	r1, #1
 8005856:	6838      	ldr	r0, [r7, #0]
 8005858:	f000 fa80 	bl	8005d5c <prvAddCurrentTaskToDelayedList>
}
 800585c:	bf00      	nop
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}
 8005864:	200009e4 	.word	0x200009e4

08005868 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005868:	b580      	push	{r7, lr}
 800586a:	b086      	sub	sp, #24
 800586c:	af00      	add	r7, sp, #0
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d10a      	bne.n	8005890 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800587a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800587e:	f383 8811 	msr	BASEPRI, r3
 8005882:	f3bf 8f6f 	isb	sy
 8005886:	f3bf 8f4f 	dsb	sy
 800588a:	617b      	str	r3, [r7, #20]
}
 800588c:	bf00      	nop
 800588e:	e7fe      	b.n	800588e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005890:	4b0a      	ldr	r3, [pc, #40]	; (80058bc <vTaskPlaceOnEventListRestricted+0x54>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	3318      	adds	r3, #24
 8005896:	4619      	mov	r1, r3
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	f7fe fe18 	bl	80044ce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d002      	beq.n	80058aa <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80058a4:	f04f 33ff 	mov.w	r3, #4294967295
 80058a8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80058aa:	6879      	ldr	r1, [r7, #4]
 80058ac:	68b8      	ldr	r0, [r7, #8]
 80058ae:	f000 fa55 	bl	8005d5c <prvAddCurrentTaskToDelayedList>
	}
 80058b2:	bf00      	nop
 80058b4:	3718      	adds	r7, #24
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	200009e4 	.word	0x200009e4

080058c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b086      	sub	sp, #24
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d10a      	bne.n	80058ec <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80058d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058da:	f383 8811 	msr	BASEPRI, r3
 80058de:	f3bf 8f6f 	isb	sy
 80058e2:	f3bf 8f4f 	dsb	sy
 80058e6:	60fb      	str	r3, [r7, #12]
}
 80058e8:	bf00      	nop
 80058ea:	e7fe      	b.n	80058ea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	3318      	adds	r3, #24
 80058f0:	4618      	mov	r0, r3
 80058f2:	f7fe fe49 	bl	8004588 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058f6:	4b1e      	ldr	r3, [pc, #120]	; (8005970 <xTaskRemoveFromEventList+0xb0>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d11d      	bne.n	800593a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	3304      	adds	r3, #4
 8005902:	4618      	mov	r0, r3
 8005904:	f7fe fe40 	bl	8004588 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800590c:	4b19      	ldr	r3, [pc, #100]	; (8005974 <xTaskRemoveFromEventList+0xb4>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	429a      	cmp	r2, r3
 8005912:	d903      	bls.n	800591c <xTaskRemoveFromEventList+0x5c>
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005918:	4a16      	ldr	r2, [pc, #88]	; (8005974 <xTaskRemoveFromEventList+0xb4>)
 800591a:	6013      	str	r3, [r2, #0]
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005920:	4613      	mov	r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	4413      	add	r3, r2
 8005926:	009b      	lsls	r3, r3, #2
 8005928:	4a13      	ldr	r2, [pc, #76]	; (8005978 <xTaskRemoveFromEventList+0xb8>)
 800592a:	441a      	add	r2, r3
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	3304      	adds	r3, #4
 8005930:	4619      	mov	r1, r3
 8005932:	4610      	mov	r0, r2
 8005934:	f7fe fdcb 	bl	80044ce <vListInsertEnd>
 8005938:	e005      	b.n	8005946 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	3318      	adds	r3, #24
 800593e:	4619      	mov	r1, r3
 8005940:	480e      	ldr	r0, [pc, #56]	; (800597c <xTaskRemoveFromEventList+0xbc>)
 8005942:	f7fe fdc4 	bl	80044ce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800594a:	4b0d      	ldr	r3, [pc, #52]	; (8005980 <xTaskRemoveFromEventList+0xc0>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005950:	429a      	cmp	r2, r3
 8005952:	d905      	bls.n	8005960 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005954:	2301      	movs	r3, #1
 8005956:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005958:	4b0a      	ldr	r3, [pc, #40]	; (8005984 <xTaskRemoveFromEventList+0xc4>)
 800595a:	2201      	movs	r2, #1
 800595c:	601a      	str	r2, [r3, #0]
 800595e:	e001      	b.n	8005964 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005960:	2300      	movs	r3, #0
 8005962:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005964:	697b      	ldr	r3, [r7, #20]
}
 8005966:	4618      	mov	r0, r3
 8005968:	3718      	adds	r7, #24
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	20000ee0 	.word	0x20000ee0
 8005974:	20000ec0 	.word	0x20000ec0
 8005978:	200009e8 	.word	0x200009e8
 800597c:	20000e78 	.word	0x20000e78
 8005980:	200009e4 	.word	0x200009e4
 8005984:	20000ecc 	.word	0x20000ecc

08005988 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005990:	4b06      	ldr	r3, [pc, #24]	; (80059ac <vTaskInternalSetTimeOutState+0x24>)
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005998:	4b05      	ldr	r3, [pc, #20]	; (80059b0 <vTaskInternalSetTimeOutState+0x28>)
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	605a      	str	r2, [r3, #4]
}
 80059a0:	bf00      	nop
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr
 80059ac:	20000ed0 	.word	0x20000ed0
 80059b0:	20000ebc 	.word	0x20000ebc

080059b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b088      	sub	sp, #32
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d10a      	bne.n	80059da <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80059c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c8:	f383 8811 	msr	BASEPRI, r3
 80059cc:	f3bf 8f6f 	isb	sy
 80059d0:	f3bf 8f4f 	dsb	sy
 80059d4:	613b      	str	r3, [r7, #16]
}
 80059d6:	bf00      	nop
 80059d8:	e7fe      	b.n	80059d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d10a      	bne.n	80059f6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80059e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059e4:	f383 8811 	msr	BASEPRI, r3
 80059e8:	f3bf 8f6f 	isb	sy
 80059ec:	f3bf 8f4f 	dsb	sy
 80059f0:	60fb      	str	r3, [r7, #12]
}
 80059f2:	bf00      	nop
 80059f4:	e7fe      	b.n	80059f4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80059f6:	f000 fe7d 	bl	80066f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80059fa:	4b1d      	ldr	r3, [pc, #116]	; (8005a70 <xTaskCheckForTimeOut+0xbc>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	1ad3      	subs	r3, r2, r3
 8005a08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a12:	d102      	bne.n	8005a1a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005a14:	2300      	movs	r3, #0
 8005a16:	61fb      	str	r3, [r7, #28]
 8005a18:	e023      	b.n	8005a62 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	4b15      	ldr	r3, [pc, #84]	; (8005a74 <xTaskCheckForTimeOut+0xc0>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d007      	beq.n	8005a36 <xTaskCheckForTimeOut+0x82>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	69ba      	ldr	r2, [r7, #24]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d302      	bcc.n	8005a36 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005a30:	2301      	movs	r3, #1
 8005a32:	61fb      	str	r3, [r7, #28]
 8005a34:	e015      	b.n	8005a62 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d20b      	bcs.n	8005a58 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	1ad2      	subs	r2, r2, r3
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f7ff ff9b 	bl	8005988 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005a52:	2300      	movs	r3, #0
 8005a54:	61fb      	str	r3, [r7, #28]
 8005a56:	e004      	b.n	8005a62 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005a62:	f000 fe77 	bl	8006754 <vPortExitCritical>

	return xReturn;
 8005a66:	69fb      	ldr	r3, [r7, #28]
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3720      	adds	r7, #32
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	20000ebc 	.word	0x20000ebc
 8005a74:	20000ed0 	.word	0x20000ed0

08005a78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005a78:	b480      	push	{r7}
 8005a7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005a7c:	4b03      	ldr	r3, [pc, #12]	; (8005a8c <vTaskMissedYield+0x14>)
 8005a7e:	2201      	movs	r2, #1
 8005a80:	601a      	str	r2, [r3, #0]
}
 8005a82:	bf00      	nop
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr
 8005a8c:	20000ecc 	.word	0x20000ecc

08005a90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005a98:	f000 f852 	bl	8005b40 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005a9c:	4b06      	ldr	r3, [pc, #24]	; (8005ab8 <prvIdleTask+0x28>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d9f9      	bls.n	8005a98 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005aa4:	4b05      	ldr	r3, [pc, #20]	; (8005abc <prvIdleTask+0x2c>)
 8005aa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005aaa:	601a      	str	r2, [r3, #0]
 8005aac:	f3bf 8f4f 	dsb	sy
 8005ab0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005ab4:	e7f0      	b.n	8005a98 <prvIdleTask+0x8>
 8005ab6:	bf00      	nop
 8005ab8:	200009e8 	.word	0x200009e8
 8005abc:	e000ed04 	.word	0xe000ed04

08005ac0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b082      	sub	sp, #8
 8005ac4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	607b      	str	r3, [r7, #4]
 8005aca:	e00c      	b.n	8005ae6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	4613      	mov	r3, r2
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	4413      	add	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	4a12      	ldr	r2, [pc, #72]	; (8005b20 <prvInitialiseTaskLists+0x60>)
 8005ad8:	4413      	add	r3, r2
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7fe fcca 	bl	8004474 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	607b      	str	r3, [r7, #4]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2b37      	cmp	r3, #55	; 0x37
 8005aea:	d9ef      	bls.n	8005acc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005aec:	480d      	ldr	r0, [pc, #52]	; (8005b24 <prvInitialiseTaskLists+0x64>)
 8005aee:	f7fe fcc1 	bl	8004474 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005af2:	480d      	ldr	r0, [pc, #52]	; (8005b28 <prvInitialiseTaskLists+0x68>)
 8005af4:	f7fe fcbe 	bl	8004474 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005af8:	480c      	ldr	r0, [pc, #48]	; (8005b2c <prvInitialiseTaskLists+0x6c>)
 8005afa:	f7fe fcbb 	bl	8004474 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005afe:	480c      	ldr	r0, [pc, #48]	; (8005b30 <prvInitialiseTaskLists+0x70>)
 8005b00:	f7fe fcb8 	bl	8004474 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005b04:	480b      	ldr	r0, [pc, #44]	; (8005b34 <prvInitialiseTaskLists+0x74>)
 8005b06:	f7fe fcb5 	bl	8004474 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b0a:	4b0b      	ldr	r3, [pc, #44]	; (8005b38 <prvInitialiseTaskLists+0x78>)
 8005b0c:	4a05      	ldr	r2, [pc, #20]	; (8005b24 <prvInitialiseTaskLists+0x64>)
 8005b0e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b10:	4b0a      	ldr	r3, [pc, #40]	; (8005b3c <prvInitialiseTaskLists+0x7c>)
 8005b12:	4a05      	ldr	r2, [pc, #20]	; (8005b28 <prvInitialiseTaskLists+0x68>)
 8005b14:	601a      	str	r2, [r3, #0]
}
 8005b16:	bf00      	nop
 8005b18:	3708      	adds	r7, #8
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	200009e8 	.word	0x200009e8
 8005b24:	20000e48 	.word	0x20000e48
 8005b28:	20000e5c 	.word	0x20000e5c
 8005b2c:	20000e78 	.word	0x20000e78
 8005b30:	20000e8c 	.word	0x20000e8c
 8005b34:	20000ea4 	.word	0x20000ea4
 8005b38:	20000e70 	.word	0x20000e70
 8005b3c:	20000e74 	.word	0x20000e74

08005b40 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b46:	e019      	b.n	8005b7c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005b48:	f000 fdd4 	bl	80066f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b4c:	4b10      	ldr	r3, [pc, #64]	; (8005b90 <prvCheckTasksWaitingTermination+0x50>)
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	3304      	adds	r3, #4
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f7fe fd15 	bl	8004588 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005b5e:	4b0d      	ldr	r3, [pc, #52]	; (8005b94 <prvCheckTasksWaitingTermination+0x54>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	3b01      	subs	r3, #1
 8005b64:	4a0b      	ldr	r2, [pc, #44]	; (8005b94 <prvCheckTasksWaitingTermination+0x54>)
 8005b66:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005b68:	4b0b      	ldr	r3, [pc, #44]	; (8005b98 <prvCheckTasksWaitingTermination+0x58>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	3b01      	subs	r3, #1
 8005b6e:	4a0a      	ldr	r2, [pc, #40]	; (8005b98 <prvCheckTasksWaitingTermination+0x58>)
 8005b70:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005b72:	f000 fdef 	bl	8006754 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 f810 	bl	8005b9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005b7c:	4b06      	ldr	r3, [pc, #24]	; (8005b98 <prvCheckTasksWaitingTermination+0x58>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d1e1      	bne.n	8005b48 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005b84:	bf00      	nop
 8005b86:	bf00      	nop
 8005b88:	3708      	adds	r7, #8
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	bf00      	nop
 8005b90:	20000e8c 	.word	0x20000e8c
 8005b94:	20000eb8 	.word	0x20000eb8
 8005b98:	20000ea0 	.word	0x20000ea0

08005b9c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3354      	adds	r3, #84	; 0x54
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f001 f993 	bl	8006ed4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d108      	bne.n	8005bca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f000 ff87 	bl	8006ad0 <vPortFree>
				vPortFree( pxTCB );
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 ff84 	bl	8006ad0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005bc8:	e018      	b.n	8005bfc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	d103      	bne.n	8005bdc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f000 ff7b 	bl	8006ad0 <vPortFree>
	}
 8005bda:	e00f      	b.n	8005bfc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005be2:	2b02      	cmp	r3, #2
 8005be4:	d00a      	beq.n	8005bfc <prvDeleteTCB+0x60>
	__asm volatile
 8005be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bea:	f383 8811 	msr	BASEPRI, r3
 8005bee:	f3bf 8f6f 	isb	sy
 8005bf2:	f3bf 8f4f 	dsb	sy
 8005bf6:	60fb      	str	r3, [r7, #12]
}
 8005bf8:	bf00      	nop
 8005bfa:	e7fe      	b.n	8005bfa <prvDeleteTCB+0x5e>
	}
 8005bfc:	bf00      	nop
 8005bfe:	3710      	adds	r7, #16
 8005c00:	46bd      	mov	sp, r7
 8005c02:	bd80      	pop	{r7, pc}

08005c04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c04:	b480      	push	{r7}
 8005c06:	b083      	sub	sp, #12
 8005c08:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c0a:	4b0c      	ldr	r3, [pc, #48]	; (8005c3c <prvResetNextTaskUnblockTime+0x38>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d104      	bne.n	8005c1e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c14:	4b0a      	ldr	r3, [pc, #40]	; (8005c40 <prvResetNextTaskUnblockTime+0x3c>)
 8005c16:	f04f 32ff 	mov.w	r2, #4294967295
 8005c1a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005c1c:	e008      	b.n	8005c30 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c1e:	4b07      	ldr	r3, [pc, #28]	; (8005c3c <prvResetNextTaskUnblockTime+0x38>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	4a04      	ldr	r2, [pc, #16]	; (8005c40 <prvResetNextTaskUnblockTime+0x3c>)
 8005c2e:	6013      	str	r3, [r2, #0]
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr
 8005c3c:	20000e70 	.word	0x20000e70
 8005c40:	20000ed8 	.word	0x20000ed8

08005c44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005c4a:	4b0b      	ldr	r3, [pc, #44]	; (8005c78 <xTaskGetSchedulerState+0x34>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d102      	bne.n	8005c58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005c52:	2301      	movs	r3, #1
 8005c54:	607b      	str	r3, [r7, #4]
 8005c56:	e008      	b.n	8005c6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c58:	4b08      	ldr	r3, [pc, #32]	; (8005c7c <xTaskGetSchedulerState+0x38>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d102      	bne.n	8005c66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005c60:	2302      	movs	r3, #2
 8005c62:	607b      	str	r3, [r7, #4]
 8005c64:	e001      	b.n	8005c6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005c66:	2300      	movs	r3, #0
 8005c68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005c6a:	687b      	ldr	r3, [r7, #4]
	}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr
 8005c78:	20000ec4 	.word	0x20000ec4
 8005c7c:	20000ee0 	.word	0x20000ee0

08005c80 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b086      	sub	sp, #24
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d056      	beq.n	8005d44 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005c96:	4b2e      	ldr	r3, [pc, #184]	; (8005d50 <xTaskPriorityDisinherit+0xd0>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	693a      	ldr	r2, [r7, #16]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d00a      	beq.n	8005cb6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca4:	f383 8811 	msr	BASEPRI, r3
 8005ca8:	f3bf 8f6f 	isb	sy
 8005cac:	f3bf 8f4f 	dsb	sy
 8005cb0:	60fb      	str	r3, [r7, #12]
}
 8005cb2:	bf00      	nop
 8005cb4:	e7fe      	b.n	8005cb4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10a      	bne.n	8005cd4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cc2:	f383 8811 	msr	BASEPRI, r3
 8005cc6:	f3bf 8f6f 	isb	sy
 8005cca:	f3bf 8f4f 	dsb	sy
 8005cce:	60bb      	str	r3, [r7, #8]
}
 8005cd0:	bf00      	nop
 8005cd2:	e7fe      	b.n	8005cd2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cd8:	1e5a      	subs	r2, r3, #1
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d02c      	beq.n	8005d44 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d128      	bne.n	8005d44 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	3304      	adds	r3, #4
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f7fe fc46 	bl	8004588 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d08:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d14:	4b0f      	ldr	r3, [pc, #60]	; (8005d54 <xTaskPriorityDisinherit+0xd4>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d903      	bls.n	8005d24 <xTaskPriorityDisinherit+0xa4>
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d20:	4a0c      	ldr	r2, [pc, #48]	; (8005d54 <xTaskPriorityDisinherit+0xd4>)
 8005d22:	6013      	str	r3, [r2, #0]
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d28:	4613      	mov	r3, r2
 8005d2a:	009b      	lsls	r3, r3, #2
 8005d2c:	4413      	add	r3, r2
 8005d2e:	009b      	lsls	r3, r3, #2
 8005d30:	4a09      	ldr	r2, [pc, #36]	; (8005d58 <xTaskPriorityDisinherit+0xd8>)
 8005d32:	441a      	add	r2, r3
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	3304      	adds	r3, #4
 8005d38:	4619      	mov	r1, r3
 8005d3a:	4610      	mov	r0, r2
 8005d3c:	f7fe fbc7 	bl	80044ce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005d40:	2301      	movs	r3, #1
 8005d42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005d44:	697b      	ldr	r3, [r7, #20]
	}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3718      	adds	r7, #24
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
 8005d4e:	bf00      	nop
 8005d50:	200009e4 	.word	0x200009e4
 8005d54:	20000ec0 	.word	0x20000ec0
 8005d58:	200009e8 	.word	0x200009e8

08005d5c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005d66:	4b21      	ldr	r3, [pc, #132]	; (8005dec <prvAddCurrentTaskToDelayedList+0x90>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d6c:	4b20      	ldr	r3, [pc, #128]	; (8005df0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	3304      	adds	r3, #4
 8005d72:	4618      	mov	r0, r3
 8005d74:	f7fe fc08 	bl	8004588 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d7e:	d10a      	bne.n	8005d96 <prvAddCurrentTaskToDelayedList+0x3a>
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d007      	beq.n	8005d96 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005d86:	4b1a      	ldr	r3, [pc, #104]	; (8005df0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	3304      	adds	r3, #4
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	4819      	ldr	r0, [pc, #100]	; (8005df4 <prvAddCurrentTaskToDelayedList+0x98>)
 8005d90:	f7fe fb9d 	bl	80044ce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005d94:	e026      	b.n	8005de4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4413      	add	r3, r2
 8005d9c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005d9e:	4b14      	ldr	r3, [pc, #80]	; (8005df0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68ba      	ldr	r2, [r7, #8]
 8005da4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005da6:	68ba      	ldr	r2, [r7, #8]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d209      	bcs.n	8005dc2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dae:	4b12      	ldr	r3, [pc, #72]	; (8005df8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	4b0f      	ldr	r3, [pc, #60]	; (8005df0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	3304      	adds	r3, #4
 8005db8:	4619      	mov	r1, r3
 8005dba:	4610      	mov	r0, r2
 8005dbc:	f7fe fbab 	bl	8004516 <vListInsert>
}
 8005dc0:	e010      	b.n	8005de4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dc2:	4b0e      	ldr	r3, [pc, #56]	; (8005dfc <prvAddCurrentTaskToDelayedList+0xa0>)
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	4b0a      	ldr	r3, [pc, #40]	; (8005df0 <prvAddCurrentTaskToDelayedList+0x94>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	3304      	adds	r3, #4
 8005dcc:	4619      	mov	r1, r3
 8005dce:	4610      	mov	r0, r2
 8005dd0:	f7fe fba1 	bl	8004516 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005dd4:	4b0a      	ldr	r3, [pc, #40]	; (8005e00 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68ba      	ldr	r2, [r7, #8]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d202      	bcs.n	8005de4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005dde:	4a08      	ldr	r2, [pc, #32]	; (8005e00 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	6013      	str	r3, [r2, #0]
}
 8005de4:	bf00      	nop
 8005de6:	3710      	adds	r7, #16
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	20000ebc 	.word	0x20000ebc
 8005df0:	200009e4 	.word	0x200009e4
 8005df4:	20000ea4 	.word	0x20000ea4
 8005df8:	20000e74 	.word	0x20000e74
 8005dfc:	20000e70 	.word	0x20000e70
 8005e00:	20000ed8 	.word	0x20000ed8

08005e04 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b08a      	sub	sp, #40	; 0x28
 8005e08:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005e0e:	f000 fb07 	bl	8006420 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005e12:	4b1c      	ldr	r3, [pc, #112]	; (8005e84 <xTimerCreateTimerTask+0x80>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d021      	beq.n	8005e5e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005e22:	1d3a      	adds	r2, r7, #4
 8005e24:	f107 0108 	add.w	r1, r7, #8
 8005e28:	f107 030c 	add.w	r3, r7, #12
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	f7fe fb07 	bl	8004440 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005e32:	6879      	ldr	r1, [r7, #4]
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	9202      	str	r2, [sp, #8]
 8005e3a:	9301      	str	r3, [sp, #4]
 8005e3c:	2302      	movs	r3, #2
 8005e3e:	9300      	str	r3, [sp, #0]
 8005e40:	2300      	movs	r3, #0
 8005e42:	460a      	mov	r2, r1
 8005e44:	4910      	ldr	r1, [pc, #64]	; (8005e88 <xTimerCreateTimerTask+0x84>)
 8005e46:	4811      	ldr	r0, [pc, #68]	; (8005e8c <xTimerCreateTimerTask+0x88>)
 8005e48:	f7ff f8b4 	bl	8004fb4 <xTaskCreateStatic>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	4a10      	ldr	r2, [pc, #64]	; (8005e90 <xTimerCreateTimerTask+0x8c>)
 8005e50:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005e52:	4b0f      	ldr	r3, [pc, #60]	; (8005e90 <xTimerCreateTimerTask+0x8c>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d10a      	bne.n	8005e7a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e68:	f383 8811 	msr	BASEPRI, r3
 8005e6c:	f3bf 8f6f 	isb	sy
 8005e70:	f3bf 8f4f 	dsb	sy
 8005e74:	613b      	str	r3, [r7, #16]
}
 8005e76:	bf00      	nop
 8005e78:	e7fe      	b.n	8005e78 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005e7a:	697b      	ldr	r3, [r7, #20]
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3718      	adds	r7, #24
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	20000f14 	.word	0x20000f14
 8005e88:	080077b0 	.word	0x080077b0
 8005e8c:	08005fc9 	.word	0x08005fc9
 8005e90:	20000f18 	.word	0x20000f18

08005e94 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b08a      	sub	sp, #40	; 0x28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	60b9      	str	r1, [r7, #8]
 8005e9e:	607a      	str	r2, [r7, #4]
 8005ea0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d10a      	bne.n	8005ec2 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb0:	f383 8811 	msr	BASEPRI, r3
 8005eb4:	f3bf 8f6f 	isb	sy
 8005eb8:	f3bf 8f4f 	dsb	sy
 8005ebc:	623b      	str	r3, [r7, #32]
}
 8005ebe:	bf00      	nop
 8005ec0:	e7fe      	b.n	8005ec0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005ec2:	4b1a      	ldr	r3, [pc, #104]	; (8005f2c <xTimerGenericCommand+0x98>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d02a      	beq.n	8005f20 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	2b05      	cmp	r3, #5
 8005eda:	dc18      	bgt.n	8005f0e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005edc:	f7ff feb2 	bl	8005c44 <xTaskGetSchedulerState>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d109      	bne.n	8005efa <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005ee6:	4b11      	ldr	r3, [pc, #68]	; (8005f2c <xTimerGenericCommand+0x98>)
 8005ee8:	6818      	ldr	r0, [r3, #0]
 8005eea:	f107 0110 	add.w	r1, r7, #16
 8005eee:	2300      	movs	r3, #0
 8005ef0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ef2:	f7fe fc77 	bl	80047e4 <xQueueGenericSend>
 8005ef6:	6278      	str	r0, [r7, #36]	; 0x24
 8005ef8:	e012      	b.n	8005f20 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005efa:	4b0c      	ldr	r3, [pc, #48]	; (8005f2c <xTimerGenericCommand+0x98>)
 8005efc:	6818      	ldr	r0, [r3, #0]
 8005efe:	f107 0110 	add.w	r1, r7, #16
 8005f02:	2300      	movs	r3, #0
 8005f04:	2200      	movs	r2, #0
 8005f06:	f7fe fc6d 	bl	80047e4 <xQueueGenericSend>
 8005f0a:	6278      	str	r0, [r7, #36]	; 0x24
 8005f0c:	e008      	b.n	8005f20 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005f0e:	4b07      	ldr	r3, [pc, #28]	; (8005f2c <xTimerGenericCommand+0x98>)
 8005f10:	6818      	ldr	r0, [r3, #0]
 8005f12:	f107 0110 	add.w	r1, r7, #16
 8005f16:	2300      	movs	r3, #0
 8005f18:	683a      	ldr	r2, [r7, #0]
 8005f1a:	f7fe fd61 	bl	80049e0 <xQueueGenericSendFromISR>
 8005f1e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3728      	adds	r7, #40	; 0x28
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	20000f14 	.word	0x20000f14

08005f30 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b088      	sub	sp, #32
 8005f34:	af02      	add	r7, sp, #8
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f3a:	4b22      	ldr	r3, [pc, #136]	; (8005fc4 <prvProcessExpiredTimer+0x94>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	3304      	adds	r3, #4
 8005f48:	4618      	mov	r0, r3
 8005f4a:	f7fe fb1d 	bl	8004588 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f54:	f003 0304 	and.w	r3, r3, #4
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d022      	beq.n	8005fa2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	699a      	ldr	r2, [r3, #24]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	18d1      	adds	r1, r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	683a      	ldr	r2, [r7, #0]
 8005f68:	6978      	ldr	r0, [r7, #20]
 8005f6a:	f000 f8d1 	bl	8006110 <prvInsertTimerInActiveList>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d01f      	beq.n	8005fb4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005f74:	2300      	movs	r3, #0
 8005f76:	9300      	str	r3, [sp, #0]
 8005f78:	2300      	movs	r3, #0
 8005f7a:	687a      	ldr	r2, [r7, #4]
 8005f7c:	2100      	movs	r1, #0
 8005f7e:	6978      	ldr	r0, [r7, #20]
 8005f80:	f7ff ff88 	bl	8005e94 <xTimerGenericCommand>
 8005f84:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d113      	bne.n	8005fb4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f90:	f383 8811 	msr	BASEPRI, r3
 8005f94:	f3bf 8f6f 	isb	sy
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	60fb      	str	r3, [r7, #12]
}
 8005f9e:	bf00      	nop
 8005fa0:	e7fe      	b.n	8005fa0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fa8:	f023 0301 	bic.w	r3, r3, #1
 8005fac:	b2da      	uxtb	r2, r3
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	6a1b      	ldr	r3, [r3, #32]
 8005fb8:	6978      	ldr	r0, [r7, #20]
 8005fba:	4798      	blx	r3
}
 8005fbc:	bf00      	nop
 8005fbe:	3718      	adds	r7, #24
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	20000f0c 	.word	0x20000f0c

08005fc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005fd0:	f107 0308 	add.w	r3, r7, #8
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f000 f857 	bl	8006088 <prvGetNextExpireTime>
 8005fda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	4619      	mov	r1, r3
 8005fe0:	68f8      	ldr	r0, [r7, #12]
 8005fe2:	f000 f803 	bl	8005fec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005fe6:	f000 f8d5 	bl	8006194 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005fea:	e7f1      	b.n	8005fd0 <prvTimerTask+0x8>

08005fec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005ff6:	f7ff fa39 	bl	800546c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005ffa:	f107 0308 	add.w	r3, r7, #8
 8005ffe:	4618      	mov	r0, r3
 8006000:	f000 f866 	bl	80060d0 <prvSampleTimeNow>
 8006004:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d130      	bne.n	800606e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d10a      	bne.n	8006028 <prvProcessTimerOrBlockTask+0x3c>
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	429a      	cmp	r2, r3
 8006018:	d806      	bhi.n	8006028 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800601a:	f7ff fa35 	bl	8005488 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800601e:	68f9      	ldr	r1, [r7, #12]
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f7ff ff85 	bl	8005f30 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006026:	e024      	b.n	8006072 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d008      	beq.n	8006040 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800602e:	4b13      	ldr	r3, [pc, #76]	; (800607c <prvProcessTimerOrBlockTask+0x90>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d101      	bne.n	800603c <prvProcessTimerOrBlockTask+0x50>
 8006038:	2301      	movs	r3, #1
 800603a:	e000      	b.n	800603e <prvProcessTimerOrBlockTask+0x52>
 800603c:	2300      	movs	r3, #0
 800603e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006040:	4b0f      	ldr	r3, [pc, #60]	; (8006080 <prvProcessTimerOrBlockTask+0x94>)
 8006042:	6818      	ldr	r0, [r3, #0]
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	683a      	ldr	r2, [r7, #0]
 800604c:	4619      	mov	r1, r3
 800604e:	f7fe ff7d 	bl	8004f4c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006052:	f7ff fa19 	bl	8005488 <xTaskResumeAll>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d10a      	bne.n	8006072 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800605c:	4b09      	ldr	r3, [pc, #36]	; (8006084 <prvProcessTimerOrBlockTask+0x98>)
 800605e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006062:	601a      	str	r2, [r3, #0]
 8006064:	f3bf 8f4f 	dsb	sy
 8006068:	f3bf 8f6f 	isb	sy
}
 800606c:	e001      	b.n	8006072 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800606e:	f7ff fa0b 	bl	8005488 <xTaskResumeAll>
}
 8006072:	bf00      	nop
 8006074:	3710      	adds	r7, #16
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	20000f10 	.word	0x20000f10
 8006080:	20000f14 	.word	0x20000f14
 8006084:	e000ed04 	.word	0xe000ed04

08006088 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006088:	b480      	push	{r7}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006090:	4b0e      	ldr	r3, [pc, #56]	; (80060cc <prvGetNextExpireTime+0x44>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d101      	bne.n	800609e <prvGetNextExpireTime+0x16>
 800609a:	2201      	movs	r2, #1
 800609c:	e000      	b.n	80060a0 <prvGetNextExpireTime+0x18>
 800609e:	2200      	movs	r2, #0
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d105      	bne.n	80060b8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060ac:	4b07      	ldr	r3, [pc, #28]	; (80060cc <prvGetNextExpireTime+0x44>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	60fb      	str	r3, [r7, #12]
 80060b6:	e001      	b.n	80060bc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80060b8:	2300      	movs	r3, #0
 80060ba:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80060bc:	68fb      	ldr	r3, [r7, #12]
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3714      	adds	r7, #20
 80060c2:	46bd      	mov	sp, r7
 80060c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c8:	4770      	bx	lr
 80060ca:	bf00      	nop
 80060cc:	20000f0c 	.word	0x20000f0c

080060d0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b084      	sub	sp, #16
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80060d8:	f7ff fa74 	bl	80055c4 <xTaskGetTickCount>
 80060dc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80060de:	4b0b      	ldr	r3, [pc, #44]	; (800610c <prvSampleTimeNow+0x3c>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d205      	bcs.n	80060f4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80060e8:	f000 f936 	bl	8006358 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2201      	movs	r2, #1
 80060f0:	601a      	str	r2, [r3, #0]
 80060f2:	e002      	b.n	80060fa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80060fa:	4a04      	ldr	r2, [pc, #16]	; (800610c <prvSampleTimeNow+0x3c>)
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006100:	68fb      	ldr	r3, [r7, #12]
}
 8006102:	4618      	mov	r0, r3
 8006104:	3710      	adds	r7, #16
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
 800610a:	bf00      	nop
 800610c:	20000f1c 	.word	0x20000f1c

08006110 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b086      	sub	sp, #24
 8006114:	af00      	add	r7, sp, #0
 8006116:	60f8      	str	r0, [r7, #12]
 8006118:	60b9      	str	r1, [r7, #8]
 800611a:	607a      	str	r2, [r7, #4]
 800611c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800611e:	2300      	movs	r3, #0
 8006120:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	68ba      	ldr	r2, [r7, #8]
 8006126:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800612e:	68ba      	ldr	r2, [r7, #8]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	429a      	cmp	r2, r3
 8006134:	d812      	bhi.n	800615c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	1ad2      	subs	r2, r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	699b      	ldr	r3, [r3, #24]
 8006140:	429a      	cmp	r2, r3
 8006142:	d302      	bcc.n	800614a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006144:	2301      	movs	r3, #1
 8006146:	617b      	str	r3, [r7, #20]
 8006148:	e01b      	b.n	8006182 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800614a:	4b10      	ldr	r3, [pc, #64]	; (800618c <prvInsertTimerInActiveList+0x7c>)
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	3304      	adds	r3, #4
 8006152:	4619      	mov	r1, r3
 8006154:	4610      	mov	r0, r2
 8006156:	f7fe f9de 	bl	8004516 <vListInsert>
 800615a:	e012      	b.n	8006182 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800615c:	687a      	ldr	r2, [r7, #4]
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	429a      	cmp	r2, r3
 8006162:	d206      	bcs.n	8006172 <prvInsertTimerInActiveList+0x62>
 8006164:	68ba      	ldr	r2, [r7, #8]
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	429a      	cmp	r2, r3
 800616a:	d302      	bcc.n	8006172 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800616c:	2301      	movs	r3, #1
 800616e:	617b      	str	r3, [r7, #20]
 8006170:	e007      	b.n	8006182 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006172:	4b07      	ldr	r3, [pc, #28]	; (8006190 <prvInsertTimerInActiveList+0x80>)
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	3304      	adds	r3, #4
 800617a:	4619      	mov	r1, r3
 800617c:	4610      	mov	r0, r2
 800617e:	f7fe f9ca 	bl	8004516 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006182:	697b      	ldr	r3, [r7, #20]
}
 8006184:	4618      	mov	r0, r3
 8006186:	3718      	adds	r7, #24
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}
 800618c:	20000f10 	.word	0x20000f10
 8006190:	20000f0c 	.word	0x20000f0c

08006194 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b08e      	sub	sp, #56	; 0x38
 8006198:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800619a:	e0ca      	b.n	8006332 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	da18      	bge.n	80061d4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80061a2:	1d3b      	adds	r3, r7, #4
 80061a4:	3304      	adds	r3, #4
 80061a6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80061a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d10a      	bne.n	80061c4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80061ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061b2:	f383 8811 	msr	BASEPRI, r3
 80061b6:	f3bf 8f6f 	isb	sy
 80061ba:	f3bf 8f4f 	dsb	sy
 80061be:	61fb      	str	r3, [r7, #28]
}
 80061c0:	bf00      	nop
 80061c2:	e7fe      	b.n	80061c2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80061c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80061ca:	6850      	ldr	r0, [r2, #4]
 80061cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80061ce:	6892      	ldr	r2, [r2, #8]
 80061d0:	4611      	mov	r1, r2
 80061d2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f2c0 80aa 	blt.w	8006330 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80061e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d004      	beq.n	80061f2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80061e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ea:	3304      	adds	r3, #4
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7fe f9cb 	bl	8004588 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80061f2:	463b      	mov	r3, r7
 80061f4:	4618      	mov	r0, r3
 80061f6:	f7ff ff6b 	bl	80060d0 <prvSampleTimeNow>
 80061fa:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2b09      	cmp	r3, #9
 8006200:	f200 8097 	bhi.w	8006332 <prvProcessReceivedCommands+0x19e>
 8006204:	a201      	add	r2, pc, #4	; (adr r2, 800620c <prvProcessReceivedCommands+0x78>)
 8006206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620a:	bf00      	nop
 800620c:	08006235 	.word	0x08006235
 8006210:	08006235 	.word	0x08006235
 8006214:	08006235 	.word	0x08006235
 8006218:	080062a9 	.word	0x080062a9
 800621c:	080062bd 	.word	0x080062bd
 8006220:	08006307 	.word	0x08006307
 8006224:	08006235 	.word	0x08006235
 8006228:	08006235 	.word	0x08006235
 800622c:	080062a9 	.word	0x080062a9
 8006230:	080062bd 	.word	0x080062bd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006236:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800623a:	f043 0301 	orr.w	r3, r3, #1
 800623e:	b2da      	uxtb	r2, r3
 8006240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006242:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006246:	68ba      	ldr	r2, [r7, #8]
 8006248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800624a:	699b      	ldr	r3, [r3, #24]
 800624c:	18d1      	adds	r1, r2, r3
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006252:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006254:	f7ff ff5c 	bl	8006110 <prvInsertTimerInActiveList>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d069      	beq.n	8006332 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800625e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006260:	6a1b      	ldr	r3, [r3, #32]
 8006262:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006264:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006268:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800626c:	f003 0304 	and.w	r3, r3, #4
 8006270:	2b00      	cmp	r3, #0
 8006272:	d05e      	beq.n	8006332 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006278:	699b      	ldr	r3, [r3, #24]
 800627a:	441a      	add	r2, r3
 800627c:	2300      	movs	r3, #0
 800627e:	9300      	str	r3, [sp, #0]
 8006280:	2300      	movs	r3, #0
 8006282:	2100      	movs	r1, #0
 8006284:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006286:	f7ff fe05 	bl	8005e94 <xTimerGenericCommand>
 800628a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800628c:	6a3b      	ldr	r3, [r7, #32]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d14f      	bne.n	8006332 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8006292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006296:	f383 8811 	msr	BASEPRI, r3
 800629a:	f3bf 8f6f 	isb	sy
 800629e:	f3bf 8f4f 	dsb	sy
 80062a2:	61bb      	str	r3, [r7, #24]
}
 80062a4:	bf00      	nop
 80062a6:	e7fe      	b.n	80062a6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80062a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062ae:	f023 0301 	bic.w	r3, r3, #1
 80062b2:	b2da      	uxtb	r2, r3
 80062b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80062ba:	e03a      	b.n	8006332 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80062bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062c2:	f043 0301 	orr.w	r3, r3, #1
 80062c6:	b2da      	uxtb	r2, r3
 80062c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80062ce:	68ba      	ldr	r2, [r7, #8]
 80062d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80062d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d6:	699b      	ldr	r3, [r3, #24]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d10a      	bne.n	80062f2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80062dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062e0:	f383 8811 	msr	BASEPRI, r3
 80062e4:	f3bf 8f6f 	isb	sy
 80062e8:	f3bf 8f4f 	dsb	sy
 80062ec:	617b      	str	r3, [r7, #20]
}
 80062ee:	bf00      	nop
 80062f0:	e7fe      	b.n	80062f0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80062f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f4:	699a      	ldr	r2, [r3, #24]
 80062f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f8:	18d1      	adds	r1, r2, r3
 80062fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006300:	f7ff ff06 	bl	8006110 <prvInsertTimerInActiveList>
					break;
 8006304:	e015      	b.n	8006332 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006308:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800630c:	f003 0302 	and.w	r3, r3, #2
 8006310:	2b00      	cmp	r3, #0
 8006312:	d103      	bne.n	800631c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006314:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006316:	f000 fbdb 	bl	8006ad0 <vPortFree>
 800631a:	e00a      	b.n	8006332 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800631c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800631e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006322:	f023 0301 	bic.w	r3, r3, #1
 8006326:	b2da      	uxtb	r2, r3
 8006328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800632a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800632e:	e000      	b.n	8006332 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006330:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006332:	4b08      	ldr	r3, [pc, #32]	; (8006354 <prvProcessReceivedCommands+0x1c0>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	1d39      	adds	r1, r7, #4
 8006338:	2200      	movs	r2, #0
 800633a:	4618      	mov	r0, r3
 800633c:	f7fe fbec 	bl	8004b18 <xQueueReceive>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	f47f af2a 	bne.w	800619c <prvProcessReceivedCommands+0x8>
	}
}
 8006348:	bf00      	nop
 800634a:	bf00      	nop
 800634c:	3730      	adds	r7, #48	; 0x30
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	20000f14 	.word	0x20000f14

08006358 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b088      	sub	sp, #32
 800635c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800635e:	e048      	b.n	80063f2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006360:	4b2d      	ldr	r3, [pc, #180]	; (8006418 <prvSwitchTimerLists+0xc0>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800636a:	4b2b      	ldr	r3, [pc, #172]	; (8006418 <prvSwitchTimerLists+0xc0>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	68db      	ldr	r3, [r3, #12]
 8006370:	68db      	ldr	r3, [r3, #12]
 8006372:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	3304      	adds	r3, #4
 8006378:	4618      	mov	r0, r3
 800637a:	f7fe f905 	bl	8004588 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	6a1b      	ldr	r3, [r3, #32]
 8006382:	68f8      	ldr	r0, [r7, #12]
 8006384:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800638c:	f003 0304 	and.w	r3, r3, #4
 8006390:	2b00      	cmp	r3, #0
 8006392:	d02e      	beq.n	80063f2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	693a      	ldr	r2, [r7, #16]
 800639a:	4413      	add	r3, r2
 800639c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800639e:	68ba      	ldr	r2, [r7, #8]
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d90e      	bls.n	80063c4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	68ba      	ldr	r2, [r7, #8]
 80063aa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80063b2:	4b19      	ldr	r3, [pc, #100]	; (8006418 <prvSwitchTimerLists+0xc0>)
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	3304      	adds	r3, #4
 80063ba:	4619      	mov	r1, r3
 80063bc:	4610      	mov	r0, r2
 80063be:	f7fe f8aa 	bl	8004516 <vListInsert>
 80063c2:	e016      	b.n	80063f2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80063c4:	2300      	movs	r3, #0
 80063c6:	9300      	str	r3, [sp, #0]
 80063c8:	2300      	movs	r3, #0
 80063ca:	693a      	ldr	r2, [r7, #16]
 80063cc:	2100      	movs	r1, #0
 80063ce:	68f8      	ldr	r0, [r7, #12]
 80063d0:	f7ff fd60 	bl	8005e94 <xTimerGenericCommand>
 80063d4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d10a      	bne.n	80063f2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80063dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063e0:	f383 8811 	msr	BASEPRI, r3
 80063e4:	f3bf 8f6f 	isb	sy
 80063e8:	f3bf 8f4f 	dsb	sy
 80063ec:	603b      	str	r3, [r7, #0]
}
 80063ee:	bf00      	nop
 80063f0:	e7fe      	b.n	80063f0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80063f2:	4b09      	ldr	r3, [pc, #36]	; (8006418 <prvSwitchTimerLists+0xc0>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1b1      	bne.n	8006360 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80063fc:	4b06      	ldr	r3, [pc, #24]	; (8006418 <prvSwitchTimerLists+0xc0>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006402:	4b06      	ldr	r3, [pc, #24]	; (800641c <prvSwitchTimerLists+0xc4>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a04      	ldr	r2, [pc, #16]	; (8006418 <prvSwitchTimerLists+0xc0>)
 8006408:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800640a:	4a04      	ldr	r2, [pc, #16]	; (800641c <prvSwitchTimerLists+0xc4>)
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	6013      	str	r3, [r2, #0]
}
 8006410:	bf00      	nop
 8006412:	3718      	adds	r7, #24
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	20000f0c 	.word	0x20000f0c
 800641c:	20000f10 	.word	0x20000f10

08006420 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b082      	sub	sp, #8
 8006424:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006426:	f000 f965 	bl	80066f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800642a:	4b15      	ldr	r3, [pc, #84]	; (8006480 <prvCheckForValidListAndQueue+0x60>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d120      	bne.n	8006474 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006432:	4814      	ldr	r0, [pc, #80]	; (8006484 <prvCheckForValidListAndQueue+0x64>)
 8006434:	f7fe f81e 	bl	8004474 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006438:	4813      	ldr	r0, [pc, #76]	; (8006488 <prvCheckForValidListAndQueue+0x68>)
 800643a:	f7fe f81b 	bl	8004474 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800643e:	4b13      	ldr	r3, [pc, #76]	; (800648c <prvCheckForValidListAndQueue+0x6c>)
 8006440:	4a10      	ldr	r2, [pc, #64]	; (8006484 <prvCheckForValidListAndQueue+0x64>)
 8006442:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006444:	4b12      	ldr	r3, [pc, #72]	; (8006490 <prvCheckForValidListAndQueue+0x70>)
 8006446:	4a10      	ldr	r2, [pc, #64]	; (8006488 <prvCheckForValidListAndQueue+0x68>)
 8006448:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800644a:	2300      	movs	r3, #0
 800644c:	9300      	str	r3, [sp, #0]
 800644e:	4b11      	ldr	r3, [pc, #68]	; (8006494 <prvCheckForValidListAndQueue+0x74>)
 8006450:	4a11      	ldr	r2, [pc, #68]	; (8006498 <prvCheckForValidListAndQueue+0x78>)
 8006452:	2110      	movs	r1, #16
 8006454:	200a      	movs	r0, #10
 8006456:	f7fe f929 	bl	80046ac <xQueueGenericCreateStatic>
 800645a:	4603      	mov	r3, r0
 800645c:	4a08      	ldr	r2, [pc, #32]	; (8006480 <prvCheckForValidListAndQueue+0x60>)
 800645e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006460:	4b07      	ldr	r3, [pc, #28]	; (8006480 <prvCheckForValidListAndQueue+0x60>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d005      	beq.n	8006474 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006468:	4b05      	ldr	r3, [pc, #20]	; (8006480 <prvCheckForValidListAndQueue+0x60>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	490b      	ldr	r1, [pc, #44]	; (800649c <prvCheckForValidListAndQueue+0x7c>)
 800646e:	4618      	mov	r0, r3
 8006470:	f7fe fd42 	bl	8004ef8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006474:	f000 f96e 	bl	8006754 <vPortExitCritical>
}
 8006478:	bf00      	nop
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	20000f14 	.word	0x20000f14
 8006484:	20000ee4 	.word	0x20000ee4
 8006488:	20000ef8 	.word	0x20000ef8
 800648c:	20000f0c 	.word	0x20000f0c
 8006490:	20000f10 	.word	0x20000f10
 8006494:	20000fc0 	.word	0x20000fc0
 8006498:	20000f20 	.word	0x20000f20
 800649c:	080077b8 	.word	0x080077b8

080064a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80064a0:	b480      	push	{r7}
 80064a2:	b085      	sub	sp, #20
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	3b04      	subs	r3, #4
 80064b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80064b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	3b04      	subs	r3, #4
 80064be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	f023 0201 	bic.w	r2, r3, #1
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	3b04      	subs	r3, #4
 80064ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80064d0:	4a0c      	ldr	r2, [pc, #48]	; (8006504 <pxPortInitialiseStack+0x64>)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	3b14      	subs	r3, #20
 80064da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80064dc:	687a      	ldr	r2, [r7, #4]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	3b04      	subs	r3, #4
 80064e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f06f 0202 	mvn.w	r2, #2
 80064ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	3b20      	subs	r3, #32
 80064f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80064f6:	68fb      	ldr	r3, [r7, #12]
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3714      	adds	r7, #20
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr
 8006504:	08006509 	.word	0x08006509

08006508 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006508:	b480      	push	{r7}
 800650a:	b085      	sub	sp, #20
 800650c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800650e:	2300      	movs	r3, #0
 8006510:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006512:	4b12      	ldr	r3, [pc, #72]	; (800655c <prvTaskExitError+0x54>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800651a:	d00a      	beq.n	8006532 <prvTaskExitError+0x2a>
	__asm volatile
 800651c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006520:	f383 8811 	msr	BASEPRI, r3
 8006524:	f3bf 8f6f 	isb	sy
 8006528:	f3bf 8f4f 	dsb	sy
 800652c:	60fb      	str	r3, [r7, #12]
}
 800652e:	bf00      	nop
 8006530:	e7fe      	b.n	8006530 <prvTaskExitError+0x28>
	__asm volatile
 8006532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006536:	f383 8811 	msr	BASEPRI, r3
 800653a:	f3bf 8f6f 	isb	sy
 800653e:	f3bf 8f4f 	dsb	sy
 8006542:	60bb      	str	r3, [r7, #8]
}
 8006544:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006546:	bf00      	nop
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d0fc      	beq.n	8006548 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800654e:	bf00      	nop
 8006550:	bf00      	nop
 8006552:	3714      	adds	r7, #20
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr
 800655c:	2000000c 	.word	0x2000000c

08006560 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006560:	4b07      	ldr	r3, [pc, #28]	; (8006580 <pxCurrentTCBConst2>)
 8006562:	6819      	ldr	r1, [r3, #0]
 8006564:	6808      	ldr	r0, [r1, #0]
 8006566:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800656a:	f380 8809 	msr	PSP, r0
 800656e:	f3bf 8f6f 	isb	sy
 8006572:	f04f 0000 	mov.w	r0, #0
 8006576:	f380 8811 	msr	BASEPRI, r0
 800657a:	4770      	bx	lr
 800657c:	f3af 8000 	nop.w

08006580 <pxCurrentTCBConst2>:
 8006580:	200009e4 	.word	0x200009e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006584:	bf00      	nop
 8006586:	bf00      	nop

08006588 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006588:	4808      	ldr	r0, [pc, #32]	; (80065ac <prvPortStartFirstTask+0x24>)
 800658a:	6800      	ldr	r0, [r0, #0]
 800658c:	6800      	ldr	r0, [r0, #0]
 800658e:	f380 8808 	msr	MSP, r0
 8006592:	f04f 0000 	mov.w	r0, #0
 8006596:	f380 8814 	msr	CONTROL, r0
 800659a:	b662      	cpsie	i
 800659c:	b661      	cpsie	f
 800659e:	f3bf 8f4f 	dsb	sy
 80065a2:	f3bf 8f6f 	isb	sy
 80065a6:	df00      	svc	0
 80065a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80065aa:	bf00      	nop
 80065ac:	e000ed08 	.word	0xe000ed08

080065b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b086      	sub	sp, #24
 80065b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80065b6:	4b46      	ldr	r3, [pc, #280]	; (80066d0 <xPortStartScheduler+0x120>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a46      	ldr	r2, [pc, #280]	; (80066d4 <xPortStartScheduler+0x124>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d10a      	bne.n	80065d6 <xPortStartScheduler+0x26>
	__asm volatile
 80065c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c4:	f383 8811 	msr	BASEPRI, r3
 80065c8:	f3bf 8f6f 	isb	sy
 80065cc:	f3bf 8f4f 	dsb	sy
 80065d0:	613b      	str	r3, [r7, #16]
}
 80065d2:	bf00      	nop
 80065d4:	e7fe      	b.n	80065d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80065d6:	4b3e      	ldr	r3, [pc, #248]	; (80066d0 <xPortStartScheduler+0x120>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a3f      	ldr	r2, [pc, #252]	; (80066d8 <xPortStartScheduler+0x128>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d10a      	bne.n	80065f6 <xPortStartScheduler+0x46>
	__asm volatile
 80065e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e4:	f383 8811 	msr	BASEPRI, r3
 80065e8:	f3bf 8f6f 	isb	sy
 80065ec:	f3bf 8f4f 	dsb	sy
 80065f0:	60fb      	str	r3, [r7, #12]
}
 80065f2:	bf00      	nop
 80065f4:	e7fe      	b.n	80065f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80065f6:	4b39      	ldr	r3, [pc, #228]	; (80066dc <xPortStartScheduler+0x12c>)
 80065f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	22ff      	movs	r2, #255	; 0xff
 8006606:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	781b      	ldrb	r3, [r3, #0]
 800660c:	b2db      	uxtb	r3, r3
 800660e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006610:	78fb      	ldrb	r3, [r7, #3]
 8006612:	b2db      	uxtb	r3, r3
 8006614:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006618:	b2da      	uxtb	r2, r3
 800661a:	4b31      	ldr	r3, [pc, #196]	; (80066e0 <xPortStartScheduler+0x130>)
 800661c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800661e:	4b31      	ldr	r3, [pc, #196]	; (80066e4 <xPortStartScheduler+0x134>)
 8006620:	2207      	movs	r2, #7
 8006622:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006624:	e009      	b.n	800663a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006626:	4b2f      	ldr	r3, [pc, #188]	; (80066e4 <xPortStartScheduler+0x134>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	3b01      	subs	r3, #1
 800662c:	4a2d      	ldr	r2, [pc, #180]	; (80066e4 <xPortStartScheduler+0x134>)
 800662e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006630:	78fb      	ldrb	r3, [r7, #3]
 8006632:	b2db      	uxtb	r3, r3
 8006634:	005b      	lsls	r3, r3, #1
 8006636:	b2db      	uxtb	r3, r3
 8006638:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800663a:	78fb      	ldrb	r3, [r7, #3]
 800663c:	b2db      	uxtb	r3, r3
 800663e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006642:	2b80      	cmp	r3, #128	; 0x80
 8006644:	d0ef      	beq.n	8006626 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006646:	4b27      	ldr	r3, [pc, #156]	; (80066e4 <xPortStartScheduler+0x134>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f1c3 0307 	rsb	r3, r3, #7
 800664e:	2b04      	cmp	r3, #4
 8006650:	d00a      	beq.n	8006668 <xPortStartScheduler+0xb8>
	__asm volatile
 8006652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006656:	f383 8811 	msr	BASEPRI, r3
 800665a:	f3bf 8f6f 	isb	sy
 800665e:	f3bf 8f4f 	dsb	sy
 8006662:	60bb      	str	r3, [r7, #8]
}
 8006664:	bf00      	nop
 8006666:	e7fe      	b.n	8006666 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006668:	4b1e      	ldr	r3, [pc, #120]	; (80066e4 <xPortStartScheduler+0x134>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	021b      	lsls	r3, r3, #8
 800666e:	4a1d      	ldr	r2, [pc, #116]	; (80066e4 <xPortStartScheduler+0x134>)
 8006670:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006672:	4b1c      	ldr	r3, [pc, #112]	; (80066e4 <xPortStartScheduler+0x134>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800667a:	4a1a      	ldr	r2, [pc, #104]	; (80066e4 <xPortStartScheduler+0x134>)
 800667c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	b2da      	uxtb	r2, r3
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006686:	4b18      	ldr	r3, [pc, #96]	; (80066e8 <xPortStartScheduler+0x138>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a17      	ldr	r2, [pc, #92]	; (80066e8 <xPortStartScheduler+0x138>)
 800668c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006690:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006692:	4b15      	ldr	r3, [pc, #84]	; (80066e8 <xPortStartScheduler+0x138>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a14      	ldr	r2, [pc, #80]	; (80066e8 <xPortStartScheduler+0x138>)
 8006698:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800669c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800669e:	f000 f8dd 	bl	800685c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80066a2:	4b12      	ldr	r3, [pc, #72]	; (80066ec <xPortStartScheduler+0x13c>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80066a8:	f000 f8fc 	bl	80068a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80066ac:	4b10      	ldr	r3, [pc, #64]	; (80066f0 <xPortStartScheduler+0x140>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a0f      	ldr	r2, [pc, #60]	; (80066f0 <xPortStartScheduler+0x140>)
 80066b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80066b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80066b8:	f7ff ff66 	bl	8006588 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80066bc:	f7ff f84c 	bl	8005758 <vTaskSwitchContext>
	prvTaskExitError();
 80066c0:	f7ff ff22 	bl	8006508 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3718      	adds	r7, #24
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	e000ed00 	.word	0xe000ed00
 80066d4:	410fc271 	.word	0x410fc271
 80066d8:	410fc270 	.word	0x410fc270
 80066dc:	e000e400 	.word	0xe000e400
 80066e0:	20001010 	.word	0x20001010
 80066e4:	20001014 	.word	0x20001014
 80066e8:	e000ed20 	.word	0xe000ed20
 80066ec:	2000000c 	.word	0x2000000c
 80066f0:	e000ef34 	.word	0xe000ef34

080066f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
	__asm volatile
 80066fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066fe:	f383 8811 	msr	BASEPRI, r3
 8006702:	f3bf 8f6f 	isb	sy
 8006706:	f3bf 8f4f 	dsb	sy
 800670a:	607b      	str	r3, [r7, #4]
}
 800670c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800670e:	4b0f      	ldr	r3, [pc, #60]	; (800674c <vPortEnterCritical+0x58>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3301      	adds	r3, #1
 8006714:	4a0d      	ldr	r2, [pc, #52]	; (800674c <vPortEnterCritical+0x58>)
 8006716:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006718:	4b0c      	ldr	r3, [pc, #48]	; (800674c <vPortEnterCritical+0x58>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2b01      	cmp	r3, #1
 800671e:	d10f      	bne.n	8006740 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006720:	4b0b      	ldr	r3, [pc, #44]	; (8006750 <vPortEnterCritical+0x5c>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	b2db      	uxtb	r3, r3
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00a      	beq.n	8006740 <vPortEnterCritical+0x4c>
	__asm volatile
 800672a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800672e:	f383 8811 	msr	BASEPRI, r3
 8006732:	f3bf 8f6f 	isb	sy
 8006736:	f3bf 8f4f 	dsb	sy
 800673a:	603b      	str	r3, [r7, #0]
}
 800673c:	bf00      	nop
 800673e:	e7fe      	b.n	800673e <vPortEnterCritical+0x4a>
	}
}
 8006740:	bf00      	nop
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr
 800674c:	2000000c 	.word	0x2000000c
 8006750:	e000ed04 	.word	0xe000ed04

08006754 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800675a:	4b12      	ldr	r3, [pc, #72]	; (80067a4 <vPortExitCritical+0x50>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d10a      	bne.n	8006778 <vPortExitCritical+0x24>
	__asm volatile
 8006762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006766:	f383 8811 	msr	BASEPRI, r3
 800676a:	f3bf 8f6f 	isb	sy
 800676e:	f3bf 8f4f 	dsb	sy
 8006772:	607b      	str	r3, [r7, #4]
}
 8006774:	bf00      	nop
 8006776:	e7fe      	b.n	8006776 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006778:	4b0a      	ldr	r3, [pc, #40]	; (80067a4 <vPortExitCritical+0x50>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	3b01      	subs	r3, #1
 800677e:	4a09      	ldr	r2, [pc, #36]	; (80067a4 <vPortExitCritical+0x50>)
 8006780:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006782:	4b08      	ldr	r3, [pc, #32]	; (80067a4 <vPortExitCritical+0x50>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d105      	bne.n	8006796 <vPortExitCritical+0x42>
 800678a:	2300      	movs	r3, #0
 800678c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	f383 8811 	msr	BASEPRI, r3
}
 8006794:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006796:	bf00      	nop
 8006798:	370c      	adds	r7, #12
 800679a:	46bd      	mov	sp, r7
 800679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a0:	4770      	bx	lr
 80067a2:	bf00      	nop
 80067a4:	2000000c 	.word	0x2000000c
	...

080067b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80067b0:	f3ef 8009 	mrs	r0, PSP
 80067b4:	f3bf 8f6f 	isb	sy
 80067b8:	4b15      	ldr	r3, [pc, #84]	; (8006810 <pxCurrentTCBConst>)
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	f01e 0f10 	tst.w	lr, #16
 80067c0:	bf08      	it	eq
 80067c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80067c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ca:	6010      	str	r0, [r2, #0]
 80067cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80067d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80067d4:	f380 8811 	msr	BASEPRI, r0
 80067d8:	f3bf 8f4f 	dsb	sy
 80067dc:	f3bf 8f6f 	isb	sy
 80067e0:	f7fe ffba 	bl	8005758 <vTaskSwitchContext>
 80067e4:	f04f 0000 	mov.w	r0, #0
 80067e8:	f380 8811 	msr	BASEPRI, r0
 80067ec:	bc09      	pop	{r0, r3}
 80067ee:	6819      	ldr	r1, [r3, #0]
 80067f0:	6808      	ldr	r0, [r1, #0]
 80067f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067f6:	f01e 0f10 	tst.w	lr, #16
 80067fa:	bf08      	it	eq
 80067fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006800:	f380 8809 	msr	PSP, r0
 8006804:	f3bf 8f6f 	isb	sy
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	f3af 8000 	nop.w

08006810 <pxCurrentTCBConst>:
 8006810:	200009e4 	.word	0x200009e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006814:	bf00      	nop
 8006816:	bf00      	nop

08006818 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b082      	sub	sp, #8
 800681c:	af00      	add	r7, sp, #0
	__asm volatile
 800681e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006822:	f383 8811 	msr	BASEPRI, r3
 8006826:	f3bf 8f6f 	isb	sy
 800682a:	f3bf 8f4f 	dsb	sy
 800682e:	607b      	str	r3, [r7, #4]
}
 8006830:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006832:	f7fe fed7 	bl	80055e4 <xTaskIncrementTick>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d003      	beq.n	8006844 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800683c:	4b06      	ldr	r3, [pc, #24]	; (8006858 <xPortSysTickHandler+0x40>)
 800683e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006842:	601a      	str	r2, [r3, #0]
 8006844:	2300      	movs	r3, #0
 8006846:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	f383 8811 	msr	BASEPRI, r3
}
 800684e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006850:	bf00      	nop
 8006852:	3708      	adds	r7, #8
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}
 8006858:	e000ed04 	.word	0xe000ed04

0800685c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800685c:	b480      	push	{r7}
 800685e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006860:	4b0b      	ldr	r3, [pc, #44]	; (8006890 <vPortSetupTimerInterrupt+0x34>)
 8006862:	2200      	movs	r2, #0
 8006864:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006866:	4b0b      	ldr	r3, [pc, #44]	; (8006894 <vPortSetupTimerInterrupt+0x38>)
 8006868:	2200      	movs	r2, #0
 800686a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800686c:	4b0a      	ldr	r3, [pc, #40]	; (8006898 <vPortSetupTimerInterrupt+0x3c>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a0a      	ldr	r2, [pc, #40]	; (800689c <vPortSetupTimerInterrupt+0x40>)
 8006872:	fba2 2303 	umull	r2, r3, r2, r3
 8006876:	095b      	lsrs	r3, r3, #5
 8006878:	4a09      	ldr	r2, [pc, #36]	; (80068a0 <vPortSetupTimerInterrupt+0x44>)
 800687a:	3b01      	subs	r3, #1
 800687c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800687e:	4b04      	ldr	r3, [pc, #16]	; (8006890 <vPortSetupTimerInterrupt+0x34>)
 8006880:	2207      	movs	r2, #7
 8006882:	601a      	str	r2, [r3, #0]
}
 8006884:	bf00      	nop
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	e000e010 	.word	0xe000e010
 8006894:	e000e018 	.word	0xe000e018
 8006898:	20000000 	.word	0x20000000
 800689c:	10624dd3 	.word	0x10624dd3
 80068a0:	e000e014 	.word	0xe000e014

080068a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80068a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80068b4 <vPortEnableVFP+0x10>
 80068a8:	6801      	ldr	r1, [r0, #0]
 80068aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80068ae:	6001      	str	r1, [r0, #0]
 80068b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80068b2:	bf00      	nop
 80068b4:	e000ed88 	.word	0xe000ed88

080068b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80068b8:	b480      	push	{r7}
 80068ba:	b085      	sub	sp, #20
 80068bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80068be:	f3ef 8305 	mrs	r3, IPSR
 80068c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2b0f      	cmp	r3, #15
 80068c8:	d914      	bls.n	80068f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80068ca:	4a17      	ldr	r2, [pc, #92]	; (8006928 <vPortValidateInterruptPriority+0x70>)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	4413      	add	r3, r2
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80068d4:	4b15      	ldr	r3, [pc, #84]	; (800692c <vPortValidateInterruptPriority+0x74>)
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	7afa      	ldrb	r2, [r7, #11]
 80068da:	429a      	cmp	r2, r3
 80068dc:	d20a      	bcs.n	80068f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80068de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e2:	f383 8811 	msr	BASEPRI, r3
 80068e6:	f3bf 8f6f 	isb	sy
 80068ea:	f3bf 8f4f 	dsb	sy
 80068ee:	607b      	str	r3, [r7, #4]
}
 80068f0:	bf00      	nop
 80068f2:	e7fe      	b.n	80068f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80068f4:	4b0e      	ldr	r3, [pc, #56]	; (8006930 <vPortValidateInterruptPriority+0x78>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80068fc:	4b0d      	ldr	r3, [pc, #52]	; (8006934 <vPortValidateInterruptPriority+0x7c>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	429a      	cmp	r2, r3
 8006902:	d90a      	bls.n	800691a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	603b      	str	r3, [r7, #0]
}
 8006916:	bf00      	nop
 8006918:	e7fe      	b.n	8006918 <vPortValidateInterruptPriority+0x60>
	}
 800691a:	bf00      	nop
 800691c:	3714      	adds	r7, #20
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr
 8006926:	bf00      	nop
 8006928:	e000e3f0 	.word	0xe000e3f0
 800692c:	20001010 	.word	0x20001010
 8006930:	e000ed0c 	.word	0xe000ed0c
 8006934:	20001014 	.word	0x20001014

08006938 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b08a      	sub	sp, #40	; 0x28
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006940:	2300      	movs	r3, #0
 8006942:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006944:	f7fe fd92 	bl	800546c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006948:	4b5b      	ldr	r3, [pc, #364]	; (8006ab8 <pvPortMalloc+0x180>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d101      	bne.n	8006954 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006950:	f000 f920 	bl	8006b94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006954:	4b59      	ldr	r3, [pc, #356]	; (8006abc <pvPortMalloc+0x184>)
 8006956:	681a      	ldr	r2, [r3, #0]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4013      	ands	r3, r2
 800695c:	2b00      	cmp	r3, #0
 800695e:	f040 8093 	bne.w	8006a88 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d01d      	beq.n	80069a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006968:	2208      	movs	r2, #8
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4413      	add	r3, r2
 800696e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f003 0307 	and.w	r3, r3, #7
 8006976:	2b00      	cmp	r3, #0
 8006978:	d014      	beq.n	80069a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f023 0307 	bic.w	r3, r3, #7
 8006980:	3308      	adds	r3, #8
 8006982:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f003 0307 	and.w	r3, r3, #7
 800698a:	2b00      	cmp	r3, #0
 800698c:	d00a      	beq.n	80069a4 <pvPortMalloc+0x6c>
	__asm volatile
 800698e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006992:	f383 8811 	msr	BASEPRI, r3
 8006996:	f3bf 8f6f 	isb	sy
 800699a:	f3bf 8f4f 	dsb	sy
 800699e:	617b      	str	r3, [r7, #20]
}
 80069a0:	bf00      	nop
 80069a2:	e7fe      	b.n	80069a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d06e      	beq.n	8006a88 <pvPortMalloc+0x150>
 80069aa:	4b45      	ldr	r3, [pc, #276]	; (8006ac0 <pvPortMalloc+0x188>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d869      	bhi.n	8006a88 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80069b4:	4b43      	ldr	r3, [pc, #268]	; (8006ac4 <pvPortMalloc+0x18c>)
 80069b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80069b8:	4b42      	ldr	r3, [pc, #264]	; (8006ac4 <pvPortMalloc+0x18c>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069be:	e004      	b.n	80069ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80069c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80069c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d903      	bls.n	80069dc <pvPortMalloc+0xa4>
 80069d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1f1      	bne.n	80069c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80069dc:	4b36      	ldr	r3, [pc, #216]	; (8006ab8 <pvPortMalloc+0x180>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d050      	beq.n	8006a88 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80069e6:	6a3b      	ldr	r3, [r7, #32]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2208      	movs	r2, #8
 80069ec:	4413      	add	r3, r2
 80069ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80069f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	6a3b      	ldr	r3, [r7, #32]
 80069f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80069f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fa:	685a      	ldr	r2, [r3, #4]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	1ad2      	subs	r2, r2, r3
 8006a00:	2308      	movs	r3, #8
 8006a02:	005b      	lsls	r3, r3, #1
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d91f      	bls.n	8006a48 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a10:	69bb      	ldr	r3, [r7, #24]
 8006a12:	f003 0307 	and.w	r3, r3, #7
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00a      	beq.n	8006a30 <pvPortMalloc+0xf8>
	__asm volatile
 8006a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a1e:	f383 8811 	msr	BASEPRI, r3
 8006a22:	f3bf 8f6f 	isb	sy
 8006a26:	f3bf 8f4f 	dsb	sy
 8006a2a:	613b      	str	r3, [r7, #16]
}
 8006a2c:	bf00      	nop
 8006a2e:	e7fe      	b.n	8006a2e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a32:	685a      	ldr	r2, [r3, #4]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	1ad2      	subs	r2, r2, r3
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a3e:	687a      	ldr	r2, [r7, #4]
 8006a40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006a42:	69b8      	ldr	r0, [r7, #24]
 8006a44:	f000 f908 	bl	8006c58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a48:	4b1d      	ldr	r3, [pc, #116]	; (8006ac0 <pvPortMalloc+0x188>)
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	1ad3      	subs	r3, r2, r3
 8006a52:	4a1b      	ldr	r2, [pc, #108]	; (8006ac0 <pvPortMalloc+0x188>)
 8006a54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a56:	4b1a      	ldr	r3, [pc, #104]	; (8006ac0 <pvPortMalloc+0x188>)
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	4b1b      	ldr	r3, [pc, #108]	; (8006ac8 <pvPortMalloc+0x190>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d203      	bcs.n	8006a6a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006a62:	4b17      	ldr	r3, [pc, #92]	; (8006ac0 <pvPortMalloc+0x188>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a18      	ldr	r2, [pc, #96]	; (8006ac8 <pvPortMalloc+0x190>)
 8006a68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6c:	685a      	ldr	r2, [r3, #4]
 8006a6e:	4b13      	ldr	r3, [pc, #76]	; (8006abc <pvPortMalloc+0x184>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	431a      	orrs	r2, r3
 8006a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006a7e:	4b13      	ldr	r3, [pc, #76]	; (8006acc <pvPortMalloc+0x194>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	3301      	adds	r3, #1
 8006a84:	4a11      	ldr	r2, [pc, #68]	; (8006acc <pvPortMalloc+0x194>)
 8006a86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006a88:	f7fe fcfe 	bl	8005488 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	f003 0307 	and.w	r3, r3, #7
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d00a      	beq.n	8006aac <pvPortMalloc+0x174>
	__asm volatile
 8006a96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a9a:	f383 8811 	msr	BASEPRI, r3
 8006a9e:	f3bf 8f6f 	isb	sy
 8006aa2:	f3bf 8f4f 	dsb	sy
 8006aa6:	60fb      	str	r3, [r7, #12]
}
 8006aa8:	bf00      	nop
 8006aaa:	e7fe      	b.n	8006aaa <pvPortMalloc+0x172>
	return pvReturn;
 8006aac:	69fb      	ldr	r3, [r7, #28]
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3728      	adds	r7, #40	; 0x28
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	20004c20 	.word	0x20004c20
 8006abc:	20004c34 	.word	0x20004c34
 8006ac0:	20004c24 	.word	0x20004c24
 8006ac4:	20004c18 	.word	0x20004c18
 8006ac8:	20004c28 	.word	0x20004c28
 8006acc:	20004c2c 	.word	0x20004c2c

08006ad0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b086      	sub	sp, #24
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d04d      	beq.n	8006b7e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006ae2:	2308      	movs	r3, #8
 8006ae4:	425b      	negs	r3, r3
 8006ae6:	697a      	ldr	r2, [r7, #20]
 8006ae8:	4413      	add	r3, r2
 8006aea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	4b24      	ldr	r3, [pc, #144]	; (8006b88 <vPortFree+0xb8>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4013      	ands	r3, r2
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d10a      	bne.n	8006b14 <vPortFree+0x44>
	__asm volatile
 8006afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b02:	f383 8811 	msr	BASEPRI, r3
 8006b06:	f3bf 8f6f 	isb	sy
 8006b0a:	f3bf 8f4f 	dsb	sy
 8006b0e:	60fb      	str	r3, [r7, #12]
}
 8006b10:	bf00      	nop
 8006b12:	e7fe      	b.n	8006b12 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d00a      	beq.n	8006b32 <vPortFree+0x62>
	__asm volatile
 8006b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b20:	f383 8811 	msr	BASEPRI, r3
 8006b24:	f3bf 8f6f 	isb	sy
 8006b28:	f3bf 8f4f 	dsb	sy
 8006b2c:	60bb      	str	r3, [r7, #8]
}
 8006b2e:	bf00      	nop
 8006b30:	e7fe      	b.n	8006b30 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006b32:	693b      	ldr	r3, [r7, #16]
 8006b34:	685a      	ldr	r2, [r3, #4]
 8006b36:	4b14      	ldr	r3, [pc, #80]	; (8006b88 <vPortFree+0xb8>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d01e      	beq.n	8006b7e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d11a      	bne.n	8006b7e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	685a      	ldr	r2, [r3, #4]
 8006b4c:	4b0e      	ldr	r3, [pc, #56]	; (8006b88 <vPortFree+0xb8>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	43db      	mvns	r3, r3
 8006b52:	401a      	ands	r2, r3
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006b58:	f7fe fc88 	bl	800546c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	685a      	ldr	r2, [r3, #4]
 8006b60:	4b0a      	ldr	r3, [pc, #40]	; (8006b8c <vPortFree+0xbc>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4413      	add	r3, r2
 8006b66:	4a09      	ldr	r2, [pc, #36]	; (8006b8c <vPortFree+0xbc>)
 8006b68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006b6a:	6938      	ldr	r0, [r7, #16]
 8006b6c:	f000 f874 	bl	8006c58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006b70:	4b07      	ldr	r3, [pc, #28]	; (8006b90 <vPortFree+0xc0>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	3301      	adds	r3, #1
 8006b76:	4a06      	ldr	r2, [pc, #24]	; (8006b90 <vPortFree+0xc0>)
 8006b78:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006b7a:	f7fe fc85 	bl	8005488 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006b7e:	bf00      	nop
 8006b80:	3718      	adds	r7, #24
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	20004c34 	.word	0x20004c34
 8006b8c:	20004c24 	.word	0x20004c24
 8006b90:	20004c30 	.word	0x20004c30

08006b94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006b94:	b480      	push	{r7}
 8006b96:	b085      	sub	sp, #20
 8006b98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b9a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006b9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ba0:	4b27      	ldr	r3, [pc, #156]	; (8006c40 <prvHeapInit+0xac>)
 8006ba2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f003 0307 	and.w	r3, r3, #7
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d00c      	beq.n	8006bc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	3307      	adds	r3, #7
 8006bb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f023 0307 	bic.w	r3, r3, #7
 8006bba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	4a1f      	ldr	r2, [pc, #124]	; (8006c40 <prvHeapInit+0xac>)
 8006bc4:	4413      	add	r3, r2
 8006bc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006bcc:	4a1d      	ldr	r2, [pc, #116]	; (8006c44 <prvHeapInit+0xb0>)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006bd2:	4b1c      	ldr	r3, [pc, #112]	; (8006c44 <prvHeapInit+0xb0>)
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	68ba      	ldr	r2, [r7, #8]
 8006bdc:	4413      	add	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006be0:	2208      	movs	r2, #8
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	1a9b      	subs	r3, r3, r2
 8006be6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f023 0307 	bic.w	r3, r3, #7
 8006bee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	4a15      	ldr	r2, [pc, #84]	; (8006c48 <prvHeapInit+0xb4>)
 8006bf4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006bf6:	4b14      	ldr	r3, [pc, #80]	; (8006c48 <prvHeapInit+0xb4>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006bfe:	4b12      	ldr	r3, [pc, #72]	; (8006c48 <prvHeapInit+0xb4>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2200      	movs	r2, #0
 8006c04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	68fa      	ldr	r2, [r7, #12]
 8006c0e:	1ad2      	subs	r2, r2, r3
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c14:	4b0c      	ldr	r3, [pc, #48]	; (8006c48 <prvHeapInit+0xb4>)
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	4a0a      	ldr	r2, [pc, #40]	; (8006c4c <prvHeapInit+0xb8>)
 8006c22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	4a09      	ldr	r2, [pc, #36]	; (8006c50 <prvHeapInit+0xbc>)
 8006c2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006c2c:	4b09      	ldr	r3, [pc, #36]	; (8006c54 <prvHeapInit+0xc0>)
 8006c2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006c32:	601a      	str	r2, [r3, #0]
}
 8006c34:	bf00      	nop
 8006c36:	3714      	adds	r7, #20
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr
 8006c40:	20001018 	.word	0x20001018
 8006c44:	20004c18 	.word	0x20004c18
 8006c48:	20004c20 	.word	0x20004c20
 8006c4c:	20004c28 	.word	0x20004c28
 8006c50:	20004c24 	.word	0x20004c24
 8006c54:	20004c34 	.word	0x20004c34

08006c58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c60:	4b28      	ldr	r3, [pc, #160]	; (8006d04 <prvInsertBlockIntoFreeList+0xac>)
 8006c62:	60fb      	str	r3, [r7, #12]
 8006c64:	e002      	b.n	8006c6c <prvInsertBlockIntoFreeList+0x14>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	60fb      	str	r3, [r7, #12]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d8f7      	bhi.n	8006c66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	68ba      	ldr	r2, [r7, #8]
 8006c80:	4413      	add	r3, r2
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d108      	bne.n	8006c9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	441a      	add	r2, r3
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	68ba      	ldr	r2, [r7, #8]
 8006ca4:	441a      	add	r2, r3
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d118      	bne.n	8006ce0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	4b15      	ldr	r3, [pc, #84]	; (8006d08 <prvInsertBlockIntoFreeList+0xb0>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d00d      	beq.n	8006cd6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685a      	ldr	r2, [r3, #4]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	441a      	add	r2, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681a      	ldr	r2, [r3, #0]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	601a      	str	r2, [r3, #0]
 8006cd4:	e008      	b.n	8006ce8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006cd6:	4b0c      	ldr	r3, [pc, #48]	; (8006d08 <prvInsertBlockIntoFreeList+0xb0>)
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	601a      	str	r2, [r3, #0]
 8006cde:	e003      	b.n	8006ce8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006ce8:	68fa      	ldr	r2, [r7, #12]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d002      	beq.n	8006cf6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cf6:	bf00      	nop
 8006cf8:	3714      	adds	r7, #20
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	20004c18 	.word	0x20004c18
 8006d08:	20004c20 	.word	0x20004c20

08006d0c <__errno>:
 8006d0c:	4b01      	ldr	r3, [pc, #4]	; (8006d14 <__errno+0x8>)
 8006d0e:	6818      	ldr	r0, [r3, #0]
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop
 8006d14:	20000010 	.word	0x20000010

08006d18 <__libc_init_array>:
 8006d18:	b570      	push	{r4, r5, r6, lr}
 8006d1a:	4d0d      	ldr	r5, [pc, #52]	; (8006d50 <__libc_init_array+0x38>)
 8006d1c:	4c0d      	ldr	r4, [pc, #52]	; (8006d54 <__libc_init_array+0x3c>)
 8006d1e:	1b64      	subs	r4, r4, r5
 8006d20:	10a4      	asrs	r4, r4, #2
 8006d22:	2600      	movs	r6, #0
 8006d24:	42a6      	cmp	r6, r4
 8006d26:	d109      	bne.n	8006d3c <__libc_init_array+0x24>
 8006d28:	4d0b      	ldr	r5, [pc, #44]	; (8006d58 <__libc_init_array+0x40>)
 8006d2a:	4c0c      	ldr	r4, [pc, #48]	; (8006d5c <__libc_init_array+0x44>)
 8006d2c:	f000 fd18 	bl	8007760 <_init>
 8006d30:	1b64      	subs	r4, r4, r5
 8006d32:	10a4      	asrs	r4, r4, #2
 8006d34:	2600      	movs	r6, #0
 8006d36:	42a6      	cmp	r6, r4
 8006d38:	d105      	bne.n	8006d46 <__libc_init_array+0x2e>
 8006d3a:	bd70      	pop	{r4, r5, r6, pc}
 8006d3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d40:	4798      	blx	r3
 8006d42:	3601      	adds	r6, #1
 8006d44:	e7ee      	b.n	8006d24 <__libc_init_array+0xc>
 8006d46:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d4a:	4798      	blx	r3
 8006d4c:	3601      	adds	r6, #1
 8006d4e:	e7f2      	b.n	8006d36 <__libc_init_array+0x1e>
 8006d50:	080078bc 	.word	0x080078bc
 8006d54:	080078bc 	.word	0x080078bc
 8006d58:	080078bc 	.word	0x080078bc
 8006d5c:	080078c0 	.word	0x080078c0

08006d60 <__retarget_lock_acquire_recursive>:
 8006d60:	4770      	bx	lr

08006d62 <__retarget_lock_release_recursive>:
 8006d62:	4770      	bx	lr

08006d64 <memcpy>:
 8006d64:	440a      	add	r2, r1
 8006d66:	4291      	cmp	r1, r2
 8006d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d6c:	d100      	bne.n	8006d70 <memcpy+0xc>
 8006d6e:	4770      	bx	lr
 8006d70:	b510      	push	{r4, lr}
 8006d72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d7a:	4291      	cmp	r1, r2
 8006d7c:	d1f9      	bne.n	8006d72 <memcpy+0xe>
 8006d7e:	bd10      	pop	{r4, pc}

08006d80 <memset>:
 8006d80:	4402      	add	r2, r0
 8006d82:	4603      	mov	r3, r0
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d100      	bne.n	8006d8a <memset+0xa>
 8006d88:	4770      	bx	lr
 8006d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8006d8e:	e7f9      	b.n	8006d84 <memset+0x4>

08006d90 <sbrk_aligned>:
 8006d90:	b570      	push	{r4, r5, r6, lr}
 8006d92:	4e0e      	ldr	r6, [pc, #56]	; (8006dcc <sbrk_aligned+0x3c>)
 8006d94:	460c      	mov	r4, r1
 8006d96:	6831      	ldr	r1, [r6, #0]
 8006d98:	4605      	mov	r5, r0
 8006d9a:	b911      	cbnz	r1, 8006da2 <sbrk_aligned+0x12>
 8006d9c:	f000 f8f6 	bl	8006f8c <_sbrk_r>
 8006da0:	6030      	str	r0, [r6, #0]
 8006da2:	4621      	mov	r1, r4
 8006da4:	4628      	mov	r0, r5
 8006da6:	f000 f8f1 	bl	8006f8c <_sbrk_r>
 8006daa:	1c43      	adds	r3, r0, #1
 8006dac:	d00a      	beq.n	8006dc4 <sbrk_aligned+0x34>
 8006dae:	1cc4      	adds	r4, r0, #3
 8006db0:	f024 0403 	bic.w	r4, r4, #3
 8006db4:	42a0      	cmp	r0, r4
 8006db6:	d007      	beq.n	8006dc8 <sbrk_aligned+0x38>
 8006db8:	1a21      	subs	r1, r4, r0
 8006dba:	4628      	mov	r0, r5
 8006dbc:	f000 f8e6 	bl	8006f8c <_sbrk_r>
 8006dc0:	3001      	adds	r0, #1
 8006dc2:	d101      	bne.n	8006dc8 <sbrk_aligned+0x38>
 8006dc4:	f04f 34ff 	mov.w	r4, #4294967295
 8006dc8:	4620      	mov	r0, r4
 8006dca:	bd70      	pop	{r4, r5, r6, pc}
 8006dcc:	20004c40 	.word	0x20004c40

08006dd0 <_malloc_r>:
 8006dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd4:	1ccd      	adds	r5, r1, #3
 8006dd6:	f025 0503 	bic.w	r5, r5, #3
 8006dda:	3508      	adds	r5, #8
 8006ddc:	2d0c      	cmp	r5, #12
 8006dde:	bf38      	it	cc
 8006de0:	250c      	movcc	r5, #12
 8006de2:	2d00      	cmp	r5, #0
 8006de4:	4607      	mov	r7, r0
 8006de6:	db01      	blt.n	8006dec <_malloc_r+0x1c>
 8006de8:	42a9      	cmp	r1, r5
 8006dea:	d905      	bls.n	8006df8 <_malloc_r+0x28>
 8006dec:	230c      	movs	r3, #12
 8006dee:	603b      	str	r3, [r7, #0]
 8006df0:	2600      	movs	r6, #0
 8006df2:	4630      	mov	r0, r6
 8006df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006df8:	4e2e      	ldr	r6, [pc, #184]	; (8006eb4 <_malloc_r+0xe4>)
 8006dfa:	f000 f917 	bl	800702c <__malloc_lock>
 8006dfe:	6833      	ldr	r3, [r6, #0]
 8006e00:	461c      	mov	r4, r3
 8006e02:	bb34      	cbnz	r4, 8006e52 <_malloc_r+0x82>
 8006e04:	4629      	mov	r1, r5
 8006e06:	4638      	mov	r0, r7
 8006e08:	f7ff ffc2 	bl	8006d90 <sbrk_aligned>
 8006e0c:	1c43      	adds	r3, r0, #1
 8006e0e:	4604      	mov	r4, r0
 8006e10:	d14d      	bne.n	8006eae <_malloc_r+0xde>
 8006e12:	6834      	ldr	r4, [r6, #0]
 8006e14:	4626      	mov	r6, r4
 8006e16:	2e00      	cmp	r6, #0
 8006e18:	d140      	bne.n	8006e9c <_malloc_r+0xcc>
 8006e1a:	6823      	ldr	r3, [r4, #0]
 8006e1c:	4631      	mov	r1, r6
 8006e1e:	4638      	mov	r0, r7
 8006e20:	eb04 0803 	add.w	r8, r4, r3
 8006e24:	f000 f8b2 	bl	8006f8c <_sbrk_r>
 8006e28:	4580      	cmp	r8, r0
 8006e2a:	d13a      	bne.n	8006ea2 <_malloc_r+0xd2>
 8006e2c:	6821      	ldr	r1, [r4, #0]
 8006e2e:	3503      	adds	r5, #3
 8006e30:	1a6d      	subs	r5, r5, r1
 8006e32:	f025 0503 	bic.w	r5, r5, #3
 8006e36:	3508      	adds	r5, #8
 8006e38:	2d0c      	cmp	r5, #12
 8006e3a:	bf38      	it	cc
 8006e3c:	250c      	movcc	r5, #12
 8006e3e:	4629      	mov	r1, r5
 8006e40:	4638      	mov	r0, r7
 8006e42:	f7ff ffa5 	bl	8006d90 <sbrk_aligned>
 8006e46:	3001      	adds	r0, #1
 8006e48:	d02b      	beq.n	8006ea2 <_malloc_r+0xd2>
 8006e4a:	6823      	ldr	r3, [r4, #0]
 8006e4c:	442b      	add	r3, r5
 8006e4e:	6023      	str	r3, [r4, #0]
 8006e50:	e00e      	b.n	8006e70 <_malloc_r+0xa0>
 8006e52:	6822      	ldr	r2, [r4, #0]
 8006e54:	1b52      	subs	r2, r2, r5
 8006e56:	d41e      	bmi.n	8006e96 <_malloc_r+0xc6>
 8006e58:	2a0b      	cmp	r2, #11
 8006e5a:	d916      	bls.n	8006e8a <_malloc_r+0xba>
 8006e5c:	1961      	adds	r1, r4, r5
 8006e5e:	42a3      	cmp	r3, r4
 8006e60:	6025      	str	r5, [r4, #0]
 8006e62:	bf18      	it	ne
 8006e64:	6059      	strne	r1, [r3, #4]
 8006e66:	6863      	ldr	r3, [r4, #4]
 8006e68:	bf08      	it	eq
 8006e6a:	6031      	streq	r1, [r6, #0]
 8006e6c:	5162      	str	r2, [r4, r5]
 8006e6e:	604b      	str	r3, [r1, #4]
 8006e70:	4638      	mov	r0, r7
 8006e72:	f104 060b 	add.w	r6, r4, #11
 8006e76:	f000 f8df 	bl	8007038 <__malloc_unlock>
 8006e7a:	f026 0607 	bic.w	r6, r6, #7
 8006e7e:	1d23      	adds	r3, r4, #4
 8006e80:	1af2      	subs	r2, r6, r3
 8006e82:	d0b6      	beq.n	8006df2 <_malloc_r+0x22>
 8006e84:	1b9b      	subs	r3, r3, r6
 8006e86:	50a3      	str	r3, [r4, r2]
 8006e88:	e7b3      	b.n	8006df2 <_malloc_r+0x22>
 8006e8a:	6862      	ldr	r2, [r4, #4]
 8006e8c:	42a3      	cmp	r3, r4
 8006e8e:	bf0c      	ite	eq
 8006e90:	6032      	streq	r2, [r6, #0]
 8006e92:	605a      	strne	r2, [r3, #4]
 8006e94:	e7ec      	b.n	8006e70 <_malloc_r+0xa0>
 8006e96:	4623      	mov	r3, r4
 8006e98:	6864      	ldr	r4, [r4, #4]
 8006e9a:	e7b2      	b.n	8006e02 <_malloc_r+0x32>
 8006e9c:	4634      	mov	r4, r6
 8006e9e:	6876      	ldr	r6, [r6, #4]
 8006ea0:	e7b9      	b.n	8006e16 <_malloc_r+0x46>
 8006ea2:	230c      	movs	r3, #12
 8006ea4:	603b      	str	r3, [r7, #0]
 8006ea6:	4638      	mov	r0, r7
 8006ea8:	f000 f8c6 	bl	8007038 <__malloc_unlock>
 8006eac:	e7a1      	b.n	8006df2 <_malloc_r+0x22>
 8006eae:	6025      	str	r5, [r4, #0]
 8006eb0:	e7de      	b.n	8006e70 <_malloc_r+0xa0>
 8006eb2:	bf00      	nop
 8006eb4:	20004c3c 	.word	0x20004c3c

08006eb8 <cleanup_glue>:
 8006eb8:	b538      	push	{r3, r4, r5, lr}
 8006eba:	460c      	mov	r4, r1
 8006ebc:	6809      	ldr	r1, [r1, #0]
 8006ebe:	4605      	mov	r5, r0
 8006ec0:	b109      	cbz	r1, 8006ec6 <cleanup_glue+0xe>
 8006ec2:	f7ff fff9 	bl	8006eb8 <cleanup_glue>
 8006ec6:	4621      	mov	r1, r4
 8006ec8:	4628      	mov	r0, r5
 8006eca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ece:	f000 b8b9 	b.w	8007044 <_free_r>
	...

08006ed4 <_reclaim_reent>:
 8006ed4:	4b2c      	ldr	r3, [pc, #176]	; (8006f88 <_reclaim_reent+0xb4>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4283      	cmp	r3, r0
 8006eda:	b570      	push	{r4, r5, r6, lr}
 8006edc:	4604      	mov	r4, r0
 8006ede:	d051      	beq.n	8006f84 <_reclaim_reent+0xb0>
 8006ee0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006ee2:	b143      	cbz	r3, 8006ef6 <_reclaim_reent+0x22>
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d14a      	bne.n	8006f80 <_reclaim_reent+0xac>
 8006eea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006eec:	6819      	ldr	r1, [r3, #0]
 8006eee:	b111      	cbz	r1, 8006ef6 <_reclaim_reent+0x22>
 8006ef0:	4620      	mov	r0, r4
 8006ef2:	f000 f8a7 	bl	8007044 <_free_r>
 8006ef6:	6961      	ldr	r1, [r4, #20]
 8006ef8:	b111      	cbz	r1, 8006f00 <_reclaim_reent+0x2c>
 8006efa:	4620      	mov	r0, r4
 8006efc:	f000 f8a2 	bl	8007044 <_free_r>
 8006f00:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006f02:	b111      	cbz	r1, 8006f0a <_reclaim_reent+0x36>
 8006f04:	4620      	mov	r0, r4
 8006f06:	f000 f89d 	bl	8007044 <_free_r>
 8006f0a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006f0c:	b111      	cbz	r1, 8006f14 <_reclaim_reent+0x40>
 8006f0e:	4620      	mov	r0, r4
 8006f10:	f000 f898 	bl	8007044 <_free_r>
 8006f14:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006f16:	b111      	cbz	r1, 8006f1e <_reclaim_reent+0x4a>
 8006f18:	4620      	mov	r0, r4
 8006f1a:	f000 f893 	bl	8007044 <_free_r>
 8006f1e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006f20:	b111      	cbz	r1, 8006f28 <_reclaim_reent+0x54>
 8006f22:	4620      	mov	r0, r4
 8006f24:	f000 f88e 	bl	8007044 <_free_r>
 8006f28:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8006f2a:	b111      	cbz	r1, 8006f32 <_reclaim_reent+0x5e>
 8006f2c:	4620      	mov	r0, r4
 8006f2e:	f000 f889 	bl	8007044 <_free_r>
 8006f32:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006f34:	b111      	cbz	r1, 8006f3c <_reclaim_reent+0x68>
 8006f36:	4620      	mov	r0, r4
 8006f38:	f000 f884 	bl	8007044 <_free_r>
 8006f3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f3e:	b111      	cbz	r1, 8006f46 <_reclaim_reent+0x72>
 8006f40:	4620      	mov	r0, r4
 8006f42:	f000 f87f 	bl	8007044 <_free_r>
 8006f46:	69a3      	ldr	r3, [r4, #24]
 8006f48:	b1e3      	cbz	r3, 8006f84 <_reclaim_reent+0xb0>
 8006f4a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	4798      	blx	r3
 8006f50:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006f52:	b1b9      	cbz	r1, 8006f84 <_reclaim_reent+0xb0>
 8006f54:	4620      	mov	r0, r4
 8006f56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006f5a:	f7ff bfad 	b.w	8006eb8 <cleanup_glue>
 8006f5e:	5949      	ldr	r1, [r1, r5]
 8006f60:	b941      	cbnz	r1, 8006f74 <_reclaim_reent+0xa0>
 8006f62:	3504      	adds	r5, #4
 8006f64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f66:	2d80      	cmp	r5, #128	; 0x80
 8006f68:	68d9      	ldr	r1, [r3, #12]
 8006f6a:	d1f8      	bne.n	8006f5e <_reclaim_reent+0x8a>
 8006f6c:	4620      	mov	r0, r4
 8006f6e:	f000 f869 	bl	8007044 <_free_r>
 8006f72:	e7ba      	b.n	8006eea <_reclaim_reent+0x16>
 8006f74:	680e      	ldr	r6, [r1, #0]
 8006f76:	4620      	mov	r0, r4
 8006f78:	f000 f864 	bl	8007044 <_free_r>
 8006f7c:	4631      	mov	r1, r6
 8006f7e:	e7ef      	b.n	8006f60 <_reclaim_reent+0x8c>
 8006f80:	2500      	movs	r5, #0
 8006f82:	e7ef      	b.n	8006f64 <_reclaim_reent+0x90>
 8006f84:	bd70      	pop	{r4, r5, r6, pc}
 8006f86:	bf00      	nop
 8006f88:	20000010 	.word	0x20000010

08006f8c <_sbrk_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4d06      	ldr	r5, [pc, #24]	; (8006fa8 <_sbrk_r+0x1c>)
 8006f90:	2300      	movs	r3, #0
 8006f92:	4604      	mov	r4, r0
 8006f94:	4608      	mov	r0, r1
 8006f96:	602b      	str	r3, [r5, #0]
 8006f98:	f7fa fadc 	bl	8001554 <_sbrk>
 8006f9c:	1c43      	adds	r3, r0, #1
 8006f9e:	d102      	bne.n	8006fa6 <_sbrk_r+0x1a>
 8006fa0:	682b      	ldr	r3, [r5, #0]
 8006fa2:	b103      	cbz	r3, 8006fa6 <_sbrk_r+0x1a>
 8006fa4:	6023      	str	r3, [r4, #0]
 8006fa6:	bd38      	pop	{r3, r4, r5, pc}
 8006fa8:	20004c44 	.word	0x20004c44

08006fac <sniprintf>:
 8006fac:	b40c      	push	{r2, r3}
 8006fae:	b530      	push	{r4, r5, lr}
 8006fb0:	4b17      	ldr	r3, [pc, #92]	; (8007010 <sniprintf+0x64>)
 8006fb2:	1e0c      	subs	r4, r1, #0
 8006fb4:	681d      	ldr	r5, [r3, #0]
 8006fb6:	b09d      	sub	sp, #116	; 0x74
 8006fb8:	da08      	bge.n	8006fcc <sniprintf+0x20>
 8006fba:	238b      	movs	r3, #139	; 0x8b
 8006fbc:	602b      	str	r3, [r5, #0]
 8006fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8006fc2:	b01d      	add	sp, #116	; 0x74
 8006fc4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006fc8:	b002      	add	sp, #8
 8006fca:	4770      	bx	lr
 8006fcc:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006fd0:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006fd4:	bf14      	ite	ne
 8006fd6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006fda:	4623      	moveq	r3, r4
 8006fdc:	9304      	str	r3, [sp, #16]
 8006fde:	9307      	str	r3, [sp, #28]
 8006fe0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006fe4:	9002      	str	r0, [sp, #8]
 8006fe6:	9006      	str	r0, [sp, #24]
 8006fe8:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006fec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006fee:	ab21      	add	r3, sp, #132	; 0x84
 8006ff0:	a902      	add	r1, sp, #8
 8006ff2:	4628      	mov	r0, r5
 8006ff4:	9301      	str	r3, [sp, #4]
 8006ff6:	f000 f8cd 	bl	8007194 <_svfiprintf_r>
 8006ffa:	1c43      	adds	r3, r0, #1
 8006ffc:	bfbc      	itt	lt
 8006ffe:	238b      	movlt	r3, #139	; 0x8b
 8007000:	602b      	strlt	r3, [r5, #0]
 8007002:	2c00      	cmp	r4, #0
 8007004:	d0dd      	beq.n	8006fc2 <sniprintf+0x16>
 8007006:	9b02      	ldr	r3, [sp, #8]
 8007008:	2200      	movs	r2, #0
 800700a:	701a      	strb	r2, [r3, #0]
 800700c:	e7d9      	b.n	8006fc2 <sniprintf+0x16>
 800700e:	bf00      	nop
 8007010:	20000010 	.word	0x20000010

08007014 <strnlen>:
 8007014:	b510      	push	{r4, lr}
 8007016:	4602      	mov	r2, r0
 8007018:	4401      	add	r1, r0
 800701a:	428a      	cmp	r2, r1
 800701c:	4613      	mov	r3, r2
 800701e:	d003      	beq.n	8007028 <strnlen+0x14>
 8007020:	781c      	ldrb	r4, [r3, #0]
 8007022:	3201      	adds	r2, #1
 8007024:	2c00      	cmp	r4, #0
 8007026:	d1f8      	bne.n	800701a <strnlen+0x6>
 8007028:	1a18      	subs	r0, r3, r0
 800702a:	bd10      	pop	{r4, pc}

0800702c <__malloc_lock>:
 800702c:	4801      	ldr	r0, [pc, #4]	; (8007034 <__malloc_lock+0x8>)
 800702e:	f7ff be97 	b.w	8006d60 <__retarget_lock_acquire_recursive>
 8007032:	bf00      	nop
 8007034:	20004c38 	.word	0x20004c38

08007038 <__malloc_unlock>:
 8007038:	4801      	ldr	r0, [pc, #4]	; (8007040 <__malloc_unlock+0x8>)
 800703a:	f7ff be92 	b.w	8006d62 <__retarget_lock_release_recursive>
 800703e:	bf00      	nop
 8007040:	20004c38 	.word	0x20004c38

08007044 <_free_r>:
 8007044:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007046:	2900      	cmp	r1, #0
 8007048:	d044      	beq.n	80070d4 <_free_r+0x90>
 800704a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800704e:	9001      	str	r0, [sp, #4]
 8007050:	2b00      	cmp	r3, #0
 8007052:	f1a1 0404 	sub.w	r4, r1, #4
 8007056:	bfb8      	it	lt
 8007058:	18e4      	addlt	r4, r4, r3
 800705a:	f7ff ffe7 	bl	800702c <__malloc_lock>
 800705e:	4a1e      	ldr	r2, [pc, #120]	; (80070d8 <_free_r+0x94>)
 8007060:	9801      	ldr	r0, [sp, #4]
 8007062:	6813      	ldr	r3, [r2, #0]
 8007064:	b933      	cbnz	r3, 8007074 <_free_r+0x30>
 8007066:	6063      	str	r3, [r4, #4]
 8007068:	6014      	str	r4, [r2, #0]
 800706a:	b003      	add	sp, #12
 800706c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007070:	f7ff bfe2 	b.w	8007038 <__malloc_unlock>
 8007074:	42a3      	cmp	r3, r4
 8007076:	d908      	bls.n	800708a <_free_r+0x46>
 8007078:	6825      	ldr	r5, [r4, #0]
 800707a:	1961      	adds	r1, r4, r5
 800707c:	428b      	cmp	r3, r1
 800707e:	bf01      	itttt	eq
 8007080:	6819      	ldreq	r1, [r3, #0]
 8007082:	685b      	ldreq	r3, [r3, #4]
 8007084:	1949      	addeq	r1, r1, r5
 8007086:	6021      	streq	r1, [r4, #0]
 8007088:	e7ed      	b.n	8007066 <_free_r+0x22>
 800708a:	461a      	mov	r2, r3
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	b10b      	cbz	r3, 8007094 <_free_r+0x50>
 8007090:	42a3      	cmp	r3, r4
 8007092:	d9fa      	bls.n	800708a <_free_r+0x46>
 8007094:	6811      	ldr	r1, [r2, #0]
 8007096:	1855      	adds	r5, r2, r1
 8007098:	42a5      	cmp	r5, r4
 800709a:	d10b      	bne.n	80070b4 <_free_r+0x70>
 800709c:	6824      	ldr	r4, [r4, #0]
 800709e:	4421      	add	r1, r4
 80070a0:	1854      	adds	r4, r2, r1
 80070a2:	42a3      	cmp	r3, r4
 80070a4:	6011      	str	r1, [r2, #0]
 80070a6:	d1e0      	bne.n	800706a <_free_r+0x26>
 80070a8:	681c      	ldr	r4, [r3, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	6053      	str	r3, [r2, #4]
 80070ae:	4421      	add	r1, r4
 80070b0:	6011      	str	r1, [r2, #0]
 80070b2:	e7da      	b.n	800706a <_free_r+0x26>
 80070b4:	d902      	bls.n	80070bc <_free_r+0x78>
 80070b6:	230c      	movs	r3, #12
 80070b8:	6003      	str	r3, [r0, #0]
 80070ba:	e7d6      	b.n	800706a <_free_r+0x26>
 80070bc:	6825      	ldr	r5, [r4, #0]
 80070be:	1961      	adds	r1, r4, r5
 80070c0:	428b      	cmp	r3, r1
 80070c2:	bf04      	itt	eq
 80070c4:	6819      	ldreq	r1, [r3, #0]
 80070c6:	685b      	ldreq	r3, [r3, #4]
 80070c8:	6063      	str	r3, [r4, #4]
 80070ca:	bf04      	itt	eq
 80070cc:	1949      	addeq	r1, r1, r5
 80070ce:	6021      	streq	r1, [r4, #0]
 80070d0:	6054      	str	r4, [r2, #4]
 80070d2:	e7ca      	b.n	800706a <_free_r+0x26>
 80070d4:	b003      	add	sp, #12
 80070d6:	bd30      	pop	{r4, r5, pc}
 80070d8:	20004c3c 	.word	0x20004c3c

080070dc <__ssputs_r>:
 80070dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070e0:	688e      	ldr	r6, [r1, #8]
 80070e2:	429e      	cmp	r6, r3
 80070e4:	4682      	mov	sl, r0
 80070e6:	460c      	mov	r4, r1
 80070e8:	4690      	mov	r8, r2
 80070ea:	461f      	mov	r7, r3
 80070ec:	d838      	bhi.n	8007160 <__ssputs_r+0x84>
 80070ee:	898a      	ldrh	r2, [r1, #12]
 80070f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80070f4:	d032      	beq.n	800715c <__ssputs_r+0x80>
 80070f6:	6825      	ldr	r5, [r4, #0]
 80070f8:	6909      	ldr	r1, [r1, #16]
 80070fa:	eba5 0901 	sub.w	r9, r5, r1
 80070fe:	6965      	ldr	r5, [r4, #20]
 8007100:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007104:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007108:	3301      	adds	r3, #1
 800710a:	444b      	add	r3, r9
 800710c:	106d      	asrs	r5, r5, #1
 800710e:	429d      	cmp	r5, r3
 8007110:	bf38      	it	cc
 8007112:	461d      	movcc	r5, r3
 8007114:	0553      	lsls	r3, r2, #21
 8007116:	d531      	bpl.n	800717c <__ssputs_r+0xa0>
 8007118:	4629      	mov	r1, r5
 800711a:	f7ff fe59 	bl	8006dd0 <_malloc_r>
 800711e:	4606      	mov	r6, r0
 8007120:	b950      	cbnz	r0, 8007138 <__ssputs_r+0x5c>
 8007122:	230c      	movs	r3, #12
 8007124:	f8ca 3000 	str.w	r3, [sl]
 8007128:	89a3      	ldrh	r3, [r4, #12]
 800712a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800712e:	81a3      	strh	r3, [r4, #12]
 8007130:	f04f 30ff 	mov.w	r0, #4294967295
 8007134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007138:	6921      	ldr	r1, [r4, #16]
 800713a:	464a      	mov	r2, r9
 800713c:	f7ff fe12 	bl	8006d64 <memcpy>
 8007140:	89a3      	ldrh	r3, [r4, #12]
 8007142:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007146:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800714a:	81a3      	strh	r3, [r4, #12]
 800714c:	6126      	str	r6, [r4, #16]
 800714e:	6165      	str	r5, [r4, #20]
 8007150:	444e      	add	r6, r9
 8007152:	eba5 0509 	sub.w	r5, r5, r9
 8007156:	6026      	str	r6, [r4, #0]
 8007158:	60a5      	str	r5, [r4, #8]
 800715a:	463e      	mov	r6, r7
 800715c:	42be      	cmp	r6, r7
 800715e:	d900      	bls.n	8007162 <__ssputs_r+0x86>
 8007160:	463e      	mov	r6, r7
 8007162:	6820      	ldr	r0, [r4, #0]
 8007164:	4632      	mov	r2, r6
 8007166:	4641      	mov	r1, r8
 8007168:	f000 faa8 	bl	80076bc <memmove>
 800716c:	68a3      	ldr	r3, [r4, #8]
 800716e:	1b9b      	subs	r3, r3, r6
 8007170:	60a3      	str	r3, [r4, #8]
 8007172:	6823      	ldr	r3, [r4, #0]
 8007174:	4433      	add	r3, r6
 8007176:	6023      	str	r3, [r4, #0]
 8007178:	2000      	movs	r0, #0
 800717a:	e7db      	b.n	8007134 <__ssputs_r+0x58>
 800717c:	462a      	mov	r2, r5
 800717e:	f000 fab7 	bl	80076f0 <_realloc_r>
 8007182:	4606      	mov	r6, r0
 8007184:	2800      	cmp	r0, #0
 8007186:	d1e1      	bne.n	800714c <__ssputs_r+0x70>
 8007188:	6921      	ldr	r1, [r4, #16]
 800718a:	4650      	mov	r0, sl
 800718c:	f7ff ff5a 	bl	8007044 <_free_r>
 8007190:	e7c7      	b.n	8007122 <__ssputs_r+0x46>
	...

08007194 <_svfiprintf_r>:
 8007194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007198:	4698      	mov	r8, r3
 800719a:	898b      	ldrh	r3, [r1, #12]
 800719c:	061b      	lsls	r3, r3, #24
 800719e:	b09d      	sub	sp, #116	; 0x74
 80071a0:	4607      	mov	r7, r0
 80071a2:	460d      	mov	r5, r1
 80071a4:	4614      	mov	r4, r2
 80071a6:	d50e      	bpl.n	80071c6 <_svfiprintf_r+0x32>
 80071a8:	690b      	ldr	r3, [r1, #16]
 80071aa:	b963      	cbnz	r3, 80071c6 <_svfiprintf_r+0x32>
 80071ac:	2140      	movs	r1, #64	; 0x40
 80071ae:	f7ff fe0f 	bl	8006dd0 <_malloc_r>
 80071b2:	6028      	str	r0, [r5, #0]
 80071b4:	6128      	str	r0, [r5, #16]
 80071b6:	b920      	cbnz	r0, 80071c2 <_svfiprintf_r+0x2e>
 80071b8:	230c      	movs	r3, #12
 80071ba:	603b      	str	r3, [r7, #0]
 80071bc:	f04f 30ff 	mov.w	r0, #4294967295
 80071c0:	e0d1      	b.n	8007366 <_svfiprintf_r+0x1d2>
 80071c2:	2340      	movs	r3, #64	; 0x40
 80071c4:	616b      	str	r3, [r5, #20]
 80071c6:	2300      	movs	r3, #0
 80071c8:	9309      	str	r3, [sp, #36]	; 0x24
 80071ca:	2320      	movs	r3, #32
 80071cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80071d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80071d4:	2330      	movs	r3, #48	; 0x30
 80071d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007380 <_svfiprintf_r+0x1ec>
 80071da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80071de:	f04f 0901 	mov.w	r9, #1
 80071e2:	4623      	mov	r3, r4
 80071e4:	469a      	mov	sl, r3
 80071e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071ea:	b10a      	cbz	r2, 80071f0 <_svfiprintf_r+0x5c>
 80071ec:	2a25      	cmp	r2, #37	; 0x25
 80071ee:	d1f9      	bne.n	80071e4 <_svfiprintf_r+0x50>
 80071f0:	ebba 0b04 	subs.w	fp, sl, r4
 80071f4:	d00b      	beq.n	800720e <_svfiprintf_r+0x7a>
 80071f6:	465b      	mov	r3, fp
 80071f8:	4622      	mov	r2, r4
 80071fa:	4629      	mov	r1, r5
 80071fc:	4638      	mov	r0, r7
 80071fe:	f7ff ff6d 	bl	80070dc <__ssputs_r>
 8007202:	3001      	adds	r0, #1
 8007204:	f000 80aa 	beq.w	800735c <_svfiprintf_r+0x1c8>
 8007208:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800720a:	445a      	add	r2, fp
 800720c:	9209      	str	r2, [sp, #36]	; 0x24
 800720e:	f89a 3000 	ldrb.w	r3, [sl]
 8007212:	2b00      	cmp	r3, #0
 8007214:	f000 80a2 	beq.w	800735c <_svfiprintf_r+0x1c8>
 8007218:	2300      	movs	r3, #0
 800721a:	f04f 32ff 	mov.w	r2, #4294967295
 800721e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007222:	f10a 0a01 	add.w	sl, sl, #1
 8007226:	9304      	str	r3, [sp, #16]
 8007228:	9307      	str	r3, [sp, #28]
 800722a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800722e:	931a      	str	r3, [sp, #104]	; 0x68
 8007230:	4654      	mov	r4, sl
 8007232:	2205      	movs	r2, #5
 8007234:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007238:	4851      	ldr	r0, [pc, #324]	; (8007380 <_svfiprintf_r+0x1ec>)
 800723a:	f7f8 ffd1 	bl	80001e0 <memchr>
 800723e:	9a04      	ldr	r2, [sp, #16]
 8007240:	b9d8      	cbnz	r0, 800727a <_svfiprintf_r+0xe6>
 8007242:	06d0      	lsls	r0, r2, #27
 8007244:	bf44      	itt	mi
 8007246:	2320      	movmi	r3, #32
 8007248:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800724c:	0711      	lsls	r1, r2, #28
 800724e:	bf44      	itt	mi
 8007250:	232b      	movmi	r3, #43	; 0x2b
 8007252:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007256:	f89a 3000 	ldrb.w	r3, [sl]
 800725a:	2b2a      	cmp	r3, #42	; 0x2a
 800725c:	d015      	beq.n	800728a <_svfiprintf_r+0xf6>
 800725e:	9a07      	ldr	r2, [sp, #28]
 8007260:	4654      	mov	r4, sl
 8007262:	2000      	movs	r0, #0
 8007264:	f04f 0c0a 	mov.w	ip, #10
 8007268:	4621      	mov	r1, r4
 800726a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800726e:	3b30      	subs	r3, #48	; 0x30
 8007270:	2b09      	cmp	r3, #9
 8007272:	d94e      	bls.n	8007312 <_svfiprintf_r+0x17e>
 8007274:	b1b0      	cbz	r0, 80072a4 <_svfiprintf_r+0x110>
 8007276:	9207      	str	r2, [sp, #28]
 8007278:	e014      	b.n	80072a4 <_svfiprintf_r+0x110>
 800727a:	eba0 0308 	sub.w	r3, r0, r8
 800727e:	fa09 f303 	lsl.w	r3, r9, r3
 8007282:	4313      	orrs	r3, r2
 8007284:	9304      	str	r3, [sp, #16]
 8007286:	46a2      	mov	sl, r4
 8007288:	e7d2      	b.n	8007230 <_svfiprintf_r+0x9c>
 800728a:	9b03      	ldr	r3, [sp, #12]
 800728c:	1d19      	adds	r1, r3, #4
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	9103      	str	r1, [sp, #12]
 8007292:	2b00      	cmp	r3, #0
 8007294:	bfbb      	ittet	lt
 8007296:	425b      	neglt	r3, r3
 8007298:	f042 0202 	orrlt.w	r2, r2, #2
 800729c:	9307      	strge	r3, [sp, #28]
 800729e:	9307      	strlt	r3, [sp, #28]
 80072a0:	bfb8      	it	lt
 80072a2:	9204      	strlt	r2, [sp, #16]
 80072a4:	7823      	ldrb	r3, [r4, #0]
 80072a6:	2b2e      	cmp	r3, #46	; 0x2e
 80072a8:	d10c      	bne.n	80072c4 <_svfiprintf_r+0x130>
 80072aa:	7863      	ldrb	r3, [r4, #1]
 80072ac:	2b2a      	cmp	r3, #42	; 0x2a
 80072ae:	d135      	bne.n	800731c <_svfiprintf_r+0x188>
 80072b0:	9b03      	ldr	r3, [sp, #12]
 80072b2:	1d1a      	adds	r2, r3, #4
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	9203      	str	r2, [sp, #12]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	bfb8      	it	lt
 80072bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80072c0:	3402      	adds	r4, #2
 80072c2:	9305      	str	r3, [sp, #20]
 80072c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007390 <_svfiprintf_r+0x1fc>
 80072c8:	7821      	ldrb	r1, [r4, #0]
 80072ca:	2203      	movs	r2, #3
 80072cc:	4650      	mov	r0, sl
 80072ce:	f7f8 ff87 	bl	80001e0 <memchr>
 80072d2:	b140      	cbz	r0, 80072e6 <_svfiprintf_r+0x152>
 80072d4:	2340      	movs	r3, #64	; 0x40
 80072d6:	eba0 000a 	sub.w	r0, r0, sl
 80072da:	fa03 f000 	lsl.w	r0, r3, r0
 80072de:	9b04      	ldr	r3, [sp, #16]
 80072e0:	4303      	orrs	r3, r0
 80072e2:	3401      	adds	r4, #1
 80072e4:	9304      	str	r3, [sp, #16]
 80072e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072ea:	4826      	ldr	r0, [pc, #152]	; (8007384 <_svfiprintf_r+0x1f0>)
 80072ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80072f0:	2206      	movs	r2, #6
 80072f2:	f7f8 ff75 	bl	80001e0 <memchr>
 80072f6:	2800      	cmp	r0, #0
 80072f8:	d038      	beq.n	800736c <_svfiprintf_r+0x1d8>
 80072fa:	4b23      	ldr	r3, [pc, #140]	; (8007388 <_svfiprintf_r+0x1f4>)
 80072fc:	bb1b      	cbnz	r3, 8007346 <_svfiprintf_r+0x1b2>
 80072fe:	9b03      	ldr	r3, [sp, #12]
 8007300:	3307      	adds	r3, #7
 8007302:	f023 0307 	bic.w	r3, r3, #7
 8007306:	3308      	adds	r3, #8
 8007308:	9303      	str	r3, [sp, #12]
 800730a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800730c:	4433      	add	r3, r6
 800730e:	9309      	str	r3, [sp, #36]	; 0x24
 8007310:	e767      	b.n	80071e2 <_svfiprintf_r+0x4e>
 8007312:	fb0c 3202 	mla	r2, ip, r2, r3
 8007316:	460c      	mov	r4, r1
 8007318:	2001      	movs	r0, #1
 800731a:	e7a5      	b.n	8007268 <_svfiprintf_r+0xd4>
 800731c:	2300      	movs	r3, #0
 800731e:	3401      	adds	r4, #1
 8007320:	9305      	str	r3, [sp, #20]
 8007322:	4619      	mov	r1, r3
 8007324:	f04f 0c0a 	mov.w	ip, #10
 8007328:	4620      	mov	r0, r4
 800732a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800732e:	3a30      	subs	r2, #48	; 0x30
 8007330:	2a09      	cmp	r2, #9
 8007332:	d903      	bls.n	800733c <_svfiprintf_r+0x1a8>
 8007334:	2b00      	cmp	r3, #0
 8007336:	d0c5      	beq.n	80072c4 <_svfiprintf_r+0x130>
 8007338:	9105      	str	r1, [sp, #20]
 800733a:	e7c3      	b.n	80072c4 <_svfiprintf_r+0x130>
 800733c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007340:	4604      	mov	r4, r0
 8007342:	2301      	movs	r3, #1
 8007344:	e7f0      	b.n	8007328 <_svfiprintf_r+0x194>
 8007346:	ab03      	add	r3, sp, #12
 8007348:	9300      	str	r3, [sp, #0]
 800734a:	462a      	mov	r2, r5
 800734c:	4b0f      	ldr	r3, [pc, #60]	; (800738c <_svfiprintf_r+0x1f8>)
 800734e:	a904      	add	r1, sp, #16
 8007350:	4638      	mov	r0, r7
 8007352:	f3af 8000 	nop.w
 8007356:	1c42      	adds	r2, r0, #1
 8007358:	4606      	mov	r6, r0
 800735a:	d1d6      	bne.n	800730a <_svfiprintf_r+0x176>
 800735c:	89ab      	ldrh	r3, [r5, #12]
 800735e:	065b      	lsls	r3, r3, #25
 8007360:	f53f af2c 	bmi.w	80071bc <_svfiprintf_r+0x28>
 8007364:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007366:	b01d      	add	sp, #116	; 0x74
 8007368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736c:	ab03      	add	r3, sp, #12
 800736e:	9300      	str	r3, [sp, #0]
 8007370:	462a      	mov	r2, r5
 8007372:	4b06      	ldr	r3, [pc, #24]	; (800738c <_svfiprintf_r+0x1f8>)
 8007374:	a904      	add	r1, sp, #16
 8007376:	4638      	mov	r0, r7
 8007378:	f000 f87a 	bl	8007470 <_printf_i>
 800737c:	e7eb      	b.n	8007356 <_svfiprintf_r+0x1c2>
 800737e:	bf00      	nop
 8007380:	08007880 	.word	0x08007880
 8007384:	0800788a 	.word	0x0800788a
 8007388:	00000000 	.word	0x00000000
 800738c:	080070dd 	.word	0x080070dd
 8007390:	08007886 	.word	0x08007886

08007394 <_printf_common>:
 8007394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007398:	4616      	mov	r6, r2
 800739a:	4699      	mov	r9, r3
 800739c:	688a      	ldr	r2, [r1, #8]
 800739e:	690b      	ldr	r3, [r1, #16]
 80073a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80073a4:	4293      	cmp	r3, r2
 80073a6:	bfb8      	it	lt
 80073a8:	4613      	movlt	r3, r2
 80073aa:	6033      	str	r3, [r6, #0]
 80073ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80073b0:	4607      	mov	r7, r0
 80073b2:	460c      	mov	r4, r1
 80073b4:	b10a      	cbz	r2, 80073ba <_printf_common+0x26>
 80073b6:	3301      	adds	r3, #1
 80073b8:	6033      	str	r3, [r6, #0]
 80073ba:	6823      	ldr	r3, [r4, #0]
 80073bc:	0699      	lsls	r1, r3, #26
 80073be:	bf42      	ittt	mi
 80073c0:	6833      	ldrmi	r3, [r6, #0]
 80073c2:	3302      	addmi	r3, #2
 80073c4:	6033      	strmi	r3, [r6, #0]
 80073c6:	6825      	ldr	r5, [r4, #0]
 80073c8:	f015 0506 	ands.w	r5, r5, #6
 80073cc:	d106      	bne.n	80073dc <_printf_common+0x48>
 80073ce:	f104 0a19 	add.w	sl, r4, #25
 80073d2:	68e3      	ldr	r3, [r4, #12]
 80073d4:	6832      	ldr	r2, [r6, #0]
 80073d6:	1a9b      	subs	r3, r3, r2
 80073d8:	42ab      	cmp	r3, r5
 80073da:	dc26      	bgt.n	800742a <_printf_common+0x96>
 80073dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80073e0:	1e13      	subs	r3, r2, #0
 80073e2:	6822      	ldr	r2, [r4, #0]
 80073e4:	bf18      	it	ne
 80073e6:	2301      	movne	r3, #1
 80073e8:	0692      	lsls	r2, r2, #26
 80073ea:	d42b      	bmi.n	8007444 <_printf_common+0xb0>
 80073ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80073f0:	4649      	mov	r1, r9
 80073f2:	4638      	mov	r0, r7
 80073f4:	47c0      	blx	r8
 80073f6:	3001      	adds	r0, #1
 80073f8:	d01e      	beq.n	8007438 <_printf_common+0xa4>
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	68e5      	ldr	r5, [r4, #12]
 80073fe:	6832      	ldr	r2, [r6, #0]
 8007400:	f003 0306 	and.w	r3, r3, #6
 8007404:	2b04      	cmp	r3, #4
 8007406:	bf08      	it	eq
 8007408:	1aad      	subeq	r5, r5, r2
 800740a:	68a3      	ldr	r3, [r4, #8]
 800740c:	6922      	ldr	r2, [r4, #16]
 800740e:	bf0c      	ite	eq
 8007410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007414:	2500      	movne	r5, #0
 8007416:	4293      	cmp	r3, r2
 8007418:	bfc4      	itt	gt
 800741a:	1a9b      	subgt	r3, r3, r2
 800741c:	18ed      	addgt	r5, r5, r3
 800741e:	2600      	movs	r6, #0
 8007420:	341a      	adds	r4, #26
 8007422:	42b5      	cmp	r5, r6
 8007424:	d11a      	bne.n	800745c <_printf_common+0xc8>
 8007426:	2000      	movs	r0, #0
 8007428:	e008      	b.n	800743c <_printf_common+0xa8>
 800742a:	2301      	movs	r3, #1
 800742c:	4652      	mov	r2, sl
 800742e:	4649      	mov	r1, r9
 8007430:	4638      	mov	r0, r7
 8007432:	47c0      	blx	r8
 8007434:	3001      	adds	r0, #1
 8007436:	d103      	bne.n	8007440 <_printf_common+0xac>
 8007438:	f04f 30ff 	mov.w	r0, #4294967295
 800743c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007440:	3501      	adds	r5, #1
 8007442:	e7c6      	b.n	80073d2 <_printf_common+0x3e>
 8007444:	18e1      	adds	r1, r4, r3
 8007446:	1c5a      	adds	r2, r3, #1
 8007448:	2030      	movs	r0, #48	; 0x30
 800744a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800744e:	4422      	add	r2, r4
 8007450:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007454:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007458:	3302      	adds	r3, #2
 800745a:	e7c7      	b.n	80073ec <_printf_common+0x58>
 800745c:	2301      	movs	r3, #1
 800745e:	4622      	mov	r2, r4
 8007460:	4649      	mov	r1, r9
 8007462:	4638      	mov	r0, r7
 8007464:	47c0      	blx	r8
 8007466:	3001      	adds	r0, #1
 8007468:	d0e6      	beq.n	8007438 <_printf_common+0xa4>
 800746a:	3601      	adds	r6, #1
 800746c:	e7d9      	b.n	8007422 <_printf_common+0x8e>
	...

08007470 <_printf_i>:
 8007470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007474:	7e0f      	ldrb	r7, [r1, #24]
 8007476:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007478:	2f78      	cmp	r7, #120	; 0x78
 800747a:	4691      	mov	r9, r2
 800747c:	4680      	mov	r8, r0
 800747e:	460c      	mov	r4, r1
 8007480:	469a      	mov	sl, r3
 8007482:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007486:	d807      	bhi.n	8007498 <_printf_i+0x28>
 8007488:	2f62      	cmp	r7, #98	; 0x62
 800748a:	d80a      	bhi.n	80074a2 <_printf_i+0x32>
 800748c:	2f00      	cmp	r7, #0
 800748e:	f000 80d8 	beq.w	8007642 <_printf_i+0x1d2>
 8007492:	2f58      	cmp	r7, #88	; 0x58
 8007494:	f000 80a3 	beq.w	80075de <_printf_i+0x16e>
 8007498:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800749c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80074a0:	e03a      	b.n	8007518 <_printf_i+0xa8>
 80074a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80074a6:	2b15      	cmp	r3, #21
 80074a8:	d8f6      	bhi.n	8007498 <_printf_i+0x28>
 80074aa:	a101      	add	r1, pc, #4	; (adr r1, 80074b0 <_printf_i+0x40>)
 80074ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074b0:	08007509 	.word	0x08007509
 80074b4:	0800751d 	.word	0x0800751d
 80074b8:	08007499 	.word	0x08007499
 80074bc:	08007499 	.word	0x08007499
 80074c0:	08007499 	.word	0x08007499
 80074c4:	08007499 	.word	0x08007499
 80074c8:	0800751d 	.word	0x0800751d
 80074cc:	08007499 	.word	0x08007499
 80074d0:	08007499 	.word	0x08007499
 80074d4:	08007499 	.word	0x08007499
 80074d8:	08007499 	.word	0x08007499
 80074dc:	08007629 	.word	0x08007629
 80074e0:	0800754d 	.word	0x0800754d
 80074e4:	0800760b 	.word	0x0800760b
 80074e8:	08007499 	.word	0x08007499
 80074ec:	08007499 	.word	0x08007499
 80074f0:	0800764b 	.word	0x0800764b
 80074f4:	08007499 	.word	0x08007499
 80074f8:	0800754d 	.word	0x0800754d
 80074fc:	08007499 	.word	0x08007499
 8007500:	08007499 	.word	0x08007499
 8007504:	08007613 	.word	0x08007613
 8007508:	682b      	ldr	r3, [r5, #0]
 800750a:	1d1a      	adds	r2, r3, #4
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	602a      	str	r2, [r5, #0]
 8007510:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007514:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007518:	2301      	movs	r3, #1
 800751a:	e0a3      	b.n	8007664 <_printf_i+0x1f4>
 800751c:	6820      	ldr	r0, [r4, #0]
 800751e:	6829      	ldr	r1, [r5, #0]
 8007520:	0606      	lsls	r6, r0, #24
 8007522:	f101 0304 	add.w	r3, r1, #4
 8007526:	d50a      	bpl.n	800753e <_printf_i+0xce>
 8007528:	680e      	ldr	r6, [r1, #0]
 800752a:	602b      	str	r3, [r5, #0]
 800752c:	2e00      	cmp	r6, #0
 800752e:	da03      	bge.n	8007538 <_printf_i+0xc8>
 8007530:	232d      	movs	r3, #45	; 0x2d
 8007532:	4276      	negs	r6, r6
 8007534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007538:	485e      	ldr	r0, [pc, #376]	; (80076b4 <_printf_i+0x244>)
 800753a:	230a      	movs	r3, #10
 800753c:	e019      	b.n	8007572 <_printf_i+0x102>
 800753e:	680e      	ldr	r6, [r1, #0]
 8007540:	602b      	str	r3, [r5, #0]
 8007542:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007546:	bf18      	it	ne
 8007548:	b236      	sxthne	r6, r6
 800754a:	e7ef      	b.n	800752c <_printf_i+0xbc>
 800754c:	682b      	ldr	r3, [r5, #0]
 800754e:	6820      	ldr	r0, [r4, #0]
 8007550:	1d19      	adds	r1, r3, #4
 8007552:	6029      	str	r1, [r5, #0]
 8007554:	0601      	lsls	r1, r0, #24
 8007556:	d501      	bpl.n	800755c <_printf_i+0xec>
 8007558:	681e      	ldr	r6, [r3, #0]
 800755a:	e002      	b.n	8007562 <_printf_i+0xf2>
 800755c:	0646      	lsls	r6, r0, #25
 800755e:	d5fb      	bpl.n	8007558 <_printf_i+0xe8>
 8007560:	881e      	ldrh	r6, [r3, #0]
 8007562:	4854      	ldr	r0, [pc, #336]	; (80076b4 <_printf_i+0x244>)
 8007564:	2f6f      	cmp	r7, #111	; 0x6f
 8007566:	bf0c      	ite	eq
 8007568:	2308      	moveq	r3, #8
 800756a:	230a      	movne	r3, #10
 800756c:	2100      	movs	r1, #0
 800756e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007572:	6865      	ldr	r5, [r4, #4]
 8007574:	60a5      	str	r5, [r4, #8]
 8007576:	2d00      	cmp	r5, #0
 8007578:	bfa2      	ittt	ge
 800757a:	6821      	ldrge	r1, [r4, #0]
 800757c:	f021 0104 	bicge.w	r1, r1, #4
 8007580:	6021      	strge	r1, [r4, #0]
 8007582:	b90e      	cbnz	r6, 8007588 <_printf_i+0x118>
 8007584:	2d00      	cmp	r5, #0
 8007586:	d04d      	beq.n	8007624 <_printf_i+0x1b4>
 8007588:	4615      	mov	r5, r2
 800758a:	fbb6 f1f3 	udiv	r1, r6, r3
 800758e:	fb03 6711 	mls	r7, r3, r1, r6
 8007592:	5dc7      	ldrb	r7, [r0, r7]
 8007594:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007598:	4637      	mov	r7, r6
 800759a:	42bb      	cmp	r3, r7
 800759c:	460e      	mov	r6, r1
 800759e:	d9f4      	bls.n	800758a <_printf_i+0x11a>
 80075a0:	2b08      	cmp	r3, #8
 80075a2:	d10b      	bne.n	80075bc <_printf_i+0x14c>
 80075a4:	6823      	ldr	r3, [r4, #0]
 80075a6:	07de      	lsls	r6, r3, #31
 80075a8:	d508      	bpl.n	80075bc <_printf_i+0x14c>
 80075aa:	6923      	ldr	r3, [r4, #16]
 80075ac:	6861      	ldr	r1, [r4, #4]
 80075ae:	4299      	cmp	r1, r3
 80075b0:	bfde      	ittt	le
 80075b2:	2330      	movle	r3, #48	; 0x30
 80075b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80075b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80075bc:	1b52      	subs	r2, r2, r5
 80075be:	6122      	str	r2, [r4, #16]
 80075c0:	f8cd a000 	str.w	sl, [sp]
 80075c4:	464b      	mov	r3, r9
 80075c6:	aa03      	add	r2, sp, #12
 80075c8:	4621      	mov	r1, r4
 80075ca:	4640      	mov	r0, r8
 80075cc:	f7ff fee2 	bl	8007394 <_printf_common>
 80075d0:	3001      	adds	r0, #1
 80075d2:	d14c      	bne.n	800766e <_printf_i+0x1fe>
 80075d4:	f04f 30ff 	mov.w	r0, #4294967295
 80075d8:	b004      	add	sp, #16
 80075da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075de:	4835      	ldr	r0, [pc, #212]	; (80076b4 <_printf_i+0x244>)
 80075e0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80075e4:	6829      	ldr	r1, [r5, #0]
 80075e6:	6823      	ldr	r3, [r4, #0]
 80075e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80075ec:	6029      	str	r1, [r5, #0]
 80075ee:	061d      	lsls	r5, r3, #24
 80075f0:	d514      	bpl.n	800761c <_printf_i+0x1ac>
 80075f2:	07df      	lsls	r7, r3, #31
 80075f4:	bf44      	itt	mi
 80075f6:	f043 0320 	orrmi.w	r3, r3, #32
 80075fa:	6023      	strmi	r3, [r4, #0]
 80075fc:	b91e      	cbnz	r6, 8007606 <_printf_i+0x196>
 80075fe:	6823      	ldr	r3, [r4, #0]
 8007600:	f023 0320 	bic.w	r3, r3, #32
 8007604:	6023      	str	r3, [r4, #0]
 8007606:	2310      	movs	r3, #16
 8007608:	e7b0      	b.n	800756c <_printf_i+0xfc>
 800760a:	6823      	ldr	r3, [r4, #0]
 800760c:	f043 0320 	orr.w	r3, r3, #32
 8007610:	6023      	str	r3, [r4, #0]
 8007612:	2378      	movs	r3, #120	; 0x78
 8007614:	4828      	ldr	r0, [pc, #160]	; (80076b8 <_printf_i+0x248>)
 8007616:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800761a:	e7e3      	b.n	80075e4 <_printf_i+0x174>
 800761c:	0659      	lsls	r1, r3, #25
 800761e:	bf48      	it	mi
 8007620:	b2b6      	uxthmi	r6, r6
 8007622:	e7e6      	b.n	80075f2 <_printf_i+0x182>
 8007624:	4615      	mov	r5, r2
 8007626:	e7bb      	b.n	80075a0 <_printf_i+0x130>
 8007628:	682b      	ldr	r3, [r5, #0]
 800762a:	6826      	ldr	r6, [r4, #0]
 800762c:	6961      	ldr	r1, [r4, #20]
 800762e:	1d18      	adds	r0, r3, #4
 8007630:	6028      	str	r0, [r5, #0]
 8007632:	0635      	lsls	r5, r6, #24
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	d501      	bpl.n	800763c <_printf_i+0x1cc>
 8007638:	6019      	str	r1, [r3, #0]
 800763a:	e002      	b.n	8007642 <_printf_i+0x1d2>
 800763c:	0670      	lsls	r0, r6, #25
 800763e:	d5fb      	bpl.n	8007638 <_printf_i+0x1c8>
 8007640:	8019      	strh	r1, [r3, #0]
 8007642:	2300      	movs	r3, #0
 8007644:	6123      	str	r3, [r4, #16]
 8007646:	4615      	mov	r5, r2
 8007648:	e7ba      	b.n	80075c0 <_printf_i+0x150>
 800764a:	682b      	ldr	r3, [r5, #0]
 800764c:	1d1a      	adds	r2, r3, #4
 800764e:	602a      	str	r2, [r5, #0]
 8007650:	681d      	ldr	r5, [r3, #0]
 8007652:	6862      	ldr	r2, [r4, #4]
 8007654:	2100      	movs	r1, #0
 8007656:	4628      	mov	r0, r5
 8007658:	f7f8 fdc2 	bl	80001e0 <memchr>
 800765c:	b108      	cbz	r0, 8007662 <_printf_i+0x1f2>
 800765e:	1b40      	subs	r0, r0, r5
 8007660:	6060      	str	r0, [r4, #4]
 8007662:	6863      	ldr	r3, [r4, #4]
 8007664:	6123      	str	r3, [r4, #16]
 8007666:	2300      	movs	r3, #0
 8007668:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800766c:	e7a8      	b.n	80075c0 <_printf_i+0x150>
 800766e:	6923      	ldr	r3, [r4, #16]
 8007670:	462a      	mov	r2, r5
 8007672:	4649      	mov	r1, r9
 8007674:	4640      	mov	r0, r8
 8007676:	47d0      	blx	sl
 8007678:	3001      	adds	r0, #1
 800767a:	d0ab      	beq.n	80075d4 <_printf_i+0x164>
 800767c:	6823      	ldr	r3, [r4, #0]
 800767e:	079b      	lsls	r3, r3, #30
 8007680:	d413      	bmi.n	80076aa <_printf_i+0x23a>
 8007682:	68e0      	ldr	r0, [r4, #12]
 8007684:	9b03      	ldr	r3, [sp, #12]
 8007686:	4298      	cmp	r0, r3
 8007688:	bfb8      	it	lt
 800768a:	4618      	movlt	r0, r3
 800768c:	e7a4      	b.n	80075d8 <_printf_i+0x168>
 800768e:	2301      	movs	r3, #1
 8007690:	4632      	mov	r2, r6
 8007692:	4649      	mov	r1, r9
 8007694:	4640      	mov	r0, r8
 8007696:	47d0      	blx	sl
 8007698:	3001      	adds	r0, #1
 800769a:	d09b      	beq.n	80075d4 <_printf_i+0x164>
 800769c:	3501      	adds	r5, #1
 800769e:	68e3      	ldr	r3, [r4, #12]
 80076a0:	9903      	ldr	r1, [sp, #12]
 80076a2:	1a5b      	subs	r3, r3, r1
 80076a4:	42ab      	cmp	r3, r5
 80076a6:	dcf2      	bgt.n	800768e <_printf_i+0x21e>
 80076a8:	e7eb      	b.n	8007682 <_printf_i+0x212>
 80076aa:	2500      	movs	r5, #0
 80076ac:	f104 0619 	add.w	r6, r4, #25
 80076b0:	e7f5      	b.n	800769e <_printf_i+0x22e>
 80076b2:	bf00      	nop
 80076b4:	08007891 	.word	0x08007891
 80076b8:	080078a2 	.word	0x080078a2

080076bc <memmove>:
 80076bc:	4288      	cmp	r0, r1
 80076be:	b510      	push	{r4, lr}
 80076c0:	eb01 0402 	add.w	r4, r1, r2
 80076c4:	d902      	bls.n	80076cc <memmove+0x10>
 80076c6:	4284      	cmp	r4, r0
 80076c8:	4623      	mov	r3, r4
 80076ca:	d807      	bhi.n	80076dc <memmove+0x20>
 80076cc:	1e43      	subs	r3, r0, #1
 80076ce:	42a1      	cmp	r1, r4
 80076d0:	d008      	beq.n	80076e4 <memmove+0x28>
 80076d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80076da:	e7f8      	b.n	80076ce <memmove+0x12>
 80076dc:	4402      	add	r2, r0
 80076de:	4601      	mov	r1, r0
 80076e0:	428a      	cmp	r2, r1
 80076e2:	d100      	bne.n	80076e6 <memmove+0x2a>
 80076e4:	bd10      	pop	{r4, pc}
 80076e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80076ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80076ee:	e7f7      	b.n	80076e0 <memmove+0x24>

080076f0 <_realloc_r>:
 80076f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076f4:	4680      	mov	r8, r0
 80076f6:	4614      	mov	r4, r2
 80076f8:	460e      	mov	r6, r1
 80076fa:	b921      	cbnz	r1, 8007706 <_realloc_r+0x16>
 80076fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007700:	4611      	mov	r1, r2
 8007702:	f7ff bb65 	b.w	8006dd0 <_malloc_r>
 8007706:	b92a      	cbnz	r2, 8007714 <_realloc_r+0x24>
 8007708:	f7ff fc9c 	bl	8007044 <_free_r>
 800770c:	4625      	mov	r5, r4
 800770e:	4628      	mov	r0, r5
 8007710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007714:	f000 f81b 	bl	800774e <_malloc_usable_size_r>
 8007718:	4284      	cmp	r4, r0
 800771a:	4607      	mov	r7, r0
 800771c:	d802      	bhi.n	8007724 <_realloc_r+0x34>
 800771e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007722:	d812      	bhi.n	800774a <_realloc_r+0x5a>
 8007724:	4621      	mov	r1, r4
 8007726:	4640      	mov	r0, r8
 8007728:	f7ff fb52 	bl	8006dd0 <_malloc_r>
 800772c:	4605      	mov	r5, r0
 800772e:	2800      	cmp	r0, #0
 8007730:	d0ed      	beq.n	800770e <_realloc_r+0x1e>
 8007732:	42bc      	cmp	r4, r7
 8007734:	4622      	mov	r2, r4
 8007736:	4631      	mov	r1, r6
 8007738:	bf28      	it	cs
 800773a:	463a      	movcs	r2, r7
 800773c:	f7ff fb12 	bl	8006d64 <memcpy>
 8007740:	4631      	mov	r1, r6
 8007742:	4640      	mov	r0, r8
 8007744:	f7ff fc7e 	bl	8007044 <_free_r>
 8007748:	e7e1      	b.n	800770e <_realloc_r+0x1e>
 800774a:	4635      	mov	r5, r6
 800774c:	e7df      	b.n	800770e <_realloc_r+0x1e>

0800774e <_malloc_usable_size_r>:
 800774e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007752:	1f18      	subs	r0, r3, #4
 8007754:	2b00      	cmp	r3, #0
 8007756:	bfbc      	itt	lt
 8007758:	580b      	ldrlt	r3, [r1, r0]
 800775a:	18c0      	addlt	r0, r0, r3
 800775c:	4770      	bx	lr
	...

08007760 <_init>:
 8007760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007762:	bf00      	nop
 8007764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007766:	bc08      	pop	{r3}
 8007768:	469e      	mov	lr, r3
 800776a:	4770      	bx	lr

0800776c <_fini>:
 800776c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800776e:	bf00      	nop
 8007770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007772:	bc08      	pop	{r3}
 8007774:	469e      	mov	lr, r3
 8007776:	4770      	bx	lr
