{"Source Block": ["hdl/library/xilinx/common/ad_data_in.v@175:188@HdlStmIf", "    .EN_VTC (~up_dld));\n  end\n  endgenerate\n\n  generate\n  if (IODELAY_FPGA_TECHNOLOGY == NONE) begin\n  assign rx_data_idelay_s = rx_data_ibuf_s;\n\tassign up_drdata = 5'd0;\n  end\n  endgenerate\n\n  // iddr\n\n  generate\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[181, "  assign rx_data_idelay_s = rx_data_ibuf_s;\n"], [182, "\tassign up_drdata = 5'd0;\n"]], "Add": [[182, "    assign rx_data_idelay_s = rx_data_ibuf_s;\n"], [182, "    assign up_drdata = 5'd0;\n"]]}}