// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package pv_reg_pkg;
    typedef struct {
        logic swwel;
    } pv_reg__pvCtrl__lock__in_t;

    typedef struct {
        logic swwel;
    } pv_reg__pvCtrl__clear__in_t;

    typedef struct {
        logic hwclr;
    } pv_reg__pvCtrl__rsvd0__in_t;

    typedef struct {
        pv_reg__pvCtrl__lock__in_t lock;
        pv_reg__pvCtrl__clear__in_t clear;
        pv_reg__pvCtrl__rsvd0__in_t rsvd0;
    } pv_reg__pvCtrl__in_t;

    typedef struct {
        logic [31:0] next;
        logic we;
        logic hwclr;
    } pv_reg__pcr_w32__in_t;

    typedef struct {
        pv_reg__pcr_w32__in_t data;
    } pv_reg__pcrReg__in_t;

    typedef struct {
        logic reset_b;
        logic core_only_rst_b;
        logic hard_reset_b;
        pv_reg__pvCtrl__in_t PCR_CTRL[32];
        pv_reg__pcrReg__in_t PCR_ENTRY[32][12];
    } pv_reg__in_t;

    typedef struct {
        logic value;
    } pv_reg__pvCtrl__lock__out_t;

    typedef struct {
        logic value;
    } pv_reg__pvCtrl__clear__out_t;

    typedef struct {
        logic value;
    } pv_reg__pvCtrl__rsvd0__out_t;

    typedef struct {
        logic [4:0] value;
    } pv_reg__pvCtrl__rsvd1__out_t;

    typedef struct {
        pv_reg__pvCtrl__lock__out_t lock;
        pv_reg__pvCtrl__clear__out_t clear;
        pv_reg__pvCtrl__rsvd0__out_t rsvd0;
        pv_reg__pvCtrl__rsvd1__out_t rsvd1;
    } pv_reg__pvCtrl__out_t;

    typedef struct {
        logic [31:0] value;
    } pv_reg__pcr_w32__out_t;

    typedef struct {
        pv_reg__pcr_w32__out_t data;
    } pv_reg__pcrReg__out_t;

    typedef struct {
        pv_reg__pvCtrl__out_t PCR_CTRL[32];
        pv_reg__pcrReg__out_t PCR_ENTRY[32][12];
    } pv_reg__out_t;

    localparam PV_REG_ADDR_WIDTH = 32'd12;

endpackage