-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Sun Oct  6 21:42:35 2019
-- Host        : davide-X550CL running 64-bit Ubuntu 18.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_batch_align2D_0_9_sim_netlist.vhdl
-- Design      : design_1_batch_align2D_0_9
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_ctrl_s_axi is
  port (
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_ctrl_BVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_cur_px_estimate_reg[31]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \int_converged_reg[31]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_BVALID : in STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_RREADY : in STD_LOGIC;
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_ctrl_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_ctrl_s_axi is
  signal \FSM_onehot_rstate[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_2_n_0 : STD_LOGIC;
  signal int_converged0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_converged[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_converged_reg[31]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \int_converged_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_converged_reg_n_0_[1]\ : STD_LOGIC;
  signal int_cur_px_estimate0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cur_px_estimate[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_cur_px_estimate_reg[31]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \int_cur_px_estimate_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_cur_px_estimate_reg_n_0_[1]\ : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_i_3_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier9_out : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_levels0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_levels[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_levels_reg_n_0_[9]\ : STD_LOGIC;
  signal int_pyr_cols_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_pyr_cols_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_pyr_cols_V_reg_n_0_[9]\ : STD_LOGIC;
  signal int_pyr_data_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_pyr_data_V_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_pyr_data_V_reg_n_0_[9]\ : STD_LOGIC;
  signal int_pyr_rows_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_pyr_rows_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_pyr_rows_V_reg_n_0_[9]\ : STD_LOGIC;
  signal int_pyr_step_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_pyr_step_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_pyr_step_V_reg_n_0_[9]\ : STD_LOGIC;
  signal int_ref_patch_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_ref_patch_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_ref_patch_V_reg_n_0_[9]\ : STD_LOGIC;
  signal int_ref_patch_with_border_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_ref_patch_with_border_V[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_ref_patch_with_border_V_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1__0\ : label is "soft_lutpair4";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \converged1_reg_324[29]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_converged[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_converged[10]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_converged[11]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_converged[12]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_converged[13]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_converged[14]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_converged[15]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_converged[16]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_converged[17]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_converged[18]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_converged[19]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_converged[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_converged[20]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_converged[21]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_converged[22]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_converged[23]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_converged[24]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_converged[25]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_converged[26]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_converged[27]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_converged[28]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_converged[29]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_converged[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_converged[30]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_converged[31]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_converged[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_converged[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_converged[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_converged[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_converged[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_converged[8]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_converged[9]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[10]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[11]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[12]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[13]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[15]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[16]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[17]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[18]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[19]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[20]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[21]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[22]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[23]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[24]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[25]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[26]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[27]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[28]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[29]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[30]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[31]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[8]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_cur_px_estimate[9]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_gie_i_3 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \int_levels[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_levels[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_levels[11]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_levels[12]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_levels[13]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_levels[14]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_levels[15]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_levels[16]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_levels[17]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_levels[18]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_levels[19]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_levels[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_levels[20]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_levels[21]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_levels[22]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_levels[23]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_levels[24]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_levels[25]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_levels[26]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_levels[27]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_levels[28]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_levels[29]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_levels[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_levels[30]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_levels[31]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_levels[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_levels[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_levels[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_levels[6]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_levels[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_levels[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_levels[9]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[10]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[11]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[12]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[13]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[14]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[15]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[16]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[17]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[18]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[19]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[20]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[21]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[22]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[23]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[24]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[25]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[26]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[27]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[28]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[29]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[30]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[31]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[7]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[8]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_pyr_cols_V[9]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_pyr_data_V[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_pyr_data_V[10]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_pyr_data_V[11]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_pyr_data_V[12]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_pyr_data_V[13]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_pyr_data_V[14]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_pyr_data_V[15]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_pyr_data_V[16]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_pyr_data_V[17]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_pyr_data_V[18]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_pyr_data_V[19]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_pyr_data_V[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_pyr_data_V[20]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_pyr_data_V[21]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_pyr_data_V[22]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_pyr_data_V[23]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_pyr_data_V[24]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_pyr_data_V[25]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_pyr_data_V[26]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_pyr_data_V[27]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_pyr_data_V[28]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_pyr_data_V[29]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_pyr_data_V[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_pyr_data_V[30]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_pyr_data_V[31]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_pyr_data_V[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_pyr_data_V[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_pyr_data_V[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_pyr_data_V[6]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_pyr_data_V[7]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_pyr_data_V[8]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_pyr_data_V[9]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[10]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[11]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[12]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[13]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[14]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[15]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[16]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[17]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[18]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[19]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[20]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[21]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[22]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[23]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[24]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[25]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[26]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[27]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[28]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[29]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[30]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[31]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[7]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_pyr_rows_V[9]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_pyr_step_V[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_pyr_step_V[10]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_pyr_step_V[11]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_pyr_step_V[12]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_pyr_step_V[13]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_pyr_step_V[14]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_pyr_step_V[15]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_pyr_step_V[16]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_pyr_step_V[17]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_pyr_step_V[18]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_pyr_step_V[19]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_pyr_step_V[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_pyr_step_V[20]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_pyr_step_V[21]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_pyr_step_V[22]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_pyr_step_V[23]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_pyr_step_V[24]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_pyr_step_V[25]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_pyr_step_V[26]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_pyr_step_V[27]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_pyr_step_V[28]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_pyr_step_V[29]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_pyr_step_V[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_pyr_step_V[30]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_pyr_step_V[31]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_pyr_step_V[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_pyr_step_V[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_pyr_step_V[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_pyr_step_V[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_pyr_step_V[7]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_pyr_step_V[8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_pyr_step_V[9]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_ref_patch_V[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_ref_patch_V[10]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_ref_patch_V[11]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_ref_patch_V[12]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_ref_patch_V[13]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_ref_patch_V[14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_ref_patch_V[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_ref_patch_V[16]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_ref_patch_V[17]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_ref_patch_V[18]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_ref_patch_V[19]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_ref_patch_V[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_ref_patch_V[20]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_ref_patch_V[21]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_ref_patch_V[22]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_ref_patch_V[23]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_ref_patch_V[24]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_ref_patch_V[25]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_ref_patch_V[26]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_ref_patch_V[27]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_ref_patch_V[28]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_ref_patch_V[29]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_ref_patch_V[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_ref_patch_V[30]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_ref_patch_V[31]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_ref_patch_V[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_ref_patch_V[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_ref_patch_V[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_ref_patch_V[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_ref_patch_V[7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_ref_patch_V[8]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_ref_patch_V[9]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[11]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[12]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[13]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[14]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[16]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[17]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[18]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[19]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[20]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[21]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[22]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[23]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[24]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[25]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[26]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[27]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[28]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[29]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[30]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[31]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[6]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_ref_patch_with_border_V[9]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rdata[0]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[0]_i_8\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[31]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[7]_i_5\ : label is "soft_lutpair3";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  \int_converged_reg[31]_0\(29 downto 0) <= \^int_converged_reg[31]_0\(29 downto 0);
  \int_cur_px_estimate_reg[31]_0\(29 downto 0) <= \^int_cur_px_estimate_reg[31]_0\(29 downto 0);
  s_axi_ctrl_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_ctrl_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FDD"
    )
        port map (
      I0 => \^s_axi_ctrl_rvalid\,
      I1 => s_axi_ctrl_RREADY,
      I2 => s_axi_ctrl_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[1]_i_1__0_n_0\
    );
\FSM_onehot_rstate[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_ctrl_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_ctrl_ARVALID,
      O => \FSM_onehot_rstate[2]_i_1__0_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1__0_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1__0_n_0\,
      Q => \^s_axi_ctrl_rvalid\,
      R => SR(0)
    );
\FSM_onehot_wstate[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF353035"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_ctrl_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^s_axi_ctrl_bvalid\,
      I4 => s_axi_ctrl_BREADY,
      O => \FSM_onehot_wstate[1]_i_1__0_n_0\
    );
\FSM_onehot_wstate[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_ctrl_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_ctrl_AWVALID,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[2]_i_1__0_n_0\
    );
\FSM_onehot_wstate[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_ctrl_WVALID,
      I2 => s_axi_ctrl_BREADY,
      I3 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1__0_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1__0_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1__0_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1__0_n_0\,
      Q => \^s_axi_ctrl_bvalid\,
      R => SR(0)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => ap_start,
      I1 => Q(0),
      I2 => Q(1),
      I3 => in_data_BVALID,
      O => D(0)
    );
\converged1_reg_324[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => E(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFF0000"
    )
        port map (
      I0 => \rdata[7]_i_5_n_0\,
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => ar_hs,
      I3 => int_ap_done_i_2_n_0,
      I4 => ap_done,
      I5 => data0(1),
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(5),
      I1 => s_axi_ctrl_ARADDR(6),
      I2 => s_axi_ctrl_ARADDR(4),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => data0(1),
      R => SR(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_start,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => SR(0)
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_done,
      Q => data0(3),
      R => SR(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBFBFFF808080"
    )
        port map (
      I0 => data0(7),
      I1 => Q(1),
      I2 => in_data_BVALID,
      I3 => int_ap_start1,
      I4 => s_axi_ctrl_WDATA(0),
      I5 => ap_start,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => int_ap_start1
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => ap_start,
      R => SR(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_ctrl_WSTRB(0),
      I3 => \waddr_reg_n_0_[4]\,
      I4 => int_auto_restart_i_2_n_0,
      I5 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \int_ier[1]_i_2_n_0\,
      O => int_auto_restart_i_2_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => SR(0)
    );
\int_converged[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_converged_reg_n_0_[0]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(0),
      O => int_converged0(0)
    );
\int_converged[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(10),
      O => int_converged0(10)
    );
\int_converged[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(11),
      O => int_converged0(11)
    );
\int_converged[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(12),
      O => int_converged0(12)
    );
\int_converged[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(13),
      O => int_converged0(13)
    );
\int_converged[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(14),
      O => int_converged0(14)
    );
\int_converged[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(15),
      O => int_converged0(15)
    );
\int_converged[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(14),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(16),
      O => int_converged0(16)
    );
\int_converged[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(15),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(17),
      O => int_converged0(17)
    );
\int_converged[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(18),
      O => int_converged0(18)
    );
\int_converged[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(19),
      O => int_converged0(19)
    );
\int_converged[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_converged_reg_n_0_[1]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(1),
      O => int_converged0(1)
    );
\int_converged[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(20),
      O => int_converged0(20)
    );
\int_converged[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(21),
      O => int_converged0(21)
    );
\int_converged[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(22),
      O => int_converged0(22)
    );
\int_converged[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(23),
      O => int_converged0(23)
    );
\int_converged[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(22),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(24),
      O => int_converged0(24)
    );
\int_converged[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(23),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(25),
      O => int_converged0(25)
    );
\int_converged[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(26),
      O => int_converged0(26)
    );
\int_converged[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(27),
      O => int_converged0(27)
    );
\int_converged[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(28),
      O => int_converged0(28)
    );
\int_converged[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(29),
      O => int_converged0(29)
    );
\int_converged[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(2),
      O => int_converged0(2)
    );
\int_converged[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(30),
      O => int_converged0(30)
    );
\int_converged[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[3]\,
      O => \int_converged[31]_i_1_n_0\
    );
\int_converged[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(31),
      O => int_converged0(31)
    );
\int_converged[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(3),
      O => int_converged0(3)
    );
\int_converged[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(4),
      O => int_converged0(4)
    );
\int_converged[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(5),
      O => int_converged0(5)
    );
\int_converged[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(6),
      O => int_converged0(6)
    );
\int_converged[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(7),
      O => int_converged0(7)
    );
\int_converged[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(6),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(8),
      O => int_converged0(8)
    );
\int_converged[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_converged_reg[31]_0\(7),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(9),
      O => int_converged0(9)
    );
\int_converged_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(0),
      Q => \int_converged_reg_n_0_[0]\,
      R => SR(0)
    );
\int_converged_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(10),
      Q => \^int_converged_reg[31]_0\(8),
      R => SR(0)
    );
\int_converged_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(11),
      Q => \^int_converged_reg[31]_0\(9),
      R => SR(0)
    );
\int_converged_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(12),
      Q => \^int_converged_reg[31]_0\(10),
      R => SR(0)
    );
\int_converged_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(13),
      Q => \^int_converged_reg[31]_0\(11),
      R => SR(0)
    );
\int_converged_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(14),
      Q => \^int_converged_reg[31]_0\(12),
      R => SR(0)
    );
\int_converged_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(15),
      Q => \^int_converged_reg[31]_0\(13),
      R => SR(0)
    );
\int_converged_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(16),
      Q => \^int_converged_reg[31]_0\(14),
      R => SR(0)
    );
\int_converged_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(17),
      Q => \^int_converged_reg[31]_0\(15),
      R => SR(0)
    );
\int_converged_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(18),
      Q => \^int_converged_reg[31]_0\(16),
      R => SR(0)
    );
\int_converged_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(19),
      Q => \^int_converged_reg[31]_0\(17),
      R => SR(0)
    );
\int_converged_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(1),
      Q => \int_converged_reg_n_0_[1]\,
      R => SR(0)
    );
\int_converged_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(20),
      Q => \^int_converged_reg[31]_0\(18),
      R => SR(0)
    );
\int_converged_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(21),
      Q => \^int_converged_reg[31]_0\(19),
      R => SR(0)
    );
\int_converged_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(22),
      Q => \^int_converged_reg[31]_0\(20),
      R => SR(0)
    );
\int_converged_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(23),
      Q => \^int_converged_reg[31]_0\(21),
      R => SR(0)
    );
\int_converged_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(24),
      Q => \^int_converged_reg[31]_0\(22),
      R => SR(0)
    );
\int_converged_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(25),
      Q => \^int_converged_reg[31]_0\(23),
      R => SR(0)
    );
\int_converged_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(26),
      Q => \^int_converged_reg[31]_0\(24),
      R => SR(0)
    );
\int_converged_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(27),
      Q => \^int_converged_reg[31]_0\(25),
      R => SR(0)
    );
\int_converged_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(28),
      Q => \^int_converged_reg[31]_0\(26),
      R => SR(0)
    );
\int_converged_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(29),
      Q => \^int_converged_reg[31]_0\(27),
      R => SR(0)
    );
\int_converged_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(2),
      Q => \^int_converged_reg[31]_0\(0),
      R => SR(0)
    );
\int_converged_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(30),
      Q => \^int_converged_reg[31]_0\(28),
      R => SR(0)
    );
\int_converged_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(31),
      Q => \^int_converged_reg[31]_0\(29),
      R => SR(0)
    );
\int_converged_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(3),
      Q => \^int_converged_reg[31]_0\(1),
      R => SR(0)
    );
\int_converged_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(4),
      Q => \^int_converged_reg[31]_0\(2),
      R => SR(0)
    );
\int_converged_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(5),
      Q => \^int_converged_reg[31]_0\(3),
      R => SR(0)
    );
\int_converged_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(6),
      Q => \^int_converged_reg[31]_0\(4),
      R => SR(0)
    );
\int_converged_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(7),
      Q => \^int_converged_reg[31]_0\(5),
      R => SR(0)
    );
\int_converged_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(8),
      Q => \^int_converged_reg[31]_0\(6),
      R => SR(0)
    );
\int_converged_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_converged[31]_i_1_n_0\,
      D => int_converged0(9),
      Q => \^int_converged_reg[31]_0\(7),
      R => SR(0)
    );
\int_cur_px_estimate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_cur_px_estimate_reg_n_0_[0]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(0),
      O => int_cur_px_estimate0(0)
    );
\int_cur_px_estimate[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(10),
      O => int_cur_px_estimate0(10)
    );
\int_cur_px_estimate[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(11),
      O => int_cur_px_estimate0(11)
    );
\int_cur_px_estimate[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(12),
      O => int_cur_px_estimate0(12)
    );
\int_cur_px_estimate[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(13),
      O => int_cur_px_estimate0(13)
    );
\int_cur_px_estimate[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(14),
      O => int_cur_px_estimate0(14)
    );
\int_cur_px_estimate[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(15),
      O => int_cur_px_estimate0(15)
    );
\int_cur_px_estimate[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(14),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(16),
      O => int_cur_px_estimate0(16)
    );
\int_cur_px_estimate[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(15),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(17),
      O => int_cur_px_estimate0(17)
    );
\int_cur_px_estimate[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(18),
      O => int_cur_px_estimate0(18)
    );
\int_cur_px_estimate[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(19),
      O => int_cur_px_estimate0(19)
    );
\int_cur_px_estimate[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_cur_px_estimate_reg_n_0_[1]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(1),
      O => int_cur_px_estimate0(1)
    );
\int_cur_px_estimate[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(20),
      O => int_cur_px_estimate0(20)
    );
\int_cur_px_estimate[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(21),
      O => int_cur_px_estimate0(21)
    );
\int_cur_px_estimate[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(22),
      O => int_cur_px_estimate0(22)
    );
\int_cur_px_estimate[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(23),
      O => int_cur_px_estimate0(23)
    );
\int_cur_px_estimate[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(22),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(24),
      O => int_cur_px_estimate0(24)
    );
\int_cur_px_estimate[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(23),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(25),
      O => int_cur_px_estimate0(25)
    );
\int_cur_px_estimate[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(26),
      O => int_cur_px_estimate0(26)
    );
\int_cur_px_estimate[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(27),
      O => int_cur_px_estimate0(27)
    );
\int_cur_px_estimate[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(28),
      O => int_cur_px_estimate0(28)
    );
\int_cur_px_estimate[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(29),
      O => int_cur_px_estimate0(29)
    );
\int_cur_px_estimate[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(2),
      O => int_cur_px_estimate0(2)
    );
\int_cur_px_estimate[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(30),
      O => int_cur_px_estimate0(30)
    );
\int_cur_px_estimate[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_cur_px_estimate[31]_i_1_n_0\
    );
\int_cur_px_estimate[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(31),
      O => int_cur_px_estimate0(31)
    );
\int_cur_px_estimate[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(3),
      O => int_cur_px_estimate0(3)
    );
\int_cur_px_estimate[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(4),
      O => int_cur_px_estimate0(4)
    );
\int_cur_px_estimate[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(5),
      O => int_cur_px_estimate0(5)
    );
\int_cur_px_estimate[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(6),
      O => int_cur_px_estimate0(6)
    );
\int_cur_px_estimate[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(7),
      O => int_cur_px_estimate0(7)
    );
\int_cur_px_estimate[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(6),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(8),
      O => int_cur_px_estimate0(8)
    );
\int_cur_px_estimate[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_cur_px_estimate_reg[31]_0\(7),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(9),
      O => int_cur_px_estimate0(9)
    );
\int_cur_px_estimate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(0),
      Q => \int_cur_px_estimate_reg_n_0_[0]\,
      R => SR(0)
    );
\int_cur_px_estimate_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(10),
      Q => \^int_cur_px_estimate_reg[31]_0\(8),
      R => SR(0)
    );
\int_cur_px_estimate_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(11),
      Q => \^int_cur_px_estimate_reg[31]_0\(9),
      R => SR(0)
    );
\int_cur_px_estimate_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(12),
      Q => \^int_cur_px_estimate_reg[31]_0\(10),
      R => SR(0)
    );
\int_cur_px_estimate_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(13),
      Q => \^int_cur_px_estimate_reg[31]_0\(11),
      R => SR(0)
    );
\int_cur_px_estimate_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(14),
      Q => \^int_cur_px_estimate_reg[31]_0\(12),
      R => SR(0)
    );
\int_cur_px_estimate_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(15),
      Q => \^int_cur_px_estimate_reg[31]_0\(13),
      R => SR(0)
    );
\int_cur_px_estimate_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(16),
      Q => \^int_cur_px_estimate_reg[31]_0\(14),
      R => SR(0)
    );
\int_cur_px_estimate_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(17),
      Q => \^int_cur_px_estimate_reg[31]_0\(15),
      R => SR(0)
    );
\int_cur_px_estimate_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(18),
      Q => \^int_cur_px_estimate_reg[31]_0\(16),
      R => SR(0)
    );
\int_cur_px_estimate_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(19),
      Q => \^int_cur_px_estimate_reg[31]_0\(17),
      R => SR(0)
    );
\int_cur_px_estimate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(1),
      Q => \int_cur_px_estimate_reg_n_0_[1]\,
      R => SR(0)
    );
\int_cur_px_estimate_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(20),
      Q => \^int_cur_px_estimate_reg[31]_0\(18),
      R => SR(0)
    );
\int_cur_px_estimate_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(21),
      Q => \^int_cur_px_estimate_reg[31]_0\(19),
      R => SR(0)
    );
\int_cur_px_estimate_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(22),
      Q => \^int_cur_px_estimate_reg[31]_0\(20),
      R => SR(0)
    );
\int_cur_px_estimate_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(23),
      Q => \^int_cur_px_estimate_reg[31]_0\(21),
      R => SR(0)
    );
\int_cur_px_estimate_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(24),
      Q => \^int_cur_px_estimate_reg[31]_0\(22),
      R => SR(0)
    );
\int_cur_px_estimate_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(25),
      Q => \^int_cur_px_estimate_reg[31]_0\(23),
      R => SR(0)
    );
\int_cur_px_estimate_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(26),
      Q => \^int_cur_px_estimate_reg[31]_0\(24),
      R => SR(0)
    );
\int_cur_px_estimate_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(27),
      Q => \^int_cur_px_estimate_reg[31]_0\(25),
      R => SR(0)
    );
\int_cur_px_estimate_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(28),
      Q => \^int_cur_px_estimate_reg[31]_0\(26),
      R => SR(0)
    );
\int_cur_px_estimate_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(29),
      Q => \^int_cur_px_estimate_reg[31]_0\(27),
      R => SR(0)
    );
\int_cur_px_estimate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(2),
      Q => \^int_cur_px_estimate_reg[31]_0\(0),
      R => SR(0)
    );
\int_cur_px_estimate_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(30),
      Q => \^int_cur_px_estimate_reg[31]_0\(28),
      R => SR(0)
    );
\int_cur_px_estimate_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(31),
      Q => \^int_cur_px_estimate_reg[31]_0\(29),
      R => SR(0)
    );
\int_cur_px_estimate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(3),
      Q => \^int_cur_px_estimate_reg[31]_0\(1),
      R => SR(0)
    );
\int_cur_px_estimate_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(4),
      Q => \^int_cur_px_estimate_reg[31]_0\(2),
      R => SR(0)
    );
\int_cur_px_estimate_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(5),
      Q => \^int_cur_px_estimate_reg[31]_0\(3),
      R => SR(0)
    );
\int_cur_px_estimate_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(6),
      Q => \^int_cur_px_estimate_reg[31]_0\(4),
      R => SR(0)
    );
\int_cur_px_estimate_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(7),
      Q => \^int_cur_px_estimate_reg[31]_0\(5),
      R => SR(0)
    );
\int_cur_px_estimate_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(8),
      Q => \^int_cur_px_estimate_reg[31]_0\(6),
      R => SR(0)
    );
\int_cur_px_estimate_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cur_px_estimate[31]_i_1_n_0\,
      D => int_cur_px_estimate0(9),
      Q => \^int_cur_px_estimate_reg[31]_0\(7),
      R => SR(0)
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_ctrl_WSTRB(0),
      I3 => int_gie_i_2_n_0,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => int_gie_i_3_n_0,
      O => int_gie_i_2_n_0
    );
int_gie_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_ctrl_WVALID,
      O => int_gie_i_3_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => SR(0)
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => int_ier9_out
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => s_axi_ctrl_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[1]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier9_out,
      D => s_axi_ctrl_WDATA(0),
      Q => \int_ier_reg_n_0_[0]\,
      R => SR(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier9_out,
      D => s_axi_ctrl_WDATA(1),
      Q => p_0_in,
      R => SR(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => int_isr6_out,
      I2 => in_data_BVALID,
      I3 => Q(1),
      I4 => \int_ier_reg_n_0_[0]\,
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_ctrl_WSTRB(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => int_gie_i_2_n_0,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => int_isr6_out,
      I2 => in_data_BVALID,
      I3 => Q(1),
      I4 => p_0_in,
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => SR(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => SR(0)
    );
\int_levels[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[0]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(0),
      O => int_levels0(0)
    );
\int_levels[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[10]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(10),
      O => int_levels0(10)
    );
\int_levels[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[11]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(11),
      O => int_levels0(11)
    );
\int_levels[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[12]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(12),
      O => int_levels0(12)
    );
\int_levels[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[13]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(13),
      O => int_levels0(13)
    );
\int_levels[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[14]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(14),
      O => int_levels0(14)
    );
\int_levels[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[15]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(15),
      O => int_levels0(15)
    );
\int_levels[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[16]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(16),
      O => int_levels0(16)
    );
\int_levels[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[17]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(17),
      O => int_levels0(17)
    );
\int_levels[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[18]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(18),
      O => int_levels0(18)
    );
\int_levels[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[19]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(19),
      O => int_levels0(19)
    );
\int_levels[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[1]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(1),
      O => int_levels0(1)
    );
\int_levels[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[20]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(20),
      O => int_levels0(20)
    );
\int_levels[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[21]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(21),
      O => int_levels0(21)
    );
\int_levels[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[22]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(22),
      O => int_levels0(22)
    );
\int_levels[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[23]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(23),
      O => int_levels0(23)
    );
\int_levels[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[24]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(24),
      O => int_levels0(24)
    );
\int_levels[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[25]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(25),
      O => int_levels0(25)
    );
\int_levels[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[26]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(26),
      O => int_levels0(26)
    );
\int_levels[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[27]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(27),
      O => int_levels0(27)
    );
\int_levels[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[28]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(28),
      O => int_levels0(28)
    );
\int_levels[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[29]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(29),
      O => int_levels0(29)
    );
\int_levels[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[2]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(2),
      O => int_levels0(2)
    );
\int_levels[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[30]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(30),
      O => int_levels0(30)
    );
\int_levels[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[3]\,
      O => \int_levels[31]_i_1_n_0\
    );
\int_levels[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[31]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(31),
      O => int_levels0(31)
    );
\int_levels[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[3]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(3),
      O => int_levels0(3)
    );
\int_levels[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[4]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(4),
      O => int_levels0(4)
    );
\int_levels[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[5]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(5),
      O => int_levels0(5)
    );
\int_levels[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[6]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(6),
      O => int_levels0(6)
    );
\int_levels[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[7]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(7),
      O => int_levels0(7)
    );
\int_levels[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[8]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(8),
      O => int_levels0(8)
    );
\int_levels[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_levels_reg_n_0_[9]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(9),
      O => int_levels0(9)
    );
\int_levels_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(0),
      Q => \int_levels_reg_n_0_[0]\,
      R => SR(0)
    );
\int_levels_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(10),
      Q => \int_levels_reg_n_0_[10]\,
      R => SR(0)
    );
\int_levels_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(11),
      Q => \int_levels_reg_n_0_[11]\,
      R => SR(0)
    );
\int_levels_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(12),
      Q => \int_levels_reg_n_0_[12]\,
      R => SR(0)
    );
\int_levels_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(13),
      Q => \int_levels_reg_n_0_[13]\,
      R => SR(0)
    );
\int_levels_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(14),
      Q => \int_levels_reg_n_0_[14]\,
      R => SR(0)
    );
\int_levels_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(15),
      Q => \int_levels_reg_n_0_[15]\,
      R => SR(0)
    );
\int_levels_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(16),
      Q => \int_levels_reg_n_0_[16]\,
      R => SR(0)
    );
\int_levels_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(17),
      Q => \int_levels_reg_n_0_[17]\,
      R => SR(0)
    );
\int_levels_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(18),
      Q => \int_levels_reg_n_0_[18]\,
      R => SR(0)
    );
\int_levels_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(19),
      Q => \int_levels_reg_n_0_[19]\,
      R => SR(0)
    );
\int_levels_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(1),
      Q => \int_levels_reg_n_0_[1]\,
      R => SR(0)
    );
\int_levels_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(20),
      Q => \int_levels_reg_n_0_[20]\,
      R => SR(0)
    );
\int_levels_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(21),
      Q => \int_levels_reg_n_0_[21]\,
      R => SR(0)
    );
\int_levels_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(22),
      Q => \int_levels_reg_n_0_[22]\,
      R => SR(0)
    );
\int_levels_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(23),
      Q => \int_levels_reg_n_0_[23]\,
      R => SR(0)
    );
\int_levels_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(24),
      Q => \int_levels_reg_n_0_[24]\,
      R => SR(0)
    );
\int_levels_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(25),
      Q => \int_levels_reg_n_0_[25]\,
      R => SR(0)
    );
\int_levels_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(26),
      Q => \int_levels_reg_n_0_[26]\,
      R => SR(0)
    );
\int_levels_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(27),
      Q => \int_levels_reg_n_0_[27]\,
      R => SR(0)
    );
\int_levels_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(28),
      Q => \int_levels_reg_n_0_[28]\,
      R => SR(0)
    );
\int_levels_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(29),
      Q => \int_levels_reg_n_0_[29]\,
      R => SR(0)
    );
\int_levels_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(2),
      Q => \int_levels_reg_n_0_[2]\,
      R => SR(0)
    );
\int_levels_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(30),
      Q => \int_levels_reg_n_0_[30]\,
      R => SR(0)
    );
\int_levels_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(31),
      Q => \int_levels_reg_n_0_[31]\,
      R => SR(0)
    );
\int_levels_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(3),
      Q => \int_levels_reg_n_0_[3]\,
      R => SR(0)
    );
\int_levels_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(4),
      Q => \int_levels_reg_n_0_[4]\,
      R => SR(0)
    );
\int_levels_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(5),
      Q => \int_levels_reg_n_0_[5]\,
      R => SR(0)
    );
\int_levels_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(6),
      Q => \int_levels_reg_n_0_[6]\,
      R => SR(0)
    );
\int_levels_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(7),
      Q => \int_levels_reg_n_0_[7]\,
      R => SR(0)
    );
\int_levels_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(8),
      Q => \int_levels_reg_n_0_[8]\,
      R => SR(0)
    );
\int_levels_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_levels[31]_i_1_n_0\,
      D => int_levels0(9),
      Q => \int_levels_reg_n_0_[9]\,
      R => SR(0)
    );
\int_pyr_cols_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[0]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(0),
      O => int_pyr_cols_V0(0)
    );
\int_pyr_cols_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[10]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(10),
      O => int_pyr_cols_V0(10)
    );
\int_pyr_cols_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[11]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(11),
      O => int_pyr_cols_V0(11)
    );
\int_pyr_cols_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[12]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(12),
      O => int_pyr_cols_V0(12)
    );
\int_pyr_cols_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[13]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(13),
      O => int_pyr_cols_V0(13)
    );
\int_pyr_cols_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[14]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(14),
      O => int_pyr_cols_V0(14)
    );
\int_pyr_cols_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[15]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(15),
      O => int_pyr_cols_V0(15)
    );
\int_pyr_cols_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[16]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(16),
      O => int_pyr_cols_V0(16)
    );
\int_pyr_cols_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[17]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(17),
      O => int_pyr_cols_V0(17)
    );
\int_pyr_cols_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[18]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(18),
      O => int_pyr_cols_V0(18)
    );
\int_pyr_cols_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[19]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(19),
      O => int_pyr_cols_V0(19)
    );
\int_pyr_cols_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[1]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(1),
      O => int_pyr_cols_V0(1)
    );
\int_pyr_cols_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[20]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(20),
      O => int_pyr_cols_V0(20)
    );
\int_pyr_cols_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[21]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(21),
      O => int_pyr_cols_V0(21)
    );
\int_pyr_cols_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[22]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(22),
      O => int_pyr_cols_V0(22)
    );
\int_pyr_cols_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[23]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(23),
      O => int_pyr_cols_V0(23)
    );
\int_pyr_cols_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[24]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(24),
      O => int_pyr_cols_V0(24)
    );
\int_pyr_cols_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[25]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(25),
      O => int_pyr_cols_V0(25)
    );
\int_pyr_cols_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[26]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(26),
      O => int_pyr_cols_V0(26)
    );
\int_pyr_cols_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[27]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(27),
      O => int_pyr_cols_V0(27)
    );
\int_pyr_cols_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[28]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(28),
      O => int_pyr_cols_V0(28)
    );
\int_pyr_cols_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[29]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(29),
      O => int_pyr_cols_V0(29)
    );
\int_pyr_cols_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[2]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(2),
      O => int_pyr_cols_V0(2)
    );
\int_pyr_cols_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[30]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(30),
      O => int_pyr_cols_V0(30)
    );
\int_pyr_cols_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[6]\,
      O => \int_pyr_cols_V[31]_i_1_n_0\
    );
\int_pyr_cols_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[31]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(31),
      O => int_pyr_cols_V0(31)
    );
\int_pyr_cols_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[3]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(3),
      O => int_pyr_cols_V0(3)
    );
\int_pyr_cols_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[4]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(4),
      O => int_pyr_cols_V0(4)
    );
\int_pyr_cols_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[5]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(5),
      O => int_pyr_cols_V0(5)
    );
\int_pyr_cols_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[6]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(6),
      O => int_pyr_cols_V0(6)
    );
\int_pyr_cols_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[7]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(7),
      O => int_pyr_cols_V0(7)
    );
\int_pyr_cols_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[8]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(8),
      O => int_pyr_cols_V0(8)
    );
\int_pyr_cols_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_cols_V_reg_n_0_[9]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(9),
      O => int_pyr_cols_V0(9)
    );
\int_pyr_cols_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(0),
      Q => \int_pyr_cols_V_reg_n_0_[0]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(10),
      Q => \int_pyr_cols_V_reg_n_0_[10]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(11),
      Q => \int_pyr_cols_V_reg_n_0_[11]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(12),
      Q => \int_pyr_cols_V_reg_n_0_[12]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(13),
      Q => \int_pyr_cols_V_reg_n_0_[13]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(14),
      Q => \int_pyr_cols_V_reg_n_0_[14]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(15),
      Q => \int_pyr_cols_V_reg_n_0_[15]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(16),
      Q => \int_pyr_cols_V_reg_n_0_[16]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(17),
      Q => \int_pyr_cols_V_reg_n_0_[17]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(18),
      Q => \int_pyr_cols_V_reg_n_0_[18]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(19),
      Q => \int_pyr_cols_V_reg_n_0_[19]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(1),
      Q => \int_pyr_cols_V_reg_n_0_[1]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(20),
      Q => \int_pyr_cols_V_reg_n_0_[20]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(21),
      Q => \int_pyr_cols_V_reg_n_0_[21]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(22),
      Q => \int_pyr_cols_V_reg_n_0_[22]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(23),
      Q => \int_pyr_cols_V_reg_n_0_[23]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(24),
      Q => \int_pyr_cols_V_reg_n_0_[24]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(25),
      Q => \int_pyr_cols_V_reg_n_0_[25]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(26),
      Q => \int_pyr_cols_V_reg_n_0_[26]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(27),
      Q => \int_pyr_cols_V_reg_n_0_[27]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(28),
      Q => \int_pyr_cols_V_reg_n_0_[28]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(29),
      Q => \int_pyr_cols_V_reg_n_0_[29]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(2),
      Q => \int_pyr_cols_V_reg_n_0_[2]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(30),
      Q => \int_pyr_cols_V_reg_n_0_[30]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(31),
      Q => \int_pyr_cols_V_reg_n_0_[31]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(3),
      Q => \int_pyr_cols_V_reg_n_0_[3]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(4),
      Q => \int_pyr_cols_V_reg_n_0_[4]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(5),
      Q => \int_pyr_cols_V_reg_n_0_[5]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(6),
      Q => \int_pyr_cols_V_reg_n_0_[6]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(7),
      Q => \int_pyr_cols_V_reg_n_0_[7]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(8),
      Q => \int_pyr_cols_V_reg_n_0_[8]\,
      R => SR(0)
    );
\int_pyr_cols_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_cols_V[31]_i_1_n_0\,
      D => int_pyr_cols_V0(9),
      Q => \int_pyr_cols_V_reg_n_0_[9]\,
      R => SR(0)
    );
\int_pyr_data_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[0]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(0),
      O => int_pyr_data_V0(0)
    );
\int_pyr_data_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[10]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(10),
      O => int_pyr_data_V0(10)
    );
\int_pyr_data_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[11]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(11),
      O => int_pyr_data_V0(11)
    );
\int_pyr_data_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[12]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(12),
      O => int_pyr_data_V0(12)
    );
\int_pyr_data_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[13]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(13),
      O => int_pyr_data_V0(13)
    );
\int_pyr_data_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[14]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(14),
      O => int_pyr_data_V0(14)
    );
\int_pyr_data_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[15]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(15),
      O => int_pyr_data_V0(15)
    );
\int_pyr_data_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[16]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(16),
      O => int_pyr_data_V0(16)
    );
\int_pyr_data_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[17]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(17),
      O => int_pyr_data_V0(17)
    );
\int_pyr_data_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[18]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(18),
      O => int_pyr_data_V0(18)
    );
\int_pyr_data_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[19]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(19),
      O => int_pyr_data_V0(19)
    );
\int_pyr_data_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[1]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(1),
      O => int_pyr_data_V0(1)
    );
\int_pyr_data_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[20]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(20),
      O => int_pyr_data_V0(20)
    );
\int_pyr_data_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[21]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(21),
      O => int_pyr_data_V0(21)
    );
\int_pyr_data_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[22]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(22),
      O => int_pyr_data_V0(22)
    );
\int_pyr_data_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[23]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(23),
      O => int_pyr_data_V0(23)
    );
\int_pyr_data_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[24]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(24),
      O => int_pyr_data_V0(24)
    );
\int_pyr_data_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[25]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(25),
      O => int_pyr_data_V0(25)
    );
\int_pyr_data_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[26]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(26),
      O => int_pyr_data_V0(26)
    );
\int_pyr_data_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[27]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(27),
      O => int_pyr_data_V0(27)
    );
\int_pyr_data_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[28]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(28),
      O => int_pyr_data_V0(28)
    );
\int_pyr_data_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[29]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(29),
      O => int_pyr_data_V0(29)
    );
\int_pyr_data_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[2]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(2),
      O => int_pyr_data_V0(2)
    );
\int_pyr_data_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[30]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(30),
      O => int_pyr_data_V0(30)
    );
\int_pyr_data_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[3]\,
      O => p_0_in0
    );
\int_pyr_data_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[31]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(31),
      O => int_pyr_data_V0(31)
    );
\int_pyr_data_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[3]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(3),
      O => int_pyr_data_V0(3)
    );
\int_pyr_data_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[4]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(4),
      O => int_pyr_data_V0(4)
    );
\int_pyr_data_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[5]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(5),
      O => int_pyr_data_V0(5)
    );
\int_pyr_data_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[6]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(6),
      O => int_pyr_data_V0(6)
    );
\int_pyr_data_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[7]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(7),
      O => int_pyr_data_V0(7)
    );
\int_pyr_data_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[8]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(8),
      O => int_pyr_data_V0(8)
    );
\int_pyr_data_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_data_V_reg_n_0_[9]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(9),
      O => int_pyr_data_V0(9)
    );
\int_pyr_data_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(0),
      Q => \int_pyr_data_V_reg_n_0_[0]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(10),
      Q => \int_pyr_data_V_reg_n_0_[10]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(11),
      Q => \int_pyr_data_V_reg_n_0_[11]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(12),
      Q => \int_pyr_data_V_reg_n_0_[12]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(13),
      Q => \int_pyr_data_V_reg_n_0_[13]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(14),
      Q => \int_pyr_data_V_reg_n_0_[14]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(15),
      Q => \int_pyr_data_V_reg_n_0_[15]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(16),
      Q => \int_pyr_data_V_reg_n_0_[16]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(17),
      Q => \int_pyr_data_V_reg_n_0_[17]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(18),
      Q => \int_pyr_data_V_reg_n_0_[18]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(19),
      Q => \int_pyr_data_V_reg_n_0_[19]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(1),
      Q => \int_pyr_data_V_reg_n_0_[1]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(20),
      Q => \int_pyr_data_V_reg_n_0_[20]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(21),
      Q => \int_pyr_data_V_reg_n_0_[21]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(22),
      Q => \int_pyr_data_V_reg_n_0_[22]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(23),
      Q => \int_pyr_data_V_reg_n_0_[23]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(24),
      Q => \int_pyr_data_V_reg_n_0_[24]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(25),
      Q => \int_pyr_data_V_reg_n_0_[25]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(26),
      Q => \int_pyr_data_V_reg_n_0_[26]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(27),
      Q => \int_pyr_data_V_reg_n_0_[27]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(28),
      Q => \int_pyr_data_V_reg_n_0_[28]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(29),
      Q => \int_pyr_data_V_reg_n_0_[29]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(2),
      Q => \int_pyr_data_V_reg_n_0_[2]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(30),
      Q => \int_pyr_data_V_reg_n_0_[30]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(31),
      Q => \int_pyr_data_V_reg_n_0_[31]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(3),
      Q => \int_pyr_data_V_reg_n_0_[3]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(4),
      Q => \int_pyr_data_V_reg_n_0_[4]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(5),
      Q => \int_pyr_data_V_reg_n_0_[5]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(6),
      Q => \int_pyr_data_V_reg_n_0_[6]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(7),
      Q => \int_pyr_data_V_reg_n_0_[7]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(8),
      Q => \int_pyr_data_V_reg_n_0_[8]\,
      R => SR(0)
    );
\int_pyr_data_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_pyr_data_V0(9),
      Q => \int_pyr_data_V_reg_n_0_[9]\,
      R => SR(0)
    );
\int_pyr_rows_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[0]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(0),
      O => int_pyr_rows_V0(0)
    );
\int_pyr_rows_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[10]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(10),
      O => int_pyr_rows_V0(10)
    );
\int_pyr_rows_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[11]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(11),
      O => int_pyr_rows_V0(11)
    );
\int_pyr_rows_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[12]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(12),
      O => int_pyr_rows_V0(12)
    );
\int_pyr_rows_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[13]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(13),
      O => int_pyr_rows_V0(13)
    );
\int_pyr_rows_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[14]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(14),
      O => int_pyr_rows_V0(14)
    );
\int_pyr_rows_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[15]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(15),
      O => int_pyr_rows_V0(15)
    );
\int_pyr_rows_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[16]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(16),
      O => int_pyr_rows_V0(16)
    );
\int_pyr_rows_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[17]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(17),
      O => int_pyr_rows_V0(17)
    );
\int_pyr_rows_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[18]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(18),
      O => int_pyr_rows_V0(18)
    );
\int_pyr_rows_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[19]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(19),
      O => int_pyr_rows_V0(19)
    );
\int_pyr_rows_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[1]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(1),
      O => int_pyr_rows_V0(1)
    );
\int_pyr_rows_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[20]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(20),
      O => int_pyr_rows_V0(20)
    );
\int_pyr_rows_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[21]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(21),
      O => int_pyr_rows_V0(21)
    );
\int_pyr_rows_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[22]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(22),
      O => int_pyr_rows_V0(22)
    );
\int_pyr_rows_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[23]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(23),
      O => int_pyr_rows_V0(23)
    );
\int_pyr_rows_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[24]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(24),
      O => int_pyr_rows_V0(24)
    );
\int_pyr_rows_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[25]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(25),
      O => int_pyr_rows_V0(25)
    );
\int_pyr_rows_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[26]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(26),
      O => int_pyr_rows_V0(26)
    );
\int_pyr_rows_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[27]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(27),
      O => int_pyr_rows_V0(27)
    );
\int_pyr_rows_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[28]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(28),
      O => int_pyr_rows_V0(28)
    );
\int_pyr_rows_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[29]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(29),
      O => int_pyr_rows_V0(29)
    );
\int_pyr_rows_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[2]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(2),
      O => int_pyr_rows_V0(2)
    );
\int_pyr_rows_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[30]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(30),
      O => int_pyr_rows_V0(30)
    );
\int_pyr_rows_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[6]\,
      O => \int_pyr_rows_V[31]_i_1_n_0\
    );
\int_pyr_rows_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[31]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(31),
      O => int_pyr_rows_V0(31)
    );
\int_pyr_rows_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[3]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(3),
      O => int_pyr_rows_V0(3)
    );
\int_pyr_rows_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[4]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(4),
      O => int_pyr_rows_V0(4)
    );
\int_pyr_rows_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[5]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(5),
      O => int_pyr_rows_V0(5)
    );
\int_pyr_rows_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[6]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(6),
      O => int_pyr_rows_V0(6)
    );
\int_pyr_rows_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[7]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(7),
      O => int_pyr_rows_V0(7)
    );
\int_pyr_rows_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[8]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(8),
      O => int_pyr_rows_V0(8)
    );
\int_pyr_rows_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_rows_V_reg_n_0_[9]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(9),
      O => int_pyr_rows_V0(9)
    );
\int_pyr_rows_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(0),
      Q => \int_pyr_rows_V_reg_n_0_[0]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(10),
      Q => \int_pyr_rows_V_reg_n_0_[10]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(11),
      Q => \int_pyr_rows_V_reg_n_0_[11]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(12),
      Q => \int_pyr_rows_V_reg_n_0_[12]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(13),
      Q => \int_pyr_rows_V_reg_n_0_[13]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(14),
      Q => \int_pyr_rows_V_reg_n_0_[14]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(15),
      Q => \int_pyr_rows_V_reg_n_0_[15]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(16),
      Q => \int_pyr_rows_V_reg_n_0_[16]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(17),
      Q => \int_pyr_rows_V_reg_n_0_[17]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(18),
      Q => \int_pyr_rows_V_reg_n_0_[18]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(19),
      Q => \int_pyr_rows_V_reg_n_0_[19]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(1),
      Q => \int_pyr_rows_V_reg_n_0_[1]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(20),
      Q => \int_pyr_rows_V_reg_n_0_[20]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(21),
      Q => \int_pyr_rows_V_reg_n_0_[21]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(22),
      Q => \int_pyr_rows_V_reg_n_0_[22]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(23),
      Q => \int_pyr_rows_V_reg_n_0_[23]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(24),
      Q => \int_pyr_rows_V_reg_n_0_[24]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(25),
      Q => \int_pyr_rows_V_reg_n_0_[25]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(26),
      Q => \int_pyr_rows_V_reg_n_0_[26]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(27),
      Q => \int_pyr_rows_V_reg_n_0_[27]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(28),
      Q => \int_pyr_rows_V_reg_n_0_[28]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(29),
      Q => \int_pyr_rows_V_reg_n_0_[29]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(2),
      Q => \int_pyr_rows_V_reg_n_0_[2]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(30),
      Q => \int_pyr_rows_V_reg_n_0_[30]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(31),
      Q => \int_pyr_rows_V_reg_n_0_[31]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(3),
      Q => \int_pyr_rows_V_reg_n_0_[3]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(4),
      Q => \int_pyr_rows_V_reg_n_0_[4]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(5),
      Q => \int_pyr_rows_V_reg_n_0_[5]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(6),
      Q => \int_pyr_rows_V_reg_n_0_[6]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(7),
      Q => \int_pyr_rows_V_reg_n_0_[7]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(8),
      Q => \int_pyr_rows_V_reg_n_0_[8]\,
      R => SR(0)
    );
\int_pyr_rows_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_rows_V[31]_i_1_n_0\,
      D => int_pyr_rows_V0(9),
      Q => \int_pyr_rows_V_reg_n_0_[9]\,
      R => SR(0)
    );
\int_pyr_step_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[0]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(0),
      O => int_pyr_step_V0(0)
    );
\int_pyr_step_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[10]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(10),
      O => int_pyr_step_V0(10)
    );
\int_pyr_step_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[11]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(11),
      O => int_pyr_step_V0(11)
    );
\int_pyr_step_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[12]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(12),
      O => int_pyr_step_V0(12)
    );
\int_pyr_step_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[13]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(13),
      O => int_pyr_step_V0(13)
    );
\int_pyr_step_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[14]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(14),
      O => int_pyr_step_V0(14)
    );
\int_pyr_step_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[15]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(15),
      O => int_pyr_step_V0(15)
    );
\int_pyr_step_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[16]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(16),
      O => int_pyr_step_V0(16)
    );
\int_pyr_step_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[17]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(17),
      O => int_pyr_step_V0(17)
    );
\int_pyr_step_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[18]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(18),
      O => int_pyr_step_V0(18)
    );
\int_pyr_step_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[19]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(19),
      O => int_pyr_step_V0(19)
    );
\int_pyr_step_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[1]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(1),
      O => int_pyr_step_V0(1)
    );
\int_pyr_step_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[20]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(20),
      O => int_pyr_step_V0(20)
    );
\int_pyr_step_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[21]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(21),
      O => int_pyr_step_V0(21)
    );
\int_pyr_step_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[22]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(22),
      O => int_pyr_step_V0(22)
    );
\int_pyr_step_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[23]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(23),
      O => int_pyr_step_V0(23)
    );
\int_pyr_step_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[24]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(24),
      O => int_pyr_step_V0(24)
    );
\int_pyr_step_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[25]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(25),
      O => int_pyr_step_V0(25)
    );
\int_pyr_step_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[26]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(26),
      O => int_pyr_step_V0(26)
    );
\int_pyr_step_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[27]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(27),
      O => int_pyr_step_V0(27)
    );
\int_pyr_step_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[28]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(28),
      O => int_pyr_step_V0(28)
    );
\int_pyr_step_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[29]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(29),
      O => int_pyr_step_V0(29)
    );
\int_pyr_step_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[2]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(2),
      O => int_pyr_step_V0(2)
    );
\int_pyr_step_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[30]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(30),
      O => int_pyr_step_V0(30)
    );
\int_pyr_step_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[6]\,
      O => \int_pyr_step_V[31]_i_1_n_0\
    );
\int_pyr_step_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[31]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(31),
      O => int_pyr_step_V0(31)
    );
\int_pyr_step_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[3]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(3),
      O => int_pyr_step_V0(3)
    );
\int_pyr_step_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[4]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(4),
      O => int_pyr_step_V0(4)
    );
\int_pyr_step_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[5]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(5),
      O => int_pyr_step_V0(5)
    );
\int_pyr_step_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[6]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(6),
      O => int_pyr_step_V0(6)
    );
\int_pyr_step_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[7]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(7),
      O => int_pyr_step_V0(7)
    );
\int_pyr_step_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[8]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(8),
      O => int_pyr_step_V0(8)
    );
\int_pyr_step_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[9]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(9),
      O => int_pyr_step_V0(9)
    );
\int_pyr_step_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(0),
      Q => \int_pyr_step_V_reg_n_0_[0]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(10),
      Q => \int_pyr_step_V_reg_n_0_[10]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(11),
      Q => \int_pyr_step_V_reg_n_0_[11]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(12),
      Q => \int_pyr_step_V_reg_n_0_[12]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(13),
      Q => \int_pyr_step_V_reg_n_0_[13]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(14),
      Q => \int_pyr_step_V_reg_n_0_[14]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(15),
      Q => \int_pyr_step_V_reg_n_0_[15]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(16),
      Q => \int_pyr_step_V_reg_n_0_[16]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(17),
      Q => \int_pyr_step_V_reg_n_0_[17]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(18),
      Q => \int_pyr_step_V_reg_n_0_[18]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(19),
      Q => \int_pyr_step_V_reg_n_0_[19]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(1),
      Q => \int_pyr_step_V_reg_n_0_[1]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(20),
      Q => \int_pyr_step_V_reg_n_0_[20]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(21),
      Q => \int_pyr_step_V_reg_n_0_[21]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(22),
      Q => \int_pyr_step_V_reg_n_0_[22]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(23),
      Q => \int_pyr_step_V_reg_n_0_[23]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(24),
      Q => \int_pyr_step_V_reg_n_0_[24]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(25),
      Q => \int_pyr_step_V_reg_n_0_[25]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(26),
      Q => \int_pyr_step_V_reg_n_0_[26]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(27),
      Q => \int_pyr_step_V_reg_n_0_[27]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(28),
      Q => \int_pyr_step_V_reg_n_0_[28]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(29),
      Q => \int_pyr_step_V_reg_n_0_[29]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(2),
      Q => \int_pyr_step_V_reg_n_0_[2]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(30),
      Q => \int_pyr_step_V_reg_n_0_[30]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(31),
      Q => \int_pyr_step_V_reg_n_0_[31]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(3),
      Q => \int_pyr_step_V_reg_n_0_[3]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(4),
      Q => \int_pyr_step_V_reg_n_0_[4]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(5),
      Q => \int_pyr_step_V_reg_n_0_[5]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(6),
      Q => \int_pyr_step_V_reg_n_0_[6]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(7),
      Q => \int_pyr_step_V_reg_n_0_[7]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(8),
      Q => \int_pyr_step_V_reg_n_0_[8]\,
      R => SR(0)
    );
\int_pyr_step_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_pyr_step_V[31]_i_1_n_0\,
      D => int_pyr_step_V0(9),
      Q => \int_pyr_step_V_reg_n_0_[9]\,
      R => SR(0)
    );
\int_ref_patch_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[0]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(0),
      O => int_ref_patch_V0(0)
    );
\int_ref_patch_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[10]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(10),
      O => int_ref_patch_V0(10)
    );
\int_ref_patch_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[11]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(11),
      O => int_ref_patch_V0(11)
    );
\int_ref_patch_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[12]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(12),
      O => int_ref_patch_V0(12)
    );
\int_ref_patch_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[13]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(13),
      O => int_ref_patch_V0(13)
    );
\int_ref_patch_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[14]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(14),
      O => int_ref_patch_V0(14)
    );
\int_ref_patch_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[15]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(15),
      O => int_ref_patch_V0(15)
    );
\int_ref_patch_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[16]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(16),
      O => int_ref_patch_V0(16)
    );
\int_ref_patch_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[17]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(17),
      O => int_ref_patch_V0(17)
    );
\int_ref_patch_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[18]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(18),
      O => int_ref_patch_V0(18)
    );
\int_ref_patch_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[19]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(19),
      O => int_ref_patch_V0(19)
    );
\int_ref_patch_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[1]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(1),
      O => int_ref_patch_V0(1)
    );
\int_ref_patch_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[20]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(20),
      O => int_ref_patch_V0(20)
    );
\int_ref_patch_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[21]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(21),
      O => int_ref_patch_V0(21)
    );
\int_ref_patch_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[22]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(22),
      O => int_ref_patch_V0(22)
    );
\int_ref_patch_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[23]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(23),
      O => int_ref_patch_V0(23)
    );
\int_ref_patch_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[24]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(24),
      O => int_ref_patch_V0(24)
    );
\int_ref_patch_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[25]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(25),
      O => int_ref_patch_V0(25)
    );
\int_ref_patch_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[26]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(26),
      O => int_ref_patch_V0(26)
    );
\int_ref_patch_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[27]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(27),
      O => int_ref_patch_V0(27)
    );
\int_ref_patch_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[28]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(28),
      O => int_ref_patch_V0(28)
    );
\int_ref_patch_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[29]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(29),
      O => int_ref_patch_V0(29)
    );
\int_ref_patch_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[2]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(2),
      O => int_ref_patch_V0(2)
    );
\int_ref_patch_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[30]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(30),
      O => int_ref_patch_V0(30)
    );
\int_ref_patch_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[6]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_ref_patch_V[31]_i_1_n_0\
    );
\int_ref_patch_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[31]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(31),
      O => int_ref_patch_V0(31)
    );
\int_ref_patch_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[3]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(3),
      O => int_ref_patch_V0(3)
    );
\int_ref_patch_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[4]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(4),
      O => int_ref_patch_V0(4)
    );
\int_ref_patch_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[5]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(5),
      O => int_ref_patch_V0(5)
    );
\int_ref_patch_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[6]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(6),
      O => int_ref_patch_V0(6)
    );
\int_ref_patch_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[7]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(7),
      O => int_ref_patch_V0(7)
    );
\int_ref_patch_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[8]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(8),
      O => int_ref_patch_V0(8)
    );
\int_ref_patch_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[9]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(9),
      O => int_ref_patch_V0(9)
    );
\int_ref_patch_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(0),
      Q => \int_ref_patch_V_reg_n_0_[0]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(10),
      Q => \int_ref_patch_V_reg_n_0_[10]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(11),
      Q => \int_ref_patch_V_reg_n_0_[11]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(12),
      Q => \int_ref_patch_V_reg_n_0_[12]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(13),
      Q => \int_ref_patch_V_reg_n_0_[13]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(14),
      Q => \int_ref_patch_V_reg_n_0_[14]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(15),
      Q => \int_ref_patch_V_reg_n_0_[15]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(16),
      Q => \int_ref_patch_V_reg_n_0_[16]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(17),
      Q => \int_ref_patch_V_reg_n_0_[17]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(18),
      Q => \int_ref_patch_V_reg_n_0_[18]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(19),
      Q => \int_ref_patch_V_reg_n_0_[19]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(1),
      Q => \int_ref_patch_V_reg_n_0_[1]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(20),
      Q => \int_ref_patch_V_reg_n_0_[20]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(21),
      Q => \int_ref_patch_V_reg_n_0_[21]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(22),
      Q => \int_ref_patch_V_reg_n_0_[22]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(23),
      Q => \int_ref_patch_V_reg_n_0_[23]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(24),
      Q => \int_ref_patch_V_reg_n_0_[24]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(25),
      Q => \int_ref_patch_V_reg_n_0_[25]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(26),
      Q => \int_ref_patch_V_reg_n_0_[26]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(27),
      Q => \int_ref_patch_V_reg_n_0_[27]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(28),
      Q => \int_ref_patch_V_reg_n_0_[28]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(29),
      Q => \int_ref_patch_V_reg_n_0_[29]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(2),
      Q => \int_ref_patch_V_reg_n_0_[2]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(30),
      Q => \int_ref_patch_V_reg_n_0_[30]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(31),
      Q => \int_ref_patch_V_reg_n_0_[31]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(3),
      Q => \int_ref_patch_V_reg_n_0_[3]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(4),
      Q => \int_ref_patch_V_reg_n_0_[4]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(5),
      Q => \int_ref_patch_V_reg_n_0_[5]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(6),
      Q => \int_ref_patch_V_reg_n_0_[6]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(7),
      Q => \int_ref_patch_V_reg_n_0_[7]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(8),
      Q => \int_ref_patch_V_reg_n_0_[8]\,
      R => SR(0)
    );
\int_ref_patch_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_V[31]_i_1_n_0\,
      D => int_ref_patch_V0(9),
      Q => \int_ref_patch_V_reg_n_0_[9]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[0]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(0),
      O => int_ref_patch_with_border_V0(0)
    );
\int_ref_patch_with_border_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[10]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(10),
      O => int_ref_patch_with_border_V0(10)
    );
\int_ref_patch_with_border_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[11]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(11),
      O => int_ref_patch_with_border_V0(11)
    );
\int_ref_patch_with_border_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[12]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(12),
      O => int_ref_patch_with_border_V0(12)
    );
\int_ref_patch_with_border_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[13]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(13),
      O => int_ref_patch_with_border_V0(13)
    );
\int_ref_patch_with_border_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[14]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(14),
      O => int_ref_patch_with_border_V0(14)
    );
\int_ref_patch_with_border_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[15]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(15),
      O => int_ref_patch_with_border_V0(15)
    );
\int_ref_patch_with_border_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[16]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(16),
      O => int_ref_patch_with_border_V0(16)
    );
\int_ref_patch_with_border_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[17]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(17),
      O => int_ref_patch_with_border_V0(17)
    );
\int_ref_patch_with_border_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[18]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(18),
      O => int_ref_patch_with_border_V0(18)
    );
\int_ref_patch_with_border_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[19]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(19),
      O => int_ref_patch_with_border_V0(19)
    );
\int_ref_patch_with_border_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[1]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(1),
      O => int_ref_patch_with_border_V0(1)
    );
\int_ref_patch_with_border_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[20]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(20),
      O => int_ref_patch_with_border_V0(20)
    );
\int_ref_patch_with_border_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[21]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(21),
      O => int_ref_patch_with_border_V0(21)
    );
\int_ref_patch_with_border_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[22]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(22),
      O => int_ref_patch_with_border_V0(22)
    );
\int_ref_patch_with_border_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[23]\,
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => s_axi_ctrl_WDATA(23),
      O => int_ref_patch_with_border_V0(23)
    );
\int_ref_patch_with_border_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[24]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(24),
      O => int_ref_patch_with_border_V0(24)
    );
\int_ref_patch_with_border_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[25]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(25),
      O => int_ref_patch_with_border_V0(25)
    );
\int_ref_patch_with_border_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[26]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(26),
      O => int_ref_patch_with_border_V0(26)
    );
\int_ref_patch_with_border_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[27]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(27),
      O => int_ref_patch_with_border_V0(27)
    );
\int_ref_patch_with_border_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[28]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(28),
      O => int_ref_patch_with_border_V0(28)
    );
\int_ref_patch_with_border_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[29]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(29),
      O => int_ref_patch_with_border_V0(29)
    );
\int_ref_patch_with_border_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[2]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(2),
      O => int_ref_patch_with_border_V0(2)
    );
\int_ref_patch_with_border_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[30]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(30),
      O => int_ref_patch_with_border_V0(30)
    );
\int_ref_patch_with_border_V[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[6]\,
      O => \int_ref_patch_with_border_V[31]_i_1_n_0\
    );
\int_ref_patch_with_border_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[31]\,
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => s_axi_ctrl_WDATA(31),
      O => int_ref_patch_with_border_V0(31)
    );
\int_ref_patch_with_border_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[3]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(3),
      O => int_ref_patch_with_border_V0(3)
    );
\int_ref_patch_with_border_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[4]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(4),
      O => int_ref_patch_with_border_V0(4)
    );
\int_ref_patch_with_border_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[5]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(5),
      O => int_ref_patch_with_border_V0(5)
    );
\int_ref_patch_with_border_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[6]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(6),
      O => int_ref_patch_with_border_V0(6)
    );
\int_ref_patch_with_border_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[7]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => s_axi_ctrl_WDATA(7),
      O => int_ref_patch_with_border_V0(7)
    );
\int_ref_patch_with_border_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[8]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(8),
      O => int_ref_patch_with_border_V0(8)
    );
\int_ref_patch_with_border_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_ref_patch_with_border_V_reg_n_0_[9]\,
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => s_axi_ctrl_WDATA(9),
      O => int_ref_patch_with_border_V0(9)
    );
\int_ref_patch_with_border_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(0),
      Q => \int_ref_patch_with_border_V_reg_n_0_[0]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(10),
      Q => \int_ref_patch_with_border_V_reg_n_0_[10]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(11),
      Q => \int_ref_patch_with_border_V_reg_n_0_[11]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(12),
      Q => \int_ref_patch_with_border_V_reg_n_0_[12]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(13),
      Q => \int_ref_patch_with_border_V_reg_n_0_[13]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(14),
      Q => \int_ref_patch_with_border_V_reg_n_0_[14]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(15),
      Q => \int_ref_patch_with_border_V_reg_n_0_[15]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(16),
      Q => \int_ref_patch_with_border_V_reg_n_0_[16]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(17),
      Q => \int_ref_patch_with_border_V_reg_n_0_[17]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(18),
      Q => \int_ref_patch_with_border_V_reg_n_0_[18]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(19),
      Q => \int_ref_patch_with_border_V_reg_n_0_[19]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(1),
      Q => \int_ref_patch_with_border_V_reg_n_0_[1]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(20),
      Q => \int_ref_patch_with_border_V_reg_n_0_[20]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(21),
      Q => \int_ref_patch_with_border_V_reg_n_0_[21]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(22),
      Q => \int_ref_patch_with_border_V_reg_n_0_[22]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(23),
      Q => \int_ref_patch_with_border_V_reg_n_0_[23]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(24),
      Q => \int_ref_patch_with_border_V_reg_n_0_[24]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(25),
      Q => \int_ref_patch_with_border_V_reg_n_0_[25]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(26),
      Q => \int_ref_patch_with_border_V_reg_n_0_[26]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(27),
      Q => \int_ref_patch_with_border_V_reg_n_0_[27]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(28),
      Q => \int_ref_patch_with_border_V_reg_n_0_[28]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(29),
      Q => \int_ref_patch_with_border_V_reg_n_0_[29]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(2),
      Q => \int_ref_patch_with_border_V_reg_n_0_[2]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(30),
      Q => \int_ref_patch_with_border_V_reg_n_0_[30]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(31),
      Q => \int_ref_patch_with_border_V_reg_n_0_[31]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(3),
      Q => \int_ref_patch_with_border_V_reg_n_0_[3]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(4),
      Q => \int_ref_patch_with_border_V_reg_n_0_[4]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(5),
      Q => \int_ref_patch_with_border_V_reg_n_0_[5]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(6),
      Q => \int_ref_patch_with_border_V_reg_n_0_[6]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(7),
      Q => \int_ref_patch_with_border_V_reg_n_0_[7]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(8),
      Q => \int_ref_patch_with_border_V_reg_n_0_[8]\,
      R => SR(0)
    );
\int_ref_patch_with_border_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ref_patch_with_border_V[31]_i_1_n_0\,
      D => int_ref_patch_with_border_V0(9),
      Q => \int_ref_patch_with_border_V_reg_n_0_[9]\,
      R => SR(0)
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => int_gie_reg_n_0,
      O => interrupt
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAEFEE"
    )
        port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => s_axi_ctrl_ARADDR(5),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \rdata[0]_i_3_n_0\,
      I5 => int_gie_reg_n_0,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7351624000000000"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(6),
      I1 => s_axi_ctrl_ARADDR(5),
      I2 => \rdata[0]_i_4_n_0\,
      I3 => \rdata[0]_i_5_n_0\,
      I4 => \rdata[0]_i_6_n_0\,
      I5 => \rdata[7]_i_5_n_0\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFEFEFFF"
    )
        port map (
      I0 => int_ap_done_i_2_n_0,
      I1 => \rdata[0]_i_7_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => \int_isr_reg_n_0_[0]\,
      I4 => \rdata[0]_i_8_n_0\,
      I5 => s_axi_ctrl_ARADDR(5),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[0]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[0]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[0]\,
      I5 => \int_levels_reg_n_0_[0]\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[0]\,
      I1 => \int_converged_reg_n_0_[0]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_cur_px_estimate_reg_n_0_[0]\,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_ier_reg_n_0_[0]\,
      I1 => \int_pyr_cols_V_reg_n_0_[0]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => ap_start,
      I5 => \int_pyr_data_V_reg_n_0_[0]\,
      O => \rdata[0]_i_6_n_0\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(0),
      I1 => s_axi_ctrl_ARADDR(1),
      O => \rdata[0]_i_7_n_0\
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      O => \rdata[0]_i_8_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[10]_i_2_n_0\,
      I1 => \rdata[10]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(10)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(8),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(8),
      I5 => \int_ref_patch_V_reg_n_0_[10]\,
      O => \rdata[10]_i_2_n_0\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[10]\,
      I3 => \int_pyr_cols_V_reg_n_0_[10]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[10]_i_4_n_0\,
      O => \rdata[10]_i_3_n_0\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[10]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[10]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[10]\,
      I5 => \int_levels_reg_n_0_[10]\,
      O => \rdata[10]_i_4_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[11]_i_2_n_0\,
      I1 => \rdata[11]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(11)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(9),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(9),
      I5 => \int_ref_patch_V_reg_n_0_[11]\,
      O => \rdata[11]_i_2_n_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[11]\,
      I3 => \int_pyr_cols_V_reg_n_0_[11]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[11]_i_4_n_0\,
      O => \rdata[11]_i_3_n_0\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[11]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[11]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[11]\,
      I5 => \int_levels_reg_n_0_[11]\,
      O => \rdata[11]_i_4_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[12]_i_2_n_0\,
      I1 => \rdata[12]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(12)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(10),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(10),
      I5 => \int_ref_patch_V_reg_n_0_[12]\,
      O => \rdata[12]_i_2_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[12]\,
      I3 => \int_pyr_cols_V_reg_n_0_[12]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[12]_i_4_n_0\,
      O => \rdata[12]_i_3_n_0\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[12]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[12]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[12]\,
      I5 => \int_levels_reg_n_0_[12]\,
      O => \rdata[12]_i_4_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[13]_i_2_n_0\,
      I1 => \rdata[13]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(13)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(11),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(11),
      I5 => \int_ref_patch_V_reg_n_0_[13]\,
      O => \rdata[13]_i_2_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[13]\,
      I3 => \int_pyr_cols_V_reg_n_0_[13]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[13]_i_4_n_0\,
      O => \rdata[13]_i_3_n_0\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[13]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[13]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[13]\,
      I5 => \int_levels_reg_n_0_[13]\,
      O => \rdata[13]_i_4_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[14]_i_2_n_0\,
      I1 => \rdata[14]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(14)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(12),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(12),
      I5 => \int_ref_patch_V_reg_n_0_[14]\,
      O => \rdata[14]_i_2_n_0\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[14]\,
      I3 => \int_pyr_cols_V_reg_n_0_[14]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[14]_i_4_n_0\,
      O => \rdata[14]_i_3_n_0\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[14]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[14]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[14]\,
      I5 => \int_levels_reg_n_0_[14]\,
      O => \rdata[14]_i_4_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[15]_i_2_n_0\,
      I1 => \rdata[15]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(15)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(13),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(13),
      I5 => \int_ref_patch_V_reg_n_0_[15]\,
      O => \rdata[15]_i_2_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[15]\,
      I3 => \int_pyr_cols_V_reg_n_0_[15]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[15]_i_4_n_0\,
      O => \rdata[15]_i_3_n_0\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[15]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[15]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[15]\,
      I5 => \int_levels_reg_n_0_[15]\,
      O => \rdata[15]_i_4_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[16]_i_2_n_0\,
      I1 => \rdata[16]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(16)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(14),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(14),
      I5 => \int_ref_patch_V_reg_n_0_[16]\,
      O => \rdata[16]_i_2_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[16]\,
      I3 => \int_pyr_cols_V_reg_n_0_[16]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[16]_i_4_n_0\,
      O => \rdata[16]_i_3_n_0\
    );
\rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[16]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[16]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[16]\,
      I5 => \int_levels_reg_n_0_[16]\,
      O => \rdata[16]_i_4_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[17]_i_2_n_0\,
      I1 => \rdata[17]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(17)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(15),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(15),
      I5 => \int_ref_patch_V_reg_n_0_[17]\,
      O => \rdata[17]_i_2_n_0\
    );
\rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[17]\,
      I3 => \int_pyr_cols_V_reg_n_0_[17]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[17]_i_4_n_0\,
      O => \rdata[17]_i_3_n_0\
    );
\rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[17]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[17]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[17]\,
      I5 => \int_levels_reg_n_0_[17]\,
      O => \rdata[17]_i_4_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[18]_i_2_n_0\,
      I1 => \rdata[18]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(18)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(16),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(16),
      I5 => \int_ref_patch_V_reg_n_0_[18]\,
      O => \rdata[18]_i_2_n_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[18]\,
      I3 => \int_pyr_cols_V_reg_n_0_[18]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[18]_i_4_n_0\,
      O => \rdata[18]_i_3_n_0\
    );
\rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[18]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[18]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[18]\,
      I5 => \int_levels_reg_n_0_[18]\,
      O => \rdata[18]_i_4_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[19]_i_2_n_0\,
      I1 => \rdata[19]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(19)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(17),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(17),
      I5 => \int_ref_patch_V_reg_n_0_[19]\,
      O => \rdata[19]_i_2_n_0\
    );
\rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[19]\,
      I3 => \int_pyr_cols_V_reg_n_0_[19]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[19]_i_4_n_0\,
      O => \rdata[19]_i_3_n_0\
    );
\rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[19]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[19]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[19]\,
      I5 => \int_levels_reg_n_0_[19]\,
      O => \rdata[19]_i_4_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75007500FF007500"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => s_axi_ctrl_ARADDR(0),
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => \rdata[1]_i_3_n_0\,
      I4 => s_axi_ctrl_ARADDR(6),
      I5 => \rdata[1]_i_4_n_0\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBB"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(6),
      I1 => \rdata[1]_i_5_n_0\,
      I2 => \rdata[1]_i_6_n_0\,
      I3 => s_axi_ctrl_ARADDR(5),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000040FF"
    )
        port map (
      I0 => int_ap_done_i_2_n_0,
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => p_1_in,
      I3 => s_axi_ctrl_ARADDR(2),
      I4 => s_axi_ctrl_ARADDR(0),
      I5 => s_axi_ctrl_ARADDR(1),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDCCFDCFFDFCFDFF"
    )
        port map (
      I0 => \int_cur_px_estimate_reg_n_0_[1]\,
      I1 => s_axi_ctrl_ARADDR(5),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_ref_patch_V_reg_n_0_[1]\,
      I5 => \int_converged_reg_n_0_[1]\,
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => p_0_in,
      I1 => \int_pyr_cols_V_reg_n_0_[1]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => data0(1),
      I5 => \int_pyr_data_V_reg_n_0_[1]\,
      O => \rdata[1]_i_5_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[1]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[1]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[1]\,
      I5 => \int_levels_reg_n_0_[1]\,
      O => \rdata[1]_i_6_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[20]_i_2_n_0\,
      I1 => \rdata[20]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(20)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(18),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(18),
      I5 => \int_ref_patch_V_reg_n_0_[20]\,
      O => \rdata[20]_i_2_n_0\
    );
\rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[20]\,
      I3 => \int_pyr_cols_V_reg_n_0_[20]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[20]_i_4_n_0\,
      O => \rdata[20]_i_3_n_0\
    );
\rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[20]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[20]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[20]\,
      I5 => \int_levels_reg_n_0_[20]\,
      O => \rdata[20]_i_4_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[21]_i_2_n_0\,
      I1 => \rdata[21]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(21)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(19),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(19),
      I5 => \int_ref_patch_V_reg_n_0_[21]\,
      O => \rdata[21]_i_2_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[21]\,
      I3 => \int_pyr_cols_V_reg_n_0_[21]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[21]_i_4_n_0\,
      O => \rdata[21]_i_3_n_0\
    );
\rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[21]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[21]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[21]\,
      I5 => \int_levels_reg_n_0_[21]\,
      O => \rdata[21]_i_4_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[22]_i_2_n_0\,
      I1 => \rdata[22]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(22)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(20),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(20),
      I5 => \int_ref_patch_V_reg_n_0_[22]\,
      O => \rdata[22]_i_2_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[22]\,
      I3 => \int_pyr_cols_V_reg_n_0_[22]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[22]_i_4_n_0\,
      O => \rdata[22]_i_3_n_0\
    );
\rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[22]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[22]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[22]\,
      I5 => \int_levels_reg_n_0_[22]\,
      O => \rdata[22]_i_4_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[23]_i_2_n_0\,
      I1 => \rdata[23]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(23)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(21),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(21),
      I5 => \int_ref_patch_V_reg_n_0_[23]\,
      O => \rdata[23]_i_2_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[23]\,
      I3 => \int_pyr_cols_V_reg_n_0_[23]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[23]_i_4_n_0\,
      O => \rdata[23]_i_3_n_0\
    );
\rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[23]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[23]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[23]\,
      I5 => \int_levels_reg_n_0_[23]\,
      O => \rdata[23]_i_4_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[24]_i_2_n_0\,
      I1 => \rdata[24]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(24)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(22),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(22),
      I5 => \int_ref_patch_V_reg_n_0_[24]\,
      O => \rdata[24]_i_2_n_0\
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[24]\,
      I3 => \int_pyr_cols_V_reg_n_0_[24]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[24]_i_4_n_0\,
      O => \rdata[24]_i_3_n_0\
    );
\rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[24]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[24]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[24]\,
      I5 => \int_levels_reg_n_0_[24]\,
      O => \rdata[24]_i_4_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[25]_i_2_n_0\,
      I1 => \rdata[25]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(25)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(23),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(23),
      I5 => \int_ref_patch_V_reg_n_0_[25]\,
      O => \rdata[25]_i_2_n_0\
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[25]\,
      I3 => \int_pyr_cols_V_reg_n_0_[25]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[25]_i_4_n_0\,
      O => \rdata[25]_i_3_n_0\
    );
\rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[25]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[25]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[25]\,
      I5 => \int_levels_reg_n_0_[25]\,
      O => \rdata[25]_i_4_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[26]_i_2_n_0\,
      I1 => \rdata[26]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(26)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(24),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(24),
      I5 => \int_ref_patch_V_reg_n_0_[26]\,
      O => \rdata[26]_i_2_n_0\
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[26]\,
      I3 => \int_pyr_cols_V_reg_n_0_[26]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[26]_i_4_n_0\,
      O => \rdata[26]_i_3_n_0\
    );
\rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[26]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[26]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[26]\,
      I5 => \int_levels_reg_n_0_[26]\,
      O => \rdata[26]_i_4_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[27]_i_2_n_0\,
      I1 => \rdata[27]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(27)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(25),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(25),
      I5 => \int_ref_patch_V_reg_n_0_[27]\,
      O => \rdata[27]_i_2_n_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[27]\,
      I3 => \int_pyr_cols_V_reg_n_0_[27]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[27]_i_4_n_0\,
      O => \rdata[27]_i_3_n_0\
    );
\rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[27]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[27]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[27]\,
      I5 => \int_levels_reg_n_0_[27]\,
      O => \rdata[27]_i_4_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[28]_i_2_n_0\,
      I1 => \rdata[28]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(28)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(26),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(26),
      I5 => \int_ref_patch_V_reg_n_0_[28]\,
      O => \rdata[28]_i_2_n_0\
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[28]\,
      I3 => \int_pyr_cols_V_reg_n_0_[28]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[28]_i_4_n_0\,
      O => \rdata[28]_i_3_n_0\
    );
\rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[28]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[28]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[28]\,
      I5 => \int_levels_reg_n_0_[28]\,
      O => \rdata[28]_i_4_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[29]_i_2_n_0\,
      I1 => \rdata[29]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(29)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(27),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(27),
      I5 => \int_ref_patch_V_reg_n_0_[29]\,
      O => \rdata[29]_i_2_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[29]\,
      I3 => \int_pyr_cols_V_reg_n_0_[29]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[29]_i_4_n_0\,
      O => \rdata[29]_i_3_n_0\
    );
\rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[29]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[29]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[29]\,
      I5 => \int_levels_reg_n_0_[29]\,
      O => \rdata[29]_i_4_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7351624000000000"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(6),
      I1 => s_axi_ctrl_ARADDR(5),
      I2 => \rdata[2]_i_2_n_0\,
      I3 => \rdata[2]_i_3_n_0\,
      I4 => \rdata[2]_i_4_n_0\,
      I5 => \rdata[7]_i_5_n_0\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[2]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[2]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[2]\,
      I5 => \int_levels_reg_n_0_[2]\,
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[2]\,
      I1 => \^int_converged_reg[31]_0\(0),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \^int_cur_px_estimate_reg[31]_0\(0),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CC00AA"
    )
        port map (
      I0 => data0(2),
      I1 => \int_pyr_data_V_reg_n_0_[2]\,
      I2 => \int_pyr_cols_V_reg_n_0_[2]\,
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => s_axi_ctrl_ARADDR(4),
      O => \rdata[2]_i_4_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[30]_i_2_n_0\,
      I1 => \rdata[30]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(30)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(28),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(28),
      I5 => \int_ref_patch_V_reg_n_0_[30]\,
      O => \rdata[30]_i_2_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[30]\,
      I3 => \int_pyr_cols_V_reg_n_0_[30]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[30]_i_4_n_0\,
      O => \rdata[30]_i_3_n_0\
    );
\rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[30]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[30]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[30]\,
      I5 => \int_levels_reg_n_0_[30]\,
      O => \rdata[30]_i_4_n_0\
    );
\rdata[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_ctrl_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \rdata[31]_i_4_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(29),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(29),
      I5 => \int_ref_patch_V_reg_n_0_[31]\,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[31]\,
      I3 => \int_pyr_cols_V_reg_n_0_[31]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[31]_i_6_n_0\,
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(5),
      I1 => s_axi_ctrl_ARADDR(6),
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      O => \rdata[31]_i_5_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[31]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[31]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[31]\,
      I5 => \int_levels_reg_n_0_[31]\,
      O => \rdata[31]_i_6_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7351624000000000"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(6),
      I1 => s_axi_ctrl_ARADDR(5),
      I2 => \rdata[3]_i_2_n_0\,
      I3 => \rdata[3]_i_3_n_0\,
      I4 => \rdata[3]_i_4_n_0\,
      I5 => \rdata[7]_i_5_n_0\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[3]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[3]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[3]\,
      I5 => \int_levels_reg_n_0_[3]\,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[3]\,
      I1 => \^int_converged_reg[31]_0\(1),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \^int_cur_px_estimate_reg[31]_0\(1),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CC00AA"
    )
        port map (
      I0 => data0(3),
      I1 => \int_pyr_data_V_reg_n_0_[3]\,
      I2 => \int_pyr_cols_V_reg_n_0_[3]\,
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => s_axi_ctrl_ARADDR(4),
      O => \rdata[3]_i_4_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[4]_i_2_n_0\,
      I1 => \rdata[4]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(2),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(2),
      I5 => \int_ref_patch_V_reg_n_0_[4]\,
      O => \rdata[4]_i_2_n_0\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[4]\,
      I3 => \int_pyr_cols_V_reg_n_0_[4]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[4]_i_4_n_0\,
      O => \rdata[4]_i_3_n_0\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[4]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[4]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[4]\,
      I5 => \int_levels_reg_n_0_[4]\,
      O => \rdata[4]_i_4_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[5]_i_2_n_0\,
      I1 => \rdata[5]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(3),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(3),
      I5 => \int_ref_patch_V_reg_n_0_[5]\,
      O => \rdata[5]_i_2_n_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[5]\,
      I3 => \int_pyr_cols_V_reg_n_0_[5]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[5]_i_4_n_0\,
      O => \rdata[5]_i_3_n_0\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[5]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[5]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[5]\,
      I5 => \int_levels_reg_n_0_[5]\,
      O => \rdata[5]_i_4_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[6]_i_2_n_0\,
      I1 => \rdata[6]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(4),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(4),
      I5 => \int_ref_patch_V_reg_n_0_[6]\,
      O => \rdata[6]_i_2_n_0\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[6]\,
      I3 => \int_pyr_cols_V_reg_n_0_[6]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[6]_i_4_n_0\,
      O => \rdata[6]_i_3_n_0\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[6]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[6]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[6]\,
      I5 => \int_levels_reg_n_0_[6]\,
      O => \rdata[6]_i_4_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7351624000000000"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(6),
      I1 => s_axi_ctrl_ARADDR(5),
      I2 => \rdata[7]_i_2_n_0\,
      I3 => \rdata[7]_i_3_n_0\,
      I4 => \rdata[7]_i_4_n_0\,
      I5 => \rdata[7]_i_5_n_0\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[7]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[7]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[7]\,
      I5 => \int_levels_reg_n_0_[7]\,
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \int_ref_patch_V_reg_n_0_[7]\,
      I1 => \^int_converged_reg[31]_0\(5),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \^int_cur_px_estimate_reg[31]_0\(5),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CC00AA"
    )
        port map (
      I0 => data0(7),
      I1 => \int_pyr_data_V_reg_n_0_[7]\,
      I2 => \int_pyr_cols_V_reg_n_0_[7]\,
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => s_axi_ctrl_ARADDR(4),
      O => \rdata[7]_i_4_n_0\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(1),
      I1 => s_axi_ctrl_ARADDR(0),
      I2 => s_axi_ctrl_ARADDR(2),
      O => \rdata[7]_i_5_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => \rdata[8]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(8)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(6),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(6),
      I5 => \int_ref_patch_V_reg_n_0_[8]\,
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[8]\,
      I3 => \int_pyr_cols_V_reg_n_0_[8]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[8]_i_4_n_0\,
      O => \rdata[8]_i_3_n_0\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[8]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[8]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[8]\,
      I5 => \int_levels_reg_n_0_[8]\,
      O => \rdata[8]_i_4_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \rdata[9]_i_3_n_0\,
      I2 => s_axi_ctrl_ARADDR(2),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => s_axi_ctrl_ARADDR(1),
      I5 => s_axi_ctrl_ARADDR(6),
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A008A0A800080"
    )
        port map (
      I0 => \rdata[31]_i_5_n_0\,
      I1 => \^int_cur_px_estimate_reg[31]_0\(7),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => \^int_converged_reg[31]_0\(7),
      I5 => \int_ref_patch_V_reg_n_0_[9]\,
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8200000A820"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_pyr_data_V_reg_n_0_[9]\,
      I3 => \int_pyr_cols_V_reg_n_0_[9]\,
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => \rdata[9]_i_4_n_0\,
      O => \rdata[9]_i_3_n_0\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFFCAF0CA0FCA00"
    )
        port map (
      I0 => \int_pyr_step_V_reg_n_0_[9]\,
      I1 => \int_ref_patch_with_border_V_reg_n_0_[9]\,
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => \int_pyr_rows_V_reg_n_0_[9]\,
      I5 => \int_levels_reg_n_0_[9]\,
      O => \rdata[9]_i_4_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_ctrl_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_ctrl_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_ctrl_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_ctrl_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_ctrl_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_ctrl_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_ctrl_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_ctrl_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_ctrl_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_ctrl_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_ctrl_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_ctrl_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_ctrl_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_ctrl_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_ctrl_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_ctrl_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_ctrl_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_ctrl_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_ctrl_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_ctrl_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_ctrl_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_ctrl_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_ctrl_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_ctrl_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_ctrl_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_ctrl_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_ctrl_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_ctrl_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_ctrl_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_ctrl_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_ctrl_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_ctrl_RDATA(9),
      R => '0'
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_ctrl_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_buffer is
  port (
    in_data_WREADY : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \usedw_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \phi_ln80_reg_191_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln80_reg_3520 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_valid_reg_0 : out STD_LOGIC;
    \phi_ln80_reg_191_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \dout_buf_reg[35]_0\ : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_condition_pp0_exit_iter0_state17 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    dout_valid_reg_1 : in STD_LOGIC;
    m_axi_in_data_WREADY : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[16]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[16]_0\ : in STD_LOGIC;
    icmp_ln80_reg_352 : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \icmp_ln80_reg_352_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \usedw_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_buffer is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[16]_i_2_n_0\ : STD_LOGIC;
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[32]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[33]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[34]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[35]_i_2_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal dout_valid_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal empty_n_i_2_n_0 : STD_LOGIC;
  signal empty_n_i_3_n_0 : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal full_n_i_1_n_0 : STD_LOGIC;
  signal \full_n_i_2__5_n_0\ : STD_LOGIC;
  signal full_n_i_3_n_0 : STD_LOGIC;
  signal in_data_WDATA : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^in_data_wready\ : STD_LOGIC;
  signal in_data_WVALID : STD_LOGIC;
  signal mem_reg_i_41_n_0 : STD_LOGIC;
  signal mem_reg_i_42_n_0 : STD_LOGIC;
  signal \phi_ln80_reg_191[1]_i_3_n_0\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 35 downto 1 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_0\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \^usedw_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \bus_equal_gen.data_buf[31]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \dout_buf[32]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \dout_buf[33]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \dout_buf[35]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of dout_valid_i_1 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair251";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 9216;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 35;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM of mem_reg_i_1 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of mem_reg_i_10 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of mem_reg_i_11 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of mem_reg_i_12 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of mem_reg_i_13 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of mem_reg_i_14 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of mem_reg_i_15 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of mem_reg_i_16 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of mem_reg_i_17 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of mem_reg_i_18 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of mem_reg_i_19 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of mem_reg_i_2 : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of mem_reg_i_20 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of mem_reg_i_21 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of mem_reg_i_22 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of mem_reg_i_23 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of mem_reg_i_24 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of mem_reg_i_25 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of mem_reg_i_26 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of mem_reg_i_27 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of mem_reg_i_28 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of mem_reg_i_29 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of mem_reg_i_30 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of mem_reg_i_31 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of mem_reg_i_32 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of mem_reg_i_33 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of mem_reg_i_34 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of mem_reg_i_35 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of mem_reg_i_36 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of mem_reg_i_37 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of mem_reg_i_38 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of mem_reg_i_39 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of mem_reg_i_42 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of mem_reg_i_5 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of mem_reg_i_6 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of mem_reg_i_7 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of mem_reg_i_9 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \phi_ln80_reg_191[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \phi_ln80_reg_191[1]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \show_ahead_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair277";
begin
  SR(0) <= \^sr\(0);
  data_valid <= \^data_valid\;
  in_data_WREADY <= \^in_data_wready\;
  \usedw_reg[5]_0\(5 downto 0) <= \^usedw_reg[5]_0\(5 downto 0);
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^in_data_wready\,
      I1 => Q(0),
      O => ap_enable_reg_pp0_iter0_reg(0)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00000070707070"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[16]_i_2_n_0\,
      I2 => Q(2),
      I3 => \ap_CS_fsm_reg[16]\,
      I4 => \ap_CS_fsm_reg[16]_0\,
      I5 => Q(1),
      O => ap_enable_reg_pp0_iter0_reg(1)
    );
\ap_CS_fsm[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \icmp_ln80_reg_352_reg[0]\(0),
      I1 => \icmp_ln80_reg_352_reg[0]\(1),
      I2 => \^in_data_wready\,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => icmp_ln80_reg_352,
      O => \ap_CS_fsm[16]_i_2_n_0\
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(2),
      I2 => \phi_ln80_reg_191[1]_i_3_n_0\,
      I3 => \icmp_ln80_reg_352_reg[0]\(1),
      I4 => \icmp_ln80_reg_352_reg[0]\(0),
      O => ap_enable_reg_pp0_iter0_reg(2)
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => Q(2),
      I1 => \^in_data_wready\,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => icmp_ln80_reg_352,
      O => icmp_ln80_reg_3520
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A0888800A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_condition_pp0_exit_iter0_state17,
      I4 => \phi_ln80_reg_191[1]_i_3_n_0\,
      I5 => ap_enable_reg_pp0_iter1_reg_0,
      O => ap_rst_n_0
    );
\bus_equal_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^data_valid\,
      I1 => burst_valid,
      I2 => m_axi_in_data_WREADY,
      I3 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\bus_equal_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => \^data_valid\,
      I1 => dout_valid_reg_1,
      I2 => m_axi_in_data_WREADY,
      I3 => burst_valid,
      O => E(0)
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q_buf(0),
      I1 => show_ahead,
      O => \dout_buf[0]_i_1_n_0\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_0\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_0\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_0\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_0\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_0\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_0\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_0\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_0\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_0\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_0\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_0\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_0\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_0\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_0\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_0\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_0\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_0\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_0\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_0\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_0\
    );
\dout_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(32),
      I2 => show_ahead,
      O => \dout_buf[32]_i_1_n_0\
    );
\dout_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(33),
      I2 => show_ahead,
      O => \dout_buf[33]_i_1_n_0\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_1_n_0\
    );
\dout_buf[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7550000"
    )
        port map (
      I0 => \^data_valid\,
      I1 => dout_valid_reg_1,
      I2 => m_axi_in_data_WREADY,
      I3 => burst_valid,
      I4 => empty_n_reg_n_0,
      O => pop
    );
\dout_buf[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(35),
      I1 => q_buf(35),
      I2 => show_ahead,
      O => \dout_buf[35]_i_2_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_0\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(10),
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(11),
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(12),
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(13),
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(14),
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(15),
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(16),
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(17),
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(18),
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(19),
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(20),
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(21),
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(22),
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(23),
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(24),
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(25),
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(26),
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(27),
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(28),
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(29),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(30),
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(31),
      R => \^sr\(0)
    );
\dout_buf_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[32]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(32),
      R => \^sr\(0)
    );
\dout_buf_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[33]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(33),
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(34),
      R => \^sr\(0)
    );
\dout_buf_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[35]_i_2_n_0\,
      Q => \dout_buf_reg[35]_0\(35),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_0\,
      Q => \dout_buf_reg[35]_0\(9),
      R => \^sr\(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAEEEE"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^data_valid\,
      I2 => dout_valid_reg_1,
      I3 => m_axi_in_data_WREADY,
      I4 => burst_valid,
      O => dout_valid_i_1_n_0
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_0,
      Q => \^data_valid\,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0FD0"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(0),
      I1 => empty_n_i_2_n_0,
      I2 => pop,
      I3 => in_data_WVALID,
      I4 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => empty_n_i_3_n_0,
      I1 => \^usedw_reg[5]_0\(5),
      I2 => \^usedw_reg[5]_0\(4),
      I3 => \^usedw_reg[5]_0\(2),
      O => empty_n_i_2_n_0
    );
empty_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => \^usedw_reg[5]_0\(1),
      I2 => \^usedw_reg[5]_0\(3),
      I3 => usedw_reg(7),
      O => empty_n_i_3_n_0
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => \^sr\(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FFFFFDFDFF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__5_n_0\,
      I2 => full_n_i_3_n_0,
      I3 => \^in_data_wready\,
      I4 => in_data_WVALID,
      I5 => pop,
      O => full_n_i_1_n_0
    );
\full_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(1),
      I1 => \^usedw_reg[5]_0\(0),
      I2 => usedw_reg(7),
      I3 => usedw_reg(6),
      O => \full_n_i_2__5_n_0\
    );
full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(3),
      I1 => \^usedw_reg[5]_0\(4),
      I2 => \^usedw_reg[5]_0\(2),
      I3 => \^usedw_reg[5]_0\(5),
      O => full_n_i_3_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_0,
      Q => \^in_data_wready\,
      R => '0'
    );
\icmp_ln80_reg_352[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2F20002020"
    )
        port map (
      I0 => \icmp_ln80_reg_352_reg[0]\(1),
      I1 => \icmp_ln80_reg_352_reg[0]\(0),
      I2 => Q(2),
      I3 => \^in_data_wready\,
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => icmp_ln80_reg_352,
      O => \phi_ln80_reg_191_reg[1]_0\
    );
mem_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 1) => in_data_WDATA(15 downto 1),
      DINADIN(0) => '0',
      DINBDIN(15 downto 0) => in_data_WDATA(31 downto 16),
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => q_buf(15 downto 0),
      DOUTBDOUT(15 downto 0) => q_buf(31 downto 16),
      DOUTPADOUTP(1 downto 0) => q_buf(33 downto 32),
      DOUTPBDOUTP(1 downto 0) => q_buf(35 downto 34),
      ENARDEN => '1',
      ENBWREN => \^in_data_wready\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => in_data_WVALID,
      WEBWE(2) => in_data_WVALID,
      WEBWE(1) => in_data_WVALID,
      WEBWE(0) => in_data_WVALID
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => pop,
      I1 => raddr(6),
      I2 => mem_reg_i_41_n_0,
      I3 => raddr(7),
      O => rnext(7)
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(13),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(14)
    );
mem_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(12),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(13)
    );
mem_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(11),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(12)
    );
mem_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(10),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(11)
    );
mem_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(9),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(10)
    );
mem_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(8),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(9)
    );
mem_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(7),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(8)
    );
mem_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(6),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(7)
    );
mem_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(5),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(6)
    );
mem_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(4),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(5)
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_i_41_n_0,
      I2 => pop,
      O => rnext(6)
    );
mem_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(3),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(4)
    );
mem_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(2),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(3)
    );
mem_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(1),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(2)
    );
mem_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(0),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(1)
    );
mem_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(30),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(31)
    );
mem_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(29),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(30)
    );
mem_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(28),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(29)
    );
mem_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(27),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(28)
    );
mem_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(26),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(27)
    );
mem_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(25),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(26)
    );
mem_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(5),
      I1 => mem_reg_i_42_n_0,
      I2 => raddr(4),
      O => rnext(5)
    );
mem_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(24),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(25)
    );
mem_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(23),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(24)
    );
mem_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(22),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(23)
    );
mem_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(21),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(22)
    );
mem_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(20),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(21)
    );
mem_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(19),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(20)
    );
mem_reg_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(18),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(19)
    );
mem_reg_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(17),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(18)
    );
mem_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(16),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(17)
    );
mem_reg_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(15),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(16)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => pop,
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(4),
      O => rnext(4)
    );
mem_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA0000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => icmp_ln80_reg_352,
      I4 => \^in_data_wready\,
      O => in_data_WVALID
    );
mem_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(5),
      I2 => raddr(2),
      I3 => raddr(1),
      I4 => raddr(0),
      I5 => raddr(3),
      O => mem_reg_i_41_n_0
    );
mem_reg_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => pop,
      O => mem_reg_i_42_n_0
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => pop,
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(3),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => pop,
      I3 => raddr(1),
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => pop,
      I1 => raddr(0),
      I2 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6A6A66666666"
    )
        port map (
      I0 => raddr(0),
      I1 => empty_n_reg_n_0,
      I2 => burst_valid,
      I3 => m_axi_in_data_WREADY,
      I4 => dout_valid_reg_1,
      I5 => \^data_valid\,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => mem_reg_0(14),
      I1 => icmp_ln80_reg_352,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => Q(2),
      O => in_data_WDATA(15)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => S(6)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(5),
      I1 => usedw_reg(6),
      O => S(5)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(4),
      I1 => \^usedw_reg[5]_0\(5),
      O => S(4)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(3),
      I1 => \^usedw_reg[5]_0\(4),
      O => S(3)
    );
p_0_out_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(2),
      I1 => \^usedw_reg[5]_0\(3),
      O => S(2)
    );
p_0_out_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(1),
      I1 => \^usedw_reg[5]_0\(2),
      O => S(1)
    );
p_0_out_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(1),
      I1 => pop,
      I2 => in_data_WVALID,
      O => S(0)
    );
\phi_ln80_reg_191[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D00000"
    )
        port map (
      I0 => \icmp_ln80_reg_352_reg[0]\(1),
      I1 => \icmp_ln80_reg_352_reg[0]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \phi_ln80_reg_191[1]_i_3_n_0\,
      I4 => Q(2),
      O => \phi_ln80_reg_191_reg[1]\(0)
    );
\phi_ln80_reg_191[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln80_reg_352,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => \^in_data_wready\,
      O => \phi_ln80_reg_191[1]_i_3_n_0\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(10),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(11),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(12),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(13),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(14),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(15),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(16),
      Q => q_tmp(16),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(17),
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(18),
      Q => q_tmp(18),
      R => \^sr\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(19),
      Q => q_tmp(19),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(20),
      Q => q_tmp(20),
      R => \^sr\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(21),
      Q => q_tmp(21),
      R => \^sr\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(22),
      Q => q_tmp(22),
      R => \^sr\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(23),
      Q => q_tmp(23),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(24),
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(25),
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(26),
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(27),
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(28),
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(29),
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(2),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(30),
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(31),
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => '1',
      Q => q_tmp(35),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(3),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(4),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(5),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(6),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(7),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(8),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => in_data_WDATA(9),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => in_data_WVALID,
      I1 => empty_n_i_2_n_0,
      I2 => pop,
      I3 => \^usedw_reg[5]_0\(0),
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[5]_0\(0),
      O => \usedw[0]_i_1_n_0\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66666666A6AAAAAA"
    )
        port map (
      I0 => pop,
      I1 => \^in_data_wready\,
      I2 => icmp_ln80_reg_352,
      I3 => ap_enable_reg_pp0_iter1_reg,
      I4 => Q(2),
      I5 => Q(0),
      O => \usedw[7]_i_1_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw[0]_i_1_n_0\,
      Q => \^usedw_reg[5]_0\(0),
      R => \^sr\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(0),
      Q => \^usedw_reg[5]_0\(1),
      R => \^sr\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(1),
      Q => \^usedw_reg[5]_0\(2),
      R => \^sr\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(2),
      Q => \^usedw_reg[5]_0\(3),
      R => \^sr\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(3),
      Q => \^usedw_reg[5]_0\(4),
      R => \^sr\(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(4),
      Q => \^usedw_reg[5]_0\(5),
      R => \^sr\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(5),
      Q => usedw_reg(6),
      R => \^sr\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_0\,
      D => \usedw_reg[7]_0\(6),
      Q => usedw_reg(7),
      R => \^sr\(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_0\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_0\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_0\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_0\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1_n_0\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_0\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_0\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_2_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_3_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_1__0_n_0\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_2_n_0\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => \waddr[0]_i_1_n_0\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => \waddr[1]_i_1_n_0\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => \waddr[2]_i_1_n_0\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => \waddr[3]_i_1_n_0\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => \waddr[4]_i_1__0_n_0\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => \waddr[5]_i_1_n_0\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => \waddr[6]_i_1__0_n_0\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => in_data_WVALID,
      D => \waddr[7]_i_1__0_n_0\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_buffer__parameterized0\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_buf_reg[34]_0\ : out STD_LOGIC;
    \dout_buf_reg[34]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_buf_reg[34]_2\ : out STD_LOGIC;
    dout_valid_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_in_data_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_RLAST : in STD_LOGIC;
    m_axi_in_data_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    dout_valid_reg_1 : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \usedw_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_buffer__parameterized0\ : entity is "batch_align2D_in_data_m_axi_buffer";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_0\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_0\ : STD_LOGIC;
  signal \^dout_buf_reg[34]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \dout_valid_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n_i_1_n_0 : STD_LOGIC;
  signal \empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_0\ : STD_LOGIC;
  signal empty_n_reg_n_0 : STD_LOGIC;
  signal \full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \full_n_i_2__6_n_0\ : STD_LOGIC;
  signal \full_n_i_3__0_n_0\ : STD_LOGIC;
  signal full_n_i_4_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \mem_reg_i_9__0_n_0\ : STD_LOGIC;
  signal mem_reg_n_47 : STD_LOGIC;
  signal mem_reg_n_68 : STD_LOGIC;
  signal mem_reg_n_69 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 1 );
  signal \q_tmp_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[11]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[12]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[13]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[15]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[16]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[17]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[18]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[19]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[20]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[21]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[22]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[23]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[24]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[25]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[26]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[27]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[28]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[29]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[30]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[31]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[34]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[8]\ : STD_LOGIC;
  signal \q_tmp_reg_n_0_[9]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_0_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead0 : STD_LOGIC;
  signal show_ahead_i_2_n_0 : STD_LOGIC;
  signal show_ahead_reg_n_0 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_0\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.rdata_valid_t_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dout_buf[20]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of full_n_i_4 : label is "soft_lutpair155";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \mem_reg_i_5__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mem_reg_i_6__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mem_reg_i_8__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of show_ahead_i_2 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \usedw[0]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair174";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  beat_valid <= \^beat_valid\;
  \dout_buf_reg[34]_1\(31 downto 0) <= \^dout_buf_reg[34]_1\(31 downto 0);
  full_n_reg_0 <= \^full_n_reg_0\;
\bus_equal_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_ack_t,
      I2 => dout_valid_reg_1,
      O => dout_valid_reg_0
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[10]\,
      I1 => q_buf(10),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[10]_i_1_n_0\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[11]\,
      I1 => q_buf(11),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[11]_i_1_n_0\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[12]\,
      I1 => q_buf(12),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[12]_i_1_n_0\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[13]\,
      I1 => q_buf(13),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[13]_i_1_n_0\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[14]\,
      I1 => q_buf(14),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[14]_i_1_n_0\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[15]\,
      I1 => q_buf(15),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[15]_i_1_n_0\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[16]\,
      I1 => q_buf(16),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[16]_i_1_n_0\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[17]\,
      I1 => q_buf(17),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[17]_i_1_n_0\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[18]\,
      I1 => q_buf(18),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[18]_i_1_n_0\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[19]\,
      I1 => q_buf(19),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[19]_i_1_n_0\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[1]\,
      I1 => q_buf(1),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[1]_i_1_n_0\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[20]\,
      I1 => q_buf(20),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[20]_i_1_n_0\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[21]\,
      I1 => q_buf(21),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[21]_i_1_n_0\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[22]\,
      I1 => q_buf(22),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[22]_i_1_n_0\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[23]\,
      I1 => q_buf(23),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[23]_i_1_n_0\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[24]\,
      I1 => q_buf(24),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[24]_i_1_n_0\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[25]\,
      I1 => q_buf(25),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[25]_i_1_n_0\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[26]\,
      I1 => q_buf(26),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[26]_i_1_n_0\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[27]\,
      I1 => q_buf(27),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[27]_i_1_n_0\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[28]\,
      I1 => q_buf(28),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[28]_i_1_n_0\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[29]\,
      I1 => q_buf(29),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[29]_i_1_n_0\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[2]\,
      I1 => q_buf(2),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[2]_i_1_n_0\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[30]\,
      I1 => q_buf(30),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[30]_i_1_n_0\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[31]\,
      I1 => q_buf(31),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[31]_i_1_n_0\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[34]\,
      I1 => q_buf(34),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[34]_i_2_n_0\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[3]\,
      I1 => q_buf(3),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[3]_i_1_n_0\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[4]\,
      I1 => q_buf(4),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[4]_i_1_n_0\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[5]\,
      I1 => q_buf(5),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[5]_i_1_n_0\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[6]\,
      I1 => q_buf(6),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[6]_i_1_n_0\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[7]\,
      I1 => q_buf(7),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[7]_i_1_n_0\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[8]\,
      I1 => q_buf(8),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[8]_i_1_n_0\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \q_tmp_reg_n_0_[9]\,
      I1 => q_buf(9),
      I2 => show_ahead_reg_n_0,
      O => \dout_buf[9]_i_1_n_0\
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(9),
      R => SR(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(10),
      R => SR(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(11),
      R => SR(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(12),
      R => SR(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(13),
      R => SR(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(14),
      R => SR(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(15),
      R => SR(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(16),
      R => SR(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(17),
      R => SR(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(18),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(0),
      R => SR(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(19),
      R => SR(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(20),
      R => SR(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(21),
      R => SR(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(22),
      R => SR(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(23),
      R => SR(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(24),
      R => SR(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(25),
      R => SR(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(26),
      R => SR(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(27),
      R => SR(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(28),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(1),
      R => SR(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(29),
      R => SR(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(30),
      R => SR(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_0\,
      Q => \^dout_buf_reg[34]_1\(31),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(2),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(3),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(4),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(5),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(6),
      R => SR(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(7),
      R => SR(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_0\,
      Q => \^dout_buf_reg[34]_1\(8),
      R => SR(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      O => \dout_valid_i_1__0_n_0\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_0\,
      Q => \^beat_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDDDF0000DDD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \empty_n_i_2__1_n_0\,
      I2 => m_axi_in_data_RVALID,
      I3 => \^full_n_reg_0\,
      I4 => full_n_i_4_n_0,
      I5 => empty_n_reg_n_0,
      O => empty_n_i_1_n_0
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF77F70000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_1\(31),
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => empty_n_reg_0,
      I5 => empty_n_reg_1,
      O => \dout_buf_reg[34]_2\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \empty_n_i_3__1_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      O => \empty_n_i_2__1_n_0\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => usedw_reg(7),
      O => \empty_n_i_3__1_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_0,
      Q => empty_n_reg_n_0,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF55FF55FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__6_n_0\,
      I2 => \full_n_i_3__0_n_0\,
      I3 => full_n_i_4_n_0,
      I4 => m_axi_in_data_RVALID,
      I5 => \^full_n_reg_0\,
      O => \full_n_i_1__0_n_0\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => usedw_reg(7),
      I3 => usedw_reg(6),
      O => \full_n_i_2__6_n_0\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(5),
      O => \full_n_i_3__0_n_0\
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => dout_valid_reg_1,
      I2 => \^beat_valid\,
      I3 => empty_n_reg_n_0,
      O => full_n_i_4_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_mem_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_mem_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_mem_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_mem_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => m_axi_in_data_RDATA(15 downto 0),
      DINBDIN(15 downto 0) => m_axi_in_data_RDATA(31 downto 16),
      DINPADINP(1 downto 0) => m_axi_in_data_RRESP(1 downto 0),
      DINPBDINP(1) => '1',
      DINPBDINP(0) => m_axi_in_data_RLAST,
      DOUTADOUT(15 downto 1) => q_buf(15 downto 1),
      DOUTADOUT(0) => mem_reg_n_47,
      DOUTBDOUT(15 downto 0) => q_buf(31 downto 16),
      DOUTPADOUTP(1) => mem_reg_n_68,
      DOUTPADOUTP(0) => mem_reg_n_69,
      DOUTPBDOUTP(1) => NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED(1),
      DOUTPBDOUTP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^full_n_reg_0\,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_in_data_RVALID,
      WEBWE(2) => m_axi_in_data_RVALID,
      WEBWE(1) => m_axi_in_data_RVALID,
      WEBWE(0) => m_axi_in_data_RVALID
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7FFF7F7F7F"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      I1 => \raddr_reg_n_0_[1]\,
      I2 => empty_n_reg_n_0,
      I3 => \^beat_valid\,
      I4 => dout_valid_reg_1,
      I5 => rdata_ack_t,
      O => \mem_reg_i_10__0_n_0\
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \raddr_reg_n_0_[7]\,
      I1 => \mem_reg_i_9__0_n_0\,
      I2 => \raddr_reg_n_0_[5]\,
      I3 => \raddr_reg_n_0_[6]\,
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \raddr_reg_n_0_[4]\,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \mem_reg_i_10__0_n_0\,
      I3 => \raddr_reg_n_0_[3]\,
      I4 => \raddr_reg_n_0_[5]\,
      I5 => \raddr_reg_n_0_[6]\,
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \raddr_reg_n_0_[5]\,
      I1 => \raddr_reg_n_0_[4]\,
      I2 => \raddr_reg_n_0_[2]\,
      I3 => \mem_reg_i_10__0_n_0\,
      I4 => \raddr_reg_n_0_[3]\,
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \raddr_reg_n_0_[4]\,
      I1 => \raddr_reg_n_0_[3]\,
      I2 => full_n_i_4_n_0,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => \raddr_reg_n_0_[0]\,
      I5 => \raddr_reg_n_0_[2]\,
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA6AAA"
    )
        port map (
      I0 => \raddr_reg_n_0_[3]\,
      I1 => \raddr_reg_n_0_[2]\,
      I2 => \raddr_reg_n_0_[0]\,
      I3 => \raddr_reg_n_0_[1]\,
      I4 => full_n_i_4_n_0,
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \raddr_reg_n_0_[2]\,
      I1 => full_n_i_4_n_0,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[0]\,
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A6AAA6A6A6A"
    )
        port map (
      I0 => \raddr_reg_n_0_[1]\,
      I1 => \raddr_reg_n_0_[0]\,
      I2 => empty_n_reg_n_0,
      I3 => \^beat_valid\,
      I4 => dout_valid_reg_1,
      I5 => rdata_ack_t,
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666A666"
    )
        port map (
      I0 => \raddr_reg_n_0_[0]\,
      I1 => empty_n_reg_n_0,
      I2 => \^beat_valid\,
      I3 => dout_valid_reg_1,
      I4 => rdata_ack_t,
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \raddr_reg_n_0_[3]\,
      I1 => full_n_i_4_n_0,
      I2 => \raddr_reg_n_0_[1]\,
      I3 => \raddr_reg_n_0_[0]\,
      I4 => \raddr_reg_n_0_[2]\,
      I5 => \raddr_reg_n_0_[4]\,
      O => \mem_reg_i_9__0_n_0\
    );
\p_0_out__18_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
\p_0_out__18_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => usedw_reg(6),
      I1 => usedw_reg(7),
      O => S(6)
    );
\p_0_out__18_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => usedw_reg(6),
      O => S(5)
    );
\p_0_out__18_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => S(4)
    );
\p_0_out__18_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
\p_0_out__18_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
\p_0_out__18_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
\p_0_out__18_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(1),
      I1 => m_axi_in_data_RVALID,
      I2 => \^full_n_reg_0\,
      I3 => full_n_i_4_n_0,
      O => S(0)
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F70000"
    )
        port map (
      I0 => \^dout_buf_reg[34]_1\(31),
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => empty_n_reg_0,
      O => \dout_buf_reg[34]_0\
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(10),
      Q => \q_tmp_reg_n_0_[10]\,
      R => SR(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(11),
      Q => \q_tmp_reg_n_0_[11]\,
      R => SR(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(12),
      Q => \q_tmp_reg_n_0_[12]\,
      R => SR(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(13),
      Q => \q_tmp_reg_n_0_[13]\,
      R => SR(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(14),
      Q => \q_tmp_reg_n_0_[14]\,
      R => SR(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(15),
      Q => \q_tmp_reg_n_0_[15]\,
      R => SR(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(16),
      Q => \q_tmp_reg_n_0_[16]\,
      R => SR(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(17),
      Q => \q_tmp_reg_n_0_[17]\,
      R => SR(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(18),
      Q => \q_tmp_reg_n_0_[18]\,
      R => SR(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(19),
      Q => \q_tmp_reg_n_0_[19]\,
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(1),
      Q => \q_tmp_reg_n_0_[1]\,
      R => SR(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(20),
      Q => \q_tmp_reg_n_0_[20]\,
      R => SR(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(21),
      Q => \q_tmp_reg_n_0_[21]\,
      R => SR(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(22),
      Q => \q_tmp_reg_n_0_[22]\,
      R => SR(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(23),
      Q => \q_tmp_reg_n_0_[23]\,
      R => SR(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(24),
      Q => \q_tmp_reg_n_0_[24]\,
      R => SR(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(25),
      Q => \q_tmp_reg_n_0_[25]\,
      R => SR(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(26),
      Q => \q_tmp_reg_n_0_[26]\,
      R => SR(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(27),
      Q => \q_tmp_reg_n_0_[27]\,
      R => SR(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(28),
      Q => \q_tmp_reg_n_0_[28]\,
      R => SR(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(29),
      Q => \q_tmp_reg_n_0_[29]\,
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(2),
      Q => \q_tmp_reg_n_0_[2]\,
      R => SR(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(30),
      Q => \q_tmp_reg_n_0_[30]\,
      R => SR(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(31),
      Q => \q_tmp_reg_n_0_[31]\,
      R => SR(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RLAST,
      Q => \q_tmp_reg_n_0_[34]\,
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(3),
      Q => \q_tmp_reg_n_0_[3]\,
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(4),
      Q => \q_tmp_reg_n_0_[4]\,
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(5),
      Q => \q_tmp_reg_n_0_[5]\,
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(6),
      Q => \q_tmp_reg_n_0_[6]\,
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(7),
      Q => \q_tmp_reg_n_0_[7]\,
      R => SR(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(8),
      Q => \q_tmp_reg_n_0_[8]\,
      R => SR(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => m_axi_in_data_RDATA(9),
      Q => \q_tmp_reg_n_0_[9]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => \raddr_reg_n_0_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_0_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_0_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_0_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_0_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_0_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_0_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_0_[7]\,
      R => SR(0)
    );
show_ahead_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2322222233333333"
    )
        port map (
      I0 => \^q\(0),
      I1 => show_ahead_i_2_n_0,
      I2 => rdata_ack_t,
      I3 => dout_valid_reg_1,
      I4 => \^beat_valid\,
      I5 => empty_n_reg_n_0,
      O => show_ahead0
    );
show_ahead_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFBFBF"
    )
        port map (
      I0 => \empty_n_i_2__1_n_0\,
      I1 => m_axi_in_data_RVALID,
      I2 => \^full_n_reg_0\,
      I3 => \^q\(0),
      I4 => full_n_i_4_n_0,
      O => show_ahead_i_2_n_0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead_reg_n_0,
      R => SR(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__0_n_0\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5AA2AAA2AAA2A"
    )
        port map (
      I0 => empty_n_reg_n_0,
      I1 => \^beat_valid\,
      I2 => dout_valid_reg_1,
      I3 => rdata_ack_t,
      I4 => \^full_n_reg_0\,
      I5 => m_axi_in_data_RVALID,
      O => \usedw[7]_i_1__0_n_0\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(1),
      Q => \^q\(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(2),
      Q => \^q\(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(3),
      Q => \^q\(4),
      R => SR(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(4),
      Q => \^q\(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(5),
      Q => usedw_reg(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_0\,
      D => \usedw_reg[7]_0\(6),
      Q => usedw_reg(7),
      R => SR(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_0\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_0\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_0\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_0\
    );
\waddr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__1_n_0\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_0\
    );
\waddr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_0\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__1_n_0\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_0\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => m_axi_in_data_RVALID,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_0\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_0\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_0\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_0\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_0\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_0\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_0\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_0\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_0\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__1_n_0\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__0_n_0\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__1_n_0\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_0\,
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    m_axi_in_data_WREADY_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_valid : in STD_LOGIC;
    \bus_equal_gen.WLAST_Dummy_reg\ : in STD_LOGIC;
    m_axi_in_data_WREADY : in STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.awlen_buf_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    m_axi_in_data_WLAST : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo is
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_3_n_0\ : STD_LOGIC;
  signal \bus_equal_gen.WLAST_Dummy_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal data_vld_i_1_n_0 : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sect_len_buf_reg[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair279";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1__1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \pout[1]_i_1__2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \pout[2]_i_2__1\ : label is "soft_lutpair279";
begin
  burst_valid <= \^burst_valid\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  \sect_len_buf_reg[4]\ <= \^sect_len_buf_reg[4]\;
\bus_equal_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => next_burst,
      I1 => m_axi_in_data_WREADY,
      I2 => \bus_equal_gen.WLAST_Dummy_reg\,
      I3 => m_axi_in_data_WLAST,
      O => m_axi_in_data_WREADY_0
    );
\bus_equal_gen.WLAST_Dummy_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \bus_equal_gen.WLAST_Dummy_i_3_n_0\,
      I1 => \^q\(3),
      I2 => Q(3),
      I3 => Q(0),
      I4 => \^q\(0),
      I5 => \bus_equal_gen.WLAST_Dummy_i_4_n_0\,
      O => next_burst
    );
\bus_equal_gen.WLAST_Dummy_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF6"
    )
        port map (
      I0 => Q(1),
      I1 => \^q\(1),
      I2 => Q(5),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(4),
      O => \bus_equal_gen.WLAST_Dummy_i_3_n_0\
    );
\bus_equal_gen.WLAST_Dummy_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F6FFF6FFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => Q(2),
      I2 => data_valid,
      I3 => \bus_equal_gen.WLAST_Dummy_reg\,
      I4 => m_axi_in_data_WREADY,
      I5 => \^burst_valid\,
      O => \bus_equal_gen.WLAST_Dummy_i_4_n_0\
    );
\bus_equal_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(0),
      I1 => \^sect_len_buf_reg[4]\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(1),
      I1 => \^sect_len_buf_reg[4]\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(2),
      I1 => \^sect_len_buf_reg[4]\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(3),
      I1 => \^sect_len_buf_reg[4]\,
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_3_n_0\,
      I1 => \could_multi_bursts.awlen_buf_reg[0]\(4),
      I2 => \could_multi_bursts.awlen_buf_reg[0]_0\(0),
      I3 => \could_multi_bursts.awlen_buf_reg[0]\(9),
      I4 => \could_multi_bursts.awlen_buf_reg[0]_0\(5),
      I5 => \could_multi_bursts.awlen_buf[3]_i_4_n_0\,
      O => \^sect_len_buf_reg[4]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(8),
      I1 => \could_multi_bursts.awlen_buf_reg[0]_0\(4),
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(7),
      I3 => \could_multi_bursts.awlen_buf_reg[0]_0\(3),
      O => \could_multi_bursts.awlen_buf[3]_i_3_n_0\
    );
\could_multi_bursts.awlen_buf[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(5),
      I1 => \could_multi_bursts.awlen_buf_reg[0]_0\(1),
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(6),
      I3 => \could_multi_bursts.awlen_buf_reg[0]_0\(2),
      O => \could_multi_bursts.awlen_buf[3]_i_4_n_0\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFF0000"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => pop0,
      I4 => data_vld_reg_n_0,
      I5 => push,
      O => data_vld_i_1_n_0
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_0,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => \^burst_valid\,
      O => pop0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^burst_valid\,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDD5DDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_burst_ready\,
      I2 => push,
      I3 => \full_n_i_2__0_n_0\,
      I4 => data_vld_reg_n_0,
      I5 => pop0,
      O => \full_n_i_1__1_n_0\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      O => \full_n_i_2__0_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_0\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1__1_n_0\
    );
\pout[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0202FD"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => invalid_len_event_reg2,
      I2 => pop0,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[0]\,
      O => \pout[1]_i_1__2_n_0\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4848484848484808"
    )
        port map (
      I0 => push,
      I1 => data_vld_reg_n_0,
      I2 => pop0,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[1]\,
      I5 => \pout_reg_n_0_[2]\,
      O => \pout[2]_i_1_n_0\
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A96AA9"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => push,
      I4 => pop0,
      O => \pout[2]_i_2__1_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1_n_0\,
      D => \pout[0]_i_1__1_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1_n_0\,
      D => \pout[1]_i_1__2_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1_n_0\,
      D => \pout[2]_i_2__1_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    \q_reg[33]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[33]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_cnt_reg[19]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \align_len_reg[2]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \sect_cnt_reg[19]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \sect_cnt_reg[19]_1\ : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    last_sect_carry : in STD_LOGIC_VECTOR ( 19 downto 0 );
    p_26_in : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_sect_carry_0 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \q_reg[33]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized0\ : entity is "batch_align2D_in_data_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \data_vld_i_1__0_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \pout[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of invalid_len_event_i_1 : label is "soft_lutpair298";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \pout[1]_i_1__3\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \pout[2]_i_2__2\ : label is "soft_lutpair300";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^fifo_wreq_valid\,
      I2 => \^q\(30),
      I3 => \align_len_reg[2]\,
      I4 => ap_rst_n,
      O => \q_reg[33]_0\(0)
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA2"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => pop0,
      I2 => \pout_reg_n_0_[1]\,
      I3 => \pout_reg_n_0_[0]\,
      I4 => \pout_reg_n_0_[2]\,
      I5 => push,
      O => \data_vld_i_1__0_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_0,
      Q => \^fifo_wreq_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEEE"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => \sect_cnt_reg[19]_1\,
      I2 => p_26_in,
      I3 => CO(0),
      I4 => \end_addr_buf_reg[31]\,
      O => E(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5DDDDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rs2f_wreq_ack\,
      I2 => full_n_reg_0(0),
      I3 => \full_n_i_2__1_n_0\,
      I4 => pop0,
      I5 => data_vld_reg_n_0,
      O => \full_n_i_1__2_n_0\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[2]\,
      O => \full_n_i_2__1_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_0\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(31),
      O => S(1)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(30),
      O => S(0)
    );
invalid_len_event_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(31),
      I1 => \^fifo_wreq_valid\,
      I2 => \^q\(30),
      O => \q_reg[33]_1\
    );
last_sect_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => last_sect_carry(19),
      I1 => last_sect_carry_0(19),
      I2 => last_sect_carry(18),
      I3 => last_sect_carry_0(18),
      O => \sect_cnt_reg[19]\(6)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(15),
      I1 => last_sect_carry(15),
      I2 => last_sect_carry_0(16),
      I3 => last_sect_carry(16),
      I4 => last_sect_carry(17),
      I5 => last_sect_carry_0(17),
      O => \sect_cnt_reg[19]\(5)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(12),
      I1 => last_sect_carry(12),
      I2 => last_sect_carry_0(13),
      I3 => last_sect_carry(13),
      I4 => last_sect_carry(14),
      I5 => last_sect_carry_0(14),
      O => \sect_cnt_reg[19]\(4)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(9),
      I1 => last_sect_carry(9),
      I2 => last_sect_carry_0(10),
      I3 => last_sect_carry(10),
      I4 => last_sect_carry(11),
      I5 => last_sect_carry_0(11),
      O => \sect_cnt_reg[19]\(3)
    );
last_sect_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry(6),
      I1 => last_sect_carry_0(6),
      I2 => last_sect_carry(7),
      I3 => last_sect_carry_0(7),
      I4 => last_sect_carry(8),
      I5 => last_sect_carry_0(8),
      O => \sect_cnt_reg[19]\(2)
    );
last_sect_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry(4),
      I1 => last_sect_carry_0(4),
      I2 => last_sect_carry(3),
      I3 => last_sect_carry_0(3),
      I4 => last_sect_carry(5),
      I5 => last_sect_carry_0(5),
      O => \sect_cnt_reg[19]\(1)
    );
last_sect_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(0),
      I1 => last_sect_carry(0),
      I2 => last_sect_carry_0(1),
      I3 => last_sect_carry(1),
      I4 => last_sect_carry(2),
      I5 => last_sect_carry_0(2),
      O => \sect_cnt_reg[19]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => full_n_reg_0(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(12),
      Q => \mem_reg[4][12]_srl5_n_0\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(13),
      Q => \mem_reg[4][13]_srl5_n_0\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(14),
      Q => \mem_reg[4][14]_srl5_n_0\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(15),
      Q => \mem_reg[4][15]_srl5_n_0\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(16),
      Q => \mem_reg[4][16]_srl5_n_0\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(17),
      Q => \mem_reg[4][17]_srl5_n_0\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(18),
      Q => \mem_reg[4][18]_srl5_n_0\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(19),
      Q => \mem_reg[4][19]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(20),
      Q => \mem_reg[4][20]_srl5_n_0\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(21),
      Q => \mem_reg[4][21]_srl5_n_0\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(22),
      Q => \mem_reg[4][22]_srl5_n_0\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(23),
      Q => \mem_reg[4][23]_srl5_n_0\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(24),
      Q => \mem_reg[4][24]_srl5_n_0\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(25),
      Q => \mem_reg[4][25]_srl5_n_0\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(26),
      Q => \mem_reg[4][26]_srl5_n_0\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(27),
      Q => \mem_reg[4][27]_srl5_n_0\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(28),
      Q => \mem_reg[4][28]_srl5_n_0\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(29),
      Q => \mem_reg[4][29]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(30),
      Q => \mem_reg[4][32]_srl5_n_0\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(31),
      Q => \mem_reg[4][33]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(4),
      Q => \mem_reg[4][4]_srl5_n_0\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(5),
      Q => \mem_reg[4][5]_srl5_n_0\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(6),
      Q => \mem_reg[4][6]_srl5_n_0\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(7),
      Q => \mem_reg[4][7]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[33]_2\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\pout[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1__2_n_0\
    );
\pout[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => full_n_reg_0(0),
      I2 => pop0,
      I3 => \pout_reg_n_0_[1]\,
      I4 => \pout_reg_n_0_[0]\,
      O => \pout[1]_i_1__3_n_0\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFE0000000000"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[1]\,
      I3 => pop0,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \pout[2]_i_1__0_n_0\
    );
\pout[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE7E1181"
    )
        port map (
      I0 => \pout_reg_n_0_[1]\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => push,
      I3 => pop0,
      I4 => \pout_reg_n_0_[2]\,
      O => \pout[2]_i_2__2_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__0_n_0\,
      D => \pout[0]_i_1__2_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__0_n_0\,
      D => \pout[1]_i_1__3_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__0_n_0\,
      D => \pout[2]_i_2__2_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][12]_srl5_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][13]_srl5_n_0\,
      Q => \^q\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][14]_srl5_n_0\,
      Q => \^q\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][15]_srl5_n_0\,
      Q => \^q\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][16]_srl5_n_0\,
      Q => \^q\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][17]_srl5_n_0\,
      Q => \^q\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][18]_srl5_n_0\,
      Q => \^q\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][19]_srl5_n_0\,
      Q => \^q\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][20]_srl5_n_0\,
      Q => \^q\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][21]_srl5_n_0\,
      Q => \^q\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][22]_srl5_n_0\,
      Q => \^q\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][23]_srl5_n_0\,
      Q => \^q\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][24]_srl5_n_0\,
      Q => \^q\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][25]_srl5_n_0\,
      Q => \^q\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][26]_srl5_n_0\,
      Q => \^q\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][27]_srl5_n_0\,
      Q => \^q\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][28]_srl5_n_0\,
      Q => \^q\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][29]_srl5_n_0\,
      Q => \^q\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][32]_srl5_n_0\,
      Q => \^q\(30),
      R => SR(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][33]_srl5_n_0\,
      Q => \^q\(31),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][4]_srl5_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][5]_srl5_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][6]_srl5_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][7]_srl5_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A800ABFF"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(0),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => last_sect_carry(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(10),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(11),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(12),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(13),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(14),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(15),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(16),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(17),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(18),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(19),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(1),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(2),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(3),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(4),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(5),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(6),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(7),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(8),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFA800"
    )
        port map (
      I0 => \sect_cnt_reg[19]_0\(9),
      I1 => \^fifo_wreq_valid\,
      I2 => \sect_cnt_reg[19]_1\,
      I3 => \align_len_reg[2]\,
      I4 => sect_cnt0(8),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized0_1\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_rreq : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[32]_1\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    last_sect_carry : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \end_addr_buf_reg[31]\ : in STD_LOGIC;
    \end_addr_buf_reg[31]_0\ : in STD_LOGIC;
    \end_addr_buf_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf[3]_i_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \could_multi_bursts.arlen_buf[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    last_sect_carry_0 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \q_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized0_1\ : entity is "batch_align2D_in_data_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized0_1\ is
  signal \data_vld_i_1__3_n_0\ : STD_LOGIC;
  signal \data_vld_i_2__0_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_0\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_0\ : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal \pout[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \pout[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^q_reg[32]_1\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \invalid_len_event_i_1__0\ : label is "soft_lutpair184";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[0]_i_1__4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \pout[1]_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \pout[2]_i_2__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \pout[2]_i_3__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair192";
begin
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  next_rreq <= \^next_rreq\;
  \q_reg[32]_1\(30 downto 0) <= \^q_reg[32]_1\(30 downto 0);
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[32]_1\(30),
      O => \q_reg[32]_0\(0)
    );
\could_multi_bursts.arlen_buf[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_3\(5),
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_0\(5),
      I2 => \could_multi_bursts.arlen_buf[3]_i_3\(3),
      I3 => \could_multi_bursts.arlen_buf[3]_i_3_0\(3),
      O => \sect_len_buf_reg[9]\
    );
\could_multi_bursts.arlen_buf[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_3\(1),
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_0\(1),
      I2 => \could_multi_bursts.arlen_buf[3]_i_3\(2),
      I3 => \could_multi_bursts.arlen_buf[3]_i_3_0\(2),
      O => \sect_len_buf_reg[5]\
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \data_vld_i_2__0_n_0\,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__3_n_0\
    );
\data_vld_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \end_addr_buf_reg[31]_0\,
      I2 => \end_addr_buf_reg[31]_1\(0),
      I3 => \end_addr_buf_reg[31]_2\,
      I4 => \^fifo_rreq_valid\,
      O => \data_vld_i_2__0_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_3\(0),
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_0\(0),
      I2 => \could_multi_bursts.arlen_buf[3]_i_3\(4),
      I3 => \could_multi_bursts.arlen_buf[3]_i_3_0\(4),
      O => \sect_len_buf_reg[4]\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => data_vld_reg_n_0,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E00EEEE"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \end_addr_buf_reg[31]\,
      I2 => \end_addr_buf_reg[31]_0\,
      I3 => \end_addr_buf_reg[31]_1\(0),
      I4 => \end_addr_buf_reg[31]_2\,
      O => \^next_rreq\
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDFFFFDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^rs2f_rreq_ack\,
      I2 => full_n_reg_0(0),
      I3 => \full_n_i_2__3_n_0\,
      I4 => \pout[2]_i_3__0_n_0\,
      I5 => data_vld_reg_n_0,
      O => \full_n_i_1__5_n_0\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      O => \full_n_i_2__3_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_0\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \^q_reg[32]_1\(30),
      O => invalid_len_event0
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => last_sect_carry(19),
      I1 => last_sect_carry_0(19),
      I2 => last_sect_carry(18),
      I3 => last_sect_carry_0(18),
      O => S(6)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry(16),
      I1 => last_sect_carry_0(16),
      I2 => last_sect_carry(15),
      I3 => last_sect_carry_0(15),
      I4 => last_sect_carry(17),
      I5 => last_sect_carry_0(17),
      O => S(5)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(12),
      I1 => last_sect_carry(12),
      I2 => last_sect_carry_0(13),
      I3 => last_sect_carry(13),
      I4 => last_sect_carry(14),
      I5 => last_sect_carry_0(14),
      O => S(4)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(9),
      I1 => last_sect_carry(9),
      I2 => last_sect_carry_0(10),
      I3 => last_sect_carry(10),
      I4 => last_sect_carry(11),
      I5 => last_sect_carry_0(11),
      O => S(3)
    );
\last_sect_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry(7),
      I1 => last_sect_carry_0(7),
      I2 => last_sect_carry(6),
      I3 => last_sect_carry_0(6),
      I4 => last_sect_carry(8),
      I5 => last_sect_carry_0(8),
      O => S(2)
    );
\last_sect_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(4),
      I1 => last_sect_carry(4),
      I2 => last_sect_carry_0(3),
      I3 => last_sect_carry(3),
      I4 => last_sect_carry(5),
      I5 => last_sect_carry_0(5),
      O => S(1)
    );
\last_sect_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_carry_0(0),
      I1 => last_sect_carry(0),
      I2 => last_sect_carry_0(1),
      I3 => last_sect_carry(1),
      I4 => last_sect_carry(2),
      I5 => last_sect_carry_0(2),
      O => S(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(0),
      Q => \mem_reg[4][0]_srl5_n_0\
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => full_n_reg_0(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(10),
      Q => \mem_reg[4][10]_srl5_n_0\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(11),
      Q => \mem_reg[4][11]_srl5_n_0\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(12),
      Q => \mem_reg[4][12]_srl5_n_0\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(13),
      Q => \mem_reg[4][13]_srl5_n_0\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(14),
      Q => \mem_reg[4][14]_srl5_n_0\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(15),
      Q => \mem_reg[4][15]_srl5_n_0\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(16),
      Q => \mem_reg[4][16]_srl5_n_0\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(17),
      Q => \mem_reg[4][17]_srl5_n_0\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(18),
      Q => \mem_reg[4][18]_srl5_n_0\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(19),
      Q => \mem_reg[4][19]_srl5_n_0\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(1),
      Q => \mem_reg[4][1]_srl5_n_0\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(20),
      Q => \mem_reg[4][20]_srl5_n_0\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(21),
      Q => \mem_reg[4][21]_srl5_n_0\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(22),
      Q => \mem_reg[4][22]_srl5_n_0\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(23),
      Q => \mem_reg[4][23]_srl5_n_0\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(24),
      Q => \mem_reg[4][24]_srl5_n_0\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(25),
      Q => \mem_reg[4][25]_srl5_n_0\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(26),
      Q => \mem_reg[4][26]_srl5_n_0\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(27),
      Q => \mem_reg[4][27]_srl5_n_0\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(28),
      Q => \mem_reg[4][28]_srl5_n_0\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(29),
      Q => \mem_reg[4][29]_srl5_n_0\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(2),
      Q => \mem_reg[4][2]_srl5_n_0\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[4][32]_srl5_n_0\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(3),
      Q => \mem_reg[4][3]_srl5_n_0\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(4),
      Q => \mem_reg[4][4]_srl5_n_0\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(5),
      Q => \mem_reg[4][5]_srl5_n_0\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(6),
      Q => \mem_reg[4][6]_srl5_n_0\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(7),
      Q => \mem_reg[4][7]_srl5_n_0\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(8),
      Q => \mem_reg[4][8]_srl5_n_0\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_0_[0]\,
      A1 => \pout_reg_n_0_[1]\,
      A2 => \pout_reg_n_0_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \q_reg[29]_0\(9),
      Q => \mem_reg[4][9]_srl5_n_0\
    );
\pout[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1__4_n_0\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pout[2]_i_4__0_n_0\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[1]\,
      O => \pout[1]_i_1__0_n_0\
    );
\pout[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FE00000000"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout[2]_i_3__0_n_0\,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \pout[2]_i_1__3_n_0\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout[2]_i_4__0_n_0\,
      O => \pout[2]_i_2__0_n_0\
    );
\pout[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => \end_addr_buf_reg[31]_2\,
      I2 => \end_addr_buf_reg[31]_1\(0),
      I3 => \end_addr_buf_reg[31]_0\,
      O => \pout[2]_i_3__0_n_0\
    );
\pout[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088000000000000"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => push,
      I2 => \end_addr_buf_reg[31]_0\,
      I3 => \end_addr_buf_reg[31]_1\(0),
      I4 => \end_addr_buf_reg[31]_2\,
      I5 => \^fifo_rreq_valid\,
      O => \pout[2]_i_4__0_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__3_n_0\,
      D => \pout[0]_i_1__4_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__3_n_0\,
      D => \pout[1]_i_1__0_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__3_n_0\,
      D => \pout[2]_i_2__0_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][0]_srl5_n_0\,
      Q => \^q_reg[32]_1\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][10]_srl5_n_0\,
      Q => \^q_reg[32]_1\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][11]_srl5_n_0\,
      Q => \^q_reg[32]_1\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][12]_srl5_n_0\,
      Q => \^q_reg[32]_1\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][13]_srl5_n_0\,
      Q => \^q_reg[32]_1\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][14]_srl5_n_0\,
      Q => \^q_reg[32]_1\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][15]_srl5_n_0\,
      Q => \^q_reg[32]_1\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][16]_srl5_n_0\,
      Q => \^q_reg[32]_1\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][17]_srl5_n_0\,
      Q => \^q_reg[32]_1\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][18]_srl5_n_0\,
      Q => \^q_reg[32]_1\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][19]_srl5_n_0\,
      Q => \^q_reg[32]_1\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][1]_srl5_n_0\,
      Q => \^q_reg[32]_1\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][20]_srl5_n_0\,
      Q => \^q_reg[32]_1\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][21]_srl5_n_0\,
      Q => \^q_reg[32]_1\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][22]_srl5_n_0\,
      Q => \^q_reg[32]_1\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][23]_srl5_n_0\,
      Q => \^q_reg[32]_1\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][24]_srl5_n_0\,
      Q => \^q_reg[32]_1\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][25]_srl5_n_0\,
      Q => \^q_reg[32]_1\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][26]_srl5_n_0\,
      Q => \^q_reg[32]_1\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][27]_srl5_n_0\,
      Q => \^q_reg[32]_1\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][28]_srl5_n_0\,
      Q => \^q_reg[32]_1\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][29]_srl5_n_0\,
      Q => \^q_reg[32]_1\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][2]_srl5_n_0\,
      Q => \^q_reg[32]_1\(2),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][32]_srl5_n_0\,
      Q => \^q_reg[32]_1\(30),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][3]_srl5_n_0\,
      Q => \^q_reg[32]_1\(3),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][4]_srl5_n_0\,
      Q => \^q_reg[32]_1\(4),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][5]_srl5_n_0\,
      Q => \^q_reg[32]_1\(5),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][6]_srl5_n_0\,
      Q => \^q_reg[32]_1\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][7]_srl5_n_0\,
      Q => \^q_reg[32]_1\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][8]_srl5_n_0\,
      Q => \^q_reg[32]_1\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][9]_srl5_n_0\,
      Q => \^q_reg[32]_1\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_rreq\,
      I2 => last_sect_carry(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(1),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(2),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(3),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(4),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(5),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(6),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(7),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_rreq\,
      I2 => O(0),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_rreq\,
      I2 => O(1),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"54FF"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_2\,
      I1 => \end_addr_buf_reg[31]\,
      I2 => \^fifo_rreq_valid\,
      I3 => \end_addr_buf_reg[31]_0\,
      O => rreq_handling_reg(0)
    );
\sect_cnt[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_rreq\,
      I2 => O(2),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(0),
      O => D(1)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(1),
      O => D(2)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(2),
      O => D(3)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(3),
      O => D(4)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[8]\(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_rreq\,
      I2 => \sect_cnt_reg[16]\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized1\ is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    push : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_26_in : out STD_LOGIC;
    pop0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_resp0 : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    last_sect_buf0 : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    wreq_handling_reg_1 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_1\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_2\ : in STD_LOGIC;
    \sect_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    next_resp : in STD_LOGIC;
    m_axi_in_data_AWREADY : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_1\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    m_axi_in_data_BVALID : in STD_LOGIC;
    next_resp_reg : in STD_LOGIC;
    wreq_handling_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized1\ : entity is "batch_align2D_in_data_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \could_multi_bursts.awaddr_buf[31]_i_4_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \data_vld_i_1__1_n_0\ : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal \full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal \^p_26_in\ : STD_LOGIC;
  signal pop0_0 : STD_LOGIC;
  signal \pout[0]_i_1_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3_n_0\ : STD_LOGIC;
  signal \pout[3]_i_4_n_0\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \align_len[31]_i_3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \could_multi_bursts.AWVALID_Dummy_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \data_vld_i_1__1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair292";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\batch_align2D_in_data_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \pout[0]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \pout[1]_i_1__4\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \pout[2]_i_1__1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \pout[3]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \pout[3]_i_4\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair289";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  p_26_in <= \^p_26_in\;
\align_len[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => CO(0),
      I2 => \^p_26_in\,
      I3 => fifo_wreq_valid,
      O => E(0)
    );
\align_len[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F00FFFF"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      I2 => \could_multi_bursts.sect_handling_reg_1\,
      I3 => CO(0),
      I4 => wreq_handling_reg_1,
      O => \could_multi_bursts.sect_handling_reg\
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020AA20"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \could_multi_bursts.AWVALID_Dummy_reg\,
      I2 => \could_multi_bursts.loop_cnt_reg[5]\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => invalid_len_event_reg2,
      O => ap_rst_n_0
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222222A2"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf[31]_i_4_n_0\,
      I1 => \could_multi_bursts.loop_cnt_reg[5]\,
      I2 => m_axi_in_data_AWREADY,
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\,
      I4 => \could_multi_bursts.loop_cnt_reg[5]_1\,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => fifo_resp_ready,
      I2 => fifo_burst_ready,
      O => \could_multi_bursts.awaddr_buf[31]_i_4_n_0\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A22"
    )
        port map (
      I0 => CO(0),
      I1 => \could_multi_bursts.sect_handling_reg_1\,
      I2 => \could_multi_bursts.sect_handling_reg_2\,
      I3 => \^could_multi_bursts.next_loop\,
      O => last_sect_buf0
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_26_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA2"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => \^could_multi_bursts.next_loop\,
      I2 => \could_multi_bursts.sect_handling_reg_2\,
      I3 => wreq_handling_reg_1,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44C4"
    )
        port map (
      I0 => \pout[3]_i_3_n_0\,
      I1 => data_vld_reg_n_0,
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => \^could_multi_bursts.next_loop\,
      O => \data_vld_i_1__1_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5D5DFFFFFFFF"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => CO(0),
      I2 => \could_multi_bursts.sect_handling_reg_1\,
      I3 => \could_multi_bursts.sect_handling_reg_2\,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => fifo_wreq_valid,
      O => pop0
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0_0
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => data_vld_reg_n_0,
      Q => need_wrsp,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5DDDDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_resp_ready,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \full_n_i_2__2_n_0\,
      I4 => pop0_0,
      I5 => data_vld_reg_n_0,
      O => \full_n_i_1__3_n_0\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(0),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \full_n_i_2__2_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_0\,
      Q => fifo_resp_ready,
      R => '0'
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => pout_reg(0),
      A1 => pout_reg(1),
      A2 => pout_reg(2),
      A3 => pout_reg(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => invalid_len_event_reg2,
      Q => \mem_reg[14][0]_srl15_n_0\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => pout_reg(0),
      A1 => pout_reg(1),
      A2 => pout_reg(2),
      A3 => pout_reg(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_0\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_reg[1]_0\,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      O => aw2b_awdata(1)
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => invalid_len_event_reg2,
      O => push
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F888888"
    )
        port map (
      I0 => m_axi_in_data_BVALID,
      I1 => next_resp_reg,
      I2 => next_resp,
      I3 => need_wrsp,
      I4 => aw2b_bdata(0),
      O => next_resp0
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1_n_0\
    );
\pout[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F70808F7"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => pout_reg(0),
      I4 => pout_reg(1),
      O => \pout[1]_i_1__4_n_0\
    );
\pout[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => pout_reg(2),
      I1 => \pout[3]_i_4_n_0\,
      I2 => pout_reg(0),
      I3 => pout_reg(1),
      O => \pout[2]_i_1__1_n_0\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => next_resp_reg,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => aw2b_bdata(1),
      I4 => aw2b_bdata(0),
      O => push_0
    );
\pout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20006500"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => data_vld_reg_n_0,
      I4 => \pout[3]_i_3_n_0\,
      O => \pout[3]_i_1_n_0\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA9A"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(2),
      I2 => \pout[3]_i_4_n_0\,
      I3 => pout_reg(0),
      I4 => pout_reg(1),
      O => \pout[3]_i_2_n_0\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(0),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3_n_0\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => next_resp,
      I2 => need_wrsp,
      I3 => \^could_multi_bursts.next_loop\,
      O => \pout[3]_i_4_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[0]_i_1_n_0\,
      Q => pout_reg(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[1]_i_1__4_n_0\,
      Q => pout_reg(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[2]_i_1__1_n_0\,
      Q => pout_reg(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_0\,
      D => \pout[3]_i_2_n_0\,
      Q => pout_reg(3),
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[14][0]_srl15_n_0\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0_0,
      D => \mem_reg[14][1]_srl15_n_0\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[11]\(0),
      I1 => \^p_26_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_2(0)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDDC"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => \^p_26_in\,
      I2 => wreq_handling_reg_2,
      I3 => fifo_wreq_valid,
      O => wreq_handling_reg(0)
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      I2 => \could_multi_bursts.sect_handling_reg_1\,
      I3 => wreq_handling_reg_1,
      O => \^p_26_in\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CEEE"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => wreq_handling_reg_2,
      I2 => CO(0),
      I3 => \^p_26_in\,
      O => wreq_handling_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized1_0\ is
  port (
    data_vld_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    ap_rst_n_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_20_in : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    rreq_handling_reg_0 : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    \beat_len_buf_reg[0]\ : out STD_LOGIC;
    \end_addr_buf_reg[3]\ : out STD_LOGIC;
    \end_addr_buf_reg[4]\ : out STD_LOGIC;
    \end_addr_buf_reg[5]\ : out STD_LOGIC;
    \end_addr_buf_reg[6]\ : out STD_LOGIC;
    \end_addr_buf_reg[7]\ : out STD_LOGIC;
    \end_addr_buf_reg[8]\ : out STD_LOGIC;
    \end_addr_buf_reg[9]\ : out STD_LOGIC;
    \end_addr_buf_reg[10]\ : out STD_LOGIC;
    \end_addr_buf_reg[11]\ : out STD_LOGIC;
    rreq_handling_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_ARREADY_0 : out STD_LOGIC;
    m_axi_in_data_ARREADY_1 : out STD_LOGIC;
    m_axi_in_data_ARREADY_2 : out STD_LOGIC;
    m_axi_in_data_ARREADY_3 : out STD_LOGIC;
    m_axi_in_data_ARREADY_4 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_1\ : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_2\ : in STD_LOGIC;
    m_axi_in_data_ARREADY : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_3 : in STD_LOGIC;
    rreq_handling_reg_4 : in STD_LOGIC;
    rreq_handling_reg_5 : in STD_LOGIC;
    rreq_handling_reg_6 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    data_vld_reg_1 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    data_vld_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event : in STD_LOGIC;
    rreq_handling_reg_8 : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    fifo_rreq_valid : in STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized1_0\ : entity is "batch_align2D_in_data_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized1_0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized1_0\ is
  signal \^could_multi_bursts.sect_handling_reg\ : STD_LOGIC;
  signal \data_vld_i_1__4_n_0\ : STD_LOGIC;
  signal \data_vld_i_2__1_n_0\ : STD_LOGIC;
  signal \^data_vld_reg_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal \full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \pout[3]_i_5_n_0\ : STD_LOGIC;
  signal pout_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[31]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \empty_n_i_1__4\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of invalid_len_event_reg2_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \pout[1]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \pout[2]_i_1__4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__0\ : label is "soft_lutpair182";
begin
  \could_multi_bursts.sect_handling_reg\ <= \^could_multi_bursts.sect_handling_reg\;
  data_vld_reg_0 <= \^data_vld_reg_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  p_20_in <= \^p_20_in\;
\align_len[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F00"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => rreq_handling_reg_7(0),
      I2 => rreq_handling_reg_6,
      I3 => fifo_rreq_valid,
      O => rreq_handling_reg_2(0)
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA008080AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \could_multi_bursts.sect_handling_reg_1\,
      I2 => fifo_rctl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_2\,
      I4 => m_axi_in_data_ARREADY,
      I5 => invalid_len_event_reg2,
      O => ap_rst_n_0
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_2\,
      I3 => m_axi_in_data_ARREADY,
      O => \^p_20_in\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0000000"
    )
        port map (
      I0 => m_axi_in_data_ARREADY,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      I2 => fifo_rctl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_1\,
      I4 => \could_multi_bursts.sect_handling_reg_3\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(0),
      O => m_axi_in_data_ARREADY_0
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0000000"
    )
        port map (
      I0 => m_axi_in_data_ARREADY,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      I2 => fifo_rctl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_1\,
      I4 => \could_multi_bursts.sect_handling_reg_3\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(1),
      O => m_axi_in_data_ARREADY_1
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0000000"
    )
        port map (
      I0 => m_axi_in_data_ARREADY,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      I2 => fifo_rctl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_1\,
      I4 => \could_multi_bursts.sect_handling_reg_3\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(2),
      O => m_axi_in_data_ARREADY_2
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_in_data_ARREADY,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      I2 => fifo_rctl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_1\,
      O => m_axi_in_data_ARREADY_3
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0000000"
    )
        port map (
      I0 => m_axi_in_data_ARREADY,
      I1 => \could_multi_bursts.sect_handling_reg_2\,
      I2 => fifo_rctl_ready,
      I3 => \could_multi_bursts.sect_handling_reg_1\,
      I4 => \could_multi_bursts.sect_handling_reg_3\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(3),
      O => m_axi_in_data_ARREADY_4
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      O => ap_rst_n_2(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAABAFFAAAA"
    )
        port map (
      I0 => rreq_handling_reg_6,
      I1 => m_axi_in_data_ARREADY,
      I2 => \could_multi_bursts.sect_handling_reg_2\,
      I3 => fifo_rctl_ready,
      I4 => \could_multi_bursts.sect_handling_reg_1\,
      I5 => \could_multi_bursts.sect_handling_reg_3\,
      O => rreq_handling_reg_0
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \pout[3]_i_3__0_n_0\,
      I1 => \data_vld_i_2__1_n_0\,
      I2 => \^p_20_in\,
      I3 => \^data_vld_reg_0\,
      O => \data_vld_i_1__4_n_0\
    );
\data_vld_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AA222222222222"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \^empty_n_reg_0\,
      I2 => rdata_ack_t,
      I3 => data_vld_reg_1,
      I4 => beat_valid,
      I5 => data_vld_reg_2(0),
      O => \data_vld_i_2__1_n_0\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_0\,
      Q => \^data_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => rreq_handling_reg_7(0),
      I2 => rreq_handling_reg_6,
      I3 => fifo_rreq_valid,
      O => rreq_handling_reg_1(0)
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD0000FFFFFFFF"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => rreq_handling_reg_3,
      I2 => rreq_handling_reg_4,
      I3 => rreq_handling_reg_5,
      I4 => \could_multi_bursts.sect_handling_reg_1\,
      I5 => rreq_handling_reg_6,
      O => \^could_multi_bursts.sect_handling_reg\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_reg_1,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDFFFFDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_rctl_ready,
      I2 => \^p_20_in\,
      I3 => \full_n_i_2__4_n_0\,
      I4 => full_n_reg_0,
      I5 => \^data_vld_reg_0\,
      O => \full_n_i_1__6_n_0\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(0),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \full_n_i_2__4_n_0\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_0\,
      Q => fifo_rctl_ready,
      R => '0'
    );
invalid_len_event_reg2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => E(0)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pout_reg(0),
      O => \pout[0]_i_1__0_n_0\
    );
\pout[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \pout[3]_i_5_n_0\,
      I1 => pout_reg(0),
      I2 => pout_reg(1),
      O => \pout[1]_i_1__1_n_0\
    );
\pout[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(0),
      I2 => \pout[3]_i_5_n_0\,
      I3 => pout_reg(2),
      O => \pout[2]_i_1__4_n_0\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C010"
    )
        port map (
      I0 => \pout[3]_i_3__0_n_0\,
      I1 => full_n_reg_0,
      I2 => \^data_vld_reg_0\,
      I3 => \^p_20_in\,
      O => \pout[3]_i_1__0_n_0\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AA9AA"
    )
        port map (
      I0 => pout_reg(3),
      I1 => pout_reg(1),
      I2 => pout_reg(0),
      I3 => \pout[3]_i_5_n_0\,
      I4 => pout_reg(2),
      O => \pout[3]_i_2__0_n_0\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pout_reg(1),
      I1 => pout_reg(0),
      I2 => pout_reg(3),
      I3 => pout_reg(2),
      O => \pout[3]_i_3__0_n_0\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7FFFFFFFFFFFF"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_1\,
      I1 => fifo_rctl_ready,
      I2 => \could_multi_bursts.sect_handling_reg_2\,
      I3 => m_axi_in_data_ARREADY,
      I4 => \^data_vld_reg_0\,
      I5 => full_n_reg_0,
      O => \pout[3]_i_5_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[0]_i_1__0_n_0\,
      Q => pout_reg(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[1]_i_1__1_n_0\,
      Q => pout_reg(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[2]_i_1__4_n_0\,
      Q => pout_reg(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_0\,
      D => \pout[3]_i_2__0_n_0\,
      Q => pout_reg(3),
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF8A8A"
    )
        port map (
      I0 => rreq_handling_reg_6,
      I1 => \^could_multi_bursts.sect_handling_reg\,
      I2 => rreq_handling_reg_7(0),
      I3 => invalid_len_event,
      I4 => rreq_handling_reg_8,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB33FF778901CD45"
    )
        port map (
      I0 => rreq_handling_reg_7(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => Q(0),
      I4 => \sect_len_buf_reg[9]\(0),
      I5 => \sect_len_buf_reg[9]_0\(0),
      O => \beat_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB89FFCD33017745"
    )
        port map (
      I0 => rreq_handling_reg_7(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_len_buf_reg[9]_0\(1),
      I4 => \sect_len_buf_reg[9]\(1),
      I5 => Q(1),
      O => \end_addr_buf_reg[3]\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB89FFCD33017745"
    )
        port map (
      I0 => rreq_handling_reg_7(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_len_buf_reg[9]_0\(2),
      I4 => \sect_len_buf_reg[9]\(2),
      I5 => Q(1),
      O => \end_addr_buf_reg[4]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB89FFCD33017745"
    )
        port map (
      I0 => rreq_handling_reg_7(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_len_buf_reg[9]_0\(3),
      I4 => \sect_len_buf_reg[9]\(3),
      I5 => Q(1),
      O => \end_addr_buf_reg[5]\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB89FFCD33017745"
    )
        port map (
      I0 => rreq_handling_reg_7(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_len_buf_reg[9]_0\(4),
      I4 => \sect_len_buf_reg[9]\(4),
      I5 => Q(1),
      O => \end_addr_buf_reg[6]\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB89FFCD33017745"
    )
        port map (
      I0 => rreq_handling_reg_7(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_len_buf_reg[9]_0\(5),
      I4 => \sect_len_buf_reg[9]\(5),
      I5 => Q(1),
      O => \end_addr_buf_reg[7]\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB89FFCD33017745"
    )
        port map (
      I0 => rreq_handling_reg_7(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_len_buf_reg[9]_0\(6),
      I4 => \sect_len_buf_reg[9]\(6),
      I5 => Q(1),
      O => \end_addr_buf_reg[8]\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB89FFCD33017745"
    )
        port map (
      I0 => rreq_handling_reg_7(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_len_buf_reg[9]_0\(7),
      I4 => \sect_len_buf_reg[9]\(7),
      I5 => Q(1),
      O => \end_addr_buf_reg[9]\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB89FFCD33017745"
    )
        port map (
      I0 => rreq_handling_reg_7(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_len_buf_reg[9]_0\(8),
      I4 => \sect_len_buf_reg[9]\(8),
      I5 => Q(1),
      O => \end_addr_buf_reg[10]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\,
      O => \could_multi_bursts.sect_handling_reg_0\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB89FFCD33017745"
    )
        port map (
      I0 => rreq_handling_reg_7(0),
      I1 => CO(0),
      I2 => \^could_multi_bursts.sect_handling_reg\,
      I3 => \sect_len_buf_reg[9]_0\(9),
      I4 => \sect_len_buf_reg[9]\(9),
      I5 => Q(1),
      O => \end_addr_buf_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized2\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    full_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    icmp_ln80_reg_3520 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push : in STD_LOGIC;
    \data_p2_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    in_data_addr_reg_334_reg : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized2\ : entity is "batch_align2D_in_data_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized2\ is
  signal \^ap_cs_fsm_reg[15]\ : STD_LOGIC;
  signal \data_vld_i_1__2_n_0\ : STD_LOGIC;
  signal data_vld_i_2_n_0 : STD_LOGIC;
  signal data_vld_reg_n_0 : STD_LOGIC;
  signal \empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__4_n_0\ : STD_LOGIC;
  signal full_n_i_2_n_0 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \pout[1]_i_1_n_0\ : STD_LOGIC;
  signal \pout[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \pout[2]_i_2_n_0\ : STD_LOGIC;
  signal \pout[2]_i_5_n_0\ : STD_LOGIC;
  signal \pout_reg_n_0_[0]\ : STD_LOGIC;
  signal \pout_reg_n_0_[1]\ : STD_LOGIC;
  signal \pout_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[15]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \data_p2[32]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \data_p2[33]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of data_vld_i_2 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \empty_n_i_1__2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \pout[2]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \pout[2]_i_4\ : label is "soft_lutpair295";
begin
  \ap_CS_fsm_reg[15]\ <= \^ap_cs_fsm_reg[15]\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => Q(1),
      I1 => \^empty_n_reg_0\,
      I2 => full_n_reg_1,
      I3 => Q(0),
      O => empty_n_reg_1(0)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(3),
      I2 => Q(2),
      O => empty_n_reg_1(1)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A800A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_cs_fsm_reg[15]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln80_reg_3520,
      I4 => ap_enable_reg_pp0_iter0_reg(1),
      I5 => ap_enable_reg_pp0_iter0_reg(0),
      O => ap_rst_n_0
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(0),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(0),
      O => D(0)
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(10),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(10),
      O => D(10)
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(11),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(11),
      O => D(11)
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(12),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(12),
      O => D(12)
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(13),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(13),
      O => D(13)
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(14),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(14),
      O => D(14)
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(15),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(15),
      O => D(15)
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(16),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(16),
      O => D(16)
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(17),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(17),
      O => D(17)
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(18),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(18),
      O => D(18)
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(19),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(19),
      O => D(19)
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(1),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(1),
      O => D(1)
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(20),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(20),
      O => D(20)
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(21),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(21),
      O => D(21)
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(22),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(22),
      O => D(22)
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(23),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(23),
      O => D(23)
    );
\data_p2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(24),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(24),
      O => D(24)
    );
\data_p2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(25),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(25),
      O => D(25)
    );
\data_p2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(26),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(26),
      O => D(26)
    );
\data_p2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(27),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(27),
      O => D(27)
    );
\data_p2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(28),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(28),
      O => D(28)
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(29),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(29),
      O => D(29)
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(2),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(2),
      O => D(2)
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(1),
      O => D(30)
    );
\data_p2[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(1),
      I1 => \^empty_n_reg_0\,
      I2 => full_n_reg_1,
      O => \^ap_cs_fsm_reg[15]\
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(3),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(3),
      O => D(3)
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(4),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(4),
      O => D(4)
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(5),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(5),
      O => D(5)
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(6),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(6),
      O => D(6)
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(7),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(7),
      O => D(7)
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(8),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(8),
      O => D(8)
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \data_p2_reg[29]\(9),
      I1 => Q(1),
      I2 => \^empty_n_reg_0\,
      I3 => in_data_addr_reg_334_reg(9),
      O => D(9)
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFF0000"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => data_vld_i_2_n_0,
      I4 => push,
      I5 => data_vld_reg_n_0,
      O => \data_vld_i_1__2_n_0\
    );
data_vld_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF0000"
    )
        port map (
      I0 => full_n_reg_1,
      I1 => Q(1),
      I2 => Q(3),
      I3 => \^empty_n_reg_0\,
      I4 => data_vld_reg_n_0,
      O => data_vld_i_2_n_0
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_0\,
      Q => data_vld_reg_n_0,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAEAE"
    )
        port map (
      I0 => data_vld_reg_n_0,
      I1 => \^empty_n_reg_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => full_n_reg_1,
      O => \empty_n_i_1__2_n_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_0\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEAEEEAEEEAE"
    )
        port map (
      I0 => full_n_i_2_n_0,
      I1 => data_vld_reg_n_0,
      I2 => \^empty_n_reg_0\,
      I3 => Q(3),
      I4 => Q(1),
      I5 => full_n_reg_1,
      O => \full_n_i_1__4_n_0\
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0000FFFFFFFF"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => \pout[2]_i_5_n_0\,
      I4 => \^full_n_reg_0\,
      I5 => ap_rst_n,
      O => full_n_i_2_n_0
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_0\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
int_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(3),
      O => ap_done
    );
\pout[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      O => \pout[0]_i_1__3_n_0\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pout[2]_i_5_n_0\,
      I1 => \pout_reg_n_0_[0]\,
      I2 => \pout_reg_n_0_[1]\,
      O => \pout[1]_i_1_n_0\
    );
\pout[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FE0000FF000000"
    )
        port map (
      I0 => \pout_reg_n_0_[0]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[2]\,
      I3 => push,
      I4 => data_vld_reg_n_0,
      I5 => pop0,
      O => \pout[2]_i_1__2_n_0\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \pout_reg_n_0_[2]\,
      I1 => \pout_reg_n_0_[1]\,
      I2 => \pout_reg_n_0_[0]\,
      I3 => \pout[2]_i_5_n_0\,
      O => \pout[2]_i_2_n_0\
    );
\pout[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => full_n_reg_1,
      O => pop0
    );
\pout[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222000000000000"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => full_n_reg_1,
      I4 => data_vld_reg_n_0,
      I5 => push,
      O => \pout[2]_i_5_n_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__2_n_0\,
      D => \pout[0]_i_1__3_n_0\,
      Q => \pout_reg_n_0_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__2_n_0\,
      D => \pout[1]_i_1_n_0\,
      Q => \pout_reg_n_0_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[2]_i_1__2_n_0\,
      D => \pout[2]_i_2_n_0\,
      Q => \pout_reg_n_0_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_t_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[33]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    \data_p2_reg[33]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    \data_p1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    in_data_addr_reg_334_reg : in STD_LOGIC_VECTOR ( 29 downto 0 );
    in_data_WREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice is
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
begin
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111144404040"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => \state__0\(1),
      I2 => \data_p2_reg[33]_0\,
      I3 => \^s_ready_t_reg_0\,
      I4 => Q(0),
      I5 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222BBB4B4B4"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => \state__0\(1),
      I2 => \data_p2_reg[33]_0\,
      I3 => \^s_ready_t_reg_0\,
      I4 => Q(0),
      I5 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => in_data_WREADY,
      O => s_ready_t_reg_1(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(0),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(0),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(10),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(10),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(11),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(11),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(12),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(12),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(13),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(13),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(14),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(14),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(15),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(15),
      O => \data_p1[15]_i_1_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(16),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(16),
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(17),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(17),
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(18),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(18),
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(19),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(19),
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(1),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(20),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(20),
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(21),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(21),
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(22),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(22),
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(23),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(23),
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(24),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(24),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(25),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(25),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(26),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(26),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(27),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(27),
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(28),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(28),
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(29),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(29),
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(2),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(2),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FBFBFBFBFBFBFB"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \^s_ready_t_reg_0\,
      I4 => \data_p2_reg[0]_0\,
      I5 => Q(2),
      O => \data_p1[32]_i_1_n_0\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00F800F8F8"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_ready_t_reg_0\,
      I2 => \data_p2_reg[33]_0\,
      I3 => rs2f_wreq_ack,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => load_p1
    );
\data_p1[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08080808080808"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => Q(2),
      I4 => \data_p2_reg[0]_0\,
      I5 => \^s_ready_t_reg_0\,
      O => \data_p1[33]_i_2_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(3),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(3),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(4),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(4),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(5),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(5),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(6),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(6),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(7),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(7),
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(8),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(8),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(9),
      I4 => \data_p2_reg[33]_0\,
      I5 => in_data_addr_reg_334_reg(9),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(2),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_2_n_0\,
      Q => \data_p1_reg[33]_0\(31),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \data_p1_reg[33]_0\(9),
      R => '0'
    );
\data_p2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_ready_t_reg_0\,
      I2 => \data_p2_reg[0]_0\,
      I3 => Q(2),
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(30),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[33]_0\,
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(9),
      Q => data_p2(9),
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCCC04FF"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_ready_t_reg_0\,
      I2 => \data_p2_reg[33]_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => rs2f_wreq_ack,
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAFA2A2A2A"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => rs2f_wreq_ack,
      I2 => state(1),
      I3 => Q(0),
      I4 => \^s_ready_t_reg_0\,
      I5 => \data_p2_reg[33]_0\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0700FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^s_ready_t_reg_0\,
      I2 => \data_p2_reg[33]_0\,
      I3 => state(1),
      I4 => rs2f_wreq_ack,
      I5 => \^state_reg[0]_0\(0),
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice_2 is
  port (
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[29]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[29]_1\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    in_data_addr_reg_334_reg : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice_2 : entity is "batch_align2D_in_data_m_axi_reg_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal in_data_ARREADY : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair200";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \state[0]_i_1__0\ : label is "soft_lutpair199";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \state_reg[0]_0\(0) <= \^state_reg[0]_0\(0);
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11114000"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \state__0\(1),
      I2 => Q(0),
      I3 => in_data_ARREADY,
      I4 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222B444"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \state__0\(1),
      I2 => Q(0),
      I3 => in_data_ARREADY,
      I4 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \ap_CS_fsm_reg[1]\,
      I4 => \ap_CS_fsm_reg[1]_0\,
      I5 => E(0),
      O => \^d\(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => in_data_ARREADY,
      I1 => Q(0),
      O => \^d\(1)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(0),
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(10),
      O => \data_p1[10]_i_1__1_n_0\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(11),
      O => \data_p1[11]_i_1__1_n_0\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(12),
      O => \data_p1[12]_i_1__1_n_0\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(13),
      O => \data_p1[13]_i_1__1_n_0\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(14),
      O => \data_p1[14]_i_1__1_n_0\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(15),
      O => \data_p1[15]_i_1__1_n_0\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(16),
      O => \data_p1[16]_i_1__1_n_0\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(17),
      O => \data_p1[17]_i_1__1_n_0\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(18),
      O => \data_p1[18]_i_1__1_n_0\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(19),
      O => \data_p1[19]_i_1__1_n_0\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(1),
      O => \data_p1[1]_i_1__1_n_0\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(20),
      O => \data_p1[20]_i_1__1_n_0\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(21),
      O => \data_p1[21]_i_1__1_n_0\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(22),
      O => \data_p1[22]_i_1__1_n_0\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(23),
      O => \data_p1[23]_i_1__1_n_0\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(24),
      O => \data_p1[24]_i_1__1_n_0\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(25),
      O => \data_p1[25]_i_1__1_n_0\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(26),
      O => \data_p1[26]_i_1__1_n_0\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(27),
      O => \data_p1[27]_i_1__1_n_0\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(28),
      O => \data_p1[28]_i_1__1_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222B000"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \state__0\(1),
      I2 => Q(0),
      I3 => in_data_ARREADY,
      I4 => \state__0\(0),
      O => load_p1
    );
\data_p1[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(29),
      O => \data_p1[29]_i_2_n_0\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(2),
      O => \data_p1[2]_i_1__1_n_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(3),
      O => \data_p1[3]_i_1__1_n_0\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(4),
      O => \data_p1[4]_i_1__1_n_0\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(5),
      O => \data_p1[5]_i_1__1_n_0\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(6),
      O => \data_p1[6]_i_1__1_n_0\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(7),
      O => \data_p1[7]_i_1__1_n_0\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(8),
      O => \data_p1[8]_i_1__1_n_0\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p1_reg[29]_1\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_addr_reg_334_reg(9),
      O => \data_p1[9]_i_1__1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \data_p1_reg[29]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2_n_0\,
      Q => \data_p1_reg[29]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_0\,
      Q => \data_p1_reg[29]_0\(9),
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFCC4F"
    )
        port map (
      I0 => Q(0),
      I1 => in_data_ARREADY,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => rs2f_rreq_ack,
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => in_data_ARREADY,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F222AAAA"
    )
        port map (
      I0 => \^state_reg[0]_0\(0),
      I1 => rs2f_rreq_ack,
      I2 => in_data_ARREADY,
      I3 => Q(0),
      I4 => state(1),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF70FFFF"
    )
        port map (
      I0 => in_data_ARREADY,
      I1 => Q(0),
      I2 => state(1),
      I3 => rs2f_rreq_ack,
      I4 => \^state_reg[0]_0\(0),
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^state_reg[0]_0\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_p2_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_AWREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice__parameterized0\ : entity is "batch_align2D_in_data_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice__parameterized0\ is
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal in_data_RVALID : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1__1\ : label is "soft_lutpair197";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in_data_addr_read_reg_341[31]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \state[1]_i_1__1\ : label is "soft_lutpair198";
begin
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03330888"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(1),
      I2 => in_data_RVALID,
      I3 => Q(1),
      I4 => \state__0\(0),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30003000A6668444"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(1),
      I2 => in_data_RVALID,
      I3 => Q(1),
      I4 => \^rdata_ack_t\,
      I5 => \state__0\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => in_data_RVALID,
      I1 => Q(1),
      I2 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => in_data_RVALID,
      I1 => Q(1),
      I2 => Q(2),
      I3 => in_data_AWREADY,
      O => D(1)
    );
\bus_equal_gen.data_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      I2 => beat_valid,
      O => E(0)
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[10]\,
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[11]\,
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[12]\,
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[13]\,
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[14]\,
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[15]\,
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[16]\,
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[17]\,
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[18]\,
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[19]\,
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[1]\,
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[20]\,
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[21]\,
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[22]\,
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[23]\,
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[24]\,
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[25]\,
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[26]\,
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[27]\,
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[28]\,
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[29]\,
      O => \data_p1[29]_i_1__1_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[2]\,
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[30]\,
      O => \data_p1[30]_i_1_n_0\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A020202"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => Q(1),
      I4 => in_data_RVALID,
      O => load_p1
    );
\data_p1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[31]\,
      O => \data_p1[31]_i_2_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[3]\,
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[4]\,
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[5]\,
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[6]\,
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[7]\,
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[8]\,
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \data_p2_reg[31]_0\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_0_[9]\,
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(9),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(10),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(11),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(12),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(13),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(14),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(15),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(16),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(17),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(18),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(0),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(19),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(20),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(21),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(22),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(23),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(24),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(25),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(26),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(27),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_0\,
      Q => \data_p1_reg[31]_0\(28),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(1),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_0\,
      Q => \data_p1_reg[31]_0\(29),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_2_n_0\,
      Q => \data_p1_reg[31]_0\(30),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(2),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(3),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(4),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(5),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(6),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(7),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \data_p1_reg[31]_0\(8),
      R => '0'
    );
\data_p2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => s_ready_t_reg_0,
      O => load_p2
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(9),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(10),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(11),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(12),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(13),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(14),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(15),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(16),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(17),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(18),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(0),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(19),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(20),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(21),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(22),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(23),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(24),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(25),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(26),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(27),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(28),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(1),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(29),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(30),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(2),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(3),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(4),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(5),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(6),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(7),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[31]_0\(8),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\in_data_addr_read_reg_341[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => in_data_RVALID,
      O => \ap_CS_fsm_reg[8]\(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7F7F733030303"
    )
        port map (
      I0 => s_ready_t_reg_0,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => in_data_RVALID,
      I4 => Q(1),
      I5 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EC0CECCC"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => in_data_RVALID,
      I2 => state(1),
      I3 => s_ready_t_reg_0,
      I4 => Q(1),
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDFD"
    )
        port map (
      I0 => in_data_RVALID,
      I1 => Q(1),
      I2 => state(1),
      I3 => s_ready_t_reg_0,
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => in_data_RVALID,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_throttl is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[0]_0\ : out STD_LOGIC;
    m_axi_in_data_AWVALID : out STD_LOGIC;
    m_axi_in_data_AWREADY_0 : out STD_LOGIC;
    \throttl_cnt_reg[5]_0\ : out STD_LOGIC;
    \throttl_cnt_reg[7]_0\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[1]_0\ : in STD_LOGIC;
    \throttl_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AWVALID_Dummy : in STD_LOGIC;
    m_axi_in_data_AWREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_throttl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^throttl_cnt_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.AWVALID_Dummy_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_5\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of m_axi_in_data_AWVALID_INST_0 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \throttl_cnt[7]_i_3\ : label is "soft_lutpair336";
begin
  Q(0) <= \^q\(0);
  \throttl_cnt_reg[0]_0\ <= \^throttl_cnt_reg[0]_0\;
\could_multi_bursts.AWVALID_Dummy_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => m_axi_in_data_AWREADY,
      I1 => \^throttl_cnt_reg[0]_0\,
      I2 => throttl_cnt_reg(7),
      I3 => throttl_cnt_reg(6),
      I4 => throttl_cnt_reg(5),
      O => m_axi_in_data_AWREADY_0
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => throttl_cnt_reg(7),
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(5),
      O => \throttl_cnt_reg[7]_0\
    );
m_axi_in_data_AWVALID_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \^throttl_cnt_reg[0]_0\,
      I2 => throttl_cnt_reg(7),
      I3 => throttl_cnt_reg(6),
      I4 => throttl_cnt_reg(5),
      O => m_axi_in_data_AWVALID
    );
m_axi_in_data_AWVALID_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => throttl_cnt_reg(1),
      I2 => throttl_cnt_reg(2),
      I3 => throttl_cnt_reg(3),
      I4 => throttl_cnt_reg(4),
      O => \^throttl_cnt_reg[0]_0\
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => throttl_cnt_reg(1),
      I1 => \^q\(0),
      I2 => \throttl_cnt_reg[1]_0\,
      I3 => \throttl_cnt_reg[3]_0\(0),
      O => p_0_in(1)
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE100E1"
    )
        port map (
      I0 => \^q\(0),
      I1 => throttl_cnt_reg(1),
      I2 => throttl_cnt_reg(2),
      I3 => \throttl_cnt_reg[1]_0\,
      I4 => \throttl_cnt_reg[3]_0\(1),
      O => p_0_in(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE010000FE01"
    )
        port map (
      I0 => throttl_cnt_reg(2),
      I1 => throttl_cnt_reg(1),
      I2 => \^q\(0),
      I3 => throttl_cnt_reg(3),
      I4 => \throttl_cnt_reg[1]_0\,
      I5 => \throttl_cnt_reg[3]_0\(2),
      O => p_0_in(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \throttl_cnt_reg[1]_0\,
      I1 => \^q\(0),
      I2 => throttl_cnt_reg(1),
      I3 => throttl_cnt_reg(2),
      I4 => throttl_cnt_reg(3),
      I5 => throttl_cnt_reg(4),
      O => p_0_in(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \throttl_cnt_reg[1]_0\,
      I1 => \^throttl_cnt_reg[0]_0\,
      I2 => throttl_cnt_reg(5),
      O => p_0_in(5)
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4441"
    )
        port map (
      I0 => \throttl_cnt_reg[1]_0\,
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(5),
      I3 => \^throttl_cnt_reg[0]_0\,
      O => p_0_in(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => throttl_cnt_reg(5),
      I1 => \^throttl_cnt_reg[0]_0\,
      I2 => throttl_cnt_reg(6),
      I3 => throttl_cnt_reg(7),
      I4 => \throttl_cnt_reg[1]_0\,
      O => p_0_in(7)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => throttl_cnt_reg(5),
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(7),
      I3 => \^throttl_cnt_reg[0]_0\,
      O => \throttl_cnt_reg[5]_0\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(1),
      Q => throttl_cnt_reg(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => throttl_cnt_reg(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => throttl_cnt_reg(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => throttl_cnt_reg(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => throttl_cnt_reg(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => throttl_cnt_reg(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => throttl_cnt_reg(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_param_s_axi is
  port (
    s_axi_param_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_param_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_param_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axi_param_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_param_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_param_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_param_AWVALID : in STD_LOGIC;
    s_axi_param_BREADY : in STD_LOGIC;
    s_axi_param_WVALID : in STD_LOGIC;
    s_axi_param_ARVALID : in STD_LOGIC;
    s_axi_param_RREADY : in STD_LOGIC;
    s_axi_param_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_param_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_param_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal \int_n_iter[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[10]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[11]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[12]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[13]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[14]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[15]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[16]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[17]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[18]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[19]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[20]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[21]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[22]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[23]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[24]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[25]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[26]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[27]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[28]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[29]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[30]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[31]_i_2_n_0\ : STD_LOGIC;
  signal \int_n_iter[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_n_iter[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[5]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[6]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[8]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter[9]_i_1_n_0\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_n_iter_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axi_param_bvalid\ : STD_LOGIC;
  signal \^s_axi_param_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair339";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_n_iter[0]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_n_iter[10]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_n_iter[11]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_n_iter[12]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_n_iter[13]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_n_iter[14]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_n_iter[15]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_n_iter[16]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_n_iter[17]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_n_iter[18]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_n_iter[19]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_n_iter[1]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_n_iter[20]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_n_iter[21]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_n_iter[22]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_n_iter[23]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_n_iter[24]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_n_iter[25]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_n_iter[26]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_n_iter[27]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_n_iter[28]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_n_iter[29]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_n_iter[2]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_n_iter[30]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_n_iter[31]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_n_iter[3]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_n_iter[4]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_n_iter[5]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_n_iter[6]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_n_iter[7]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_n_iter[8]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_n_iter[9]_i_1\ : label is "soft_lutpair344";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  s_axi_param_BVALID <= \^s_axi_param_bvalid\;
  s_axi_param_RVALID <= \^s_axi_param_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_param_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_param_rvalid\,
      I3 => s_axi_param_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_param_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_param_RREADY,
      I3 => \^s_axi_param_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_param_rvalid\,
      R => SR(0)
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_param_BREADY,
      I1 => \^s_axi_param_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_param_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_param_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_param_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_param_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_param_BREADY,
      I3 => \^s_axi_param_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => SR(0)
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_param_bvalid\,
      R => SR(0)
    );
\int_n_iter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(0),
      I1 => s_axi_param_WSTRB(0),
      I2 => \int_n_iter_reg_n_0_[0]\,
      O => \int_n_iter[0]_i_1_n_0\
    );
\int_n_iter[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(10),
      I1 => s_axi_param_WSTRB(1),
      I2 => \int_n_iter_reg_n_0_[10]\,
      O => \int_n_iter[10]_i_1_n_0\
    );
\int_n_iter[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(11),
      I1 => s_axi_param_WSTRB(1),
      I2 => \int_n_iter_reg_n_0_[11]\,
      O => \int_n_iter[11]_i_1_n_0\
    );
\int_n_iter[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(12),
      I1 => s_axi_param_WSTRB(1),
      I2 => \int_n_iter_reg_n_0_[12]\,
      O => \int_n_iter[12]_i_1_n_0\
    );
\int_n_iter[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(13),
      I1 => s_axi_param_WSTRB(1),
      I2 => \int_n_iter_reg_n_0_[13]\,
      O => \int_n_iter[13]_i_1_n_0\
    );
\int_n_iter[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(14),
      I1 => s_axi_param_WSTRB(1),
      I2 => \int_n_iter_reg_n_0_[14]\,
      O => \int_n_iter[14]_i_1_n_0\
    );
\int_n_iter[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(15),
      I1 => s_axi_param_WSTRB(1),
      I2 => \int_n_iter_reg_n_0_[15]\,
      O => \int_n_iter[15]_i_1_n_0\
    );
\int_n_iter[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(16),
      I1 => s_axi_param_WSTRB(2),
      I2 => \int_n_iter_reg_n_0_[16]\,
      O => \int_n_iter[16]_i_1_n_0\
    );
\int_n_iter[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(17),
      I1 => s_axi_param_WSTRB(2),
      I2 => \int_n_iter_reg_n_0_[17]\,
      O => \int_n_iter[17]_i_1_n_0\
    );
\int_n_iter[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(18),
      I1 => s_axi_param_WSTRB(2),
      I2 => \int_n_iter_reg_n_0_[18]\,
      O => \int_n_iter[18]_i_1_n_0\
    );
\int_n_iter[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(19),
      I1 => s_axi_param_WSTRB(2),
      I2 => \int_n_iter_reg_n_0_[19]\,
      O => \int_n_iter[19]_i_1_n_0\
    );
\int_n_iter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(1),
      I1 => s_axi_param_WSTRB(0),
      I2 => \int_n_iter_reg_n_0_[1]\,
      O => \int_n_iter[1]_i_1_n_0\
    );
\int_n_iter[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(20),
      I1 => s_axi_param_WSTRB(2),
      I2 => \int_n_iter_reg_n_0_[20]\,
      O => \int_n_iter[20]_i_1_n_0\
    );
\int_n_iter[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(21),
      I1 => s_axi_param_WSTRB(2),
      I2 => \int_n_iter_reg_n_0_[21]\,
      O => \int_n_iter[21]_i_1_n_0\
    );
\int_n_iter[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(22),
      I1 => s_axi_param_WSTRB(2),
      I2 => \int_n_iter_reg_n_0_[22]\,
      O => \int_n_iter[22]_i_1_n_0\
    );
\int_n_iter[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(23),
      I1 => s_axi_param_WSTRB(2),
      I2 => \int_n_iter_reg_n_0_[23]\,
      O => \int_n_iter[23]_i_1_n_0\
    );
\int_n_iter[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(24),
      I1 => s_axi_param_WSTRB(3),
      I2 => \int_n_iter_reg_n_0_[24]\,
      O => \int_n_iter[24]_i_1_n_0\
    );
\int_n_iter[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(25),
      I1 => s_axi_param_WSTRB(3),
      I2 => \int_n_iter_reg_n_0_[25]\,
      O => \int_n_iter[25]_i_1_n_0\
    );
\int_n_iter[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(26),
      I1 => s_axi_param_WSTRB(3),
      I2 => \int_n_iter_reg_n_0_[26]\,
      O => \int_n_iter[26]_i_1_n_0\
    );
\int_n_iter[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(27),
      I1 => s_axi_param_WSTRB(3),
      I2 => \int_n_iter_reg_n_0_[27]\,
      O => \int_n_iter[27]_i_1_n_0\
    );
\int_n_iter[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(28),
      I1 => s_axi_param_WSTRB(3),
      I2 => \int_n_iter_reg_n_0_[28]\,
      O => \int_n_iter[28]_i_1_n_0\
    );
\int_n_iter[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(29),
      I1 => s_axi_param_WSTRB(3),
      I2 => \int_n_iter_reg_n_0_[29]\,
      O => \int_n_iter[29]_i_1_n_0\
    );
\int_n_iter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(2),
      I1 => s_axi_param_WSTRB(0),
      I2 => \int_n_iter_reg_n_0_[2]\,
      O => \int_n_iter[2]_i_1_n_0\
    );
\int_n_iter[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(30),
      I1 => s_axi_param_WSTRB(3),
      I2 => \int_n_iter_reg_n_0_[30]\,
      O => \int_n_iter[30]_i_1_n_0\
    );
\int_n_iter[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_param_WVALID,
      I1 => \int_n_iter[31]_i_3_n_0\,
      O => p_0_in
    );
\int_n_iter[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(31),
      I1 => s_axi_param_WSTRB(3),
      I2 => \int_n_iter_reg_n_0_[31]\,
      O => \int_n_iter[31]_i_2_n_0\
    );
\int_n_iter[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \int_n_iter[31]_i_3_n_0\
    );
\int_n_iter[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(3),
      I1 => s_axi_param_WSTRB(0),
      I2 => \int_n_iter_reg_n_0_[3]\,
      O => \int_n_iter[3]_i_1_n_0\
    );
\int_n_iter[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(4),
      I1 => s_axi_param_WSTRB(0),
      I2 => \int_n_iter_reg_n_0_[4]\,
      O => \int_n_iter[4]_i_1_n_0\
    );
\int_n_iter[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(5),
      I1 => s_axi_param_WSTRB(0),
      I2 => \int_n_iter_reg_n_0_[5]\,
      O => \int_n_iter[5]_i_1_n_0\
    );
\int_n_iter[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(6),
      I1 => s_axi_param_WSTRB(0),
      I2 => \int_n_iter_reg_n_0_[6]\,
      O => \int_n_iter[6]_i_1_n_0\
    );
\int_n_iter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(7),
      I1 => s_axi_param_WSTRB(0),
      I2 => \int_n_iter_reg_n_0_[7]\,
      O => \int_n_iter[7]_i_1_n_0\
    );
\int_n_iter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(8),
      I1 => s_axi_param_WSTRB(1),
      I2 => \int_n_iter_reg_n_0_[8]\,
      O => \int_n_iter[8]_i_1_n_0\
    );
\int_n_iter[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_param_WDATA(9),
      I1 => s_axi_param_WSTRB(1),
      I2 => \int_n_iter_reg_n_0_[9]\,
      O => \int_n_iter[9]_i_1_n_0\
    );
\int_n_iter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[0]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[0]\,
      R => SR(0)
    );
\int_n_iter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[10]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[10]\,
      R => SR(0)
    );
\int_n_iter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[11]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[11]\,
      R => SR(0)
    );
\int_n_iter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[12]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[12]\,
      R => SR(0)
    );
\int_n_iter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[13]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[13]\,
      R => SR(0)
    );
\int_n_iter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[14]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[14]\,
      R => SR(0)
    );
\int_n_iter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[15]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[15]\,
      R => SR(0)
    );
\int_n_iter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[16]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[16]\,
      R => SR(0)
    );
\int_n_iter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[17]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[17]\,
      R => SR(0)
    );
\int_n_iter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[18]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[18]\,
      R => SR(0)
    );
\int_n_iter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[19]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[19]\,
      R => SR(0)
    );
\int_n_iter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[1]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[1]\,
      R => SR(0)
    );
\int_n_iter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[20]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[20]\,
      R => SR(0)
    );
\int_n_iter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[21]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[21]\,
      R => SR(0)
    );
\int_n_iter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[22]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[22]\,
      R => SR(0)
    );
\int_n_iter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[23]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[23]\,
      R => SR(0)
    );
\int_n_iter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[24]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[24]\,
      R => SR(0)
    );
\int_n_iter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[25]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[25]\,
      R => SR(0)
    );
\int_n_iter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[26]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[26]\,
      R => SR(0)
    );
\int_n_iter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[27]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[27]\,
      R => SR(0)
    );
\int_n_iter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[28]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[28]\,
      R => SR(0)
    );
\int_n_iter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[29]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[29]\,
      R => SR(0)
    );
\int_n_iter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[2]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[2]\,
      R => SR(0)
    );
\int_n_iter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[30]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[30]\,
      R => SR(0)
    );
\int_n_iter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[31]_i_2_n_0\,
      Q => \int_n_iter_reg_n_0_[31]\,
      R => SR(0)
    );
\int_n_iter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[3]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[3]\,
      R => SR(0)
    );
\int_n_iter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[4]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[4]\,
      R => SR(0)
    );
\int_n_iter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[5]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[5]\,
      R => SR(0)
    );
\int_n_iter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[6]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[6]\,
      R => SR(0)
    );
\int_n_iter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[7]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[7]\,
      R => SR(0)
    );
\int_n_iter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[8]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[8]\,
      R => SR(0)
    );
\int_n_iter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in,
      D => \int_n_iter[9]_i_1_n_0\,
      Q => \int_n_iter_reg_n_0_[9]\,
      R => SR(0)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_param_ARADDR(2),
      I2 => s_axi_param_ARADDR(3),
      I3 => s_axi_param_ARADDR(0),
      I4 => s_axi_param_ARADDR(1),
      I5 => s_axi_param_ARADDR(4),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_param_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[0]\,
      Q => s_axi_param_RDATA(0),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[10]\,
      Q => s_axi_param_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[11]\,
      Q => s_axi_param_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[12]\,
      Q => s_axi_param_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[13]\,
      Q => s_axi_param_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[14]\,
      Q => s_axi_param_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[15]\,
      Q => s_axi_param_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[16]\,
      Q => s_axi_param_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[17]\,
      Q => s_axi_param_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[18]\,
      Q => s_axi_param_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[19]\,
      Q => s_axi_param_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[1]\,
      Q => s_axi_param_RDATA(1),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[20]\,
      Q => s_axi_param_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[21]\,
      Q => s_axi_param_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[22]\,
      Q => s_axi_param_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[23]\,
      Q => s_axi_param_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[24]\,
      Q => s_axi_param_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[25]\,
      Q => s_axi_param_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[26]\,
      Q => s_axi_param_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[27]\,
      Q => s_axi_param_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[28]\,
      Q => s_axi_param_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[29]\,
      Q => s_axi_param_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[2]\,
      Q => s_axi_param_RDATA(2),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[30]\,
      Q => s_axi_param_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[31]\,
      Q => s_axi_param_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[3]\,
      Q => s_axi_param_RDATA(3),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[4]\,
      Q => s_axi_param_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[5]\,
      Q => s_axi_param_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[6]\,
      Q => s_axi_param_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[7]\,
      Q => s_axi_param_RDATA(7),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[8]\,
      Q => s_axi_param_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \int_n_iter_reg_n_0_[9]\,
      Q => s_axi_param_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_param_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_param_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_param_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_param_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_param_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_param_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_read is
  port (
    full_n_reg : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \usedw_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_in_data_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_RLAST : in STD_LOGIC;
    m_axi_in_data_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    m_axi_in_data_ARREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    in_data_addr_reg_334_reg : in STD_LOGIC_VECTOR ( 29 downto 0 );
    in_data_AWREADY : in STD_LOGIC;
    \usedw_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_read is
  signal align_len : STD_LOGIC;
  signal align_len0_carry_n_13 : STD_LOGIC;
  signal align_len0_carry_n_14 : STD_LOGIC;
  signal align_len0_carry_n_6 : STD_LOGIC;
  signal align_len0_carry_n_7 : STD_LOGIC;
  signal \align_len_reg_n_0_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \beat_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \beat_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_10 : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_12 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_8 : STD_LOGIC;
  signal \bus_equal_gen.data_buf\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \bus_equal_gen.rdata_valid_t_reg_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[31]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_13\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_14\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \end_addr_buf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_10\ : STD_LOGIC;
  signal \end_addr_carry__0_n_11\ : STD_LOGIC;
  signal \end_addr_carry__0_n_12\ : STD_LOGIC;
  signal \end_addr_carry__0_n_13\ : STD_LOGIC;
  signal \end_addr_carry__0_n_14\ : STD_LOGIC;
  signal \end_addr_carry__0_n_15\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__0_n_8\ : STD_LOGIC;
  signal \end_addr_carry__0_n_9\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_10\ : STD_LOGIC;
  signal \end_addr_carry__1_n_11\ : STD_LOGIC;
  signal \end_addr_carry__1_n_12\ : STD_LOGIC;
  signal \end_addr_carry__1_n_13\ : STD_LOGIC;
  signal \end_addr_carry__1_n_14\ : STD_LOGIC;
  signal \end_addr_carry__1_n_15\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_n_8\ : STD_LOGIC;
  signal \end_addr_carry__1_n_9\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_n_10\ : STD_LOGIC;
  signal \end_addr_carry__2_n_11\ : STD_LOGIC;
  signal \end_addr_carry__2_n_12\ : STD_LOGIC;
  signal \end_addr_carry__2_n_13\ : STD_LOGIC;
  signal \end_addr_carry__2_n_14\ : STD_LOGIC;
  signal \end_addr_carry__2_n_15\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry_i_8__0_n_0\ : STD_LOGIC;
  signal end_addr_carry_n_0 : STD_LOGIC;
  signal end_addr_carry_n_1 : STD_LOGIC;
  signal end_addr_carry_n_10 : STD_LOGIC;
  signal end_addr_carry_n_11 : STD_LOGIC;
  signal end_addr_carry_n_12 : STD_LOGIC;
  signal end_addr_carry_n_13 : STD_LOGIC;
  signal end_addr_carry_n_14 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal end_addr_carry_n_8 : STD_LOGIC;
  signal end_addr_carry_n_9 : STD_LOGIC;
  signal fifo_rctl_n_0 : STD_LOGIC;
  signal fifo_rctl_n_1 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_18 : STD_LOGIC;
  signal fifo_rctl_n_19 : STD_LOGIC;
  signal fifo_rctl_n_2 : STD_LOGIC;
  signal fifo_rctl_n_20 : STD_LOGIC;
  signal fifo_rctl_n_23 : STD_LOGIC;
  signal fifo_rctl_n_24 : STD_LOGIC;
  signal fifo_rctl_n_25 : STD_LOGIC;
  signal fifo_rctl_n_26 : STD_LOGIC;
  signal fifo_rctl_n_27 : STD_LOGIC;
  signal fifo_rctl_n_3 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_2 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_4 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \first_sect_carry_i_7__0_n_0\ : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1_reg_n_0 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \^m_axi_in_data_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal next_beat : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rreq_handling_reg_n_0 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal \sect_addr_buf[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_10\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_11\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_12\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_13\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_14\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_15\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_8\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_9\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_13\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_14\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_15\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_10 : STD_LOGIC;
  signal sect_cnt0_carry_n_11 : STD_LOGIC;
  signal sect_cnt0_carry_n_12 : STD_LOGIC;
  signal sect_cnt0_carry_n_13 : STD_LOGIC;
  signal sect_cnt0_carry_n_14 : STD_LOGIC;
  signal sect_cnt0_carry_n_15 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_cnt0_carry_n_8 : STD_LOGIC;
  signal sect_cnt0_carry_n_9 : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_0_[9]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal zero_len_event0 : STD_LOGIC;
  signal NLW_align_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_align_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_end_addr_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_first_sect_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_last_sect_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sect_cnt0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sect_cnt0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair226";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair201";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair230";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  m_axi_in_data_ARADDR(29 downto 0) <= \^m_axi_in_data_araddr\(29 downto 0);
align_len0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 2) => NLW_align_len0_carry_CO_UNCONNECTED(7 downto 2),
      CO(1) => align_len0_carry_n_6,
      CO(0) => align_len0_carry_n_7,
      DI(7 downto 2) => B"000000",
      DI(1) => fifo_rreq_data(32),
      DI(0) => '0',
      O(7 downto 3) => NLW_align_len0_carry_O_UNCONNECTED(7 downto 3),
      O(2) => align_len0_carry_n_13,
      O(1) => align_len0_carry_n_14,
      O(0) => NLW_align_len0_carry_O_UNCONNECTED(0),
      S(7 downto 2) => B"000001",
      S(1) => zero_len_event0,
      S(0) => '1'
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0_carry_n_14,
      Q => \align_len_reg_n_0_[2]\,
      R => SR(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0_carry_n_13,
      Q => \align_len_reg_n_0_[31]\,
      R => SR(0)
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[2]\,
      Q => \beat_len_buf_reg_n_0_[0]\,
      R => SR(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \align_len_reg_n_0_[31]\,
      Q => \beat_len_buf_reg_n_0_[9]\,
      R => SR(0)
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_buffer__parameterized0\
     port map (
      DI(0) => DI(0),
      Q(5 downto 0) => \usedw_reg[5]\(5 downto 0),
      S(6 downto 0) => S(6 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \dout_buf_reg[34]_0\ => buff_rdata_n_8,
      \dout_buf_reg[34]_1\(31) => data_pack(34),
      \dout_buf_reg[34]_1\(30) => buff_rdata_n_10,
      \dout_buf_reg[34]_1\(29) => buff_rdata_n_11,
      \dout_buf_reg[34]_1\(28) => buff_rdata_n_12,
      \dout_buf_reg[34]_1\(27) => buff_rdata_n_13,
      \dout_buf_reg[34]_1\(26) => buff_rdata_n_14,
      \dout_buf_reg[34]_1\(25) => buff_rdata_n_15,
      \dout_buf_reg[34]_1\(24) => buff_rdata_n_16,
      \dout_buf_reg[34]_1\(23) => buff_rdata_n_17,
      \dout_buf_reg[34]_1\(22) => buff_rdata_n_18,
      \dout_buf_reg[34]_1\(21) => buff_rdata_n_19,
      \dout_buf_reg[34]_1\(20) => buff_rdata_n_20,
      \dout_buf_reg[34]_1\(19) => buff_rdata_n_21,
      \dout_buf_reg[34]_1\(18) => buff_rdata_n_22,
      \dout_buf_reg[34]_1\(17) => buff_rdata_n_23,
      \dout_buf_reg[34]_1\(16) => buff_rdata_n_24,
      \dout_buf_reg[34]_1\(15) => buff_rdata_n_25,
      \dout_buf_reg[34]_1\(14) => buff_rdata_n_26,
      \dout_buf_reg[34]_1\(13) => buff_rdata_n_27,
      \dout_buf_reg[34]_1\(12) => buff_rdata_n_28,
      \dout_buf_reg[34]_1\(11) => buff_rdata_n_29,
      \dout_buf_reg[34]_1\(10) => buff_rdata_n_30,
      \dout_buf_reg[34]_1\(9) => buff_rdata_n_31,
      \dout_buf_reg[34]_1\(8) => buff_rdata_n_32,
      \dout_buf_reg[34]_1\(7) => buff_rdata_n_33,
      \dout_buf_reg[34]_1\(6) => buff_rdata_n_34,
      \dout_buf_reg[34]_1\(5) => buff_rdata_n_35,
      \dout_buf_reg[34]_1\(4) => buff_rdata_n_36,
      \dout_buf_reg[34]_1\(3) => buff_rdata_n_37,
      \dout_buf_reg[34]_1\(2) => buff_rdata_n_38,
      \dout_buf_reg[34]_1\(1) => buff_rdata_n_39,
      \dout_buf_reg[34]_1\(0) => buff_rdata_n_40,
      \dout_buf_reg[34]_2\ => buff_rdata_n_42,
      dout_valid_reg_0 => buff_rdata_n_43,
      dout_valid_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_0\,
      empty_n_reg_0 => fifo_rctl_n_1,
      empty_n_reg_1 => fifo_rctl_n_0,
      full_n_reg_0 => full_n_reg,
      m_axi_in_data_RDATA(31 downto 0) => m_axi_in_data_RDATA(31 downto 0),
      m_axi_in_data_RLAST => m_axi_in_data_RLAST,
      m_axi_in_data_RRESP(1 downto 0) => m_axi_in_data_RRESP(1 downto 0),
      m_axi_in_data_RVALID => m_axi_in_data_RVALID,
      rdata_ack_t => rdata_ack_t,
      \usedw_reg[7]_0\(6 downto 0) => \usedw_reg[7]\(6 downto 0)
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_31,
      Q => \bus_equal_gen.data_buf\(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_30,
      Q => \bus_equal_gen.data_buf\(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_29,
      Q => \bus_equal_gen.data_buf\(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_28,
      Q => \bus_equal_gen.data_buf\(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_27,
      Q => \bus_equal_gen.data_buf\(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_26,
      Q => \bus_equal_gen.data_buf\(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_25,
      Q => \bus_equal_gen.data_buf\(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_24,
      Q => \bus_equal_gen.data_buf\(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_23,
      Q => \bus_equal_gen.data_buf\(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_22,
      Q => \bus_equal_gen.data_buf\(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_40,
      Q => \bus_equal_gen.data_buf\(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_21,
      Q => \bus_equal_gen.data_buf\(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_20,
      Q => \bus_equal_gen.data_buf\(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_19,
      Q => \bus_equal_gen.data_buf\(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_18,
      Q => \bus_equal_gen.data_buf\(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_17,
      Q => \bus_equal_gen.data_buf\(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_16,
      Q => \bus_equal_gen.data_buf\(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_15,
      Q => \bus_equal_gen.data_buf\(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_14,
      Q => \bus_equal_gen.data_buf\(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_13,
      Q => \bus_equal_gen.data_buf\(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_12,
      Q => \bus_equal_gen.data_buf\(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_39,
      Q => \bus_equal_gen.data_buf\(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_11,
      Q => \bus_equal_gen.data_buf\(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_10,
      Q => \bus_equal_gen.data_buf\(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_38,
      Q => \bus_equal_gen.data_buf\(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_37,
      Q => \bus_equal_gen.data_buf\(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_36,
      Q => \bus_equal_gen.data_buf\(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_35,
      Q => \bus_equal_gen.data_buf\(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_34,
      Q => \bus_equal_gen.data_buf\(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_33,
      Q => \bus_equal_gen.data_buf\(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_beat,
      D => buff_rdata_n_32,
      Q => \bus_equal_gen.data_buf\(9),
      R => '0'
    );
\bus_equal_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_43,
      Q => \bus_equal_gen.rdata_valid_t_reg_n_0\,
      R => SR(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_2,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[10]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_14\,
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[11]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_13\,
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[12]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_12\,
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[13]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\,
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[14]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\,
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[15]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\,
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[16]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[17]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_15\,
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[18]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_14\,
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[19]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_13\,
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[20]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_12\,
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[21]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\,
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[22]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\,
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[23]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\,
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[24]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[25]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15\,
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[26]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14\,
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[27]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\,
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[28]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_12\,
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[29]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\,
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_14\,
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[30]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10\,
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[31]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9\,
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(5),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \could_multi_bursts.araddr_buf[31]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_13\,
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[4]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_12\,
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[5]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\,
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[6]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\,
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[7]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\,
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[8]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_in_data_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_in_data_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_in_data_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.araddr_buf[8]_i_5_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_in_data_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.araddr_buf[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_in_data_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[8]_i_7_n_0\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[9]\,
      I1 => \could_multi_bursts.araddr_buf[31]_i_3_n_0\,
      I2 => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_15\,
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(10),
      Q => \^m_axi_in_data_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(11),
      Q => \^m_axi_in_data_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(12),
      Q => \^m_axi_in_data_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(13),
      Q => \^m_axi_in_data_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(14),
      Q => \^m_axi_in_data_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(15),
      Q => \^m_axi_in_data_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(16),
      Q => \^m_axi_in_data_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CO(6) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1\,
      CO(5) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^m_axi_in_data_araddr\(8 downto 7),
      O(7) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8\,
      O(6) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9\,
      O(5) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_10\,
      O(4) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_11\,
      O(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_15\,
      S(7 downto 0) => \^m_axi_in_data_araddr\(14 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(17),
      Q => \^m_axi_in_data_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(18),
      Q => \^m_axi_in_data_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(19),
      Q => \^m_axi_in_data_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(20),
      Q => \^m_axi_in_data_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(21),
      Q => \^m_axi_in_data_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(22),
      Q => \^m_axi_in_data_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(23),
      Q => \^m_axi_in_data_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(24),
      Q => \^m_axi_in_data_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CO(6) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1\,
      CO(5) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8\,
      O(6) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9\,
      O(5) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_10\,
      O(4) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_11\,
      O(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_15\,
      S(7 downto 0) => \^m_axi_in_data_araddr\(22 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(25),
      Q => \^m_axi_in_data_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(26),
      Q => \^m_axi_in_data_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(27),
      Q => \^m_axi_in_data_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(28),
      Q => \^m_axi_in_data_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(29),
      Q => \^m_axi_in_data_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(2),
      Q => \^m_axi_in_data_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(30),
      Q => \^m_axi_in_data_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(31),
      Q => \^m_axi_in_data_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_2\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\(7),
      O(6) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_9\,
      O(5) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_10\,
      O(4) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_11\,
      O(3) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_14\,
      O(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_15\,
      S(7) => '0',
      S(6 downto 0) => \^m_axi_in_data_araddr\(29 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(3),
      Q => \^m_axi_in_data_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(4),
      Q => \^m_axi_in_data_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(5),
      Q => \^m_axi_in_data_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(6),
      Q => \^m_axi_in_data_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(7),
      Q => \^m_axi_in_data_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(8),
      Q => \^m_axi_in_data_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0\,
      CO(6) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1\,
      CO(5) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(4) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7\,
      DI(7 downto 1) => \^m_axi_in_data_araddr\(6 downto 0),
      DI(0) => '0',
      O(7) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8\,
      O(6) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9\,
      O(5) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_10\,
      O(4) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_11\,
      O(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_12\,
      O(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_13\,
      O(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_14\,
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED\(0),
      S(7 downto 6) => \^m_axi_in_data_araddr\(6 downto 5),
      S(5) => \could_multi_bursts.araddr_buf[8]_i_3_n_0\,
      S(4) => \could_multi_bursts.araddr_buf[8]_i_4_n_0\,
      S(3) => \could_multi_bursts.araddr_buf[8]_i_5_n_0\,
      S(2) => \could_multi_bursts.araddr_buf[8]_i_6_n_0\,
      S(1) => \could_multi_bursts.araddr_buf[8]_i_7_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => araddr_tmp(9),
      Q => \^m_axi_in_data_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => fifo_rreq_n_24,
      I1 => \sect_len_buf_reg_n_0_[4]\,
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \sect_len_buf_reg_n_0_[8]\,
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => fifo_rreq_n_23,
      O => \could_multi_bursts.arlen_buf[3]_i_3_n_0\
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_26,
      D => fifo_rctl_n_23,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_26,
      D => fifo_rctl_n_24,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_26,
      D => fifo_rctl_n_25,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_26,
      D => fifo_rctl_n_27,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__2\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => \p_0_in__2\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__2\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => \p_0_in__2\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => \p_0_in__2\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \p_0_in__2\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => \p_0_in__2\(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_5
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_9,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => SR(0)
    );
\end_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[2]\,
      O => \end_addr_buf[2]_i_1__0_n_0\
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_15\,
      Q => \end_addr_buf_reg_n_0_[10]\,
      R => SR(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_14\,
      Q => \end_addr_buf_reg_n_0_[11]\,
      R => SR(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_13\,
      Q => \end_addr_buf_reg_n_0_[12]\,
      R => SR(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_12\,
      Q => \end_addr_buf_reg_n_0_[13]\,
      R => SR(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_11\,
      Q => \end_addr_buf_reg_n_0_[14]\,
      R => SR(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_10\,
      Q => \end_addr_buf_reg_n_0_[15]\,
      R => SR(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_9\,
      Q => \end_addr_buf_reg_n_0_[16]\,
      R => SR(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__0_n_8\,
      Q => \end_addr_buf_reg_n_0_[17]\,
      R => SR(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_15\,
      Q => \end_addr_buf_reg_n_0_[18]\,
      R => SR(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_14\,
      Q => \end_addr_buf_reg_n_0_[19]\,
      R => SR(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_13\,
      Q => \end_addr_buf_reg_n_0_[20]\,
      R => SR(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_12\,
      Q => \end_addr_buf_reg_n_0_[21]\,
      R => SR(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_11\,
      Q => \end_addr_buf_reg_n_0_[22]\,
      R => SR(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_10\,
      Q => \end_addr_buf_reg_n_0_[23]\,
      R => SR(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_9\,
      Q => \end_addr_buf_reg_n_0_[24]\,
      R => SR(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__1_n_8\,
      Q => \end_addr_buf_reg_n_0_[25]\,
      R => SR(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_15\,
      Q => \end_addr_buf_reg_n_0_[26]\,
      R => SR(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_14\,
      Q => \end_addr_buf_reg_n_0_[27]\,
      R => SR(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_13\,
      Q => \end_addr_buf_reg_n_0_[28]\,
      R => SR(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_12\,
      Q => \end_addr_buf_reg_n_0_[29]\,
      R => SR(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_buf[2]_i_1__0_n_0\,
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_11\,
      Q => \end_addr_buf_reg_n_0_[30]\,
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \end_addr_carry__2_n_10\,
      Q => \end_addr_buf_reg_n_0_[31]\,
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_14,
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => SR(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_13,
      Q => \end_addr_buf_reg_n_0_[4]\,
      R => SR(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_12,
      Q => \end_addr_buf_reg_n_0_[5]\,
      R => SR(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_11,
      Q => \end_addr_buf_reg_n_0_[6]\,
      R => SR(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_10,
      Q => \end_addr_buf_reg_n_0_[7]\,
      R => SR(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_9,
      Q => \end_addr_buf_reg_n_0_[8]\,
      R => SR(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr_carry_n_8,
      Q => \end_addr_buf_reg_n_0_[9]\,
      R => SR(0)
    );
end_addr_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => end_addr_carry_n_0,
      CO(6) => end_addr_carry_n_1,
      CO(5) => end_addr_carry_n_2,
      CO(4) => end_addr_carry_n_3,
      CO(3) => end_addr_carry_n_4,
      CO(2) => end_addr_carry_n_5,
      CO(1) => end_addr_carry_n_6,
      CO(0) => end_addr_carry_n_7,
      DI(7) => \start_addr_reg_n_0_[9]\,
      DI(6) => \start_addr_reg_n_0_[8]\,
      DI(5) => \start_addr_reg_n_0_[7]\,
      DI(4) => \start_addr_reg_n_0_[6]\,
      DI(3) => \start_addr_reg_n_0_[5]\,
      DI(2) => \start_addr_reg_n_0_[4]\,
      DI(1) => \start_addr_reg_n_0_[3]\,
      DI(0) => \start_addr_reg_n_0_[2]\,
      O(7) => end_addr_carry_n_8,
      O(6) => end_addr_carry_n_9,
      O(5) => end_addr_carry_n_10,
      O(4) => end_addr_carry_n_11,
      O(3) => end_addr_carry_n_12,
      O(2) => end_addr_carry_n_13,
      O(1) => end_addr_carry_n_14,
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(7) => \end_addr_carry_i_1__0_n_0\,
      S(6) => \end_addr_carry_i_2__0_n_0\,
      S(5) => \end_addr_carry_i_3__0_n_0\,
      S(4) => \end_addr_carry_i_4__0_n_0\,
      S(3) => \end_addr_carry_i_5__0_n_0\,
      S(2) => \end_addr_carry_i_6__0_n_0\,
      S(1) => \end_addr_carry_i_7__0_n_0\,
      S(0) => \end_addr_carry_i_8__0_n_0\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => end_addr_carry_n_0,
      CI_TOP => '0',
      CO(7) => \end_addr_carry__0_n_0\,
      CO(6) => \end_addr_carry__0_n_1\,
      CO(5) => \end_addr_carry__0_n_2\,
      CO(4) => \end_addr_carry__0_n_3\,
      CO(3) => \end_addr_carry__0_n_4\,
      CO(2) => \end_addr_carry__0_n_5\,
      CO(1) => \end_addr_carry__0_n_6\,
      CO(0) => \end_addr_carry__0_n_7\,
      DI(7) => \start_addr_reg_n_0_[17]\,
      DI(6) => \start_addr_reg_n_0_[16]\,
      DI(5) => \start_addr_reg_n_0_[15]\,
      DI(4) => \start_addr_reg_n_0_[14]\,
      DI(3) => \start_addr_reg_n_0_[13]\,
      DI(2) => \start_addr_reg_n_0_[12]\,
      DI(1) => \start_addr_reg_n_0_[11]\,
      DI(0) => \start_addr_reg_n_0_[10]\,
      O(7) => \end_addr_carry__0_n_8\,
      O(6) => \end_addr_carry__0_n_9\,
      O(5) => \end_addr_carry__0_n_10\,
      O(4) => \end_addr_carry__0_n_11\,
      O(3) => \end_addr_carry__0_n_12\,
      O(2) => \end_addr_carry__0_n_13\,
      O(1) => \end_addr_carry__0_n_14\,
      O(0) => \end_addr_carry__0_n_15\,
      S(7) => \end_addr_carry__0_i_1__0_n_0\,
      S(6) => \end_addr_carry__0_i_2__0_n_0\,
      S(5) => \end_addr_carry__0_i_3__0_n_0\,
      S(4) => \end_addr_carry__0_i_4__0_n_0\,
      S(3) => \end_addr_carry__0_i_5__0_n_0\,
      S(2) => \end_addr_carry__0_i_6__0_n_0\,
      S(1) => \end_addr_carry__0_i_7__0_n_0\,
      S(0) => \end_addr_carry__0_i_8__0_n_0\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_1__0_n_0\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_2__0_n_0\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_3__0_n_0\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_4__0_n_0\
    );
\end_addr_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_5__0_n_0\
    );
\end_addr_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_6__0_n_0\
    );
\end_addr_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[11]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_7__0_n_0\
    );
\end_addr_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[10]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_8__0_n_0\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \end_addr_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \end_addr_carry__1_n_0\,
      CO(6) => \end_addr_carry__1_n_1\,
      CO(5) => \end_addr_carry__1_n_2\,
      CO(4) => \end_addr_carry__1_n_3\,
      CO(3) => \end_addr_carry__1_n_4\,
      CO(2) => \end_addr_carry__1_n_5\,
      CO(1) => \end_addr_carry__1_n_6\,
      CO(0) => \end_addr_carry__1_n_7\,
      DI(7) => \start_addr_reg_n_0_[25]\,
      DI(6) => \start_addr_reg_n_0_[24]\,
      DI(5) => \start_addr_reg_n_0_[23]\,
      DI(4) => \start_addr_reg_n_0_[22]\,
      DI(3) => \start_addr_reg_n_0_[21]\,
      DI(2) => \start_addr_reg_n_0_[20]\,
      DI(1) => \start_addr_reg_n_0_[19]\,
      DI(0) => \start_addr_reg_n_0_[18]\,
      O(7) => \end_addr_carry__1_n_8\,
      O(6) => \end_addr_carry__1_n_9\,
      O(5) => \end_addr_carry__1_n_10\,
      O(4) => \end_addr_carry__1_n_11\,
      O(3) => \end_addr_carry__1_n_12\,
      O(2) => \end_addr_carry__1_n_13\,
      O(1) => \end_addr_carry__1_n_14\,
      O(0) => \end_addr_carry__1_n_15\,
      S(7) => \end_addr_carry__1_i_1__0_n_0\,
      S(6) => \end_addr_carry__1_i_2__0_n_0\,
      S(5) => \end_addr_carry__1_i_3__0_n_0\,
      S(4) => \end_addr_carry__1_i_4__0_n_0\,
      S(3) => \end_addr_carry__1_i_5__0_n_0\,
      S(2) => \end_addr_carry__1_i_6__0_n_0\,
      S(1) => \end_addr_carry__1_i_7__0_n_0\,
      S(0) => \end_addr_carry__1_i_8__0_n_0\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_1__0_n_0\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_2__0_n_0\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_3__0_n_0\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_4__0_n_0\
    );
\end_addr_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_5__0_n_0\
    );
\end_addr_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_6__0_n_0\
    );
\end_addr_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_7__0_n_0\
    );
\end_addr_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_8__0_n_0\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \end_addr_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_end_addr_carry__2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \end_addr_carry__2_n_3\,
      CO(3) => \end_addr_carry__2_n_4\,
      CO(2) => \end_addr_carry__2_n_5\,
      CO(1) => \end_addr_carry__2_n_6\,
      CO(0) => \end_addr_carry__2_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \start_addr_reg_n_0_[30]\,
      DI(3) => \start_addr_reg_n_0_[29]\,
      DI(2) => \start_addr_reg_n_0_[28]\,
      DI(1) => \start_addr_reg_n_0_[27]\,
      DI(0) => \start_addr_reg_n_0_[26]\,
      O(7 downto 6) => \NLW_end_addr_carry__2_O_UNCONNECTED\(7 downto 6),
      O(5) => \end_addr_carry__2_n_10\,
      O(4) => \end_addr_carry__2_n_11\,
      O(3) => \end_addr_carry__2_n_12\,
      O(2) => \end_addr_carry__2_n_13\,
      O(1) => \end_addr_carry__2_n_14\,
      O(0) => \end_addr_carry__2_n_15\,
      S(7 downto 6) => B"00",
      S(5) => \end_addr_carry__2_i_1__0_n_0\,
      S(4) => \end_addr_carry__2_i_2__0_n_0\,
      S(3) => \end_addr_carry__2_i_3__0_n_0\,
      S(2) => \end_addr_carry__2_i_4__0_n_0\,
      S(1) => \end_addr_carry__2_i_5__0_n_0\,
      S(0) => \end_addr_carry__2_i_6__0_n_0\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_1__0_n_0\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_2__0_n_0\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_3__0_n_0\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_4__0_n_0\
    );
\end_addr_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_5__0_n_0\
    );
\end_addr_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_6__0_n_0\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[9]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry_i_1__0_n_0\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[8]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry_i_2__0_n_0\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[7]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry_i_3__0_n_0\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[6]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry_i_4__0_n_0\
    );
\end_addr_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[5]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry_i_5__0_n_0\
    );
\end_addr_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry_i_6__0_n_0\
    );
\end_addr_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[3]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry_i_7__0_n_0\
    );
\end_addr_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[2]\,
      O => \end_addr_carry_i_8__0_n_0\
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized1_0\
     port map (
      CO(0) => first_sect,
      E(0) => p_21_in,
      Q(1) => \beat_len_buf_reg_n_0_[9]\,
      Q(0) => \beat_len_buf_reg_n_0_[0]\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => fifo_rctl_n_2,
      ap_rst_n_1(0) => fifo_rctl_n_3,
      ap_rst_n_2(0) => fifo_rctl_n_5,
      \beat_len_buf_reg[0]\ => fifo_rctl_n_11,
      beat_valid => beat_valid,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => p_1_in(3 downto 0),
      \could_multi_bursts.sect_handling_reg\ => fifo_rctl_n_4,
      \could_multi_bursts.sect_handling_reg_0\ => fifo_rctl_n_10,
      \could_multi_bursts.sect_handling_reg_1\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \could_multi_bursts.sect_handling_reg_2\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.sect_handling_reg_3\ => \could_multi_bursts.arlen_buf[3]_i_3_n_0\,
      data_vld_reg_0 => fifo_rctl_n_0,
      data_vld_reg_1 => \bus_equal_gen.rdata_valid_t_reg_n_0\,
      data_vld_reg_2(0) => data_pack(34),
      empty_n_reg_0 => fifo_rctl_n_1,
      empty_n_reg_1 => buff_rdata_n_42,
      \end_addr_buf_reg[10]\ => fifo_rctl_n_19,
      \end_addr_buf_reg[11]\ => fifo_rctl_n_20,
      \end_addr_buf_reg[3]\ => fifo_rctl_n_12,
      \end_addr_buf_reg[4]\ => fifo_rctl_n_13,
      \end_addr_buf_reg[5]\ => fifo_rctl_n_14,
      \end_addr_buf_reg[6]\ => fifo_rctl_n_15,
      \end_addr_buf_reg[7]\ => fifo_rctl_n_16,
      \end_addr_buf_reg[8]\ => fifo_rctl_n_17,
      \end_addr_buf_reg[9]\ => fifo_rctl_n_18,
      fifo_rreq_valid => fifo_rreq_valid,
      full_n_reg_0 => buff_rdata_n_8,
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_in_data_ARREADY => m_axi_in_data_ARREADY,
      m_axi_in_data_ARREADY_0 => fifo_rctl_n_23,
      m_axi_in_data_ARREADY_1 => fifo_rctl_n_24,
      m_axi_in_data_ARREADY_2 => fifo_rctl_n_25,
      m_axi_in_data_ARREADY_3 => fifo_rctl_n_26,
      m_axi_in_data_ARREADY_4 => fifo_rctl_n_27,
      p_20_in => p_20_in,
      rdata_ack_t => rdata_ack_t,
      rreq_handling_reg => fifo_rctl_n_8,
      rreq_handling_reg_0 => fifo_rctl_n_9,
      rreq_handling_reg_1(0) => pop0,
      rreq_handling_reg_2(0) => align_len,
      rreq_handling_reg_3 => fifo_rreq_n_23,
      rreq_handling_reg_4 => fifo_rreq_n_25,
      rreq_handling_reg_5 => fifo_rreq_n_24,
      rreq_handling_reg_6 => rreq_handling_reg_n_0,
      rreq_handling_reg_7(0) => last_sect,
      rreq_handling_reg_8 => fifo_rreq_valid_buf_reg_n_0,
      \sect_len_buf_reg[9]\(9) => \start_addr_buf_reg_n_0_[11]\,
      \sect_len_buf_reg[9]\(8) => \start_addr_buf_reg_n_0_[10]\,
      \sect_len_buf_reg[9]\(7) => \start_addr_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[9]\(6) => \start_addr_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]\(5) => \start_addr_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[9]\(4) => \start_addr_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[9]\(3) => \start_addr_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[9]\(2) => \start_addr_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[9]\(1) => \start_addr_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[9]\(0) => \start_addr_buf_reg_n_0_[2]\,
      \sect_len_buf_reg[9]_0\(9) => \end_addr_buf_reg_n_0_[11]\,
      \sect_len_buf_reg[9]_0\(8) => \end_addr_buf_reg_n_0_[10]\,
      \sect_len_buf_reg[9]_0\(7) => \end_addr_buf_reg_n_0_[9]\,
      \sect_len_buf_reg[9]_0\(6) => \end_addr_buf_reg_n_0_[8]\,
      \sect_len_buf_reg[9]_0\(5) => \end_addr_buf_reg_n_0_[7]\,
      \sect_len_buf_reg[9]_0\(4) => \end_addr_buf_reg_n_0_[6]\,
      \sect_len_buf_reg[9]_0\(3) => \end_addr_buf_reg_n_0_[5]\,
      \sect_len_buf_reg[9]_0\(2) => \end_addr_buf_reg_n_0_[4]\,
      \sect_len_buf_reg[9]_0\(1) => \end_addr_buf_reg_n_0_[3]\,
      \sect_len_buf_reg[9]_0\(0) => \end_addr_buf_reg_n_0_[2]\
    );
fifo_rreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized0_1\
     port map (
      D(19) => fifo_rreq_n_2,
      D(18) => fifo_rreq_n_3,
      D(17) => fifo_rreq_n_4,
      D(16) => fifo_rreq_n_5,
      D(15) => fifo_rreq_n_6,
      D(14) => fifo_rreq_n_7,
      D(13) => fifo_rreq_n_8,
      D(12) => fifo_rreq_n_9,
      D(11) => fifo_rreq_n_10,
      D(10) => fifo_rreq_n_11,
      D(9) => fifo_rreq_n_12,
      D(8) => fifo_rreq_n_13,
      D(7) => fifo_rreq_n_14,
      D(6) => fifo_rreq_n_15,
      D(5) => fifo_rreq_n_16,
      D(4) => fifo_rreq_n_17,
      D(3) => fifo_rreq_n_18,
      D(2) => fifo_rreq_n_19,
      D(1) => fifo_rreq_n_20,
      D(0) => fifo_rreq_n_21,
      E(0) => pop0,
      O(2) => \sect_cnt0_carry__1_n_13\,
      O(1) => \sect_cnt0_carry__1_n_14\,
      O(0) => \sect_cnt0_carry__1_n_15\,
      Q(19) => \start_addr_reg_n_0_[31]\,
      Q(18) => \start_addr_reg_n_0_[30]\,
      Q(17) => \start_addr_reg_n_0_[29]\,
      Q(16) => \start_addr_reg_n_0_[28]\,
      Q(15) => \start_addr_reg_n_0_[27]\,
      Q(14) => \start_addr_reg_n_0_[26]\,
      Q(13) => \start_addr_reg_n_0_[25]\,
      Q(12) => \start_addr_reg_n_0_[24]\,
      Q(11) => \start_addr_reg_n_0_[23]\,
      Q(10) => \start_addr_reg_n_0_[22]\,
      Q(9) => \start_addr_reg_n_0_[21]\,
      Q(8) => \start_addr_reg_n_0_[20]\,
      Q(7) => \start_addr_reg_n_0_[19]\,
      Q(6) => \start_addr_reg_n_0_[18]\,
      Q(5) => \start_addr_reg_n_0_[17]\,
      Q(4) => \start_addr_reg_n_0_[16]\,
      Q(3) => \start_addr_reg_n_0_[15]\,
      Q(2) => \start_addr_reg_n_0_[14]\,
      Q(1) => \start_addr_reg_n_0_[13]\,
      Q(0) => \start_addr_reg_n_0_[12]\,
      S(6) => fifo_rreq_n_26,
      S(5) => fifo_rreq_n_27,
      S(4) => fifo_rreq_n_28,
      S(3) => fifo_rreq_n_29,
      S(2) => fifo_rreq_n_30,
      S(1) => fifo_rreq_n_31,
      S(0) => fifo_rreq_n_32,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.arlen_buf[3]_i_3\(5) => \sect_len_buf_reg_n_0_[9]\,
      \could_multi_bursts.arlen_buf[3]_i_3\(4) => \sect_len_buf_reg_n_0_[8]\,
      \could_multi_bursts.arlen_buf[3]_i_3\(3) => \sect_len_buf_reg_n_0_[7]\,
      \could_multi_bursts.arlen_buf[3]_i_3\(2) => \sect_len_buf_reg_n_0_[6]\,
      \could_multi_bursts.arlen_buf[3]_i_3\(1) => \sect_len_buf_reg_n_0_[5]\,
      \could_multi_bursts.arlen_buf[3]_i_3\(0) => \sect_len_buf_reg_n_0_[4]\,
      \could_multi_bursts.arlen_buf[3]_i_3_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \end_addr_buf_reg[31]\ => fifo_rreq_valid_buf_reg_n_0,
      \end_addr_buf_reg[31]_0\ => fifo_rctl_n_4,
      \end_addr_buf_reg[31]_1\(0) => last_sect,
      \end_addr_buf_reg[31]_2\ => rreq_handling_reg_n_0,
      fifo_rreq_valid => fifo_rreq_valid,
      full_n_reg_0(0) => rs2f_rreq_valid,
      invalid_len_event0 => invalid_len_event0,
      last_sect_carry(19) => \sect_cnt_reg_n_0_[19]\,
      last_sect_carry(18) => \sect_cnt_reg_n_0_[18]\,
      last_sect_carry(17) => \sect_cnt_reg_n_0_[17]\,
      last_sect_carry(16) => \sect_cnt_reg_n_0_[16]\,
      last_sect_carry(15) => \sect_cnt_reg_n_0_[15]\,
      last_sect_carry(14) => \sect_cnt_reg_n_0_[14]\,
      last_sect_carry(13) => \sect_cnt_reg_n_0_[13]\,
      last_sect_carry(12) => \sect_cnt_reg_n_0_[12]\,
      last_sect_carry(11) => \sect_cnt_reg_n_0_[11]\,
      last_sect_carry(10) => \sect_cnt_reg_n_0_[10]\,
      last_sect_carry(9) => \sect_cnt_reg_n_0_[9]\,
      last_sect_carry(8) => \sect_cnt_reg_n_0_[8]\,
      last_sect_carry(7) => \sect_cnt_reg_n_0_[7]\,
      last_sect_carry(6) => \sect_cnt_reg_n_0_[6]\,
      last_sect_carry(5) => \sect_cnt_reg_n_0_[5]\,
      last_sect_carry(4) => \sect_cnt_reg_n_0_[4]\,
      last_sect_carry(3) => \sect_cnt_reg_n_0_[3]\,
      last_sect_carry(2) => \sect_cnt_reg_n_0_[2]\,
      last_sect_carry(1) => \sect_cnt_reg_n_0_[1]\,
      last_sect_carry(0) => \sect_cnt_reg_n_0_[0]\,
      last_sect_carry_0(19) => \end_addr_buf_reg_n_0_[31]\,
      last_sect_carry_0(18) => \end_addr_buf_reg_n_0_[30]\,
      last_sect_carry_0(17) => \end_addr_buf_reg_n_0_[29]\,
      last_sect_carry_0(16) => \end_addr_buf_reg_n_0_[28]\,
      last_sect_carry_0(15) => \end_addr_buf_reg_n_0_[27]\,
      last_sect_carry_0(14) => \end_addr_buf_reg_n_0_[26]\,
      last_sect_carry_0(13) => \end_addr_buf_reg_n_0_[25]\,
      last_sect_carry_0(12) => \end_addr_buf_reg_n_0_[24]\,
      last_sect_carry_0(11) => \end_addr_buf_reg_n_0_[23]\,
      last_sect_carry_0(10) => \end_addr_buf_reg_n_0_[22]\,
      last_sect_carry_0(9) => \end_addr_buf_reg_n_0_[21]\,
      last_sect_carry_0(8) => \end_addr_buf_reg_n_0_[20]\,
      last_sect_carry_0(7) => \end_addr_buf_reg_n_0_[19]\,
      last_sect_carry_0(6) => \end_addr_buf_reg_n_0_[18]\,
      last_sect_carry_0(5) => \end_addr_buf_reg_n_0_[17]\,
      last_sect_carry_0(4) => \end_addr_buf_reg_n_0_[16]\,
      last_sect_carry_0(3) => \end_addr_buf_reg_n_0_[15]\,
      last_sect_carry_0(2) => \end_addr_buf_reg_n_0_[14]\,
      last_sect_carry_0(1) => \end_addr_buf_reg_n_0_[13]\,
      last_sect_carry_0(0) => \end_addr_buf_reg_n_0_[12]\,
      next_rreq => next_rreq,
      \q_reg[29]_0\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      \q_reg[32]_0\(0) => zero_len_event0,
      \q_reg[32]_1\(30) => fifo_rreq_data(32),
      \q_reg[32]_1\(29) => fifo_rreq_n_35,
      \q_reg[32]_1\(28) => fifo_rreq_n_36,
      \q_reg[32]_1\(27) => fifo_rreq_n_37,
      \q_reg[32]_1\(26) => fifo_rreq_n_38,
      \q_reg[32]_1\(25) => fifo_rreq_n_39,
      \q_reg[32]_1\(24) => fifo_rreq_n_40,
      \q_reg[32]_1\(23) => fifo_rreq_n_41,
      \q_reg[32]_1\(22) => fifo_rreq_n_42,
      \q_reg[32]_1\(21) => fifo_rreq_n_43,
      \q_reg[32]_1\(20) => fifo_rreq_n_44,
      \q_reg[32]_1\(19) => fifo_rreq_n_45,
      \q_reg[32]_1\(18) => fifo_rreq_n_46,
      \q_reg[32]_1\(17) => fifo_rreq_n_47,
      \q_reg[32]_1\(16) => fifo_rreq_n_48,
      \q_reg[32]_1\(15) => fifo_rreq_n_49,
      \q_reg[32]_1\(14) => fifo_rreq_n_50,
      \q_reg[32]_1\(13) => fifo_rreq_n_51,
      \q_reg[32]_1\(12) => fifo_rreq_n_52,
      \q_reg[32]_1\(11) => fifo_rreq_n_53,
      \q_reg[32]_1\(10) => fifo_rreq_n_54,
      \q_reg[32]_1\(9) => fifo_rreq_n_55,
      \q_reg[32]_1\(8) => fifo_rreq_n_56,
      \q_reg[32]_1\(7) => fifo_rreq_n_57,
      \q_reg[32]_1\(6) => fifo_rreq_n_58,
      \q_reg[32]_1\(5) => fifo_rreq_n_59,
      \q_reg[32]_1\(4) => fifo_rreq_n_60,
      \q_reg[32]_1\(3) => fifo_rreq_n_61,
      \q_reg[32]_1\(2) => fifo_rreq_n_62,
      \q_reg[32]_1\(1) => fifo_rreq_n_63,
      \q_reg[32]_1\(0) => fifo_rreq_n_64,
      rreq_handling_reg(0) => fifo_rreq_n_66,
      rs2f_rreq_ack => rs2f_rreq_ack,
      \sect_cnt_reg[16]\(7) => \sect_cnt0_carry__0_n_8\,
      \sect_cnt_reg[16]\(6) => \sect_cnt0_carry__0_n_9\,
      \sect_cnt_reg[16]\(5) => \sect_cnt0_carry__0_n_10\,
      \sect_cnt_reg[16]\(4) => \sect_cnt0_carry__0_n_11\,
      \sect_cnt_reg[16]\(3) => \sect_cnt0_carry__0_n_12\,
      \sect_cnt_reg[16]\(2) => \sect_cnt0_carry__0_n_13\,
      \sect_cnt_reg[16]\(1) => \sect_cnt0_carry__0_n_14\,
      \sect_cnt_reg[16]\(0) => \sect_cnt0_carry__0_n_15\,
      \sect_cnt_reg[8]\(7) => sect_cnt0_carry_n_8,
      \sect_cnt_reg[8]\(6) => sect_cnt0_carry_n_9,
      \sect_cnt_reg[8]\(5) => sect_cnt0_carry_n_10,
      \sect_cnt_reg[8]\(4) => sect_cnt0_carry_n_11,
      \sect_cnt_reg[8]\(3) => sect_cnt0_carry_n_12,
      \sect_cnt_reg[8]\(2) => sect_cnt0_carry_n_13,
      \sect_cnt_reg[8]\(1) => sect_cnt0_carry_n_14,
      \sect_cnt_reg[8]\(0) => sect_cnt0_carry_n_15,
      \sect_len_buf_reg[4]\ => fifo_rreq_n_25,
      \sect_len_buf_reg[5]\ => fifo_rreq_n_23,
      \sect_len_buf_reg[9]\ => fifo_rreq_n_24
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_0,
      R => SR(0)
    );
first_sect_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_first_sect_carry_CO_UNCONNECTED(7),
      CO(6) => first_sect,
      CO(5) => first_sect_carry_n_2,
      CO(4) => first_sect_carry_n_3,
      CO(3) => first_sect_carry_n_4,
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => \first_sect_carry_i_1__0_n_0\,
      S(5) => \first_sect_carry_i_2__0_n_0\,
      S(4) => \first_sect_carry_i_3__0_n_0\,
      S(3) => \first_sect_carry_i_4__0_n_0\,
      S(2) => \first_sect_carry_i_5__0_n_0\,
      S(1) => \first_sect_carry_i_6__0_n_0\,
      S(0) => \first_sect_carry_i_7__0_n_0\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[19]\,
      I1 => \start_addr_buf_reg_n_0_[31]\,
      I2 => \start_addr_buf_reg_n_0_[30]\,
      I3 => \sect_cnt_reg_n_0_[18]\,
      O => \first_sect_carry_i_1__0_n_0\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[15]\,
      I1 => \start_addr_buf_reg_n_0_[27]\,
      I2 => \start_addr_buf_reg_n_0_[29]\,
      I3 => \sect_cnt_reg_n_0_[17]\,
      I4 => \start_addr_buf_reg_n_0_[28]\,
      I5 => \sect_cnt_reg_n_0_[16]\,
      O => \first_sect_carry_i_2__0_n_0\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[25]\,
      I1 => \sect_cnt_reg_n_0_[13]\,
      I2 => \start_addr_buf_reg_n_0_[24]\,
      I3 => \sect_cnt_reg_n_0_[12]\,
      I4 => \start_addr_buf_reg_n_0_[26]\,
      I5 => \sect_cnt_reg_n_0_[14]\,
      O => \first_sect_carry_i_3__0_n_0\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[22]\,
      I1 => \sect_cnt_reg_n_0_[10]\,
      I2 => \start_addr_buf_reg_n_0_[21]\,
      I3 => \sect_cnt_reg_n_0_[9]\,
      I4 => \start_addr_buf_reg_n_0_[23]\,
      I5 => \sect_cnt_reg_n_0_[11]\,
      O => \first_sect_carry_i_4__0_n_0\
    );
\first_sect_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_0_[6]\,
      I1 => \start_addr_buf_reg_n_0_[18]\,
      I2 => \start_addr_buf_reg_n_0_[20]\,
      I3 => \sect_cnt_reg_n_0_[8]\,
      I4 => \start_addr_buf_reg_n_0_[19]\,
      I5 => \sect_cnt_reg_n_0_[7]\,
      O => \first_sect_carry_i_5__0_n_0\
    );
\first_sect_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[15]\,
      I1 => \sect_cnt_reg_n_0_[3]\,
      I2 => \start_addr_buf_reg_n_0_[16]\,
      I3 => \sect_cnt_reg_n_0_[4]\,
      I4 => \start_addr_buf_reg_n_0_[17]\,
      I5 => \sect_cnt_reg_n_0_[5]\,
      O => \first_sect_carry_i_6__0_n_0\
    );
\first_sect_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[13]\,
      I1 => \sect_cnt_reg_n_0_[1]\,
      I2 => \start_addr_buf_reg_n_0_[12]\,
      I3 => \sect_cnt_reg_n_0_[0]\,
      I4 => \start_addr_buf_reg_n_0_[14]\,
      I5 => \sect_cnt_reg_n_0_[2]\,
      O => \first_sect_carry_i_7__0_n_0\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => SR(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1_reg_n_0,
      R => SR(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => invalid_len_event_reg1_reg_n_0,
      Q => invalid_len_event_reg2,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_last_sect_carry_CO_UNCONNECTED(7),
      CO(6) => last_sect,
      CO(5) => last_sect_carry_n_2,
      CO(4) => last_sect_carry_n_3,
      CO(3) => last_sect_carry_n_4,
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => fifo_rreq_n_26,
      S(5) => fifo_rreq_n_27,
      S(4) => fifo_rreq_n_28,
      S(3) => fifo_rreq_n_29,
      S(2) => fifo_rreq_n_30,
      S(1) => fifo_rreq_n_31,
      S(0) => fifo_rreq_n_32
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_8,
      Q => rreq_handling_reg_n_0,
      R => SR(0)
    );
rs_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice__parameterized0\
     port map (
      D(1 downto 0) => D(3 downto 2),
      E(0) => next_beat,
      Q(2 downto 0) => Q(3 downto 1),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[8]\(0) => \ap_CS_fsm_reg[8]\(0),
      ap_clk => ap_clk,
      beat_valid => beat_valid,
      \data_p1_reg[31]_0\(30 downto 0) => \data_p1_reg[31]\(30 downto 0),
      \data_p2_reg[31]_0\(30 downto 0) => \bus_equal_gen.data_buf\(31 downto 1),
      in_data_AWREADY => in_data_AWREADY,
      rdata_ack_t => rdata_ack_t,
      s_ready_t_reg_0 => \bus_equal_gen.rdata_valid_t_reg_n_0\
    );
rs_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice_2
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2 downto 1) => Q(5 downto 4),
      Q(0) => Q(0),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      ap_clk => ap_clk,
      \data_p1_reg[29]_0\(29 downto 0) => rs2f_rreq_data(29 downto 0),
      \data_p1_reg[29]_1\(29 downto 0) => \data_p1_reg[29]\(29 downto 0),
      in_data_addr_reg_334_reg(29 downto 0) => in_data_addr_reg_334_reg(29 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack,
      \state_reg[0]_0\(0) => rs2f_rreq_valid
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[10]\,
      O => \sect_addr_buf[10]_i_1__0_n_0\
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[11]\,
      O => \sect_addr_buf[11]_i_2__0_n_0\
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[12]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[0]\,
      O => \sect_addr_buf[12]_i_1__0_n_0\
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[13]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[1]\,
      O => \sect_addr_buf[13]_i_1__0_n_0\
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[14]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[2]\,
      O => \sect_addr_buf[14]_i_1__0_n_0\
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[15]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[3]\,
      O => \sect_addr_buf[15]_i_1__0_n_0\
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[16]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[4]\,
      O => \sect_addr_buf[16]_i_1__0_n_0\
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[17]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[5]\,
      O => \sect_addr_buf[17]_i_1__0_n_0\
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[18]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[6]\,
      O => \sect_addr_buf[18]_i_1__0_n_0\
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[19]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[7]\,
      O => \sect_addr_buf[19]_i_1__0_n_0\
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[20]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[8]\,
      O => \sect_addr_buf[20]_i_1__0_n_0\
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[21]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[9]\,
      O => \sect_addr_buf[21]_i_1__0_n_0\
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[22]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[10]\,
      O => \sect_addr_buf[22]_i_1__0_n_0\
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[23]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[11]\,
      O => \sect_addr_buf[23]_i_1__0_n_0\
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[24]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[12]\,
      O => \sect_addr_buf[24]_i_1__0_n_0\
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[25]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[13]\,
      O => \sect_addr_buf[25]_i_1__0_n_0\
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[26]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[14]\,
      O => \sect_addr_buf[26]_i_1__0_n_0\
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[27]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[15]\,
      O => \sect_addr_buf[27]_i_1__0_n_0\
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[28]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[16]\,
      O => \sect_addr_buf[28]_i_1__0_n_0\
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[29]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[17]\,
      O => \sect_addr_buf[29]_i_1__0_n_0\
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[2]\,
      O => \sect_addr_buf[2]_i_1__0_n_0\
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[30]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[18]\,
      O => \sect_addr_buf[30]_i_1__0_n_0\
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_0_[31]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_0_[19]\,
      O => \sect_addr_buf[31]_i_1__0_n_0\
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[3]\,
      O => \sect_addr_buf[3]_i_1__0_n_0\
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[4]\,
      O => \sect_addr_buf[4]_i_1__0_n_0\
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[5]\,
      O => \sect_addr_buf[5]_i_1__0_n_0\
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[6]\,
      O => \sect_addr_buf[6]_i_1__0_n_0\
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[7]\,
      O => \sect_addr_buf[7]_i_1__0_n_0\
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[8]\,
      O => \sect_addr_buf[8]_i_1__0_n_0\
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_0_[9]\,
      O => \sect_addr_buf[9]_i_1__0_n_0\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[10]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => fifo_rctl_n_3
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[11]_i_2__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => fifo_rctl_n_3
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[12]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[13]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[14]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[15]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[16]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[17]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[18]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[19]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[20]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[21]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[22]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[23]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[24]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[25]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[26]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[27]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[28]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[29]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[2]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => fifo_rctl_n_3
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[30]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[31]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[3]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => fifo_rctl_n_3
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[4]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => fifo_rctl_n_3
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[5]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => fifo_rctl_n_3
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[6]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => fifo_rctl_n_3
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[7]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => fifo_rctl_n_3
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[8]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => fifo_rctl_n_3
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => \sect_addr_buf[9]_i_1__0_n_0\,
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => fifo_rctl_n_3
    );
sect_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => sect_cnt0_carry_n_0,
      CO(6) => sect_cnt0_carry_n_1,
      CO(5) => sect_cnt0_carry_n_2,
      CO(4) => sect_cnt0_carry_n_3,
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => sect_cnt0_carry_n_8,
      O(6) => sect_cnt0_carry_n_9,
      O(5) => sect_cnt0_carry_n_10,
      O(4) => sect_cnt0_carry_n_11,
      O(3) => sect_cnt0_carry_n_12,
      O(2) => sect_cnt0_carry_n_13,
      O(1) => sect_cnt0_carry_n_14,
      O(0) => sect_cnt0_carry_n_15,
      S(7) => \sect_cnt_reg_n_0_[8]\,
      S(6) => \sect_cnt_reg_n_0_[7]\,
      S(5) => \sect_cnt_reg_n_0_[6]\,
      S(4) => \sect_cnt_reg_n_0_[5]\,
      S(3) => \sect_cnt_reg_n_0_[4]\,
      S(2) => \sect_cnt_reg_n_0_[3]\,
      S(1) => \sect_cnt_reg_n_0_[2]\,
      S(0) => \sect_cnt_reg_n_0_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__0_n_0\,
      CO(6) => \sect_cnt0_carry__0_n_1\,
      CO(5) => \sect_cnt0_carry__0_n_2\,
      CO(4) => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sect_cnt0_carry__0_n_8\,
      O(6) => \sect_cnt0_carry__0_n_9\,
      O(5) => \sect_cnt0_carry__0_n_10\,
      O(4) => \sect_cnt0_carry__0_n_11\,
      O(3) => \sect_cnt0_carry__0_n_12\,
      O(2) => \sect_cnt0_carry__0_n_13\,
      O(1) => \sect_cnt0_carry__0_n_14\,
      O(0) => \sect_cnt0_carry__0_n_15\,
      S(7) => \sect_cnt_reg_n_0_[16]\,
      S(6) => \sect_cnt_reg_n_0_[15]\,
      S(5) => \sect_cnt_reg_n_0_[14]\,
      S(4) => \sect_cnt_reg_n_0_[13]\,
      S(3) => \sect_cnt_reg_n_0_[12]\,
      S(2) => \sect_cnt_reg_n_0_[11]\,
      S(1) => \sect_cnt_reg_n_0_[10]\,
      S(0) => \sect_cnt_reg_n_0_[9]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sect_cnt0_carry__1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_sect_cnt0_carry__1_O_UNCONNECTED\(7 downto 3),
      O(2) => \sect_cnt0_carry__1_n_13\,
      O(1) => \sect_cnt0_carry__1_n_14\,
      O(0) => \sect_cnt0_carry__1_n_15\,
      S(7 downto 3) => B"00000",
      S(2) => \sect_cnt_reg_n_0_[19]\,
      S(1) => \sect_cnt_reg_n_0_[18]\,
      S(0) => \sect_cnt_reg_n_0_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_11,
      Q => \sect_cnt_reg_n_0_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_10,
      Q => \sect_cnt_reg_n_0_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_9,
      Q => \sect_cnt_reg_n_0_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_8,
      Q => \sect_cnt_reg_n_0_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_7,
      Q => \sect_cnt_reg_n_0_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_6,
      Q => \sect_cnt_reg_n_0_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_5,
      Q => \sect_cnt_reg_n_0_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_4,
      Q => \sect_cnt_reg_n_0_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_3,
      Q => \sect_cnt_reg_n_0_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_2,
      Q => \sect_cnt_reg_n_0_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_0_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_0_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_0_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_0_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_0_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_0_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rreq_n_66,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_0_[9]\,
      R => SR(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_11,
      Q => p_1_in(0),
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_12,
      Q => p_1_in(1),
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_13,
      Q => p_1_in(2),
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_14,
      Q => p_1_in(3),
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_15,
      Q => \sect_len_buf_reg_n_0_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_16,
      Q => \sect_len_buf_reg_n_0_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_17,
      Q => \sect_len_buf_reg_n_0_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_18,
      Q => \sect_len_buf_reg_n_0_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_19,
      Q => \sect_len_buf_reg_n_0_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_10,
      D => fifo_rctl_n_20,
      Q => \sect_len_buf_reg_n_0_[9]\,
      R => SR(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[10]\,
      Q => \start_addr_buf_reg_n_0_[10]\,
      R => SR(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[11]\,
      Q => \start_addr_buf_reg_n_0_[11]\,
      R => SR(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[12]\,
      Q => \start_addr_buf_reg_n_0_[12]\,
      R => SR(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[13]\,
      Q => \start_addr_buf_reg_n_0_[13]\,
      R => SR(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[14]\,
      Q => \start_addr_buf_reg_n_0_[14]\,
      R => SR(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[15]\,
      Q => \start_addr_buf_reg_n_0_[15]\,
      R => SR(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[16]\,
      Q => \start_addr_buf_reg_n_0_[16]\,
      R => SR(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[17]\,
      Q => \start_addr_buf_reg_n_0_[17]\,
      R => SR(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[18]\,
      Q => \start_addr_buf_reg_n_0_[18]\,
      R => SR(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[19]\,
      Q => \start_addr_buf_reg_n_0_[19]\,
      R => SR(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[20]\,
      Q => \start_addr_buf_reg_n_0_[20]\,
      R => SR(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[21]\,
      Q => \start_addr_buf_reg_n_0_[21]\,
      R => SR(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[22]\,
      Q => \start_addr_buf_reg_n_0_[22]\,
      R => SR(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[23]\,
      Q => \start_addr_buf_reg_n_0_[23]\,
      R => SR(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[24]\,
      Q => \start_addr_buf_reg_n_0_[24]\,
      R => SR(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[25]\,
      Q => \start_addr_buf_reg_n_0_[25]\,
      R => SR(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[26]\,
      Q => \start_addr_buf_reg_n_0_[26]\,
      R => SR(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[27]\,
      Q => \start_addr_buf_reg_n_0_[27]\,
      R => SR(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[28]\,
      Q => \start_addr_buf_reg_n_0_[28]\,
      R => SR(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[29]\,
      Q => \start_addr_buf_reg_n_0_[29]\,
      R => SR(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[2]\,
      Q => \start_addr_buf_reg_n_0_[2]\,
      R => SR(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[30]\,
      Q => \start_addr_buf_reg_n_0_[30]\,
      R => SR(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[31]\,
      Q => \start_addr_buf_reg_n_0_[31]\,
      R => SR(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[3]\,
      Q => \start_addr_buf_reg_n_0_[3]\,
      R => SR(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[4]\,
      Q => \start_addr_buf_reg_n_0_[4]\,
      R => SR(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[5]\,
      Q => \start_addr_buf_reg_n_0_[5]\,
      R => SR(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[6]\,
      Q => \start_addr_buf_reg_n_0_[6]\,
      R => SR(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[7]\,
      Q => \start_addr_buf_reg_n_0_[7]\,
      R => SR(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[8]\,
      Q => \start_addr_buf_reg_n_0_[8]\,
      R => SR(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_0_[9]\,
      Q => \start_addr_buf_reg_n_0_[9]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_56,
      Q => \start_addr_reg_n_0_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_55,
      Q => \start_addr_reg_n_0_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_54,
      Q => \start_addr_reg_n_0_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_53,
      Q => \start_addr_reg_n_0_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_52,
      Q => \start_addr_reg_n_0_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_51,
      Q => \start_addr_reg_n_0_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_50,
      Q => \start_addr_reg_n_0_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_49,
      Q => \start_addr_reg_n_0_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_48,
      Q => \start_addr_reg_n_0_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_47,
      Q => \start_addr_reg_n_0_[19]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_46,
      Q => \start_addr_reg_n_0_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_45,
      Q => \start_addr_reg_n_0_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_44,
      Q => \start_addr_reg_n_0_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_43,
      Q => \start_addr_reg_n_0_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_42,
      Q => \start_addr_reg_n_0_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_41,
      Q => \start_addr_reg_n_0_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_40,
      Q => \start_addr_reg_n_0_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_39,
      Q => \start_addr_reg_n_0_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_38,
      Q => \start_addr_reg_n_0_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_37,
      Q => \start_addr_reg_n_0_[29]\,
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_64,
      Q => \start_addr_reg_n_0_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_36,
      Q => \start_addr_reg_n_0_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_35,
      Q => \start_addr_reg_n_0_[31]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_63,
      Q => \start_addr_reg_n_0_[3]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_62,
      Q => \start_addr_reg_n_0_[4]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_61,
      Q => \start_addr_reg_n_0_[5]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_60,
      Q => \start_addr_reg_n_0_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_59,
      Q => \start_addr_reg_n_0_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_58,
      Q => \start_addr_reg_n_0_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_57,
      Q => \start_addr_reg_n_0_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_write is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_AWREADY : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg_0\ : out STD_LOGIC;
    m_axi_in_data_WLAST : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.awlen_buf_reg[1]_0\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.awlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_1 : out STD_LOGIC;
    \usedw_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \phi_ln80_reg_191_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \phi_ln80_reg_191_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_in_data_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_condition_pp0_exit_iter0_state17 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \throttl_cnt_reg[0]\ : in STD_LOGIC;
    m_axi_in_data_WREADY : in STD_LOGIC;
    m_axi_in_data_AWREADY : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]_1\ : in STD_LOGIC;
    \throttl_cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    in_data_addr_reg_334_reg : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln80_reg_352 : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_in_data_BVALID : in STD_LOGIC;
    \usedw_reg[7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_write is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal align_len0_0 : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_6\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_7\ : STD_LOGIC;
  signal \align_len_reg_n_0_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_0_[3]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal buff_wdata_n_17 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal buff_wdata_n_33 : STD_LOGIC;
  signal buff_wdata_n_34 : STD_LOGIC;
  signal buff_wdata_n_35 : STD_LOGIC;
  signal buff_wdata_n_36 : STD_LOGIC;
  signal buff_wdata_n_37 : STD_LOGIC;
  signal buff_wdata_n_38 : STD_LOGIC;
  signal buff_wdata_n_39 : STD_LOGIC;
  signal buff_wdata_n_40 : STD_LOGIC;
  signal buff_wdata_n_41 : STD_LOGIC;
  signal buff_wdata_n_42 : STD_LOGIC;
  signal buff_wdata_n_43 : STD_LOGIC;
  signal buff_wdata_n_44 : STD_LOGIC;
  signal buff_wdata_n_45 : STD_LOGIC;
  signal buff_wdata_n_46 : STD_LOGIC;
  signal buff_wdata_n_47 : STD_LOGIC;
  signal buff_wdata_n_48 : STD_LOGIC;
  signal buff_wdata_n_49 : STD_LOGIC;
  signal buff_wdata_n_50 : STD_LOGIC;
  signal buff_wdata_n_51 : STD_LOGIC;
  signal buff_wdata_n_52 : STD_LOGIC;
  signal buff_wdata_n_53 : STD_LOGIC;
  signal buff_wdata_n_54 : STD_LOGIC;
  signal buff_wdata_n_55 : STD_LOGIC;
  signal buff_wdata_n_56 : STD_LOGIC;
  signal buff_wdata_n_57 : STD_LOGIC;
  signal buff_wdata_n_58 : STD_LOGIC;
  signal buff_wdata_n_59 : STD_LOGIC;
  signal buff_wdata_n_60 : STD_LOGIC;
  signal buff_wdata_n_61 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \^bus_equal_gen.wvalid_dummy_reg_0\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_equal_gen.fifo_burst_n_8\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \bus_equal_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \could_multi_bursts.awaddr_buf[31]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[1]_0\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.last_sect_buf_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data5 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal data_valid : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \end_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_0\ : STD_LOGIC;
  signal \end_addr_carry__0_n_1\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__0_n_6\ : STD_LOGIC;
  signal \end_addr_carry__0_n_7\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__1_n_1\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_n_6\ : STD_LOGIC;
  signal \end_addr_carry__1_n_7\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_n_6\ : STD_LOGIC;
  signal \end_addr_carry__2_n_7\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_0 : STD_LOGIC;
  signal end_addr_carry_i_2_n_0 : STD_LOGIC;
  signal end_addr_carry_i_3_n_0 : STD_LOGIC;
  signal end_addr_carry_i_4_n_0 : STD_LOGIC;
  signal end_addr_carry_i_5_n_0 : STD_LOGIC;
  signal end_addr_carry_i_6_n_0 : STD_LOGIC;
  signal end_addr_carry_i_7_n_0 : STD_LOGIC;
  signal end_addr_carry_i_8_n_0 : STD_LOGIC;
  signal end_addr_carry_n_0 : STD_LOGIC;
  signal end_addr_carry_n_1 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal end_addr_carry_n_6 : STD_LOGIC;
  signal end_addr_carry_n_7 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_0 : STD_LOGIC;
  signal fifo_resp_n_12 : STD_LOGIC;
  signal fifo_resp_n_13 : STD_LOGIC;
  signal fifo_resp_n_14 : STD_LOGIC;
  signal fifo_resp_n_6 : STD_LOGIC;
  signal fifo_resp_n_7 : STD_LOGIC;
  signal fifo_resp_n_8 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 33 downto 32 );
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_2 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_5 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_0 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal first_sect_carry_i_1_n_0 : STD_LOGIC;
  signal first_sect_carry_i_2_n_0 : STD_LOGIC;
  signal first_sect_carry_i_3_n_0 : STD_LOGIC;
  signal first_sect_carry_i_4_n_0 : STD_LOGIC;
  signal first_sect_carry_i_5_n_0 : STD_LOGIC;
  signal first_sect_carry_i_6_n_0 : STD_LOGIC;
  signal first_sect_carry_i_7_n_0 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal first_sect_carry_n_7 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal icmp_ln80_reg_3520 : STD_LOGIC;
  signal in_data_AWADDR : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^in_data_awready\ : STD_LOGIC;
  signal in_data_WREADY : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf0 : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal last_sect_carry_n_7 : STD_LOGIC;
  signal \^m_axi_in_data_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_in_data_wlast\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_26_in : STD_LOGIC;
  signal p_30_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \sect_addr_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_0\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_1\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_7\ : STD_LOGIC;
  signal sect_cnt0_carry_n_0 : STD_LOGIC;
  signal sect_cnt0_carry_n_1 : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal sect_cnt0_carry_n_7 : STD_LOGIC;
  signal sect_len_buf : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \sect_len_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal start_addr_buf : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wreq_handling_reg_n_0 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_end_addr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_end_addr_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_first_sect_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_last_sect_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sect_cnt0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sect_cnt0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[1]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[2]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[4]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[6]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \bus_equal_gen.len_cnt[7]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair326";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair302";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair331";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  D(0) <= \^d\(0);
  SR(0) <= \^sr\(0);
  \bus_equal_gen.WVALID_Dummy_reg_0\ <= \^bus_equal_gen.wvalid_dummy_reg_0\;
  \could_multi_bursts.awlen_buf_reg[1]_0\ <= \^could_multi_bursts.awlen_buf_reg[1]_0\;
  \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0);
  empty_n_reg <= \^empty_n_reg\;
  full_n_reg <= \^full_n_reg\;
  in_data_AWREADY <= \^in_data_awready\;
  m_axi_in_data_AWADDR(29 downto 0) <= \^m_axi_in_data_awaddr\(29 downto 0);
  m_axi_in_data_WLAST <= \^m_axi_in_data_wlast\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \align_len0_inferred__1/i__carry_n_5\,
      CO(1) => \align_len0_inferred__1/i__carry_n_6\,
      CO(0) => \align_len0_inferred__1/i__carry_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 1) => fifo_wreq_data(33 downto 32),
      DI(0) => '0',
      O(7 downto 4) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(7 downto 4),
      O(3) => align_len0(31),
      O(2 downto 1) => align_len0(3 downto 2),
      O(0) => \NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED\(0),
      S(7 downto 3) => B"00001",
      S(2) => fifo_wreq_n_57,
      S(1) => fifo_wreq_n_58,
      S(0) => '1'
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(2),
      Q => \align_len_reg_n_0_[2]\,
      R => fifo_wreq_n_2
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(31),
      Q => \align_len_reg_n_0_[31]\,
      R => fifo_wreq_n_2
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => align_len0(3),
      Q => \align_len_reg_n_0_[3]\,
      R => fifo_wreq_n_2
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[2]\,
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[3]\,
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \align_len_reg_n_0_[31]\,
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
buff_wdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_buffer
     port map (
      DI(0) => DI(0),
      E(0) => p_30_in,
      Q(2 downto 1) => Q(4 downto 3),
      Q(0) => Q(1),
      S(6 downto 0) => S(6 downto 0),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[16]\ => \^in_data_awready\,
      \ap_CS_fsm_reg[16]_0\ => \^empty_n_reg\,
      ap_clk => ap_clk,
      ap_condition_pp0_exit_iter0_state17 => ap_condition_pp0_exit_iter0_state17,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg(2 downto 1) => empty_n_reg_0(4 downto 3),
      ap_enable_reg_pp0_iter0_reg(0) => empty_n_reg_0(1),
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => \^d\(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      burst_valid => burst_valid,
      data_valid => data_valid,
      \dout_buf_reg[35]_0\(35 downto 32) => tmp_strb(3 downto 0),
      \dout_buf_reg[35]_0\(31) => buff_wdata_n_30,
      \dout_buf_reg[35]_0\(30) => buff_wdata_n_31,
      \dout_buf_reg[35]_0\(29) => buff_wdata_n_32,
      \dout_buf_reg[35]_0\(28) => buff_wdata_n_33,
      \dout_buf_reg[35]_0\(27) => buff_wdata_n_34,
      \dout_buf_reg[35]_0\(26) => buff_wdata_n_35,
      \dout_buf_reg[35]_0\(25) => buff_wdata_n_36,
      \dout_buf_reg[35]_0\(24) => buff_wdata_n_37,
      \dout_buf_reg[35]_0\(23) => buff_wdata_n_38,
      \dout_buf_reg[35]_0\(22) => buff_wdata_n_39,
      \dout_buf_reg[35]_0\(21) => buff_wdata_n_40,
      \dout_buf_reg[35]_0\(20) => buff_wdata_n_41,
      \dout_buf_reg[35]_0\(19) => buff_wdata_n_42,
      \dout_buf_reg[35]_0\(18) => buff_wdata_n_43,
      \dout_buf_reg[35]_0\(17) => buff_wdata_n_44,
      \dout_buf_reg[35]_0\(16) => buff_wdata_n_45,
      \dout_buf_reg[35]_0\(15) => buff_wdata_n_46,
      \dout_buf_reg[35]_0\(14) => buff_wdata_n_47,
      \dout_buf_reg[35]_0\(13) => buff_wdata_n_48,
      \dout_buf_reg[35]_0\(12) => buff_wdata_n_49,
      \dout_buf_reg[35]_0\(11) => buff_wdata_n_50,
      \dout_buf_reg[35]_0\(10) => buff_wdata_n_51,
      \dout_buf_reg[35]_0\(9) => buff_wdata_n_52,
      \dout_buf_reg[35]_0\(8) => buff_wdata_n_53,
      \dout_buf_reg[35]_0\(7) => buff_wdata_n_54,
      \dout_buf_reg[35]_0\(6) => buff_wdata_n_55,
      \dout_buf_reg[35]_0\(5) => buff_wdata_n_56,
      \dout_buf_reg[35]_0\(4) => buff_wdata_n_57,
      \dout_buf_reg[35]_0\(3) => buff_wdata_n_58,
      \dout_buf_reg[35]_0\(2) => buff_wdata_n_59,
      \dout_buf_reg[35]_0\(1) => buff_wdata_n_60,
      \dout_buf_reg[35]_0\(0) => buff_wdata_n_61,
      dout_valid_reg_0 => buff_wdata_n_17,
      dout_valid_reg_1 => \^bus_equal_gen.wvalid_dummy_reg_0\,
      icmp_ln80_reg_352 => icmp_ln80_reg_352,
      icmp_ln80_reg_3520 => icmp_ln80_reg_3520,
      \icmp_ln80_reg_352_reg[0]\(1 downto 0) => ap_enable_reg_pp0_iter0_reg(1 downto 0),
      in_data_WREADY => in_data_WREADY,
      m_axi_in_data_WREADY => m_axi_in_data_WREADY,
      mem_reg_0(30 downto 0) => mem_reg(30 downto 0),
      \phi_ln80_reg_191_reg[1]\(0) => \phi_ln80_reg_191_reg[1]\(0),
      \phi_ln80_reg_191_reg[1]_0\ => \phi_ln80_reg_191_reg[1]_0\,
      \usedw_reg[5]_0\(5 downto 0) => \usedw_reg[5]\(5 downto 0),
      \usedw_reg[7]_0\(6 downto 0) => \usedw_reg[7]\(6 downto 0)
    );
\bus_equal_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_equal_gen.fifo_burst_n_8\,
      Q => \^m_axi_in_data_wlast\,
      R => \^sr\(0)
    );
\bus_equal_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_17,
      Q => \^bus_equal_gen.wvalid_dummy_reg_0\,
      R => \^sr\(0)
    );
\bus_equal_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_61,
      Q => m_axi_in_data_WDATA(0),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_51,
      Q => m_axi_in_data_WDATA(10),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_50,
      Q => m_axi_in_data_WDATA(11),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_49,
      Q => m_axi_in_data_WDATA(12),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_48,
      Q => m_axi_in_data_WDATA(13),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_47,
      Q => m_axi_in_data_WDATA(14),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_46,
      Q => m_axi_in_data_WDATA(15),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_45,
      Q => m_axi_in_data_WDATA(16),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_44,
      Q => m_axi_in_data_WDATA(17),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_43,
      Q => m_axi_in_data_WDATA(18),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_42,
      Q => m_axi_in_data_WDATA(19),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_60,
      Q => m_axi_in_data_WDATA(1),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_41,
      Q => m_axi_in_data_WDATA(20),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_40,
      Q => m_axi_in_data_WDATA(21),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_39,
      Q => m_axi_in_data_WDATA(22),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_38,
      Q => m_axi_in_data_WDATA(23),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_37,
      Q => m_axi_in_data_WDATA(24),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_36,
      Q => m_axi_in_data_WDATA(25),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_35,
      Q => m_axi_in_data_WDATA(26),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_34,
      Q => m_axi_in_data_WDATA(27),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_33,
      Q => m_axi_in_data_WDATA(28),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_32,
      Q => m_axi_in_data_WDATA(29),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_59,
      Q => m_axi_in_data_WDATA(2),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_31,
      Q => m_axi_in_data_WDATA(30),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_30,
      Q => m_axi_in_data_WDATA(31),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_58,
      Q => m_axi_in_data_WDATA(3),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_57,
      Q => m_axi_in_data_WDATA(4),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_56,
      Q => m_axi_in_data_WDATA(5),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_55,
      Q => m_axi_in_data_WDATA(6),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_54,
      Q => m_axi_in_data_WDATA(7),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_53,
      Q => m_axi_in_data_WDATA(8),
      R => '0'
    );
\bus_equal_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => buff_wdata_n_52,
      Q => m_axi_in_data_WDATA(9),
      R => '0'
    );
\bus_equal_gen.fifo_burst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo
     port map (
      Q(7 downto 0) => \bus_equal_gen.len_cnt_reg\(7 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => \bus_equal_gen.fifo_burst_n_2\,
      burst_valid => burst_valid,
      \bus_equal_gen.WLAST_Dummy_reg\ => \^bus_equal_gen.wvalid_dummy_reg_0\,
      \could_multi_bursts.awlen_buf_reg[0]\(9 downto 4) => sect_len_buf(9 downto 4),
      \could_multi_bursts.awlen_buf_reg[0]\(3) => \sect_len_buf_reg_n_0_[3]\,
      \could_multi_bursts.awlen_buf_reg[0]\(2) => \sect_len_buf_reg_n_0_[2]\,
      \could_multi_bursts.awlen_buf_reg[0]\(1) => \sect_len_buf_reg_n_0_[1]\,
      \could_multi_bursts.awlen_buf_reg[0]\(0) => \sect_len_buf_reg_n_0_[0]\,
      \could_multi_bursts.awlen_buf_reg[0]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      data_valid => data_valid,
      fifo_burst_ready => fifo_burst_ready,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_in_data_WLAST => \^m_axi_in_data_wlast\,
      m_axi_in_data_WREADY => m_axi_in_data_WREADY,
      m_axi_in_data_WREADY_0 => \bus_equal_gen.fifo_burst_n_8\,
      push => push_0,
      \sect_len_buf_reg[4]\ => \bus_equal_gen.fifo_burst_n_7\
    );
\bus_equal_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(0),
      O => \p_0_in__1\(0)
    );
\bus_equal_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(0),
      I1 => \bus_equal_gen.len_cnt_reg\(1),
      O => \p_0_in__1\(1)
    );
\bus_equal_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(2),
      I1 => \bus_equal_gen.len_cnt_reg\(1),
      I2 => \bus_equal_gen.len_cnt_reg\(0),
      O => \p_0_in__1\(2)
    );
\bus_equal_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(3),
      I1 => \bus_equal_gen.len_cnt_reg\(0),
      I2 => \bus_equal_gen.len_cnt_reg\(1),
      I3 => \bus_equal_gen.len_cnt_reg\(2),
      O => \p_0_in__1\(3)
    );
\bus_equal_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(4),
      I1 => \bus_equal_gen.len_cnt_reg\(3),
      I2 => \bus_equal_gen.len_cnt_reg\(2),
      I3 => \bus_equal_gen.len_cnt_reg\(1),
      I4 => \bus_equal_gen.len_cnt_reg\(0),
      O => \p_0_in__1\(4)
    );
\bus_equal_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(5),
      I1 => \bus_equal_gen.len_cnt_reg\(0),
      I2 => \bus_equal_gen.len_cnt_reg\(1),
      I3 => \bus_equal_gen.len_cnt_reg\(2),
      I4 => \bus_equal_gen.len_cnt_reg\(3),
      I5 => \bus_equal_gen.len_cnt_reg\(4),
      O => \p_0_in__1\(5)
    );
\bus_equal_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(6),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_0\,
      O => \p_0_in__1\(6)
    );
\bus_equal_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(7),
      I1 => \bus_equal_gen.len_cnt[7]_i_3_n_0\,
      I2 => \bus_equal_gen.len_cnt_reg\(6),
      O => \p_0_in__1\(7)
    );
\bus_equal_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_equal_gen.len_cnt_reg\(5),
      I1 => \bus_equal_gen.len_cnt_reg\(0),
      I2 => \bus_equal_gen.len_cnt_reg\(1),
      I3 => \bus_equal_gen.len_cnt_reg\(2),
      I4 => \bus_equal_gen.len_cnt_reg\(3),
      I5 => \bus_equal_gen.len_cnt_reg\(4),
      O => \bus_equal_gen.len_cnt[7]_i_3_n_0\
    );
\bus_equal_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(0),
      Q => \bus_equal_gen.len_cnt_reg\(0),
      R => \bus_equal_gen.fifo_burst_n_2\
    );
\bus_equal_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(1),
      Q => \bus_equal_gen.len_cnt_reg\(1),
      R => \bus_equal_gen.fifo_burst_n_2\
    );
\bus_equal_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(2),
      Q => \bus_equal_gen.len_cnt_reg\(2),
      R => \bus_equal_gen.fifo_burst_n_2\
    );
\bus_equal_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(3),
      Q => \bus_equal_gen.len_cnt_reg\(3),
      R => \bus_equal_gen.fifo_burst_n_2\
    );
\bus_equal_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(4),
      Q => \bus_equal_gen.len_cnt_reg\(4),
      R => \bus_equal_gen.fifo_burst_n_2\
    );
\bus_equal_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(5),
      Q => \bus_equal_gen.len_cnt_reg\(5),
      R => \bus_equal_gen.fifo_burst_n_2\
    );
\bus_equal_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(6),
      Q => \bus_equal_gen.len_cnt_reg\(6),
      R => \bus_equal_gen.fifo_burst_n_2\
    );
\bus_equal_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => \p_0_in__1\(7),
      Q => \bus_equal_gen.len_cnt_reg\(7),
      R => \bus_equal_gen.fifo_burst_n_2\
    );
\bus_equal_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(0),
      Q => m_axi_in_data_WSTRB(0),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(1),
      Q => m_axi_in_data_WSTRB(1),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(2),
      Q => m_axi_in_data_WSTRB(2),
      R => \^sr\(0)
    );
\bus_equal_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_30_in,
      D => tmp_strb(3),
      Q => m_axi_in_data_WSTRB(3),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_0,
      Q => \^awvalid_dummy\,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[10]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[11]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[12]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[13]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[14]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[15]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[16]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[17]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[18]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[19]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[20]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[21]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[22]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[23]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[24]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[25]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[26]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[27]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[28]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[29]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[30]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[31]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(5),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[4]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[5]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[6]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[7]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[8]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_in_data_awaddr\(4),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_in_data_awaddr\(3),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_in_data_awaddr\(2),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      O => \could_multi_bursts.awaddr_buf[8]_i_5_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_in_data_awaddr\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[8]_i_6_n_0\
    );
\could_multi_bursts.awaddr_buf[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_in_data_awaddr\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.awaddr_buf[8]_i_7_n_0\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_0_[9]\,
      I1 => \could_multi_bursts.awaddr_buf[31]_i_6_n_0\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_in_data_awaddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_in_data_awaddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_in_data_awaddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_in_data_awaddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_in_data_awaddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_in_data_awaddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_in_data_awaddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CO(6) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1\,
      CO(5) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(4) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^m_axi_in_data_awaddr\(8 downto 7),
      O(7 downto 0) => data1(16 downto 9),
      S(7 downto 0) => \^m_axi_in_data_awaddr\(14 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_in_data_awaddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_in_data_awaddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_in_data_awaddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_in_data_awaddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_in_data_awaddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_in_data_awaddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_in_data_awaddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_in_data_awaddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CO(6) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1\,
      CO(5) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(4) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => data1(24 downto 17),
      S(7 downto 0) => \^m_axi_in_data_awaddr\(22 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_in_data_awaddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_in_data_awaddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_in_data_awaddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_in_data_awaddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_in_data_awaddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_in_data_awaddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_in_data_awaddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_in_data_awaddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2\,
      CO(4) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED\(7),
      O(6 downto 0) => data1(31 downto 25),
      S(7) => '0',
      S(6 downto 0) => \^m_axi_in_data_awaddr\(29 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_in_data_awaddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_in_data_awaddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_in_data_awaddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_in_data_awaddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_in_data_awaddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_in_data_awaddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0\,
      CO(6) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1\,
      CO(5) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(4) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7\,
      DI(7 downto 1) => \^m_axi_in_data_awaddr\(6 downto 0),
      DI(0) => '0',
      O(7 downto 1) => data1(8 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED\(0),
      S(7 downto 6) => \^m_axi_in_data_awaddr\(6 downto 5),
      S(5) => \could_multi_bursts.awaddr_buf[8]_i_3_n_0\,
      S(4) => \could_multi_bursts.awaddr_buf[8]_i_4_n_0\,
      S(3) => \could_multi_bursts.awaddr_buf[8]_i_5_n_0\,
      S(2) => \could_multi_bursts.awaddr_buf[8]_i_6_n_0\,
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_7_n_0\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_in_data_awaddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => last_sect_buf0,
      Q => \could_multi_bursts.last_sect_buf_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__0\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => \p_0_in__0\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__0\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => \p_0_in__0\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => \p_0_in__0\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \p_0_in__0\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_resp_n_7
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_resp_n_7
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_resp_n_7
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_resp_n_7
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_resp_n_7
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_resp_n_7
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_14,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => \^sr\(0)
    );
\end_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[2]\,
      O => end_addr(2)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => end_addr_carry_n_0,
      CO(6) => end_addr_carry_n_1,
      CO(5) => end_addr_carry_n_2,
      CO(4) => end_addr_carry_n_3,
      CO(3) => end_addr_carry_n_4,
      CO(2) => end_addr_carry_n_5,
      CO(1) => end_addr_carry_n_6,
      CO(0) => end_addr_carry_n_7,
      DI(7) => \start_addr_reg_n_0_[9]\,
      DI(6) => \start_addr_reg_n_0_[8]\,
      DI(5) => \start_addr_reg_n_0_[7]\,
      DI(4) => \start_addr_reg_n_0_[6]\,
      DI(3) => \start_addr_reg_n_0_[5]\,
      DI(2) => \start_addr_reg_n_0_[4]\,
      DI(1) => \start_addr_reg_n_0_[3]\,
      DI(0) => \start_addr_reg_n_0_[2]\,
      O(7 downto 1) => end_addr(9 downto 3),
      O(0) => NLW_end_addr_carry_O_UNCONNECTED(0),
      S(7) => end_addr_carry_i_1_n_0,
      S(6) => end_addr_carry_i_2_n_0,
      S(5) => end_addr_carry_i_3_n_0,
      S(4) => end_addr_carry_i_4_n_0,
      S(3) => end_addr_carry_i_5_n_0,
      S(2) => end_addr_carry_i_6_n_0,
      S(1) => end_addr_carry_i_7_n_0,
      S(0) => end_addr_carry_i_8_n_0
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => end_addr_carry_n_0,
      CI_TOP => '0',
      CO(7) => \end_addr_carry__0_n_0\,
      CO(6) => \end_addr_carry__0_n_1\,
      CO(5) => \end_addr_carry__0_n_2\,
      CO(4) => \end_addr_carry__0_n_3\,
      CO(3) => \end_addr_carry__0_n_4\,
      CO(2) => \end_addr_carry__0_n_5\,
      CO(1) => \end_addr_carry__0_n_6\,
      CO(0) => \end_addr_carry__0_n_7\,
      DI(7) => \start_addr_reg_n_0_[17]\,
      DI(6) => \start_addr_reg_n_0_[16]\,
      DI(5) => \start_addr_reg_n_0_[15]\,
      DI(4) => \start_addr_reg_n_0_[14]\,
      DI(3) => \start_addr_reg_n_0_[13]\,
      DI(2) => \start_addr_reg_n_0_[12]\,
      DI(1) => \start_addr_reg_n_0_[11]\,
      DI(0) => \start_addr_reg_n_0_[10]\,
      O(7 downto 0) => end_addr(17 downto 10),
      S(7) => \end_addr_carry__0_i_1_n_0\,
      S(6) => \end_addr_carry__0_i_2_n_0\,
      S(5) => \end_addr_carry__0_i_3_n_0\,
      S(4) => \end_addr_carry__0_i_4_n_0\,
      S(3) => \end_addr_carry__0_i_5_n_0\,
      S(2) => \end_addr_carry__0_i_6_n_0\,
      S(1) => \end_addr_carry__0_i_7_n_0\,
      S(0) => \end_addr_carry__0_i_8_n_0\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_1_n_0\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_2_n_0\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_3_n_0\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_4_n_0\
    );
\end_addr_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_5_n_0\
    );
\end_addr_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_6_n_0\
    );
\end_addr_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[11]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_7_n_0\
    );
\end_addr_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[10]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__0_i_8_n_0\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \end_addr_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \end_addr_carry__1_n_0\,
      CO(6) => \end_addr_carry__1_n_1\,
      CO(5) => \end_addr_carry__1_n_2\,
      CO(4) => \end_addr_carry__1_n_3\,
      CO(3) => \end_addr_carry__1_n_4\,
      CO(2) => \end_addr_carry__1_n_5\,
      CO(1) => \end_addr_carry__1_n_6\,
      CO(0) => \end_addr_carry__1_n_7\,
      DI(7) => \start_addr_reg_n_0_[25]\,
      DI(6) => \start_addr_reg_n_0_[24]\,
      DI(5) => \start_addr_reg_n_0_[23]\,
      DI(4) => \start_addr_reg_n_0_[22]\,
      DI(3) => \start_addr_reg_n_0_[21]\,
      DI(2) => \start_addr_reg_n_0_[20]\,
      DI(1) => \start_addr_reg_n_0_[19]\,
      DI(0) => \start_addr_reg_n_0_[18]\,
      O(7 downto 0) => end_addr(25 downto 18),
      S(7) => \end_addr_carry__1_i_1_n_0\,
      S(6) => \end_addr_carry__1_i_2_n_0\,
      S(5) => \end_addr_carry__1_i_3_n_0\,
      S(4) => \end_addr_carry__1_i_4_n_0\,
      S(3) => \end_addr_carry__1_i_5_n_0\,
      S(2) => \end_addr_carry__1_i_6_n_0\,
      S(1) => \end_addr_carry__1_i_7_n_0\,
      S(0) => \end_addr_carry__1_i_8_n_0\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_1_n_0\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_2_n_0\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_3_n_0\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_4_n_0\
    );
\end_addr_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_5_n_0\
    );
\end_addr_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_6_n_0\
    );
\end_addr_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_7_n_0\
    );
\end_addr_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__1_i_8_n_0\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \end_addr_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_end_addr_carry__2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \end_addr_carry__2_n_3\,
      CO(3) => \end_addr_carry__2_n_4\,
      CO(2) => \end_addr_carry__2_n_5\,
      CO(1) => \end_addr_carry__2_n_6\,
      CO(0) => \end_addr_carry__2_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \start_addr_reg_n_0_[30]\,
      DI(3) => \start_addr_reg_n_0_[29]\,
      DI(2) => \start_addr_reg_n_0_[28]\,
      DI(1) => \start_addr_reg_n_0_[27]\,
      DI(0) => \start_addr_reg_n_0_[26]\,
      O(7 downto 6) => \NLW_end_addr_carry__2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => end_addr(31 downto 26),
      S(7 downto 6) => B"00",
      S(5) => \end_addr_carry__2_i_1_n_0\,
      S(4) => \end_addr_carry__2_i_2_n_0\,
      S(3) => \end_addr_carry__2_i_3_n_0\,
      S(2) => \end_addr_carry__2_i_4_n_0\,
      S(1) => \end_addr_carry__2_i_5_n_0\,
      S(0) => \end_addr_carry__2_i_6_n_0\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_0_[31]\,
      I1 => \start_addr_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_1_n_0\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_2_n_0\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_3_n_0\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_4_n_0\
    );
\end_addr_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_5_n_0\
    );
\end_addr_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => \end_addr_carry__2_i_6_n_0\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[9]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_1_n_0
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[8]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_2_n_0
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[7]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_3_n_0
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[6]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_4_n_0
    );
end_addr_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[5]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_5_n_0
    );
end_addr_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[4]\,
      I1 => \align_len_reg_n_0_[31]\,
      O => end_addr_carry_i_6_n_0
    );
end_addr_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[3]\,
      I1 => \align_len_reg_n_0_[3]\,
      O => end_addr_carry_i_7_n_0
    );
end_addr_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_0_[2]\,
      I1 => \align_len_reg_n_0_[2]\,
      O => end_addr_carry_i_8_n_0
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      E(0) => align_len0_0,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => fifo_resp_n_0,
      ap_rst_n_1(0) => fifo_resp_n_7,
      ap_rst_n_2(0) => fifo_resp_n_8,
      \could_multi_bursts.AWVALID_Dummy_reg\ => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      \could_multi_bursts.loop_cnt_reg[5]\ => \^awvalid_dummy\,
      \could_multi_bursts.loop_cnt_reg[5]_0\ => \could_multi_bursts.loop_cnt_reg[5]_0\,
      \could_multi_bursts.loop_cnt_reg[5]_1\ => \could_multi_bursts.loop_cnt_reg[5]_1\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_6,
      \could_multi_bursts.sect_handling_reg_0\ => fifo_resp_n_14,
      \could_multi_bursts.sect_handling_reg_1\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \could_multi_bursts.sect_handling_reg_2\ => \bus_equal_gen.fifo_burst_n_7\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      last_sect_buf0 => last_sect_buf0,
      m_axi_in_data_AWREADY => m_axi_in_data_AWREADY,
      m_axi_in_data_BVALID => m_axi_in_data_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_resp_reg => \^full_n_reg\,
      p_26_in => p_26_in,
      pop0 => pop0,
      push => push_0,
      push_0 => push,
      \q_reg[1]_0\ => \could_multi_bursts.last_sect_buf_reg_n_0\,
      \sect_addr_buf_reg[11]\(0) => first_sect,
      wreq_handling_reg(0) => fifo_resp_n_12,
      wreq_handling_reg_0 => fifo_resp_n_13,
      wreq_handling_reg_1 => wreq_handling_reg_n_0,
      wreq_handling_reg_2 => fifo_wreq_valid_buf_reg_n_0
    );
fifo_resp_to_user: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized2\
     port map (
      D(30) => data5(15),
      D(29 downto 0) => in_data_AWADDR(29 downto 0),
      Q(3 downto 2) => Q(6 downto 5),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[15]\ => \^d\(0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg(1 downto 0) => ap_enable_reg_pp0_iter0_reg(1 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_1,
      \data_p2_reg[29]\(29 downto 0) => \data_p1_reg[29]\(29 downto 0),
      empty_n_reg_0 => \^empty_n_reg\,
      empty_n_reg_1(1) => empty_n_reg_0(5),
      empty_n_reg_1(0) => empty_n_reg_0(2),
      full_n_reg_0 => \^full_n_reg\,
      full_n_reg_1 => \^in_data_awready\,
      icmp_ln80_reg_3520 => icmp_ln80_reg_3520,
      in_data_addr_reg_334_reg(29 downto 0) => in_data_addr_reg_334_reg(29 downto 0),
      push => push
    );
fifo_wreq: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_fifo__parameterized0\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_wreq_n_35,
      D(18) => fifo_wreq_n_36,
      D(17) => fifo_wreq_n_37,
      D(16) => fifo_wreq_n_38,
      D(15) => fifo_wreq_n_39,
      D(14) => fifo_wreq_n_40,
      D(13) => fifo_wreq_n_41,
      D(12) => fifo_wreq_n_42,
      D(11) => fifo_wreq_n_43,
      D(10) => fifo_wreq_n_44,
      D(9) => fifo_wreq_n_45,
      D(8) => fifo_wreq_n_46,
      D(7) => fifo_wreq_n_47,
      D(6) => fifo_wreq_n_48,
      D(5) => fifo_wreq_n_49,
      D(4) => fifo_wreq_n_50,
      D(3) => fifo_wreq_n_51,
      D(2) => fifo_wreq_n_52,
      D(1) => fifo_wreq_n_53,
      D(0) => fifo_wreq_n_54,
      E(0) => next_wreq,
      Q(31 downto 30) => fifo_wreq_data(33 downto 32),
      Q(29) => fifo_wreq_n_5,
      Q(28) => fifo_wreq_n_6,
      Q(27) => fifo_wreq_n_7,
      Q(26) => fifo_wreq_n_8,
      Q(25) => fifo_wreq_n_9,
      Q(24) => fifo_wreq_n_10,
      Q(23) => fifo_wreq_n_11,
      Q(22) => fifo_wreq_n_12,
      Q(21) => fifo_wreq_n_13,
      Q(20) => fifo_wreq_n_14,
      Q(19) => fifo_wreq_n_15,
      Q(18) => fifo_wreq_n_16,
      Q(17) => fifo_wreq_n_17,
      Q(16) => fifo_wreq_n_18,
      Q(15) => fifo_wreq_n_19,
      Q(14) => fifo_wreq_n_20,
      Q(13) => fifo_wreq_n_21,
      Q(12) => fifo_wreq_n_22,
      Q(11) => fifo_wreq_n_23,
      Q(10) => fifo_wreq_n_24,
      Q(9) => fifo_wreq_n_25,
      Q(8) => fifo_wreq_n_26,
      Q(7) => fifo_wreq_n_27,
      Q(6) => fifo_wreq_n_28,
      Q(5) => fifo_wreq_n_29,
      Q(4) => fifo_wreq_n_30,
      Q(3) => fifo_wreq_n_31,
      Q(2) => fifo_wreq_n_32,
      Q(1) => fifo_wreq_n_33,
      Q(0) => fifo_wreq_n_34,
      S(1) => fifo_wreq_n_57,
      S(0) => fifo_wreq_n_58,
      SR(0) => \^sr\(0),
      \align_len_reg[2]\ => fifo_resp_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \end_addr_buf_reg[31]\ => wreq_handling_reg_n_0,
      fifo_wreq_valid => fifo_wreq_valid,
      full_n_reg_0(0) => rs2f_wreq_valid,
      last_sect_carry(19 downto 0) => sect_cnt(19 downto 0),
      last_sect_carry_0(19 downto 0) => p_0_in0_in(19 downto 0),
      p_26_in => p_26_in,
      pop0 => pop0,
      \q_reg[33]_0\(0) => fifo_wreq_n_2,
      \q_reg[33]_1\ => fifo_wreq_n_56,
      \q_reg[33]_2\(31 downto 30) => rs2f_wreq_data(33 downto 32),
      \q_reg[33]_2\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[19]\(6) => fifo_wreq_n_59,
      \sect_cnt_reg[19]\(5) => fifo_wreq_n_60,
      \sect_cnt_reg[19]\(4) => fifo_wreq_n_61,
      \sect_cnt_reg[19]\(3) => fifo_wreq_n_62,
      \sect_cnt_reg[19]\(2) => fifo_wreq_n_63,
      \sect_cnt_reg[19]\(1) => fifo_wreq_n_64,
      \sect_cnt_reg[19]\(0) => fifo_wreq_n_65,
      \sect_cnt_reg[19]_0\(19) => \start_addr_reg_n_0_[31]\,
      \sect_cnt_reg[19]_0\(18) => \start_addr_reg_n_0_[30]\,
      \sect_cnt_reg[19]_0\(17) => \start_addr_reg_n_0_[29]\,
      \sect_cnt_reg[19]_0\(16) => \start_addr_reg_n_0_[28]\,
      \sect_cnt_reg[19]_0\(15) => \start_addr_reg_n_0_[27]\,
      \sect_cnt_reg[19]_0\(14) => \start_addr_reg_n_0_[26]\,
      \sect_cnt_reg[19]_0\(13) => \start_addr_reg_n_0_[25]\,
      \sect_cnt_reg[19]_0\(12) => \start_addr_reg_n_0_[24]\,
      \sect_cnt_reg[19]_0\(11) => \start_addr_reg_n_0_[23]\,
      \sect_cnt_reg[19]_0\(10) => \start_addr_reg_n_0_[22]\,
      \sect_cnt_reg[19]_0\(9) => \start_addr_reg_n_0_[21]\,
      \sect_cnt_reg[19]_0\(8) => \start_addr_reg_n_0_[20]\,
      \sect_cnt_reg[19]_0\(7) => \start_addr_reg_n_0_[19]\,
      \sect_cnt_reg[19]_0\(6) => \start_addr_reg_n_0_[18]\,
      \sect_cnt_reg[19]_0\(5) => \start_addr_reg_n_0_[17]\,
      \sect_cnt_reg[19]_0\(4) => \start_addr_reg_n_0_[16]\,
      \sect_cnt_reg[19]_0\(3) => \start_addr_reg_n_0_[15]\,
      \sect_cnt_reg[19]_0\(2) => \start_addr_reg_n_0_[14]\,
      \sect_cnt_reg[19]_0\(1) => \start_addr_reg_n_0_[13]\,
      \sect_cnt_reg[19]_0\(0) => \start_addr_reg_n_0_[12]\,
      \sect_cnt_reg[19]_1\ => fifo_wreq_valid_buf_reg_n_0
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_0,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_first_sect_carry_CO_UNCONNECTED(7),
      CO(6) => first_sect,
      CO(5) => first_sect_carry_n_2,
      CO(4) => first_sect_carry_n_3,
      CO(3) => first_sect_carry_n_4,
      CO(2) => first_sect_carry_n_5,
      CO(1) => first_sect_carry_n_6,
      CO(0) => first_sect_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => first_sect_carry_i_1_n_0,
      S(5) => first_sect_carry_i_2_n_0,
      S(4) => first_sect_carry_i_3_n_0,
      S(3) => first_sect_carry_i_4_n_0,
      S(2) => first_sect_carry_i_5_n_0,
      S(1) => first_sect_carry_i_6_n_0,
      S(0) => first_sect_carry_i_7_n_0
    );
first_sect_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sect_cnt(19),
      I1 => start_addr_buf(31),
      I2 => start_addr_buf(30),
      I3 => sect_cnt(18),
      O => first_sect_carry_i_1_n_0
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(27),
      I1 => sect_cnt(15),
      I2 => start_addr_buf(28),
      I3 => sect_cnt(16),
      I4 => start_addr_buf(29),
      I5 => sect_cnt(17),
      O => first_sect_carry_i_2_n_0
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(24),
      I1 => sect_cnt(12),
      I2 => start_addr_buf(25),
      I3 => sect_cnt(13),
      I4 => start_addr_buf(26),
      I5 => sect_cnt(14),
      O => first_sect_carry_i_3_n_0
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(21),
      I1 => sect_cnt(9),
      I2 => start_addr_buf(22),
      I3 => sect_cnt(10),
      I4 => start_addr_buf(23),
      I5 => sect_cnt(11),
      O => first_sect_carry_i_4_n_0
    );
first_sect_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(6),
      I1 => start_addr_buf(18),
      I2 => start_addr_buf(20),
      I3 => sect_cnt(8),
      I4 => start_addr_buf(19),
      I5 => sect_cnt(7),
      O => first_sect_carry_i_5_n_0
    );
first_sect_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sect_cnt(3),
      I1 => start_addr_buf(15),
      I2 => start_addr_buf(17),
      I3 => sect_cnt(5),
      I4 => start_addr_buf(16),
      I5 => sect_cnt(4),
      O => first_sect_carry_i_6_n_0
    );
first_sect_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => start_addr_buf(12),
      I1 => sect_cnt(0),
      I2 => start_addr_buf(13),
      I3 => sect_cnt(1),
      I4 => start_addr_buf(14),
      I5 => sect_cnt(2),
      O => first_sect_carry_i_7_n_0
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_56,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => NLW_last_sect_carry_CO_UNCONNECTED(7),
      CO(6) => last_sect,
      CO(5) => last_sect_carry_n_2,
      CO(4) => last_sect_carry_n_3,
      CO(3) => last_sect_carry_n_4,
      CO(2) => last_sect_carry_n_5,
      CO(1) => last_sect_carry_n_6,
      CO(0) => last_sect_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => fifo_wreq_n_59,
      S(5) => fifo_wreq_n_60,
      S(4) => fifo_wreq_n_61,
      S(3) => fifo_wreq_n_62,
      S(2) => fifo_wreq_n_63,
      S(1) => fifo_wreq_n_64,
      S(0) => fifo_wreq_n_65
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => \^sr\(0)
    );
rs_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_reg_slice
     port map (
      D(30) => data5(15),
      D(29 downto 0) => in_data_AWADDR(29 downto 0),
      Q(2) => Q(3),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \data_p1_reg[29]_0\(29 downto 0) => \data_p1_reg[29]\(29 downto 0),
      \data_p1_reg[33]_0\(31 downto 30) => rs2f_wreq_data(33 downto 32),
      \data_p1_reg[33]_0\(29 downto 0) => rs2f_wreq_data(29 downto 0),
      \data_p2_reg[0]_0\ => \^empty_n_reg\,
      \data_p2_reg[33]_0\ => \^d\(0),
      in_data_WREADY => in_data_WREADY,
      in_data_addr_reg_334_reg(29 downto 0) => in_data_addr_reg_334_reg(29 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack,
      s_ready_t_reg_0 => \^in_data_awready\,
      s_ready_t_reg_1(0) => empty_n_reg_0(0),
      \state_reg[0]_0\(0) => rs2f_wreq_valid
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(10),
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(11),
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(12),
      I1 => first_sect,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(13),
      I1 => first_sect,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(14),
      I1 => first_sect,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(15),
      I1 => first_sect,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(16),
      I1 => first_sect,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(17),
      I1 => first_sect,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(18),
      I1 => first_sect,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(19),
      I1 => first_sect,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(20),
      I1 => first_sect,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(21),
      I1 => first_sect,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(22),
      I1 => first_sect,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(23),
      I1 => first_sect,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(24),
      I1 => first_sect,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(25),
      I1 => first_sect,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(26),
      I1 => first_sect,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(27),
      I1 => first_sect,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(28),
      I1 => first_sect,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(29),
      I1 => first_sect,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(2),
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(30),
      I1 => first_sect,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => start_addr_buf(31),
      I1 => first_sect,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(3),
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(4),
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(5),
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(6),
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(7),
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(8),
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => start_addr_buf(9),
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_0_[10]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_0_[11]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_0_[2]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_0_[3]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_0_[4]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_0_[5]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_0_[6]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_0_[7]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_0_[8]\,
      R => fifo_resp_n_8
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_0_[9]\,
      R => fifo_resp_n_8
    );
sect_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt(0),
      CI_TOP => '0',
      CO(7) => sect_cnt0_carry_n_0,
      CO(6) => sect_cnt0_carry_n_1,
      CO(5) => sect_cnt0_carry_n_2,
      CO(4) => sect_cnt0_carry_n_3,
      CO(3) => sect_cnt0_carry_n_4,
      CO(2) => sect_cnt0_carry_n_5,
      CO(1) => sect_cnt0_carry_n_6,
      CO(0) => sect_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(8 downto 1),
      S(7 downto 0) => sect_cnt(8 downto 1)
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sect_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \sect_cnt0_carry__0_n_0\,
      CO(6) => \sect_cnt0_carry__0_n_1\,
      CO(5) => \sect_cnt0_carry__0_n_2\,
      CO(4) => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__0_n_4\,
      CO(2) => \sect_cnt0_carry__0_n_5\,
      CO(1) => \sect_cnt0_carry__0_n_6\,
      CO(0) => \sect_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sect_cnt0(16 downto 9),
      S(7 downto 0) => sect_cnt(16 downto 9)
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sect_cnt0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sect_cnt0_carry__1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sect_cnt0_carry__1_n_6\,
      CO(0) => \sect_cnt0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_sect_cnt0_carry__1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => sect_cnt(19 downto 17)
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_54,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_44,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_43,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_42,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_41,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_40,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_39,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_38,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_37,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_36,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_35,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_53,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_52,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_51,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_50,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_49,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_48,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_47,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_46,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_12,
      D => fifo_wreq_n_45,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AA33FF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[2]\,
      I1 => start_addr_buf(2),
      I2 => beat_len_buf(0),
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[0]_i_1_n_0\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AA33FF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[3]\,
      I1 => start_addr_buf(3),
      I2 => beat_len_buf(1),
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[1]_i_1_n_0\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AA33FF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[4]\,
      I1 => start_addr_buf(4),
      I2 => beat_len_buf(3),
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[2]_i_1_n_0\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AA33FF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[5]\,
      I1 => start_addr_buf(5),
      I2 => beat_len_buf(3),
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[3]_i_1_n_0\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AA33FF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[6]\,
      I1 => start_addr_buf(6),
      I2 => beat_len_buf(3),
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[4]_i_1_n_0\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AA33FF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[7]\,
      I1 => start_addr_buf(7),
      I2 => beat_len_buf(3),
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[5]_i_1_n_0\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AA33FF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[8]\,
      I1 => start_addr_buf(8),
      I2 => beat_len_buf(3),
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[6]_i_1_n_0\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AA33FF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[9]\,
      I1 => start_addr_buf(9),
      I2 => beat_len_buf(3),
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[7]_i_1_n_0\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AA33FF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[10]\,
      I1 => start_addr_buf(10),
      I2 => beat_len_buf(3),
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[8]_i_1_n_0\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0AA33FF"
    )
        port map (
      I0 => \end_addr_buf_reg_n_0_[11]\,
      I1 => start_addr_buf(11),
      I2 => beat_len_buf(3),
      I3 => first_sect,
      I4 => last_sect,
      O => \sect_len_buf[9]_i_2_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[0]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[1]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[2]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[3]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[4]_i_1_n_0\,
      Q => sect_len_buf(4),
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[5]_i_1_n_0\,
      Q => sect_len_buf(5),
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[6]_i_1_n_0\,
      Q => sect_len_buf(6),
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[7]_i_1_n_0\,
      Q => sect_len_buf(7),
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[8]_i_1_n_0\,
      Q => sect_len_buf(8),
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_26_in,
      D => \sect_len_buf[9]_i_2_n_0\,
      Q => sect_len_buf(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[10]\,
      Q => start_addr_buf(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[11]\,
      Q => start_addr_buf(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[12]\,
      Q => start_addr_buf(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[13]\,
      Q => start_addr_buf(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[14]\,
      Q => start_addr_buf(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[15]\,
      Q => start_addr_buf(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[16]\,
      Q => start_addr_buf(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[17]\,
      Q => start_addr_buf(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[18]\,
      Q => start_addr_buf(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[19]\,
      Q => start_addr_buf(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[20]\,
      Q => start_addr_buf(20),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[21]\,
      Q => start_addr_buf(21),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[22]\,
      Q => start_addr_buf(22),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[23]\,
      Q => start_addr_buf(23),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[24]\,
      Q => start_addr_buf(24),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[25]\,
      Q => start_addr_buf(25),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[26]\,
      Q => start_addr_buf(26),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[27]\,
      Q => start_addr_buf(27),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[28]\,
      Q => start_addr_buf(28),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[29]\,
      Q => start_addr_buf(29),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[2]\,
      Q => start_addr_buf(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[30]\,
      Q => start_addr_buf(30),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[31]\,
      Q => start_addr_buf(31),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[3]\,
      Q => start_addr_buf(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[4]\,
      Q => start_addr_buf(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[5]\,
      Q => start_addr_buf(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[6]\,
      Q => start_addr_buf(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[7]\,
      Q => start_addr_buf(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[8]\,
      Q => start_addr_buf(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_0_[9]\,
      Q => start_addr_buf(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_26,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_25,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_24,
      Q => \start_addr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_23,
      Q => \start_addr_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_22,
      Q => \start_addr_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_21,
      Q => \start_addr_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_20,
      Q => \start_addr_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_19,
      Q => \start_addr_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_18,
      Q => \start_addr_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_17,
      Q => \start_addr_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_16,
      Q => \start_addr_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_15,
      Q => \start_addr_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_14,
      Q => \start_addr_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_13,
      Q => \start_addr_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_12,
      Q => \start_addr_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_11,
      Q => \start_addr_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_10,
      Q => \start_addr_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_9,
      Q => \start_addr_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_8,
      Q => \start_addr_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_7,
      Q => \start_addr_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_34,
      Q => \start_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_6,
      Q => \start_addr_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_5,
      Q => \start_addr_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_33,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_32,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_31,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_30,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_29,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_28,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len0_0,
      D => fifo_wreq_n_27,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[1]_0\,
      I2 => \throttl_cnt_reg[0]_0\(0),
      O => \could_multi_bursts.awlen_buf_reg[0]_0\(0)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \throttl_cnt_reg[0]\,
      I1 => \^bus_equal_gen.wvalid_dummy_reg_0\,
      I2 => m_axi_in_data_WREADY,
      I3 => \^could_multi_bursts.awlen_buf_reg[1]_0\,
      O => E(0)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \^could_multi_bursts.awlen_buf_reg[3]_0\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[3]_0\(0),
      I2 => \^could_multi_bursts.awlen_buf_reg[3]_0\(3),
      I3 => \^could_multi_bursts.awlen_buf_reg[3]_0\(2),
      I4 => \^awvalid_dummy\,
      I5 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      O => \^could_multi_bursts.awlen_buf_reg[1]_0\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_13,
      Q => wreq_handling_reg_n_0,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi is
  port (
    full_n_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC;
    in_data_BVALID : out STD_LOGIC;
    \bus_equal_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    m_axi_in_data_WLAST : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    in_data_AWADDR1 : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_AWVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \phi_ln80_reg_191_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_in_data_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \phi_ln80_reg_191_reg[1]_0\ : out STD_LOGIC;
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    ap_clk : in STD_LOGIC;
    m_axi_in_data_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_RLAST : in STD_LOGIC;
    m_axi_in_data_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_in_data_ARREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_condition_pp0_exit_iter0_state17 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    m_axi_in_data_WREADY : in STD_LOGIC;
    m_axi_in_data_AWREADY : in STD_LOGIC;
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    in_data_addr_reg_334_reg : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln80_reg_352 : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_in_data_BVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi is
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \buff_rdata/usedw_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \buff_wdata/usedw_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal bus_read_n_13 : STD_LOGIC;
  signal bus_read_n_44 : STD_LOGIC;
  signal bus_read_n_45 : STD_LOGIC;
  signal bus_read_n_46 : STD_LOGIC;
  signal bus_read_n_47 : STD_LOGIC;
  signal bus_read_n_48 : STD_LOGIC;
  signal bus_read_n_49 : STD_LOGIC;
  signal bus_read_n_50 : STD_LOGIC;
  signal bus_write_n_10 : STD_LOGIC;
  signal bus_write_n_11 : STD_LOGIC;
  signal bus_write_n_31 : STD_LOGIC;
  signal bus_write_n_63 : STD_LOGIC;
  signal bus_write_n_64 : STD_LOGIC;
  signal bus_write_n_65 : STD_LOGIC;
  signal bus_write_n_66 : STD_LOGIC;
  signal bus_write_n_67 : STD_LOGIC;
  signal bus_write_n_68 : STD_LOGIC;
  signal bus_write_n_69 : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_AWREADY : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_out__18_carry_n_10\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_11\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_12\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_13\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_14\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_15\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_2\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_3\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_4\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_5\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_6\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_7\ : STD_LOGIC;
  signal \p_0_out__18_carry_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_10 : STD_LOGIC;
  signal p_0_out_carry_n_11 : STD_LOGIC;
  signal p_0_out_carry_n_12 : STD_LOGIC;
  signal p_0_out_carry_n_13 : STD_LOGIC;
  signal p_0_out_carry_n_14 : STD_LOGIC;
  signal p_0_out_carry_n_15 : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wreq_throttl_n_1 : STD_LOGIC;
  signal wreq_throttl_n_3 : STD_LOGIC;
  signal wreq_throttl_n_4 : STD_LOGIC;
  signal wreq_throttl_n_5 : STD_LOGIC;
  signal \NLW_p_0_out__18_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_p_0_out__18_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_p_0_out_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_p_0_out_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \p_0_out__18_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
begin
  SR(0) <= \^sr\(0);
  \could_multi_bursts.awlen_buf_reg[3]\(3 downto 0) <= \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 0);
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_read
     port map (
      D(3 downto 0) => D(3 downto 0),
      DI(0) => bus_read_n_13,
      E(0) => E(0),
      Q(5) => Q(8),
      Q(4) => Q(6),
      Q(3 downto 0) => Q(3 downto 0),
      S(6) => bus_read_n_44,
      S(5) => bus_read_n_45,
      S(4) => bus_read_n_46,
      S(3) => bus_read_n_47,
      S(2) => bus_read_n_48,
      S(1) => bus_read_n_49,
      S(0) => bus_read_n_50,
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[8]\(0) => \ap_CS_fsm_reg[8]\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      \data_p1_reg[29]\(29 downto 0) => \data_p1_reg[29]_0\(29 downto 0),
      \data_p1_reg[31]\(30 downto 0) => \data_p1_reg[31]\(30 downto 0),
      full_n_reg => full_n_reg,
      in_data_AWREADY => in_data_AWREADY,
      in_data_addr_reg_334_reg(29 downto 0) => in_data_addr_reg_334_reg(29 downto 0),
      m_axi_in_data_ARADDR(29 downto 0) => m_axi_in_data_ARADDR(29 downto 0),
      m_axi_in_data_ARREADY => m_axi_in_data_ARREADY,
      m_axi_in_data_RDATA(31 downto 0) => m_axi_in_data_RDATA(31 downto 0),
      m_axi_in_data_RLAST => m_axi_in_data_RLAST,
      m_axi_in_data_RRESP(1 downto 0) => m_axi_in_data_RRESP(1 downto 0),
      m_axi_in_data_RVALID => m_axi_in_data_RVALID,
      \usedw_reg[5]\(5 downto 0) => \buff_rdata/usedw_reg\(5 downto 0),
      \usedw_reg[7]\(6) => \p_0_out__18_carry_n_9\,
      \usedw_reg[7]\(5) => \p_0_out__18_carry_n_10\,
      \usedw_reg[7]\(4) => \p_0_out__18_carry_n_11\,
      \usedw_reg[7]\(3) => \p_0_out__18_carry_n_12\,
      \usedw_reg[7]\(2) => \p_0_out__18_carry_n_13\,
      \usedw_reg[7]\(1) => \p_0_out__18_carry_n_14\,
      \usedw_reg[7]\(0) => \p_0_out__18_carry_n_15\
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_write
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(0) => in_data_AWADDR1,
      DI(0) => bus_write_n_31,
      E(0) => bus_write_n_10,
      Q(6 downto 5) => Q(10 downto 9),
      Q(4 downto 0) => Q(7 downto 3),
      S(6) => bus_write_n_63,
      S(5) => bus_write_n_64,
      S(4) => bus_write_n_65,
      S(3) => bus_write_n_66,
      S(2) => bus_write_n_67,
      S(1) => bus_write_n_68,
      S(0) => bus_write_n_69,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_condition_pp0_exit_iter0_state17 => ap_condition_pp0_exit_iter0_state17,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg(1 downto 0) => ap_enable_reg_pp0_iter0_reg(1 downto 0),
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_1 => ap_rst_n_1,
      \bus_equal_gen.WVALID_Dummy_reg_0\ => \bus_equal_gen.WVALID_Dummy_reg\,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => wreq_throttl_n_3,
      \could_multi_bursts.awlen_buf_reg[0]_0\(0) => p_0_in(0),
      \could_multi_bursts.awlen_buf_reg[1]_0\ => bus_write_n_11,
      \could_multi_bursts.awlen_buf_reg[3]_0\(3 downto 0) => \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 0),
      \could_multi_bursts.loop_cnt_reg[5]_0\ => wreq_throttl_n_1,
      \could_multi_bursts.loop_cnt_reg[5]_1\ => wreq_throttl_n_5,
      \data_p1_reg[29]\(29 downto 0) => \data_p1_reg[29]\(29 downto 0),
      empty_n_reg => in_data_BVALID,
      empty_n_reg_0(5 downto 0) => D(9 downto 4),
      full_n_reg => full_n_reg_0,
      icmp_ln80_reg_352 => icmp_ln80_reg_352,
      in_data_AWREADY => in_data_AWREADY,
      in_data_addr_reg_334_reg(29 downto 0) => in_data_addr_reg_334_reg(29 downto 0),
      m_axi_in_data_AWADDR(29 downto 0) => m_axi_in_data_AWADDR(29 downto 0),
      m_axi_in_data_AWREADY => m_axi_in_data_AWREADY,
      m_axi_in_data_BVALID => m_axi_in_data_BVALID,
      m_axi_in_data_WDATA(31 downto 0) => m_axi_in_data_WDATA(31 downto 0),
      m_axi_in_data_WLAST => m_axi_in_data_WLAST,
      m_axi_in_data_WREADY => m_axi_in_data_WREADY,
      m_axi_in_data_WSTRB(3 downto 0) => m_axi_in_data_WSTRB(3 downto 0),
      mem_reg(30 downto 0) => mem_reg(30 downto 0),
      \phi_ln80_reg_191_reg[1]\(0) => \phi_ln80_reg_191_reg[1]\(0),
      \phi_ln80_reg_191_reg[1]_0\ => \phi_ln80_reg_191_reg[1]_0\,
      \throttl_cnt_reg[0]\ => wreq_throttl_n_4,
      \throttl_cnt_reg[0]_0\(0) => throttl_cnt_reg(0),
      \usedw_reg[5]\(5 downto 0) => \buff_wdata/usedw_reg\(5 downto 0),
      \usedw_reg[7]\(6) => p_0_out_carry_n_9,
      \usedw_reg[7]\(5) => p_0_out_carry_n_10,
      \usedw_reg[7]\(4) => p_0_out_carry_n_11,
      \usedw_reg[7]\(3) => p_0_out_carry_n_12,
      \usedw_reg[7]\(2) => p_0_out_carry_n_13,
      \usedw_reg[7]\(1) => p_0_out_carry_n_14,
      \usedw_reg[7]\(0) => p_0_out_carry_n_15
    );
\p_0_out__18_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => \buff_rdata/usedw_reg\(0),
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_p_0_out__18_carry_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \p_0_out__18_carry_n_2\,
      CO(4) => \p_0_out__18_carry_n_3\,
      CO(3) => \p_0_out__18_carry_n_4\,
      CO(2) => \p_0_out__18_carry_n_5\,
      CO(1) => \p_0_out__18_carry_n_6\,
      CO(0) => \p_0_out__18_carry_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \buff_rdata/usedw_reg\(5 downto 1),
      DI(0) => bus_read_n_13,
      O(7) => \NLW_p_0_out__18_carry_O_UNCONNECTED\(7),
      O(6) => \p_0_out__18_carry_n_9\,
      O(5) => \p_0_out__18_carry_n_10\,
      O(4) => \p_0_out__18_carry_n_11\,
      O(3) => \p_0_out__18_carry_n_12\,
      O(2) => \p_0_out__18_carry_n_13\,
      O(1) => \p_0_out__18_carry_n_14\,
      O(0) => \p_0_out__18_carry_n_15\,
      S(7) => '0',
      S(6) => bus_read_n_44,
      S(5) => bus_read_n_45,
      S(4) => bus_read_n_46,
      S(3) => bus_read_n_47,
      S(2) => bus_read_n_48,
      S(1) => bus_read_n_49,
      S(0) => bus_read_n_50
    );
p_0_out_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \buff_wdata/usedw_reg\(0),
      CI_TOP => '0',
      CO(7 downto 6) => NLW_p_0_out_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => p_0_out_carry_n_2,
      CO(4) => p_0_out_carry_n_3,
      CO(3) => p_0_out_carry_n_4,
      CO(2) => p_0_out_carry_n_5,
      CO(1) => p_0_out_carry_n_6,
      CO(0) => p_0_out_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \buff_wdata/usedw_reg\(5 downto 1),
      DI(0) => bus_write_n_31,
      O(7) => NLW_p_0_out_carry_O_UNCONNECTED(7),
      O(6) => p_0_out_carry_n_9,
      O(5) => p_0_out_carry_n_10,
      O(4) => p_0_out_carry_n_11,
      O(3) => p_0_out_carry_n_12,
      O(2) => p_0_out_carry_n_13,
      O(1) => p_0_out_carry_n_14,
      O(0) => p_0_out_carry_n_15,
      S(7) => '0',
      S(6) => bus_write_n_63,
      S(5) => bus_write_n_64,
      S(4) => bus_write_n_65,
      S(3) => bus_write_n_66,
      S(2) => bus_write_n_67,
      S(1) => bus_write_n_68,
      S(0) => bus_write_n_69
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi_throttl
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(0) => p_0_in(0),
      E(0) => bus_write_n_10,
      Q(0) => throttl_cnt_reg(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      m_axi_in_data_AWREADY => m_axi_in_data_AWREADY,
      m_axi_in_data_AWREADY_0 => wreq_throttl_n_3,
      m_axi_in_data_AWVALID => m_axi_in_data_AWVALID,
      \throttl_cnt_reg[0]_0\ => wreq_throttl_n_1,
      \throttl_cnt_reg[1]_0\ => bus_write_n_11,
      \throttl_cnt_reg[3]_0\(2 downto 0) => \^could_multi_bursts.awlen_buf_reg[3]\(3 downto 1),
      \throttl_cnt_reg[5]_0\ => wreq_throttl_n_4,
      \throttl_cnt_reg[7]_0\ => wreq_throttl_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_in_data_AWVALID : out STD_LOGIC;
    m_axi_in_data_AWREADY : in STD_LOGIC;
    m_axi_in_data_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_in_data_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_in_data_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_in_data_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_WVALID : out STD_LOGIC;
    m_axi_in_data_WREADY : in STD_LOGIC;
    m_axi_in_data_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_WLAST : out STD_LOGIC;
    m_axi_in_data_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_ARVALID : out STD_LOGIC;
    m_axi_in_data_ARREADY : in STD_LOGIC;
    m_axi_in_data_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_in_data_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_in_data_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_in_data_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_RVALID : in STD_LOGIC;
    m_axi_in_data_RREADY : out STD_LOGIC;
    m_axi_in_data_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_RLAST : in STD_LOGIC;
    m_axi_in_data_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_BVALID : in STD_LOGIC;
    m_axi_in_data_BREADY : out STD_LOGIC;
    m_axi_in_data_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_in_data_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    s_axi_ctrl_AWREADY : out STD_LOGIC;
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_WREADY : out STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_ARREADY : out STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC;
    s_axi_ctrl_RREADY : in STD_LOGIC;
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_BVALID : out STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC;
    s_axi_param_AWVALID : in STD_LOGIC;
    s_axi_param_AWREADY : out STD_LOGIC;
    s_axi_param_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_param_WVALID : in STD_LOGIC;
    s_axi_param_WREADY : out STD_LOGIC;
    s_axi_param_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_param_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_param_ARVALID : in STD_LOGIC;
    s_axi_param_ARREADY : out STD_LOGIC;
    s_axi_param_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_param_RVALID : out STD_LOGIC;
    s_axi_param_RREADY : in STD_LOGIC;
    s_axi_param_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_param_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_param_BVALID : out STD_LOGIC;
    s_axi_param_BREADY : in STD_LOGIC;
    s_axi_param_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 32;
  attribute C_M_AXI_IN_DATA_ADDR_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 32;
  attribute C_M_AXI_IN_DATA_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 1;
  attribute C_M_AXI_IN_DATA_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 1;
  attribute C_M_AXI_IN_DATA_BUSER_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 1;
  attribute C_M_AXI_IN_DATA_CACHE_VALUE : integer;
  attribute C_M_AXI_IN_DATA_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 3;
  attribute C_M_AXI_IN_DATA_DATA_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 32;
  attribute C_M_AXI_IN_DATA_ID_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 1;
  attribute C_M_AXI_IN_DATA_PROT_VALUE : integer;
  attribute C_M_AXI_IN_DATA_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 0;
  attribute C_M_AXI_IN_DATA_RUSER_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 1;
  attribute C_M_AXI_IN_DATA_USER_VALUE : integer;
  attribute C_M_AXI_IN_DATA_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 0;
  attribute C_M_AXI_IN_DATA_WSTRB_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 4;
  attribute C_M_AXI_IN_DATA_WUSER_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 4;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 32;
  attribute C_S_AXI_PARAM_ADDR_WIDTH : integer;
  attribute C_S_AXI_PARAM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 5;
  attribute C_S_AXI_PARAM_DATA_WIDTH : integer;
  attribute C_S_AXI_PARAM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 32;
  attribute C_S_AXI_PARAM_WSTRB_WIDTH : integer;
  attribute C_S_AXI_PARAM_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 4;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000010000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000001000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000100000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0001000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0010000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0100000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b1000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "22'b0000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal add_ln80_fu_318_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[20]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state17 : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal batch_align2D_in_data_m_axi_U_n_25 : STD_LOGIC;
  signal batch_align2D_in_data_m_axi_U_n_7 : STD_LOGIC;
  signal batch_align2D_in_data_m_axi_U_n_88 : STD_LOGIC;
  signal converged : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal converged1_reg_324 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal cur_px_estimate : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal icmp_ln80_reg_352 : STD_LOGIC;
  signal in_data_ARVALID : STD_LOGIC;
  signal in_data_AWADDR1 : STD_LOGIC;
  signal in_data_BVALID : STD_LOGIC;
  signal in_data_RDATA : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal in_data_RREADY : STD_LOGIC;
  signal in_data_addr_read_reg_341 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal in_data_addr_reg_334_reg : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_in_data_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_in_data_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_in_data_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_in_data_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal phi_ln80_reg_191 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal phi_ln80_reg_1910 : STD_LOGIC;
  signal tmp_reg_329 : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \phi_ln80_reg_191[1]_i_2\ : label is "soft_lutpair356";
begin
  m_axi_in_data_ARADDR(31 downto 2) <= \^m_axi_in_data_araddr\(31 downto 2);
  m_axi_in_data_ARADDR(1) <= \<const0>\;
  m_axi_in_data_ARADDR(0) <= \<const0>\;
  m_axi_in_data_ARBURST(1) <= \<const0>\;
  m_axi_in_data_ARBURST(0) <= \<const1>\;
  m_axi_in_data_ARCACHE(3) <= \<const0>\;
  m_axi_in_data_ARCACHE(2) <= \<const0>\;
  m_axi_in_data_ARCACHE(1) <= \<const1>\;
  m_axi_in_data_ARCACHE(0) <= \<const1>\;
  m_axi_in_data_ARID(0) <= \<const0>\;
  m_axi_in_data_ARLEN(7) <= \<const0>\;
  m_axi_in_data_ARLEN(6) <= \<const0>\;
  m_axi_in_data_ARLEN(5) <= \<const0>\;
  m_axi_in_data_ARLEN(4) <= \<const0>\;
  m_axi_in_data_ARLEN(3 downto 0) <= \^m_axi_in_data_arlen\(3 downto 0);
  m_axi_in_data_ARLOCK(1) <= \<const0>\;
  m_axi_in_data_ARLOCK(0) <= \<const0>\;
  m_axi_in_data_ARPROT(2) <= \<const0>\;
  m_axi_in_data_ARPROT(1) <= \<const0>\;
  m_axi_in_data_ARPROT(0) <= \<const0>\;
  m_axi_in_data_ARQOS(3) <= \<const0>\;
  m_axi_in_data_ARQOS(2) <= \<const0>\;
  m_axi_in_data_ARQOS(1) <= \<const0>\;
  m_axi_in_data_ARQOS(0) <= \<const0>\;
  m_axi_in_data_ARREGION(3) <= \<const0>\;
  m_axi_in_data_ARREGION(2) <= \<const0>\;
  m_axi_in_data_ARREGION(1) <= \<const0>\;
  m_axi_in_data_ARREGION(0) <= \<const0>\;
  m_axi_in_data_ARSIZE(2) <= \<const0>\;
  m_axi_in_data_ARSIZE(1) <= \<const1>\;
  m_axi_in_data_ARSIZE(0) <= \<const0>\;
  m_axi_in_data_ARUSER(0) <= \<const0>\;
  m_axi_in_data_AWADDR(31 downto 2) <= \^m_axi_in_data_awaddr\(31 downto 2);
  m_axi_in_data_AWADDR(1) <= \<const0>\;
  m_axi_in_data_AWADDR(0) <= \<const0>\;
  m_axi_in_data_AWBURST(1) <= \<const0>\;
  m_axi_in_data_AWBURST(0) <= \<const1>\;
  m_axi_in_data_AWCACHE(3) <= \<const0>\;
  m_axi_in_data_AWCACHE(2) <= \<const0>\;
  m_axi_in_data_AWCACHE(1) <= \<const1>\;
  m_axi_in_data_AWCACHE(0) <= \<const1>\;
  m_axi_in_data_AWID(0) <= \<const0>\;
  m_axi_in_data_AWLEN(7) <= \<const0>\;
  m_axi_in_data_AWLEN(6) <= \<const0>\;
  m_axi_in_data_AWLEN(5) <= \<const0>\;
  m_axi_in_data_AWLEN(4) <= \<const0>\;
  m_axi_in_data_AWLEN(3 downto 0) <= \^m_axi_in_data_awlen\(3 downto 0);
  m_axi_in_data_AWLOCK(1) <= \<const0>\;
  m_axi_in_data_AWLOCK(0) <= \<const0>\;
  m_axi_in_data_AWPROT(2) <= \<const0>\;
  m_axi_in_data_AWPROT(1) <= \<const0>\;
  m_axi_in_data_AWPROT(0) <= \<const0>\;
  m_axi_in_data_AWQOS(3) <= \<const0>\;
  m_axi_in_data_AWQOS(2) <= \<const0>\;
  m_axi_in_data_AWQOS(1) <= \<const0>\;
  m_axi_in_data_AWQOS(0) <= \<const0>\;
  m_axi_in_data_AWREGION(3) <= \<const0>\;
  m_axi_in_data_AWREGION(2) <= \<const0>\;
  m_axi_in_data_AWREGION(1) <= \<const0>\;
  m_axi_in_data_AWREGION(0) <= \<const0>\;
  m_axi_in_data_AWSIZE(2) <= \<const0>\;
  m_axi_in_data_AWSIZE(1) <= \<const1>\;
  m_axi_in_data_AWSIZE(0) <= \<const0>\;
  m_axi_in_data_AWUSER(0) <= \<const0>\;
  m_axi_in_data_WID(0) <= \<const0>\;
  m_axi_in_data_WUSER(0) <= \<const0>\;
  s_axi_ctrl_BRESP(1) <= \<const0>\;
  s_axi_ctrl_BRESP(0) <= \<const0>\;
  s_axi_ctrl_RRESP(1) <= \<const0>\;
  s_axi_ctrl_RRESP(0) <= \<const0>\;
  s_axi_param_BRESP(1) <= \<const0>\;
  s_axi_param_BRESP(0) <= \<const0>\;
  s_axi_param_RRESP(1) <= \<const0>\;
  s_axi_param_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[5]\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \ap_CS_fsm_reg_n_0_[14]\,
      I3 => \ap_CS_fsm_reg_n_0_[11]\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_4_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[4]\,
      I2 => \ap_CS_fsm_reg_n_0_[3]\,
      I3 => \ap_CS_fsm_reg_n_0_[2]\,
      I4 => \ap_CS_fsm[1]_i_5_n_0\,
      I5 => \ap_CS_fsm[1]_i_6_n_0\,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state9,
      I2 => \ap_CS_fsm_reg_n_0_[7]\,
      I3 => \ap_CS_fsm_reg_n_0_[6]\,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm_reg_n_0_[13]\,
      I2 => \ap_CS_fsm_reg_n_0_[12]\,
      I3 => ap_CS_fsm_state11,
      O => \ap_CS_fsm[1]_i_5_n_0\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => \ap_CS_fsm_reg_n_0_[20]\,
      I2 => \ap_CS_fsm_reg_n_0_[18]\,
      I3 => \ap_CS_fsm_reg_n_0_[17]\,
      O => \ap_CS_fsm[1]_i_6_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => \ap_CS_fsm_reg_n_0_[11]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[11]\,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => \ap_CS_fsm_reg_n_0_[19]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[19]\,
      Q => \ap_CS_fsm_reg_n_0_[20]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => in_data_ARVALID,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => batch_align2D_in_data_m_axi_U_n_25,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => phi_ln80_reg_191(1),
      I1 => phi_ln80_reg_191(0),
      O => ap_condition_pp0_exit_iter0_state17
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => batch_align2D_in_data_m_axi_U_n_7,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
batch_align2D_ctrl_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_ctrl_s_axi
     port map (
      D(0) => ap_NS_fsm(0),
      E(0) => ap_NS_fsm15_out,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_ctrl_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_ctrl_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_ctrl_WREADY,
      Q(1) => ap_CS_fsm_state23,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_done => ap_done,
      in_data_BVALID => in_data_BVALID,
      \int_converged_reg[31]_0\(29 downto 0) => converged(31 downto 2),
      \int_cur_px_estimate_reg[31]_0\(29 downto 0) => cur_px_estimate(31 downto 2),
      interrupt => interrupt,
      s_axi_ctrl_ARADDR(6 downto 0) => s_axi_ctrl_ARADDR(6 downto 0),
      s_axi_ctrl_ARVALID => s_axi_ctrl_ARVALID,
      s_axi_ctrl_AWADDR(6 downto 0) => s_axi_ctrl_AWADDR(6 downto 0),
      s_axi_ctrl_AWVALID => s_axi_ctrl_AWVALID,
      s_axi_ctrl_BREADY => s_axi_ctrl_BREADY,
      s_axi_ctrl_BVALID => s_axi_ctrl_BVALID,
      s_axi_ctrl_RDATA(31 downto 0) => s_axi_ctrl_RDATA(31 downto 0),
      s_axi_ctrl_RREADY => s_axi_ctrl_RREADY,
      s_axi_ctrl_RVALID => s_axi_ctrl_RVALID,
      s_axi_ctrl_WDATA(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      s_axi_ctrl_WSTRB(3 downto 0) => s_axi_ctrl_WSTRB(3 downto 0),
      s_axi_ctrl_WVALID => s_axi_ctrl_WVALID
    );
batch_align2D_in_data_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_in_data_m_axi
     port map (
      D(9) => ap_NS_fsm(21),
      D(8 downto 6) => ap_NS_fsm(17 downto 15),
      D(5 downto 2) => ap_NS_fsm(11 downto 8),
      D(1) => in_data_ARVALID,
      D(0) => ap_NS_fsm(1),
      E(0) => ap_NS_fsm15_out,
      Q(10) => ap_CS_fsm_state23,
      Q(9) => \ap_CS_fsm_reg_n_0_[20]\,
      Q(8) => \ap_CS_fsm_reg_n_0_[19]\,
      Q(7) => ap_CS_fsm_pp0_stage0,
      Q(6) => ap_CS_fsm_state16,
      Q(5) => \ap_CS_fsm_reg_n_0_[14]\,
      Q(4) => ap_CS_fsm_state11,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => \ap_CS_fsm_reg_n_0_[7]\,
      Q(0) => ap_CS_fsm_state2,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm[1]_i_2_n_0\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm[1]_i_3_n_0\,
      \ap_CS_fsm_reg[8]\(0) => in_data_RREADY,
      ap_clk => ap_clk,
      ap_condition_pp0_exit_iter0_state17 => ap_condition_pp0_exit_iter0_state17,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg(1 downto 0) => phi_ln80_reg_191(1 downto 0),
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => batch_align2D_in_data_m_axi_U_n_7,
      ap_rst_n_1 => batch_align2D_in_data_m_axi_U_n_25,
      \bus_equal_gen.WVALID_Dummy_reg\ => m_axi_in_data_WVALID,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_in_data_ARVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_in_data_arlen\(3 downto 0),
      \could_multi_bursts.awlen_buf_reg[3]\(3 downto 0) => \^m_axi_in_data_awlen\(3 downto 0),
      \data_p1_reg[29]\(29 downto 0) => tmp_reg_329(29 downto 0),
      \data_p1_reg[29]_0\(29 downto 0) => converged1_reg_324(29 downto 0),
      \data_p1_reg[31]\(30 downto 0) => in_data_RDATA(31 downto 1),
      full_n_reg => m_axi_in_data_RREADY,
      full_n_reg_0 => m_axi_in_data_BREADY,
      icmp_ln80_reg_352 => icmp_ln80_reg_352,
      in_data_AWADDR1 => in_data_AWADDR1,
      in_data_BVALID => in_data_BVALID,
      in_data_addr_reg_334_reg(29 downto 0) => in_data_addr_reg_334_reg(29 downto 0),
      m_axi_in_data_ARADDR(29 downto 0) => \^m_axi_in_data_araddr\(31 downto 2),
      m_axi_in_data_ARREADY => m_axi_in_data_ARREADY,
      m_axi_in_data_AWADDR(29 downto 0) => \^m_axi_in_data_awaddr\(31 downto 2),
      m_axi_in_data_AWREADY => m_axi_in_data_AWREADY,
      m_axi_in_data_AWVALID => m_axi_in_data_AWVALID,
      m_axi_in_data_BVALID => m_axi_in_data_BVALID,
      m_axi_in_data_RDATA(31 downto 0) => m_axi_in_data_RDATA(31 downto 0),
      m_axi_in_data_RLAST => m_axi_in_data_RLAST,
      m_axi_in_data_RRESP(1 downto 0) => m_axi_in_data_RRESP(1 downto 0),
      m_axi_in_data_RVALID => m_axi_in_data_RVALID,
      m_axi_in_data_WDATA(31 downto 0) => m_axi_in_data_WDATA(31 downto 0),
      m_axi_in_data_WLAST => m_axi_in_data_WLAST,
      m_axi_in_data_WREADY => m_axi_in_data_WREADY,
      m_axi_in_data_WSTRB(3 downto 0) => m_axi_in_data_WSTRB(3 downto 0),
      mem_reg(30 downto 0) => in_data_addr_read_reg_341(31 downto 1),
      \phi_ln80_reg_191_reg[1]\(0) => phi_ln80_reg_1910,
      \phi_ln80_reg_191_reg[1]_0\ => batch_align2D_in_data_m_axi_U_n_88
    );
batch_align2D_param_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D_param_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_param_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_param_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_param_WREADY,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      s_axi_param_ARADDR(4 downto 0) => s_axi_param_ARADDR(4 downto 0),
      s_axi_param_ARVALID => s_axi_param_ARVALID,
      s_axi_param_AWADDR(4 downto 0) => s_axi_param_AWADDR(4 downto 0),
      s_axi_param_AWVALID => s_axi_param_AWVALID,
      s_axi_param_BREADY => s_axi_param_BREADY,
      s_axi_param_BVALID => s_axi_param_BVALID,
      s_axi_param_RDATA(31 downto 0) => s_axi_param_RDATA(31 downto 0),
      s_axi_param_RREADY => s_axi_param_RREADY,
      s_axi_param_RVALID => s_axi_param_RVALID,
      s_axi_param_WDATA(31 downto 0) => s_axi_param_WDATA(31 downto 0),
      s_axi_param_WSTRB(3 downto 0) => s_axi_param_WSTRB(3 downto 0),
      s_axi_param_WVALID => s_axi_param_WVALID
    );
\converged1_reg_324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(2),
      Q => converged1_reg_324(0),
      R => '0'
    );
\converged1_reg_324_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(12),
      Q => converged1_reg_324(10),
      R => '0'
    );
\converged1_reg_324_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(13),
      Q => converged1_reg_324(11),
      R => '0'
    );
\converged1_reg_324_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(14),
      Q => converged1_reg_324(12),
      R => '0'
    );
\converged1_reg_324_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(15),
      Q => converged1_reg_324(13),
      R => '0'
    );
\converged1_reg_324_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(16),
      Q => converged1_reg_324(14),
      R => '0'
    );
\converged1_reg_324_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(17),
      Q => converged1_reg_324(15),
      R => '0'
    );
\converged1_reg_324_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(18),
      Q => converged1_reg_324(16),
      R => '0'
    );
\converged1_reg_324_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(19),
      Q => converged1_reg_324(17),
      R => '0'
    );
\converged1_reg_324_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(20),
      Q => converged1_reg_324(18),
      R => '0'
    );
\converged1_reg_324_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(21),
      Q => converged1_reg_324(19),
      R => '0'
    );
\converged1_reg_324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(3),
      Q => converged1_reg_324(1),
      R => '0'
    );
\converged1_reg_324_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(22),
      Q => converged1_reg_324(20),
      R => '0'
    );
\converged1_reg_324_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(23),
      Q => converged1_reg_324(21),
      R => '0'
    );
\converged1_reg_324_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(24),
      Q => converged1_reg_324(22),
      R => '0'
    );
\converged1_reg_324_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(25),
      Q => converged1_reg_324(23),
      R => '0'
    );
\converged1_reg_324_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(26),
      Q => converged1_reg_324(24),
      R => '0'
    );
\converged1_reg_324_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(27),
      Q => converged1_reg_324(25),
      R => '0'
    );
\converged1_reg_324_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(28),
      Q => converged1_reg_324(26),
      R => '0'
    );
\converged1_reg_324_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(29),
      Q => converged1_reg_324(27),
      R => '0'
    );
\converged1_reg_324_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(30),
      Q => converged1_reg_324(28),
      R => '0'
    );
\converged1_reg_324_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(31),
      Q => converged1_reg_324(29),
      R => '0'
    );
\converged1_reg_324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(4),
      Q => converged1_reg_324(2),
      R => '0'
    );
\converged1_reg_324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(5),
      Q => converged1_reg_324(3),
      R => '0'
    );
\converged1_reg_324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(6),
      Q => converged1_reg_324(4),
      R => '0'
    );
\converged1_reg_324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(7),
      Q => converged1_reg_324(5),
      R => '0'
    );
\converged1_reg_324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(8),
      Q => converged1_reg_324(6),
      R => '0'
    );
\converged1_reg_324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(9),
      Q => converged1_reg_324(7),
      R => '0'
    );
\converged1_reg_324_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(10),
      Q => converged1_reg_324(8),
      R => '0'
    );
\converged1_reg_324_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => converged(11),
      Q => converged1_reg_324(9),
      R => '0'
    );
\icmp_ln80_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => batch_align2D_in_data_m_axi_U_n_88,
      Q => icmp_ln80_reg_352,
      R => '0'
    );
\in_data_addr_read_reg_341_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(10),
      Q => in_data_addr_read_reg_341(10),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(11),
      Q => in_data_addr_read_reg_341(11),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(12),
      Q => in_data_addr_read_reg_341(12),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(13),
      Q => in_data_addr_read_reg_341(13),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(14),
      Q => in_data_addr_read_reg_341(14),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(15),
      Q => in_data_addr_read_reg_341(15),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(16),
      Q => in_data_addr_read_reg_341(16),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(17),
      Q => in_data_addr_read_reg_341(17),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(18),
      Q => in_data_addr_read_reg_341(18),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(19),
      Q => in_data_addr_read_reg_341(19),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(1),
      Q => in_data_addr_read_reg_341(1),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(20),
      Q => in_data_addr_read_reg_341(20),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(21),
      Q => in_data_addr_read_reg_341(21),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(22),
      Q => in_data_addr_read_reg_341(22),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(23),
      Q => in_data_addr_read_reg_341(23),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(24),
      Q => in_data_addr_read_reg_341(24),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(25),
      Q => in_data_addr_read_reg_341(25),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(26),
      Q => in_data_addr_read_reg_341(26),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(27),
      Q => in_data_addr_read_reg_341(27),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(28),
      Q => in_data_addr_read_reg_341(28),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(29),
      Q => in_data_addr_read_reg_341(29),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(2),
      Q => in_data_addr_read_reg_341(2),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(30),
      Q => in_data_addr_read_reg_341(30),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(31),
      Q => in_data_addr_read_reg_341(31),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(3),
      Q => in_data_addr_read_reg_341(3),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(4),
      Q => in_data_addr_read_reg_341(4),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(5),
      Q => in_data_addr_read_reg_341(5),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(6),
      Q => in_data_addr_read_reg_341(6),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(7),
      Q => in_data_addr_read_reg_341(7),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(8),
      Q => in_data_addr_read_reg_341(8),
      R => '0'
    );
\in_data_addr_read_reg_341_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_RREADY,
      D => in_data_RDATA(9),
      Q => in_data_addr_read_reg_341(9),
      R => '0'
    );
\in_data_addr_reg_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(0),
      Q => in_data_addr_reg_334_reg(0),
      R => '0'
    );
\in_data_addr_reg_334_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(10),
      Q => in_data_addr_reg_334_reg(10),
      R => '0'
    );
\in_data_addr_reg_334_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(11),
      Q => in_data_addr_reg_334_reg(11),
      R => '0'
    );
\in_data_addr_reg_334_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(12),
      Q => in_data_addr_reg_334_reg(12),
      R => '0'
    );
\in_data_addr_reg_334_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(13),
      Q => in_data_addr_reg_334_reg(13),
      R => '0'
    );
\in_data_addr_reg_334_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(14),
      Q => in_data_addr_reg_334_reg(14),
      R => '0'
    );
\in_data_addr_reg_334_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(15),
      Q => in_data_addr_reg_334_reg(15),
      R => '0'
    );
\in_data_addr_reg_334_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(16),
      Q => in_data_addr_reg_334_reg(16),
      R => '0'
    );
\in_data_addr_reg_334_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(17),
      Q => in_data_addr_reg_334_reg(17),
      R => '0'
    );
\in_data_addr_reg_334_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(18),
      Q => in_data_addr_reg_334_reg(18),
      R => '0'
    );
\in_data_addr_reg_334_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(19),
      Q => in_data_addr_reg_334_reg(19),
      R => '0'
    );
\in_data_addr_reg_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(1),
      Q => in_data_addr_reg_334_reg(1),
      R => '0'
    );
\in_data_addr_reg_334_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(20),
      Q => in_data_addr_reg_334_reg(20),
      R => '0'
    );
\in_data_addr_reg_334_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(21),
      Q => in_data_addr_reg_334_reg(21),
      R => '0'
    );
\in_data_addr_reg_334_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(22),
      Q => in_data_addr_reg_334_reg(22),
      R => '0'
    );
\in_data_addr_reg_334_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(23),
      Q => in_data_addr_reg_334_reg(23),
      R => '0'
    );
\in_data_addr_reg_334_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(24),
      Q => in_data_addr_reg_334_reg(24),
      R => '0'
    );
\in_data_addr_reg_334_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(25),
      Q => in_data_addr_reg_334_reg(25),
      R => '0'
    );
\in_data_addr_reg_334_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(26),
      Q => in_data_addr_reg_334_reg(26),
      R => '0'
    );
\in_data_addr_reg_334_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(27),
      Q => in_data_addr_reg_334_reg(27),
      R => '0'
    );
\in_data_addr_reg_334_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(28),
      Q => in_data_addr_reg_334_reg(28),
      R => '0'
    );
\in_data_addr_reg_334_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(29),
      Q => in_data_addr_reg_334_reg(29),
      R => '0'
    );
\in_data_addr_reg_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(2),
      Q => in_data_addr_reg_334_reg(2),
      R => '0'
    );
\in_data_addr_reg_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(3),
      Q => in_data_addr_reg_334_reg(3),
      R => '0'
    );
\in_data_addr_reg_334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(4),
      Q => in_data_addr_reg_334_reg(4),
      R => '0'
    );
\in_data_addr_reg_334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(5),
      Q => in_data_addr_reg_334_reg(5),
      R => '0'
    );
\in_data_addr_reg_334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(6),
      Q => in_data_addr_reg_334_reg(6),
      R => '0'
    );
\in_data_addr_reg_334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(7),
      Q => in_data_addr_reg_334_reg(7),
      R => '0'
    );
\in_data_addr_reg_334_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(8),
      Q => in_data_addr_reg_334_reg(8),
      R => '0'
    );
\in_data_addr_reg_334_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_ARVALID,
      D => converged1_reg_324(9),
      Q => in_data_addr_reg_334_reg(9),
      R => '0'
    );
\phi_ln80_reg_191[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => phi_ln80_reg_191(0),
      O => add_ln80_fu_318_p2(0)
    );
\phi_ln80_reg_191[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => phi_ln80_reg_191(0),
      I1 => phi_ln80_reg_191(1),
      O => add_ln80_fu_318_p2(1)
    );
\phi_ln80_reg_191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln80_reg_1910,
      D => add_ln80_fu_318_p2(0),
      Q => phi_ln80_reg_191(0),
      R => in_data_AWADDR1
    );
\phi_ln80_reg_191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => phi_ln80_reg_1910,
      D => add_ln80_fu_318_p2(1),
      Q => phi_ln80_reg_191(1),
      R => in_data_AWADDR1
    );
\tmp_reg_329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(2),
      Q => tmp_reg_329(0),
      R => '0'
    );
\tmp_reg_329_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(12),
      Q => tmp_reg_329(10),
      R => '0'
    );
\tmp_reg_329_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(13),
      Q => tmp_reg_329(11),
      R => '0'
    );
\tmp_reg_329_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(14),
      Q => tmp_reg_329(12),
      R => '0'
    );
\tmp_reg_329_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(15),
      Q => tmp_reg_329(13),
      R => '0'
    );
\tmp_reg_329_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(16),
      Q => tmp_reg_329(14),
      R => '0'
    );
\tmp_reg_329_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(17),
      Q => tmp_reg_329(15),
      R => '0'
    );
\tmp_reg_329_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(18),
      Q => tmp_reg_329(16),
      R => '0'
    );
\tmp_reg_329_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(19),
      Q => tmp_reg_329(17),
      R => '0'
    );
\tmp_reg_329_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(20),
      Q => tmp_reg_329(18),
      R => '0'
    );
\tmp_reg_329_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(21),
      Q => tmp_reg_329(19),
      R => '0'
    );
\tmp_reg_329_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(3),
      Q => tmp_reg_329(1),
      R => '0'
    );
\tmp_reg_329_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(22),
      Q => tmp_reg_329(20),
      R => '0'
    );
\tmp_reg_329_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(23),
      Q => tmp_reg_329(21),
      R => '0'
    );
\tmp_reg_329_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(24),
      Q => tmp_reg_329(22),
      R => '0'
    );
\tmp_reg_329_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(25),
      Q => tmp_reg_329(23),
      R => '0'
    );
\tmp_reg_329_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(26),
      Q => tmp_reg_329(24),
      R => '0'
    );
\tmp_reg_329_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(27),
      Q => tmp_reg_329(25),
      R => '0'
    );
\tmp_reg_329_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(28),
      Q => tmp_reg_329(26),
      R => '0'
    );
\tmp_reg_329_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(29),
      Q => tmp_reg_329(27),
      R => '0'
    );
\tmp_reg_329_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(30),
      Q => tmp_reg_329(28),
      R => '0'
    );
\tmp_reg_329_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(31),
      Q => tmp_reg_329(29),
      R => '0'
    );
\tmp_reg_329_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(4),
      Q => tmp_reg_329(2),
      R => '0'
    );
\tmp_reg_329_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(5),
      Q => tmp_reg_329(3),
      R => '0'
    );
\tmp_reg_329_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(6),
      Q => tmp_reg_329(4),
      R => '0'
    );
\tmp_reg_329_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(7),
      Q => tmp_reg_329(5),
      R => '0'
    );
\tmp_reg_329_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(8),
      Q => tmp_reg_329(6),
      R => '0'
    );
\tmp_reg_329_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(9),
      Q => tmp_reg_329(7),
      R => '0'
    );
\tmp_reg_329_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(10),
      Q => tmp_reg_329(8),
      R => '0'
    );
\tmp_reg_329_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm15_out,
      D => cur_px_estimate(11),
      Q => tmp_reg_329(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    s_axi_ctrl_AWREADY : out STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_WREADY : out STD_LOGIC;
    s_axi_ctrl_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_BVALID : out STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_ARREADY : out STD_LOGIC;
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC;
    s_axi_ctrl_RREADY : in STD_LOGIC;
    s_axi_param_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_param_AWVALID : in STD_LOGIC;
    s_axi_param_AWREADY : out STD_LOGIC;
    s_axi_param_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_param_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_param_WVALID : in STD_LOGIC;
    s_axi_param_WREADY : out STD_LOGIC;
    s_axi_param_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_param_BVALID : out STD_LOGIC;
    s_axi_param_BREADY : in STD_LOGIC;
    s_axi_param_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_param_ARVALID : in STD_LOGIC;
    s_axi_param_ARREADY : out STD_LOGIC;
    s_axi_param_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_param_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_param_RVALID : out STD_LOGIC;
    s_axi_param_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_in_data_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_in_data_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_in_data_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_in_data_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_AWVALID : out STD_LOGIC;
    m_axi_in_data_AWREADY : in STD_LOGIC;
    m_axi_in_data_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_WLAST : out STD_LOGIC;
    m_axi_in_data_WVALID : out STD_LOGIC;
    m_axi_in_data_WREADY : in STD_LOGIC;
    m_axi_in_data_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_BVALID : in STD_LOGIC;
    m_axi_in_data_BREADY : out STD_LOGIC;
    m_axi_in_data_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_in_data_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_in_data_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_in_data_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_in_data_ARVALID : out STD_LOGIC;
    m_axi_in_data_ARREADY : in STD_LOGIC;
    m_axi_in_data_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_in_data_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_in_data_RLAST : in STD_LOGIC;
    m_axi_in_data_RVALID : in STD_LOGIC;
    m_axi_in_data_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_batch_align2D_0_9,batch_align2D,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "batch_align2D,Vivado 2019.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_inst_m_axi_in_data_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_in_data_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_in_data_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_in_data_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_in_data_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_in_data_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_IN_DATA_ADDR_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_IN_DATA_ARUSER_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_IN_DATA_AWUSER_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_IN_DATA_BUSER_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_IN_DATA_CACHE_VALUE : integer;
  attribute C_M_AXI_IN_DATA_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_IN_DATA_DATA_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_IN_DATA_ID_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_IN_DATA_PROT_VALUE : integer;
  attribute C_M_AXI_IN_DATA_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_IN_DATA_RUSER_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_IN_DATA_USER_VALUE : integer;
  attribute C_M_AXI_IN_DATA_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_IN_DATA_WSTRB_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_IN_DATA_WUSER_WIDTH : integer;
  attribute C_M_AXI_IN_DATA_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_PARAM_ADDR_WIDTH : integer;
  attribute C_S_AXI_PARAM_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_PARAM_DATA_WIDTH : integer;
  attribute C_S_AXI_PARAM_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_PARAM_WSTRB_WIDTH : integer;
  attribute C_S_AXI_PARAM_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "22'b0000010000000000000000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "22'b0000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "22'b0000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "22'b0000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "22'b0000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "22'b0000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "22'b0000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "22'b0000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "22'b0000001000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "22'b0000100000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "22'b0000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "22'b0001000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "22'b0010000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "22'b0100000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "22'b1000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "22'b0000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "22'b0000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "22'b0000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "22'b0000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "22'b0000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "22'b0000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "22'b0000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ctrl:s_axi_param:m_axi_in_data, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 99990005, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_7_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_in_data_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data ARREADY";
  attribute X_INTERFACE_INFO of m_axi_in_data_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data ARVALID";
  attribute X_INTERFACE_INFO of m_axi_in_data_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data AWREADY";
  attribute X_INTERFACE_INFO of m_axi_in_data_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data AWVALID";
  attribute X_INTERFACE_INFO of m_axi_in_data_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data BREADY";
  attribute X_INTERFACE_INFO of m_axi_in_data_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data BVALID";
  attribute X_INTERFACE_INFO of m_axi_in_data_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data RLAST";
  attribute X_INTERFACE_INFO of m_axi_in_data_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_in_data_RREADY : signal is "XIL_INTERFACENAME m_axi_in_data, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 99990005, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_7_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_in_data_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data RVALID";
  attribute X_INTERFACE_INFO of m_axi_in_data_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data WLAST";
  attribute X_INTERFACE_INFO of m_axi_in_data_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data WREADY";
  attribute X_INTERFACE_INFO of m_axi_in_data_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data WVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_ctrl_RREADY : signal is "XIL_INTERFACENAME s_axi_ctrl, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 99990005, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_7_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WVALID";
  attribute X_INTERFACE_INFO of s_axi_param_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_param ARREADY";
  attribute X_INTERFACE_INFO of s_axi_param_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_param ARVALID";
  attribute X_INTERFACE_INFO of s_axi_param_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_param AWREADY";
  attribute X_INTERFACE_INFO of s_axi_param_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_param AWVALID";
  attribute X_INTERFACE_INFO of s_axi_param_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_param BREADY";
  attribute X_INTERFACE_INFO of s_axi_param_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_param BVALID";
  attribute X_INTERFACE_INFO of s_axi_param_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_param RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_param_RREADY : signal is "XIL_INTERFACENAME s_axi_param, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 99990005, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_7_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_param_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_param RVALID";
  attribute X_INTERFACE_INFO of s_axi_param_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_param WREADY";
  attribute X_INTERFACE_INFO of s_axi_param_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_param WVALID";
  attribute X_INTERFACE_INFO of m_axi_in_data_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data ARADDR";
  attribute X_INTERFACE_INFO of m_axi_in_data_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data ARBURST";
  attribute X_INTERFACE_INFO of m_axi_in_data_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_in_data_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data ARLEN";
  attribute X_INTERFACE_INFO of m_axi_in_data_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_in_data_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data ARPROT";
  attribute X_INTERFACE_INFO of m_axi_in_data_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data ARQOS";
  attribute X_INTERFACE_INFO of m_axi_in_data_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data ARREGION";
  attribute X_INTERFACE_INFO of m_axi_in_data_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_in_data_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data AWADDR";
  attribute X_INTERFACE_INFO of m_axi_in_data_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data AWBURST";
  attribute X_INTERFACE_INFO of m_axi_in_data_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_in_data_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data AWLEN";
  attribute X_INTERFACE_INFO of m_axi_in_data_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_in_data_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data AWPROT";
  attribute X_INTERFACE_INFO of m_axi_in_data_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data AWQOS";
  attribute X_INTERFACE_INFO of m_axi_in_data_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data AWREGION";
  attribute X_INTERFACE_INFO of m_axi_in_data_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_in_data_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data BRESP";
  attribute X_INTERFACE_INFO of m_axi_in_data_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data RDATA";
  attribute X_INTERFACE_INFO of m_axi_in_data_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data RRESP";
  attribute X_INTERFACE_INFO of m_axi_in_data_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data WDATA";
  attribute X_INTERFACE_INFO of m_axi_in_data_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_in_data WSTRB";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARADDR";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWADDR";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WSTRB";
  attribute X_INTERFACE_INFO of s_axi_param_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_param ARADDR";
  attribute X_INTERFACE_INFO of s_axi_param_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_param AWADDR";
  attribute X_INTERFACE_INFO of s_axi_param_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_param BRESP";
  attribute X_INTERFACE_INFO of s_axi_param_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_param RDATA";
  attribute X_INTERFACE_INFO of s_axi_param_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_param RRESP";
  attribute X_INTERFACE_INFO of s_axi_param_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_param WDATA";
  attribute X_INTERFACE_INFO of s_axi_param_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_param WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_batch_align2D
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_in_data_ARADDR(31 downto 0) => m_axi_in_data_ARADDR(31 downto 0),
      m_axi_in_data_ARBURST(1 downto 0) => m_axi_in_data_ARBURST(1 downto 0),
      m_axi_in_data_ARCACHE(3 downto 0) => m_axi_in_data_ARCACHE(3 downto 0),
      m_axi_in_data_ARID(0) => NLW_inst_m_axi_in_data_ARID_UNCONNECTED(0),
      m_axi_in_data_ARLEN(7 downto 0) => m_axi_in_data_ARLEN(7 downto 0),
      m_axi_in_data_ARLOCK(1 downto 0) => m_axi_in_data_ARLOCK(1 downto 0),
      m_axi_in_data_ARPROT(2 downto 0) => m_axi_in_data_ARPROT(2 downto 0),
      m_axi_in_data_ARQOS(3 downto 0) => m_axi_in_data_ARQOS(3 downto 0),
      m_axi_in_data_ARREADY => m_axi_in_data_ARREADY,
      m_axi_in_data_ARREGION(3 downto 0) => m_axi_in_data_ARREGION(3 downto 0),
      m_axi_in_data_ARSIZE(2 downto 0) => m_axi_in_data_ARSIZE(2 downto 0),
      m_axi_in_data_ARUSER(0) => NLW_inst_m_axi_in_data_ARUSER_UNCONNECTED(0),
      m_axi_in_data_ARVALID => m_axi_in_data_ARVALID,
      m_axi_in_data_AWADDR(31 downto 0) => m_axi_in_data_AWADDR(31 downto 0),
      m_axi_in_data_AWBURST(1 downto 0) => m_axi_in_data_AWBURST(1 downto 0),
      m_axi_in_data_AWCACHE(3 downto 0) => m_axi_in_data_AWCACHE(3 downto 0),
      m_axi_in_data_AWID(0) => NLW_inst_m_axi_in_data_AWID_UNCONNECTED(0),
      m_axi_in_data_AWLEN(7 downto 0) => m_axi_in_data_AWLEN(7 downto 0),
      m_axi_in_data_AWLOCK(1 downto 0) => m_axi_in_data_AWLOCK(1 downto 0),
      m_axi_in_data_AWPROT(2 downto 0) => m_axi_in_data_AWPROT(2 downto 0),
      m_axi_in_data_AWQOS(3 downto 0) => m_axi_in_data_AWQOS(3 downto 0),
      m_axi_in_data_AWREADY => m_axi_in_data_AWREADY,
      m_axi_in_data_AWREGION(3 downto 0) => m_axi_in_data_AWREGION(3 downto 0),
      m_axi_in_data_AWSIZE(2 downto 0) => m_axi_in_data_AWSIZE(2 downto 0),
      m_axi_in_data_AWUSER(0) => NLW_inst_m_axi_in_data_AWUSER_UNCONNECTED(0),
      m_axi_in_data_AWVALID => m_axi_in_data_AWVALID,
      m_axi_in_data_BID(0) => '0',
      m_axi_in_data_BREADY => m_axi_in_data_BREADY,
      m_axi_in_data_BRESP(1 downto 0) => m_axi_in_data_BRESP(1 downto 0),
      m_axi_in_data_BUSER(0) => '0',
      m_axi_in_data_BVALID => m_axi_in_data_BVALID,
      m_axi_in_data_RDATA(31 downto 0) => m_axi_in_data_RDATA(31 downto 0),
      m_axi_in_data_RID(0) => '0',
      m_axi_in_data_RLAST => m_axi_in_data_RLAST,
      m_axi_in_data_RREADY => m_axi_in_data_RREADY,
      m_axi_in_data_RRESP(1 downto 0) => m_axi_in_data_RRESP(1 downto 0),
      m_axi_in_data_RUSER(0) => '0',
      m_axi_in_data_RVALID => m_axi_in_data_RVALID,
      m_axi_in_data_WDATA(31 downto 0) => m_axi_in_data_WDATA(31 downto 0),
      m_axi_in_data_WID(0) => NLW_inst_m_axi_in_data_WID_UNCONNECTED(0),
      m_axi_in_data_WLAST => m_axi_in_data_WLAST,
      m_axi_in_data_WREADY => m_axi_in_data_WREADY,
      m_axi_in_data_WSTRB(3 downto 0) => m_axi_in_data_WSTRB(3 downto 0),
      m_axi_in_data_WUSER(0) => NLW_inst_m_axi_in_data_WUSER_UNCONNECTED(0),
      m_axi_in_data_WVALID => m_axi_in_data_WVALID,
      s_axi_ctrl_ARADDR(6 downto 0) => s_axi_ctrl_ARADDR(6 downto 0),
      s_axi_ctrl_ARREADY => s_axi_ctrl_ARREADY,
      s_axi_ctrl_ARVALID => s_axi_ctrl_ARVALID,
      s_axi_ctrl_AWADDR(6 downto 0) => s_axi_ctrl_AWADDR(6 downto 0),
      s_axi_ctrl_AWREADY => s_axi_ctrl_AWREADY,
      s_axi_ctrl_AWVALID => s_axi_ctrl_AWVALID,
      s_axi_ctrl_BREADY => s_axi_ctrl_BREADY,
      s_axi_ctrl_BRESP(1 downto 0) => s_axi_ctrl_BRESP(1 downto 0),
      s_axi_ctrl_BVALID => s_axi_ctrl_BVALID,
      s_axi_ctrl_RDATA(31 downto 0) => s_axi_ctrl_RDATA(31 downto 0),
      s_axi_ctrl_RREADY => s_axi_ctrl_RREADY,
      s_axi_ctrl_RRESP(1 downto 0) => s_axi_ctrl_RRESP(1 downto 0),
      s_axi_ctrl_RVALID => s_axi_ctrl_RVALID,
      s_axi_ctrl_WDATA(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      s_axi_ctrl_WREADY => s_axi_ctrl_WREADY,
      s_axi_ctrl_WSTRB(3 downto 0) => s_axi_ctrl_WSTRB(3 downto 0),
      s_axi_ctrl_WVALID => s_axi_ctrl_WVALID,
      s_axi_param_ARADDR(4 downto 0) => s_axi_param_ARADDR(4 downto 0),
      s_axi_param_ARREADY => s_axi_param_ARREADY,
      s_axi_param_ARVALID => s_axi_param_ARVALID,
      s_axi_param_AWADDR(4 downto 0) => s_axi_param_AWADDR(4 downto 0),
      s_axi_param_AWREADY => s_axi_param_AWREADY,
      s_axi_param_AWVALID => s_axi_param_AWVALID,
      s_axi_param_BREADY => s_axi_param_BREADY,
      s_axi_param_BRESP(1 downto 0) => s_axi_param_BRESP(1 downto 0),
      s_axi_param_BVALID => s_axi_param_BVALID,
      s_axi_param_RDATA(31 downto 0) => s_axi_param_RDATA(31 downto 0),
      s_axi_param_RREADY => s_axi_param_RREADY,
      s_axi_param_RRESP(1 downto 0) => s_axi_param_RRESP(1 downto 0),
      s_axi_param_RVALID => s_axi_param_RVALID,
      s_axi_param_WDATA(31 downto 0) => s_axi_param_WDATA(31 downto 0),
      s_axi_param_WREADY => s_axi_param_WREADY,
      s_axi_param_WSTRB(3 downto 0) => s_axi_param_WSTRB(3 downto 0),
      s_axi_param_WVALID => s_axi_param_WVALID
    );
end STRUCTURE;
