// Generated by CIRCT unknown git version
module simple_vectorization(	
  input  [3:0] in,	
  output [3:0] out
);

  assign out = in;	
endmodule

module reverse_endianess_vectorization(	
  input  [3:0] in,	
  output [3:0] out	
);

  assign out = {in[0], in[1], in[2], in[3]};	
endmodule

