--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml vending_machine.twx vending_machine.ncd -o
vending_machine.twr vending_machine.pcf -ucf Basys2Vending.ucf

Design file:              vending_machine.ncd
Physical constraint file: vending_machine.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_man
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buy         |   -1.583(R)|    3.179(R)|clk               |   0.000|
coin2       |   -1.087(R)|    2.782(R)|clk               |   0.000|
coin5       |   -1.427(R)|    3.054(R)|clk               |   0.000|
price<0>    |   -1.268(R)|    2.926(R)|clk               |   0.000|
price<1>    |   -0.569(R)|    2.367(R)|clk               |   0.000|
price<2>    |   -1.204(R)|    2.875(R)|clk               |   0.000|
price<3>    |   -1.121(R)|    2.808(R)|clk               |   0.000|
price<4>    |   -0.985(R)|    2.699(R)|clk               |   0.000|
reset       |   -1.481(R)|    3.097(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sel_man
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buy         |   -2.083(R)|    3.804(R)|clk               |   0.000|
coin2       |   -1.587(R)|    3.407(R)|clk               |   0.000|
coin5       |   -1.927(R)|    3.679(R)|clk               |   0.000|
price<0>    |   -1.768(R)|    3.551(R)|clk               |   0.000|
price<1>    |   -1.069(R)|    2.992(R)|clk               |   0.000|
price<2>    |   -1.704(R)|    3.500(R)|clk               |   0.000|
price<3>    |   -1.621(R)|    3.433(R)|clk               |   0.000|
price<4>    |   -1.485(R)|    3.324(R)|clk               |   0.000|
reset       |   -1.981(R)|    3.722(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_man to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
alarm           |    9.582(R)|clk               |   0.000|
digit_select<0> |   11.524(R)|clk               |   0.000|
digit_select<1> |   10.362(R)|clk               |   0.000|
digit_select<2> |   10.606(R)|clk               |   0.000|
digit_select<3> |   10.458(R)|clk               |   0.000|
release_can     |    9.703(R)|clk               |   0.000|
seven_segment<0>|   15.214(R)|clk               |   0.000|
seven_segment<1>|   14.883(R)|clk               |   0.000|
seven_segment<2>|   15.098(R)|clk               |   0.000|
seven_segment<3>|   15.406(R)|clk               |   0.000|
seven_segment<4>|   15.043(R)|clk               |   0.000|
seven_segment<5>|   14.842(R)|clk               |   0.000|
seven_segment<6>|   15.278(R)|clk               |   0.000|
----------------+------------+------------------+--------+

Clock sel_man to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
alarm           |   10.207(R)|clk               |   0.000|
digit_select<0> |   12.149(R)|clk               |   0.000|
digit_select<1> |   10.987(R)|clk               |   0.000|
digit_select<2> |   11.231(R)|clk               |   0.000|
digit_select<3> |   11.083(R)|clk               |   0.000|
release_can     |   10.328(R)|clk               |   0.000|
seven_segment<0>|   15.839(R)|clk               |   0.000|
seven_segment<1>|   15.508(R)|clk               |   0.000|
seven_segment<2>|   15.723(R)|clk               |   0.000|
seven_segment<3>|   16.031(R)|clk               |   0.000|
seven_segment<4>|   15.668(R)|clk               |   0.000|
seven_segment<5>|   15.467(R)|clk               |   0.000|
seven_segment<6>|   15.903(R)|clk               |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    3.374|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_man
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_man        |    6.172|         |         |         |
sel_man        |    6.172|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sel_man
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_man        |    6.172|         |         |         |
sel_man        |    6.172|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 22 00:16:44 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 148 MB



