Grabbing thread from lore.kernel.org/all/20250922184924.2754205-1-richard.henderson@linaro.org/t.mbox.gz
Checking for newer revisions
Grabbing search results from lore.kernel.org
Analyzing 77 messages in the thread
Looking for additional code-review trailers on lore.kernel.org
Analyzing 480 code-review messages
Checking attestation on all messages, may take a moment...
---
  [32mâœ“[0m [PATCH v5 1/76] target/arm: Add isar feature test for FEAT_S1PIE, FEAT_S2PIE
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 2/76] target/arm: Enable TCR2_ELx.PIE
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 3/76] target/arm: Implement PIR_ELx, PIRE0_ELx, S2PIR_EL2 registers
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 4/76] target/arm: Force HPD for stage2 translations
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 5/76] target/arm: Cache NV1 early in get_phys_addr_lpae
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 6/76] target/arm: Populate PIE in aa64_va_parameters
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 7/76] target/arm: Implement get_S1prot_indirect
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 8/76] target/arm: Implement get_S2prot_indirect
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 9/76] target/arm: Expand CPUARMState.exception.syndrome to 64 bits
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 10/76] target/arm: Expand syndrome parameter to raise_exception*
    [32mâœ“[0m Signed: DKIM/linaro.org
    + Reviewed-by: Philippe Mathieu-DaudÃ© <philmd@linaro.org> ([31mâœ—[0m DKIM/linaro.org)
  [32mâœ“[0m [PATCH v5 11/76] target/arm: Implement dirtybit check for PIE
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 12/76] target/arm: Enable FEAT_S1PIE and FEAT_S2PIE on -cpu max
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 13/76] include/hw/core/cpu: Introduce MMUIdxMap
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 14/76] include/hw/core/cpu: Introduce cpu_tlb_fast
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 15/76] include/hw/core/cpu: Invert the indexing into CPUTLBDescFast
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 16/76] target/hppa: Adjust mmu indexes to begin with 0
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 17/76] include/exec/memopidx: Adjust for 32 mmu indexes
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 18/76] include/hw/core/cpu: Widen MMUIdxMap
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 19/76] target/arm: Split out mmuidx.h from cpu.h
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 20/76] target/arm: Convert arm_mmu_idx_to_el from switch to table
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 21/76] target/arm: Remove unused env argument from regime_el
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 22/76] target/arm: Convert regime_el from switch to table
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 23/76] target/arm: Convert regime_has_2_ranges from switch to table
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 24/76] target/arm: Remove unused env argument from regime_is_pan
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 25/76] target/arm: Convert regime_is_pan from switch to table
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 26/76] target/arm: Remove unused env argument from regime_is_user
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 27/76] target/arm: Convert regime_is_user from switch to table
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 28/76] target/arm: Convert arm_mmu_idx_is_stage1_of_2 from switch to table
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 29/76] target/arm: Convert regime_is_stage2 to table
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 30/76] target/arm: Introduce mmu indexes for GCS
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 31/76] target/arm: Introduce regime_to_gcs
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 32/76] target/arm: Support page protections for GCS mmu indexes
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 33/76] target/arm: Implement gcs bit for data abort
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 34/76] target/arm: Add GCS cpregs
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 35/76] target/arm: Add GCS enable and trap levels to DisasContext
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 36/76] target/arm: Implement FEAT_CHK
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 37/76] target/arm: Make helper_exception_return system-only
    [32mâœ“[0m Signed: DKIM/linaro.org
  [31mâœ—[0m [PATCH v5 38/76] target/arm: Export cpsr_{read_for, write_from}_spsr_elx
    [31mâœ—[0m BADSIG: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 39/76] target/arm: Expand pstate to 64 bits
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 40/76] target/arm: Add syndrome data for EC_GCS
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 41/76] target/arm: Add arm_hcr_el2_nvx_eff
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 42/76] target/arm: Use arm_hcr_el2_nvx_eff in access_nv1
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 43/76] target/arm: Split out access_nv1_with_nvx
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 44/76] target/arm: Implement EXLOCKException for ELR_ELx and SPSR_ELx
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 45/76] target/arm: Split {full,core}_a64_user_mem_index
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 46/76] target/arm: Introduce delay_exception{_el}
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 47/76] target/arm: Emit HSTR trap exception out of line
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 48/76] target/arm: Emit v7m LTPSIZE exception out of line
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 49/76] target/arm: Implement GCSSTR, GCSSTTR
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 50/76] target/arm: Implement GCSB
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 51/76] target/arm: Implement GCSPUSHM
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 52/76] target/arm: Implement GCSPOPM
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 53/76] target/arm: Implement GCSPUSHX
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 54/76] target/arm: Implement GCSPOPX
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 55/76] target/arm: Implement GCSPOPCX
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 56/76] target/arm: Implement GCSSS1
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 57/76] target/arm: Implement GCSSS2
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 58/76] target/arm: Add gcs record for BL
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 59/76] target/arm: Add gcs record for BLR
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 60/76] target/arm: Add gcs record for BLR with PAuth
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 61/76] target/arm: Load gcs record for RET
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 62/76] target/arm: Load gcs record for RET with PAuth
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 63/76] target/arm: Copy EXLOCKEn to EXLOCK on exception to the same EL
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 64/76] target/arm: Implement EXLOCK check during exception return
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 65/76] target/arm: Enable FEAT_GCS with -cpu max
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 66/76] linux-user/aarch64: Implement prctls for GCS
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 67/76] linux-user/aarch64: Allocate new gcs stack on clone
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 68/76] linux-user/aarch64: Release gcs stack on thread exit
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 69/76] linux-user/aarch64: Implement map_shadow_stack syscall
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 70/76] target/arm: Enable GCSPR_EL0 for read in user-mode
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 71/76] linux-user/aarch64: Inject SIGSEGV for GCS faults
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 72/76] linux-user/aarch64: Generate GCS signal records
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 73/76] linux-user/aarch64: Enable GCS in HWCAP
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 74/76] tests/tcg/aarch64: Add gcsstr
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 75/76] tests/tcg/aarch64: Add gcspushm
    [32mâœ“[0m Signed: DKIM/linaro.org
  [32mâœ“[0m [PATCH v5 76/76] tests/tcg/aarch64: Add gcsss
    [32mâœ“[0m Signed: DKIM/linaro.org
---
Total patches: 76
---
Applying: target/arm: Add isar feature test for FEAT_S1PIE, FEAT_S2PIE
Applying: target/arm: Enable TCR2_ELx.PIE
Applying: target/arm: Implement PIR_ELx, PIRE0_ELx, S2PIR_EL2 registers
Applying: target/arm: Force HPD for stage2 translations
Applying: target/arm: Cache NV1 early in get_phys_addr_lpae
Applying: target/arm: Populate PIE in aa64_va_parameters
Applying: target/arm: Implement get_S1prot_indirect
Applying: target/arm: Implement get_S2prot_indirect
Applying: target/arm: Expand CPUARMState.exception.syndrome to 64 bits
Applying: target/arm: Expand syndrome parameter to raise_exception*
Applying: target/arm: Implement dirtybit check for PIE
Applying: target/arm: Enable FEAT_S1PIE and FEAT_S2PIE on -cpu max
Applying: include/hw/core/cpu: Introduce MMUIdxMap
Applying: include/hw/core/cpu: Introduce cpu_tlb_fast
Applying: include/hw/core/cpu: Invert the indexing into CPUTLBDescFast
Applying: target/hppa: Adjust mmu indexes to begin with 0
Applying: include/exec/memopidx: Adjust for 32 mmu indexes
Applying: include/hw/core/cpu: Widen MMUIdxMap
Applying: target/arm: Split out mmuidx.h from cpu.h
Applying: target/arm: Convert arm_mmu_idx_to_el from switch to table
Applying: target/arm: Remove unused env argument from regime_el
Applying: target/arm: Convert regime_el from switch to table
Applying: target/arm: Convert regime_has_2_ranges from switch to table
Applying: target/arm: Remove unused env argument from regime_is_pan
Applying: target/arm: Convert regime_is_pan from switch to table
Applying: target/arm: Remove unused env argument from regime_is_user
Applying: target/arm: Convert regime_is_user from switch to table
Applying: target/arm: Convert arm_mmu_idx_is_stage1_of_2 from switch to table
Applying: target/arm: Convert regime_is_stage2 to table
Applying: target/arm: Introduce mmu indexes for GCS
Applying: target/arm: Introduce regime_to_gcs
Applying: target/arm: Support page protections for GCS mmu indexes
Applying: target/arm: Implement gcs bit for data abort
Applying: target/arm: Add GCS cpregs
Patch failed at 0034 target/arm: Add GCS cpregs
error: patch failed: target/arm/helper.c:7247
error: target/arm/helper.c: patch does not apply
error: patch failed: target/arm/meson.build:42
error: target/arm/meson.build: patch does not apply
hint: Use 'git am --show-current-patch=diff' to see the failed patch
hint: When you have resolved this problem, run "git am --continue".
hint: If you prefer to skip this patch, run "git am --skip" instead.
hint: To restore the original branch and stop patching, run "git am --abort".
hint: Disable this message with "git config set advice.mergeConflict false"
