// Seed: 1605435768
module module_0 (
    output tri   id_0,
    output uwire id_1
);
  assign id_0 = 1;
  wire id_3;
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  assign id_18 = id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output wire id_2,
    output tri1 id_3,
    input supply1 id_4
);
  id_6(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_2),
      .id_4(id_3),
      .id_5(id_1),
      .id_6(1),
      .sum(1),
      .id_7(id_2 == 1),
      .id_8(1),
      .id_9(id_2),
      .id_10("")
  );
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
