

================================================================
== Vitis HLS Report for 'CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1'
================================================================
* Date:           Fri May 27 19:40:52 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        CnnKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.001 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12546|    12546|  50.184 us|  50.184 us|  12546|  12546|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- set_bias_VITIS_LOOP_52_1  |    12544|    12544|         2|          1|          1|  12544|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      119|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       45|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       45|      191|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln51_1_fu_94_p2      |         +|   0|  0|  21|          14|           1|
    |add_ln51_fu_106_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln52_fu_134_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln53_fu_182_p2       |         +|   0|  0|  16|          14|          14|
    |sub_ln53_fu_173_p2       |         -|   0|  0|  16|          14|          14|
    |icmp_ln51_fu_88_p2       |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln52_fu_112_p2      |      icmp|   0|  0|  10|           7|           6|
    |select_ln51_1_fu_126_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln51_fu_118_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 119|          80|          60|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten60_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_w_load                 |   9|          2|    7|         14|
    |h_fu_48                                 |   9|          2|    7|         14|
    |indvar_flatten60_fu_52                  |   9|          2|   14|         28|
    |w_fu_44                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |h_fu_48                  |   7|   0|    7|          0|
    |indvar_flatten60_fu_52   |  14|   0|   14|          0|
    |select_ln51_1_reg_222    |   7|   0|    7|          0|
    |select_ln51_reg_217      |   7|   0|    7|          0|
    |w_fu_44                  |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  45|   0|   45|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+--------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1|  return value|
|C_V_address0  |  out|   14|   ap_memory|                                                   C_V|         array|
|C_V_ce0       |  out|    1|   ap_memory|                                                   C_V|         array|
|C_V_we0       |  out|    1|   ap_memory|                                                   C_V|         array|
|C_V_d0        |  out|   17|   ap_memory|                                                   C_V|         array|
+--------------+-----+-----+------------+------------------------------------------------------+--------------+

