<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='830' u='r' c='_ZNK4llvm18TargetLoweringBase23getSchedulingPreferenceEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2094' u='w' c='_ZN4llvm18TargetLoweringBase23setSchedulingPreferenceENS_5Sched10PreferenceE'/>
<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2882' type='Sched::Preference'/>
<offset>512</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2880'>/// The target scheduling preference: shortest possible total cycles or lowest
  /// register usage.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='702' u='w' c='_ZN4llvm18TargetLoweringBaseC1ERKNS_13TargetMachineE'/>
