<stg><name>write_to_output_Pipeline_VITIS_LOOP_44_1</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:1 %sext_ln44_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln44

]]></Node>
<StgValue><ssdm name="sext_ln44_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:2 %sext_ln44_cast = sext i58 %sext_ln44_read

]]></Node>
<StgValue><ssdm name="sext_ln44_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %output_stream, void @empty_12, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %store_ln44 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_47_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
VITIS_LOOP_47_2:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
VITIS_LOOP_47_2:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_47_2:2 %br_ln44 = br i1 %tmp, void %VITIS_LOOP_47_2.split, void %for.end7.exitStub

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_47_2.split:6 %add_ln44 = add i9 %i_1, i9 16

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_47_2.split:7 %store_ln44 = store i9 %add_ln44, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
VITIS_LOOP_47_2.split:4 %output_stream_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %output_stream

]]></Node>
<StgValue><ssdm name="output_stream_read"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
for.end7.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
VITIS_LOOP_47_2.split:0 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln44_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_47_2.split:1 %specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_47_2.split:2 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_47_2.split:3 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
VITIS_LOOP_47_2.split:5 %write_ln44 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %output_stream_read, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_47_2.split:8 %br_ln44 = br void %VITIS_LOOP_47_2

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="38" name="sext_ln44" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln44"/></StgValue>
</port>
<port id="39" name="output_stream" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="output_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i" fromId="40" toId="6">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln44_read" fromId="42" toId="7">
</dataflow>
<dataflow id="44" from="sext_ln44" to="sext_ln44_read" fromId="38" toId="7">
</dataflow>
<dataflow id="45" from="sext_ln44_read" to="sext_ln44_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="48" from="gmem" to="specinterface_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="50" from="empty" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="55" from="empty_7" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="62" from="empty_1" to="specinterface_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="empty_7" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="67" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="69" from="empty_7" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="70" from="empty_7" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="75" from="output_stream" to="specinterface_ln0" fromId="39" toId="10">
</dataflow>
<dataflow id="77" from="empty_12" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="80" from="empty_7" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="83" from="empty_7" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="84" from="empty_7" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="85" from="empty_7" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="89" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="90" from="empty_7" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="91" from="empty_7" to="specinterface_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_71" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_94" to="store_ln44" fromId="94" toId="11">
</dataflow>
<dataflow id="96" from="i" to="store_ln44" fromId="6" toId="11">
</dataflow>
<dataflow id="97" from="i" to="i_1" fromId="6" toId="13">
</dataflow>
<dataflow id="99" from="_ssdm_op_BitSelect.i1.i9.i32" to="tmp" fromId="98" toId="14">
</dataflow>
<dataflow id="100" from="i_1" to="tmp" fromId="13" toId="14">
</dataflow>
<dataflow id="102" from="StgValue_101" to="tmp" fromId="101" toId="14">
</dataflow>
<dataflow id="103" from="tmp" to="br_ln44" fromId="14" toId="15">
</dataflow>
<dataflow id="104" from="i_1" to="add_ln44" fromId="13" toId="16">
</dataflow>
<dataflow id="106" from="StgValue_105" to="add_ln44" fromId="105" toId="16">
</dataflow>
<dataflow id="107" from="add_ln44" to="store_ln44" fromId="16" toId="17">
</dataflow>
<dataflow id="108" from="i" to="store_ln44" fromId="6" toId="17">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="output_stream_read" fromId="109" toId="18">
</dataflow>
<dataflow id="111" from="output_stream" to="output_stream_read" fromId="39" toId="18">
</dataflow>
<dataflow id="112" from="gmem" to="gmem_addr" fromId="37" toId="19">
</dataflow>
<dataflow id="113" from="sext_ln44_cast" to="gmem_addr" fromId="8" toId="19">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecPipeline" to="specpipeline_ln45" fromId="114" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_40" to="specpipeline_ln45" fromId="40" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_51" to="specpipeline_ln45" fromId="51" toId="20">
</dataflow>
<dataflow id="118" from="StgValue_51" to="specpipeline_ln45" fromId="51" toId="20">
</dataflow>
<dataflow id="119" from="StgValue_51" to="specpipeline_ln45" fromId="51" toId="20">
</dataflow>
<dataflow id="120" from="empty_7" to="specpipeline_ln45" fromId="54" toId="20">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln44" fromId="121" toId="21">
</dataflow>
<dataflow id="124" from="StgValue_123" to="speclooptripcount_ln44" fromId="123" toId="21">
</dataflow>
<dataflow id="125" from="StgValue_123" to="speclooptripcount_ln44" fromId="123" toId="21">
</dataflow>
<dataflow id="126" from="StgValue_123" to="speclooptripcount_ln44" fromId="123" toId="21">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="127" toId="22">
</dataflow>
<dataflow id="130" from="empty_6" to="specloopname_ln44" fromId="129" toId="22">
</dataflow>
<dataflow id="132" from="_ssdm_op_Write.m_axi.p1i512" to="write_ln44" fromId="131" toId="23">
</dataflow>
<dataflow id="133" from="gmem_addr" to="write_ln44" fromId="19" toId="23">
</dataflow>
<dataflow id="134" from="output_stream_read" to="write_ln44" fromId="18" toId="23">
</dataflow>
<dataflow id="136" from="StgValue_135" to="write_ln44" fromId="135" toId="23">
</dataflow>
<dataflow id="137" from="tmp" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="138" from="tmp" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
