module ALU_CNTRL(ALU_Ctrl, ALUop, FUNC);
output reg [2:0] ALU_Ctrl;
input [1:0] ALUop;
input [5:0] FUNC;
always@(ALUop, FUNC)
casex({ALUop, FUNC})
8'b00_xxxxxx : ALU_Ctrl = 3'b010; // lw and sw--add
8'b01_xxxxxx : ALU_Ctrl = 3'b110; // beq--sub
8'b10_100000 : ALU_Ctrl = 3'b010; // add
8'b10_100010 : ALU_Ctrl = 3'b110;// sub
8'b10_100100 : ALU_Ctrl = 3'b000;// AND
8'b10_100101 : ALU_Ctrl = 3'b001;//OR
8'b10_101010 : ALU_Ctrl = 3'b111;// slt
endcase
endmodule
