#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 24 18:10:06 2023
# Process ID: 3728
# Current directory: D:/Project-Vivado/project_axi_stream_insert_header.runs/synth_1
# Command line: vivado.exe -log axi_stream_insert_header.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_stream_insert_header.tcl
# Log file: D:/Project-Vivado/project_axi_stream_insert_header.runs/synth_1/axi_stream_insert_header.vds
# Journal file: D:/Project-Vivado/project_axi_stream_insert_header.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source axi_stream_insert_header.tcl -notrace
Command: synth_design -top axi_stream_insert_header -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8040 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:108]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:109]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:110]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 444.078 ; gain = 110.418
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_stream_insert_header' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:23]
	Parameter DATA_WD bound to: 32 - type: integer 
	Parameter DATA_BYTE_WD bound to: 4 - type: integer 
	Parameter BYTE_CNT_WD bound to: 2 - type: integer 
	Parameter DATA_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-5788] Register genblk1[0].data_mem_reg[0] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[1].data_mem_reg[1] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[2].data_mem_reg[2] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[3].data_mem_reg[3] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[4].data_mem_reg[4] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[5].data_mem_reg[5] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[6].data_mem_reg[6] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[7].data_mem_reg[7] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[8].data_mem_reg[8] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[9].data_mem_reg[9] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[10].data_mem_reg[10] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[11].data_mem_reg[11] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[12].data_mem_reg[12] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[13].data_mem_reg[13] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[14].data_mem_reg[14] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[15].data_mem_reg[15] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[16].data_mem_reg[16] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[17].data_mem_reg[17] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[18].data_mem_reg[18] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[19].data_mem_reg[19] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[20].data_mem_reg[20] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[21].data_mem_reg[21] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[22].data_mem_reg[22] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[23].data_mem_reg[23] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[24].data_mem_reg[24] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[25].data_mem_reg[25] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[26].data_mem_reg[26] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[27].data_mem_reg[27] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[28].data_mem_reg[28] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[29].data_mem_reg[29] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[30].data_mem_reg[30] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register genblk1[31].data_mem_reg[31] in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:124]
WARNING: [Synth 8-5788] Register front_reg in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:76]
WARNING: [Synth 8-5788] Register rear_reg in module axi_stream_insert_header is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:76]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_insert_header' (1#1) [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:23]
WARNING: [Synth 8-3331] design axi_stream_insert_header has unconnected port keep_insert[3]
WARNING: [Synth 8-3331] design axi_stream_insert_header has unconnected port keep_insert[2]
WARNING: [Synth 8-3331] design axi_stream_insert_header has unconnected port keep_insert[1]
WARNING: [Synth 8-3331] design axi_stream_insert_header has unconnected port keep_insert[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.438 ; gain = 154.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.438 ; gain = 154.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 488.438 ; gain = 154.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-5544] ROM "ready_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready_insert" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "keep_out_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "keep_out_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "keep_out_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "keep_out_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 607.059 ; gain = 273.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 31    
+---Registers : 
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 2     
+---Multipliers : 
	                25x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 70    
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 71    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_stream_insert_header 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 31    
+---Registers : 
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 2     
+---Multipliers : 
	                25x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 70    
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 71    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_stream_insert_header has unconnected port keep_insert[3]
WARNING: [Synth 8-3331] design axi_stream_insert_header has unconnected port keep_insert[2]
WARNING: [Synth 8-3331] design axi_stream_insert_header has unconnected port keep_insert[1]
WARNING: [Synth 8-3331] design axi_stream_insert_header has unconnected port keep_insert[0]
INFO: [Synth 8-3886] merging instance 'genblk2[3].data_out_reg_reg[0]' (FDE) to 'genblk2[3].data_out_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'genblk2[3].data_out_reg_reg[1]' (FDE) to 'genblk2[3].data_out_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'genblk2[3].data_out_reg_reg[2]' (FDE) to 'genblk2[3].data_out_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'genblk2[3].data_out_reg_reg[3]' (FDE) to 'genblk2[3].data_out_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'genblk2[3].data_out_reg_reg[4]' (FDE) to 'genblk2[3].data_out_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'genblk2[3].data_out_reg_reg[5]' (FDE) to 'genblk2[3].data_out_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'genblk2[3].data_out_reg_reg[6]' (FDE) to 'genblk2[3].data_out_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'genblk2[3].data_out_reg_reg[7]' (FDE) to 'genblk2[2].data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'genblk2[2].data_out_reg_reg[8]' (FDE) to 'genblk2[2].data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'genblk2[2].data_out_reg_reg[9]' (FDE) to 'genblk2[2].data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'genblk2[2].data_out_reg_reg[10]' (FDE) to 'genblk2[2].data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'genblk2[2].data_out_reg_reg[11]' (FDE) to 'genblk2[2].data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'genblk2[2].data_out_reg_reg[12]' (FDE) to 'genblk2[2].data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'genblk2[2].data_out_reg_reg[13]' (FDE) to 'genblk2[2].data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'genblk2[2].data_out_reg_reg[14]' (FDE) to 'genblk2[2].data_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'genblk2[2].data_out_reg_reg[15]' (FDE) to 'genblk2[1].data_out_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk2[1].data_out_reg_reg[16]' (FDE) to 'genblk2[1].data_out_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk2[1].data_out_reg_reg[17]' (FDE) to 'genblk2[1].data_out_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk2[1].data_out_reg_reg[18]' (FDE) to 'genblk2[1].data_out_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk2[1].data_out_reg_reg[19]' (FDE) to 'genblk2[1].data_out_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk2[1].data_out_reg_reg[20]' (FDE) to 'genblk2[1].data_out_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk2[1].data_out_reg_reg[21]' (FDE) to 'genblk2[1].data_out_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk2[1].data_out_reg_reg[22]' (FDE) to 'genblk2[1].data_out_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'genblk2[1].data_out_reg_reg[23]' (FDE) to 'genblk2[0].data_out_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'genblk2[0].data_out_reg_reg[24]' (FDE) to 'genblk2[0].data_out_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'genblk2[0].data_out_reg_reg[25]' (FDE) to 'genblk2[0].data_out_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'genblk2[0].data_out_reg_reg[26]' (FDE) to 'genblk2[0].data_out_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'genblk2[0].data_out_reg_reg[27]' (FDE) to 'genblk2[0].data_out_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'genblk2[0].data_out_reg_reg[28]' (FDE) to 'genblk2[0].data_out_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'genblk2[0].data_out_reg_reg[29]' (FDE) to 'genblk2[0].data_out_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'genblk2[0].data_out_reg_reg[30]' (FDE) to 'genblk2[0].data_out_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk2[0].data_out_reg_reg[31] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'now_state_reg[2]/Q' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'now_state_reg[1]/Q' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'now_state_reg[0]/Q' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:161]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:161]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:161]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 806.910 ; gain = 473.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 806.910 ; gain = 473.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 806.910 ; gain = 473.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 806.910 ; gain = 473.250
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin keep_out_OBUF[3] with 1st driver pin 'genblk3[0].keep_out_reg_reg[3]/Q' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:203]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin keep_out_OBUF[3] with 2nd driver pin 'genblk3[3].keep_out_reg_reg[3]/Q' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:203]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin keep_out_OBUF[0] with 1st driver pin 'genblk3[0].keep_out_reg_reg[0]/Q' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:203]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin keep_out_OBUF[0] with 2nd driver pin 'genblk3[3].keep_out_reg_reg[0]/Q' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:203]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin keep_out_OBUF[2] with 1st driver pin 'genblk3[1].keep_out_reg_reg[2]/Q' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:203]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin keep_out_OBUF[2] with 2nd driver pin 'genblk3[2].keep_out_reg_reg[2]/Q' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:203]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin keep_out_OBUF[1] with 1st driver pin 'genblk3[1].keep_out_reg_reg[1]/Q' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:203]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin keep_out_OBUF[1] with 2nd driver pin 'genblk3[2].keep_out_reg_reg[1]/Q' [D:/Project-Vivado/project_axi_stream_insert_header.srcs/sources_1/new/axi_stream_insert_header.v:203]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 806.910 ; gain = 473.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 806.910 ; gain = 473.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 806.910 ; gain = 473.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 806.910 ; gain = 473.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 806.910 ; gain = 473.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     6|
|4     |LUT2   |    33|
|5     |LUT3   |     2|
|6     |LUT4   |     9|
|7     |LUT5   |     1|
|8     |LUT6   |     1|
|9     |FDRE   |    18|
|10    |IBUF   |     6|
|11    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   126|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 806.910 ; gain = 473.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 17 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 806.910 ; gain = 473.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 806.910 ; gain = 473.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 45 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 913.176 ; gain = 592.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.176 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project-Vivado/project_axi_stream_insert_header.runs/synth_1/axi_stream_insert_header.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_stream_insert_header_utilization_synth.rpt -pb axi_stream_insert_header_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 24 18:10:24 2023...
