{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712153025427 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712153025427 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PLL_Platform_Desginer 10CL025YU256I7G " "Selected device 10CL025YU256I7G for design \"PLL_Platform_Desginer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712153025444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712153025485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712153025485 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_altpll_7342:sd1\|pll7 Cyclone 10 LP PLL " "Implemented PLL \"PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_altpll_7342:sd1\|pll7\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_altpll_7342:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_altpll_7342:sd1\|wire_pll7_clk\[0\] port" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 1192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1712153025524 ""}  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 1192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1712153025524 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712153025633 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712153025639 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256A7G " "Device 10CL006YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712153025845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256I7G " "Device 10CL006YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712153025845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256A7G " "Device 10CL010YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712153025845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256I7G " "Device 10CL010YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712153025845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256A7G " "Device 10CL016YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712153025845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256I7G " "Device 10CL016YU256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712153025845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256A7G " "Device 10CL025YU256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712153025845 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712153025845 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 4024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712153025850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 4026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712153025850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 4028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712153025850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 4030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712153025850 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 4032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712153025850 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712153025850 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712153025851 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1712153025902 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "clk_clk clk_clk(n) " "Pin \"clk_clk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"clk_clk(n)\"" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_clk" } { 0 "clk_clk(n)" } } } } { "PLL_complete/synthesis/PLL_complete.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_clk(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1712153026148 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1712153026148 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712153026407 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712153026407 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712153026407 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1712153026407 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1712153026407 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1712153026407 ""}
{ "Info" "ISTA_SDC_FOUND" "PLL_complete/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'PLL_complete/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712153026415 ""}
{ "Info" "ISTA_SDC_FOUND" "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712153026419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PLL_complete_nios2_gen2_0_cpu.sdc 48 *PLL_complete_nios2_gen2_0_cpu:*\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at PLL_complete_nios2_gen2_0_cpu.sdc(48): *PLL_complete_nios2_gen2_0_cpu:*\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712153026427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PLL_complete_nios2_gen2_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at PLL_complete_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$PLL_complete_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$PLL_complete_nios2_gen2_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$PLL_complete_nios2_gen2_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$PLL_complete_nios2_gen2_0_cpu_jtag_sr\[0\]\]" {  } { { "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712153026429 ""}  } { { "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712153026429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PLL_complete_nios2_gen2_0_cpu.sdc 49 *PLL_complete_nios2_gen2_0_cpu:*\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at PLL_complete_nios2_gen2_0_cpu.sdc(49): *PLL_complete_nios2_gen2_0_cpu:*\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1712153026430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PLL_complete_nios2_gen2_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at PLL_complete_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$PLL_complete_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$PLL_complete_nios2_gen2_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$PLL_complete_nios2_gen2_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$PLL_complete_nios2_gen2_0_cpu_jtag_sr\[34\]\]" {  } { { "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1712153026432 ""}  } { { "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1712153026432 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1712153026441 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712153026441 "|PLL_complete|clk_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1712153026450 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1712153026450 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712153026451 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1712153026451 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1712153026451 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1712153026454 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712153026454 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712153026454 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1712153026454 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1712153026454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk_clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712153026572 ""}  } { { "PLL_complete/synthesis/PLL_complete.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 4010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712153026572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_altpll_7342:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_complete_altpll_0:altpll_0\|PLL_complete_altpll_0_altpll_7342:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712153026572 ""}  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 1192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712153026572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712153026572 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 3659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712153026572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node reset_reset_n~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712153026572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "PLL_complete/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 1513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712153026572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712153026572 ""}  } { { "PLL_complete/synthesis/PLL_complete.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 4009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712153026572 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712153026573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712153026573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node PLL_complete_nios2_gen2_0:nios2_gen2_0\|PLL_complete_nios2_gen2_0_cpu:cpu\|PLL_complete_nios2_gen2_0_cpu_nios2_oci:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci\|PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug:the_PLL_complete_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 2374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712153026573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712153026573 ""}  } { { "PLL_complete/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712153026573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712153026573 ""}  } { { "PLL_complete/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 1513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712153026573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_complete_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node PLL_complete_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712153026573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PLL_complete_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node PLL_complete_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 246 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 2065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712153026573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712153026573 ""}  } { { "PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/submodules/PLL_complete_altpll_0.v" 262 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712153026573 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712153026880 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712153026882 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712153026882 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712153026884 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712153026887 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712153026889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712153026889 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712153026891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712153026926 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1712153026927 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712153026927 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712153027009 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1712153027013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712153027699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712153027900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712153027922 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712153028307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712153028307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712153028709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712153029570 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712153029570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1712153029711 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1712153029711 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712153029711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712153029714 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712153029842 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712153029857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712153030052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712153030052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712153030402 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712153030833 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone 10 LP " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_reset_n 3.3-V LVTTL E15 " "Pin reset_reset_n uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset_reset_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_reset_n" } } } } { "PLL_complete/synthesis/PLL_complete.v" "" { Text "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/PLL_complete/synthesis/PLL_complete.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1712153031056 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1712153031056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/output_files/PLL_Platform_Desginer.fit.smsg " "Generated suppressed messages file C:/Users/denni/Documents/Code/Cyclone_10_LP/Quartus_18_1/output_files/PLL_Platform_Desginer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712153031149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5457 " "Peak virtual memory: 5457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712153031681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 22:03:51 2024 " "Processing ended: Wed Apr 03 22:03:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712153031681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712153031681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712153031681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712153031681 ""}
