$date
	Thu Oct  3 23:35:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$scope module DUT $end
$var wire 4 ! i_alu_op [3:0] $end
$var wire 1 " i_clk $end
$var wire 32 # i_input_a [31:0] $end
$var wire 32 $ i_input_b [31:0] $end
$var wire 1 % o_zero $end
$var wire 32 & o_result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11101111101111101010110111011110 &
0%
b11101111101111100000000000000000 $
b1010110111011110 #
0"
b0 !
$end
#1
1"
#2
0"
0%
b1111111111111111000000000000 &
b1 !
b11111111111111111111111100001100 $
b1111111111111111 #
#3
1"
#4
0"
0%
b1 &
b10 !
b1111111111111111111111111111111 $
b11111111111111000000000000000000 #
#5
1"
#6
0"
1%
b0 &
b11 !
#7
1"
#8
0"
0%
b11111111111111110101010101010101 &
b100 !
b10101010101010101111111111111111 $
b1010101010101011010101010101010 #
#9
1"
#10
0"
b11111111111111110000 &
b101 !
b11111111111111111111111100001100 $
b11111111111111110000000000000000 #
#11
1"
#12
0"
0%
b11111111111111110000000001111111 &
b110 !
b10101010101010100000000001111111 $
b1010101010101010000000000011100 #
#13
1"
#14
0"
b11100 &
b111 !
#15
1"
#16
0"
b1010101010101010000000001100011 &
b1000 !
b1010101010101010000000000011100 $
b10101010101010100000000001111111 #
#17
1"
#18
0"
0%
b11111111111111110000 &
b1101 !
b11111111111111111111111100001100 $
b11111111111111110000000000000000 #
#19
1"
#20
0"
#21
1"
