
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003234  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  08003340  08003340  00013340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003564  08003564  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08003564  08003564  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003564  08003564  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003564  08003564  00013564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003568  08003568  00013568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800356c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  200001dc  08003748  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08003748  0002024c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000066b2  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000016b4  00000000  00000000  000268b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006c8  00000000  00000000  00027f70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005f0  00000000  00000000  00028638  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001775b  00000000  00000000  00028c28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000653e  00000000  00000000  00040383  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00082c71  00000000  00000000  000468c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c9532  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000251c  00000000  00000000  000c95b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001dc 	.word	0x200001dc
 8000128:	00000000 	.word	0x00000000
 800012c:	08003328 	.word	0x08003328

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001e0 	.word	0x200001e0
 8000148:	08003328 	.word	0x08003328

0800014c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0308 	add.w	r3, r7, #8
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000160:	4b18      	ldr	r3, [pc, #96]	; (80001c4 <MX_GPIO_Init+0x78>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a17      	ldr	r2, [pc, #92]	; (80001c4 <MX_GPIO_Init+0x78>)
 8000166:	f043 0304 	orr.w	r3, r3, #4
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b15      	ldr	r3, [pc, #84]	; (80001c4 <MX_GPIO_Init+0x78>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0304 	and.w	r3, r3, #4
 8000174:	607b      	str	r3, [r7, #4]
 8000176:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000178:	4b12      	ldr	r3, [pc, #72]	; (80001c4 <MX_GPIO_Init+0x78>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a11      	ldr	r2, [pc, #68]	; (80001c4 <MX_GPIO_Init+0x78>)
 800017e:	f043 0310 	orr.w	r3, r3, #16
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b0f      	ldr	r3, [pc, #60]	; (80001c4 <MX_GPIO_Init+0x78>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0310 	and.w	r3, r3, #16
 800018c:	603b      	str	r3, [r7, #0]
 800018e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, red_led_Pin|blue_led_Pin, GPIO_PIN_RESET);
 8000190:	2200      	movs	r2, #0
 8000192:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8000196:	480c      	ldr	r0, [pc, #48]	; (80001c8 <MX_GPIO_Init+0x7c>)
 8000198:	f000 fd10 	bl	8000bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = red_led_Pin|blue_led_Pin;
 800019c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80001a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001a2:	2301      	movs	r3, #1
 80001a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001a6:	2300      	movs	r3, #0
 80001a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001aa:	2302      	movs	r3, #2
 80001ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80001ae:	f107 0308 	add.w	r3, r7, #8
 80001b2:	4619      	mov	r1, r3
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <MX_GPIO_Init+0x7c>)
 80001b6:	f000 fba7 	bl	8000908 <HAL_GPIO_Init>

}
 80001ba:	bf00      	nop
 80001bc:	3718      	adds	r7, #24
 80001be:	46bd      	mov	sp, r7
 80001c0:	bd80      	pop	{r7, pc}
 80001c2:	bf00      	nop
 80001c4:	40021000 	.word	0x40021000
 80001c8:	40011000 	.word	0x40011000

080001cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b084      	sub	sp, #16
 80001d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d2:	f000 fa53 	bl	800067c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d6:	f000 f853 	bl	8000280 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001da:	f7ff ffb7 	bl	800014c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001de:	f000 f9b3 	bl	8000548 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t buf[10] = "\n\r";
 80001e2:	f640 530a 	movw	r3, #3338	; 0xd0a
 80001e6:	607b      	str	r3, [r7, #4]
 80001e8:	f107 0308 	add.w	r3, r7, #8
 80001ec:	2200      	movs	r2, #0
 80001ee:	601a      	str	r2, [r3, #0]
 80001f0:	809a      	strh	r2, [r3, #4]
  while (1)
  {
	  printf("Shell >> ");
 80001f2:	481c      	ldr	r0, [pc, #112]	; (8000264 <main+0x98>)
 80001f4:	f001 fb9e 	bl	8001934 <iprintf>
	  scanf("%s", buf);
 80001f8:	1d3b      	adds	r3, r7, #4
 80001fa:	4619      	mov	r1, r3
 80001fc:	481a      	ldr	r0, [pc, #104]	; (8000268 <main+0x9c>)
 80001fe:	f001 fbb1 	bl	8001964 <iscanf>
	  printf("\n\r");
 8000202:	481a      	ldr	r0, [pc, #104]	; (800026c <main+0xa0>)
 8000204:	f001 fb96 	bl	8001934 <iprintf>
	  if(!strcmp(buf, "1")){
 8000208:	1d3b      	adds	r3, r7, #4
 800020a:	4919      	ldr	r1, [pc, #100]	; (8000270 <main+0xa4>)
 800020c:	4618      	mov	r0, r3
 800020e:	f000 f8a1 	bl	8000354 <strcmp>
 8000212:	4603      	mov	r3, r0
 8000214:	2b00      	cmp	r3, #0
 8000216:	d10b      	bne.n	8000230 <main+0x64>
		  HAL_GPIO_WritePin(GPIOC, red_led_Pin, 1);
 8000218:	2201      	movs	r2, #1
 800021a:	2140      	movs	r1, #64	; 0x40
 800021c:	4815      	ldr	r0, [pc, #84]	; (8000274 <main+0xa8>)
 800021e:	f000 fccd 	bl	8000bbc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, blue_led_Pin, 0);
 8000222:	2200      	movs	r2, #0
 8000224:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000228:	4812      	ldr	r0, [pc, #72]	; (8000274 <main+0xa8>)
 800022a:	f000 fcc7 	bl	8000bbc <HAL_GPIO_WritePin>
 800022e:	e7e0      	b.n	80001f2 <main+0x26>
	  }
	  else if(!strcmp(buf, "2")){
 8000230:	1d3b      	adds	r3, r7, #4
 8000232:	4911      	ldr	r1, [pc, #68]	; (8000278 <main+0xac>)
 8000234:	4618      	mov	r0, r3
 8000236:	f000 f88d 	bl	8000354 <strcmp>
 800023a:	4603      	mov	r3, r0
 800023c:	2b00      	cmp	r3, #0
 800023e:	d10b      	bne.n	8000258 <main+0x8c>
		  HAL_GPIO_WritePin(GPIOC, red_led_Pin, 0);
 8000240:	2200      	movs	r2, #0
 8000242:	2140      	movs	r1, #64	; 0x40
 8000244:	480b      	ldr	r0, [pc, #44]	; (8000274 <main+0xa8>)
 8000246:	f000 fcb9 	bl	8000bbc <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, blue_led_Pin, 1);
 800024a:	2201      	movs	r2, #1
 800024c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000250:	4808      	ldr	r0, [pc, #32]	; (8000274 <main+0xa8>)
 8000252:	f000 fcb3 	bl	8000bbc <HAL_GPIO_WritePin>
 8000256:	e7cc      	b.n	80001f2 <main+0x26>
	  }
	  else{
		  printf("Wrong command\n\r", buf);
 8000258:	1d3b      	adds	r3, r7, #4
 800025a:	4619      	mov	r1, r3
 800025c:	4807      	ldr	r0, [pc, #28]	; (800027c <main+0xb0>)
 800025e:	f001 fb69 	bl	8001934 <iprintf>
  {
 8000262:	e7c6      	b.n	80001f2 <main+0x26>
 8000264:	08003340 	.word	0x08003340
 8000268:	0800334c 	.word	0x0800334c
 800026c:	08003350 	.word	0x08003350
 8000270:	08003354 	.word	0x08003354
 8000274:	40011000 	.word	0x40011000
 8000278:	08003358 	.word	0x08003358
 800027c:	0800335c 	.word	0x0800335c

08000280 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b090      	sub	sp, #64	; 0x40
 8000284:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000286:	f107 0318 	add.w	r3, r7, #24
 800028a:	2228      	movs	r2, #40	; 0x28
 800028c:	2100      	movs	r1, #0
 800028e:	4618      	mov	r0, r3
 8000290:	f001 fb48 	bl	8001924 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000294:	1d3b      	adds	r3, r7, #4
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
 800029a:	605a      	str	r2, [r3, #4]
 800029c:	609a      	str	r2, [r3, #8]
 800029e:	60da      	str	r2, [r3, #12]
 80002a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a2:	2302      	movs	r3, #2
 80002a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a6:	2301      	movs	r3, #1
 80002a8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002aa:	2310      	movs	r3, #16
 80002ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002ae:	2300      	movs	r3, #0
 80002b0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b2:	f107 0318 	add.w	r3, r7, #24
 80002b6:	4618      	mov	r0, r3
 80002b8:	f000 fc98 	bl	8000bec <HAL_RCC_OscConfig>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002c2:	f000 f873 	bl	80003ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c6:	230f      	movs	r3, #15
 80002c8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002ca:	2300      	movs	r3, #0
 80002cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002da:	1d3b      	adds	r3, r7, #4
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f000 ff04 	bl	80010ec <HAL_RCC_ClockConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002ea:	f000 f85f 	bl	80003ac <Error_Handler>
  }
}
 80002ee:	bf00      	nop
 80002f0:	3740      	adds	r7, #64	; 0x40
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <_read>:

/* USER CODE BEGIN 4 */
int _read(int file, char *ptr, int len){
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b084      	sub	sp, #16
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	60f8      	str	r0, [r7, #12]
 8000300:	60b9      	str	r1, [r7, #8]
 8000302:	607a      	str	r2, [r7, #4]
	HAL_UART_Receive(&huart2, (uint8_t *)ptr, 1, 0xFFFF);
 8000304:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000308:	2201      	movs	r2, #1
 800030a:	68b9      	ldr	r1, [r7, #8]
 800030c:	4806      	ldr	r0, [pc, #24]	; (8000328 <_read+0x30>)
 800030e:	f001 f968 	bl	80015e2 <HAL_UART_Receive>
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, 1, 100);
 8000312:	2364      	movs	r3, #100	; 0x64
 8000314:	2201      	movs	r2, #1
 8000316:	68b9      	ldr	r1, [r7, #8]
 8000318:	4803      	ldr	r0, [pc, #12]	; (8000328 <_read+0x30>)
 800031a:	f001 f8d0 	bl	80014be <HAL_UART_Transmit>
	return 1;
 800031e:	2301      	movs	r3, #1
}
 8000320:	4618      	mov	r0, r3
 8000322:	3710      	adds	r7, #16
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000204 	.word	0x20000204

0800032c <_write>:

int _write(int file, char *ptr, int len){
 800032c:	b580      	push	{r7, lr}
 800032e:	b084      	sub	sp, #16
 8000330:	af00      	add	r7, sp, #0
 8000332:	60f8      	str	r0, [r7, #12]
 8000334:	60b9      	str	r1, [r7, #8]
 8000336:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, 100);
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	b29a      	uxth	r2, r3
 800033c:	2364      	movs	r3, #100	; 0x64
 800033e:	68b9      	ldr	r1, [r7, #8]
 8000340:	4803      	ldr	r0, [pc, #12]	; (8000350 <_write+0x24>)
 8000342:	f001 f8bc 	bl	80014be <HAL_UART_Transmit>
	return len;
 8000346:	687b      	ldr	r3, [r7, #4]
}
 8000348:	4618      	mov	r0, r3
 800034a:	3710      	adds	r7, #16
 800034c:	46bd      	mov	sp, r7
 800034e:	bd80      	pop	{r7, pc}
 8000350:	20000204 	.word	0x20000204

08000354 <strcmp>:

int strcmp(char *s1, char *s2) {
 8000354:	b480      	push	{r7}
 8000356:	b085      	sub	sp, #20
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
 800035c:	6039      	str	r1, [r7, #0]
    int i = 0;
 800035e:	2300      	movs	r3, #0
 8000360:	60fb      	str	r3, [r7, #12]
    while (s1[i]) {
 8000362:	e00c      	b.n	800037e <strcmp+0x2a>
        if (s1[i] != s2[i])
 8000364:	68fb      	ldr	r3, [r7, #12]
 8000366:	687a      	ldr	r2, [r7, #4]
 8000368:	4413      	add	r3, r2
 800036a:	781a      	ldrb	r2, [r3, #0]
 800036c:	68fb      	ldr	r3, [r7, #12]
 800036e:	6839      	ldr	r1, [r7, #0]
 8000370:	440b      	add	r3, r1
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	429a      	cmp	r2, r3
 8000376:	d109      	bne.n	800038c <strcmp+0x38>
            break;
        i++;
 8000378:	68fb      	ldr	r3, [r7, #12]
 800037a:	3301      	adds	r3, #1
 800037c:	60fb      	str	r3, [r7, #12]
    while (s1[i]) {
 800037e:	68fb      	ldr	r3, [r7, #12]
 8000380:	687a      	ldr	r2, [r7, #4]
 8000382:	4413      	add	r3, r2
 8000384:	781b      	ldrb	r3, [r3, #0]
 8000386:	2b00      	cmp	r3, #0
 8000388:	d1ec      	bne.n	8000364 <strcmp+0x10>
 800038a:	e000      	b.n	800038e <strcmp+0x3a>
            break;
 800038c:	bf00      	nop
    }

    return s1[i] - s2[i];
 800038e:	68fb      	ldr	r3, [r7, #12]
 8000390:	687a      	ldr	r2, [r7, #4]
 8000392:	4413      	add	r3, r2
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	4619      	mov	r1, r3
 8000398:	68fb      	ldr	r3, [r7, #12]
 800039a:	683a      	ldr	r2, [r7, #0]
 800039c:	4413      	add	r3, r2
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	1acb      	subs	r3, r1, r3
}
 80003a2:	4618      	mov	r0, r3
 80003a4:	3714      	adds	r7, #20
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bc80      	pop	{r7}
 80003aa:	4770      	bx	lr

080003ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80003b0:	bf00      	nop
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bc80      	pop	{r7}
 80003b6:	4770      	bx	lr

080003b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	b085      	sub	sp, #20
 80003bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003be:	4b15      	ldr	r3, [pc, #84]	; (8000414 <HAL_MspInit+0x5c>)
 80003c0:	699b      	ldr	r3, [r3, #24]
 80003c2:	4a14      	ldr	r2, [pc, #80]	; (8000414 <HAL_MspInit+0x5c>)
 80003c4:	f043 0301 	orr.w	r3, r3, #1
 80003c8:	6193      	str	r3, [r2, #24]
 80003ca:	4b12      	ldr	r3, [pc, #72]	; (8000414 <HAL_MspInit+0x5c>)
 80003cc:	699b      	ldr	r3, [r3, #24]
 80003ce:	f003 0301 	and.w	r3, r3, #1
 80003d2:	60bb      	str	r3, [r7, #8]
 80003d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003d6:	4b0f      	ldr	r3, [pc, #60]	; (8000414 <HAL_MspInit+0x5c>)
 80003d8:	69db      	ldr	r3, [r3, #28]
 80003da:	4a0e      	ldr	r2, [pc, #56]	; (8000414 <HAL_MspInit+0x5c>)
 80003dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003e0:	61d3      	str	r3, [r2, #28]
 80003e2:	4b0c      	ldr	r3, [pc, #48]	; (8000414 <HAL_MspInit+0x5c>)
 80003e4:	69db      	ldr	r3, [r3, #28]
 80003e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80003ee:	4b0a      	ldr	r3, [pc, #40]	; (8000418 <HAL_MspInit+0x60>)
 80003f0:	685b      	ldr	r3, [r3, #4]
 80003f2:	60fb      	str	r3, [r7, #12]
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80003fa:	60fb      	str	r3, [r7, #12]
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	4a04      	ldr	r2, [pc, #16]	; (8000418 <HAL_MspInit+0x60>)
 8000406:	68fb      	ldr	r3, [r7, #12]
 8000408:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800040a:	bf00      	nop
 800040c:	3714      	adds	r7, #20
 800040e:	46bd      	mov	sp, r7
 8000410:	bc80      	pop	{r7}
 8000412:	4770      	bx	lr
 8000414:	40021000 	.word	0x40021000
 8000418:	40010000 	.word	0x40010000

0800041c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000420:	bf00      	nop
 8000422:	46bd      	mov	sp, r7
 8000424:	bc80      	pop	{r7}
 8000426:	4770      	bx	lr

08000428 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800042c:	e7fe      	b.n	800042c <HardFault_Handler+0x4>

0800042e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800042e:	b480      	push	{r7}
 8000430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000432:	e7fe      	b.n	8000432 <MemManage_Handler+0x4>

08000434 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000438:	e7fe      	b.n	8000438 <BusFault_Handler+0x4>

0800043a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800043a:	b480      	push	{r7}
 800043c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800043e:	e7fe      	b.n	800043e <UsageFault_Handler+0x4>

08000440 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000444:	bf00      	nop
 8000446:	46bd      	mov	sp, r7
 8000448:	bc80      	pop	{r7}
 800044a:	4770      	bx	lr

0800044c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000450:	bf00      	nop
 8000452:	46bd      	mov	sp, r7
 8000454:	bc80      	pop	{r7}
 8000456:	4770      	bx	lr

08000458 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800045c:	bf00      	nop
 800045e:	46bd      	mov	sp, r7
 8000460:	bc80      	pop	{r7}
 8000462:	4770      	bx	lr

08000464 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000468:	f000 f94e 	bl	8000708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800046c:	bf00      	nop
 800046e:	bd80      	pop	{r7, pc}

08000470 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000470:	b480      	push	{r7}
 8000472:	b083      	sub	sp, #12
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
	return -1;
 8000478:	f04f 33ff 	mov.w	r3, #4294967295
}
 800047c:	4618      	mov	r0, r3
 800047e:	370c      	adds	r7, #12
 8000480:	46bd      	mov	sp, r7
 8000482:	bc80      	pop	{r7}
 8000484:	4770      	bx	lr

08000486 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000486:	b480      	push	{r7}
 8000488:	b083      	sub	sp, #12
 800048a:	af00      	add	r7, sp, #0
 800048c:	6078      	str	r0, [r7, #4]
 800048e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000490:	683b      	ldr	r3, [r7, #0]
 8000492:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000496:	605a      	str	r2, [r3, #4]
	return 0;
 8000498:	2300      	movs	r3, #0
}
 800049a:	4618      	mov	r0, r3
 800049c:	370c      	adds	r7, #12
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr

080004a4 <_isatty>:

int _isatty(int file)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b083      	sub	sp, #12
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
	return 1;
 80004ac:	2301      	movs	r3, #1
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	370c      	adds	r7, #12
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bc80      	pop	{r7}
 80004b6:	4770      	bx	lr

080004b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b085      	sub	sp, #20
 80004bc:	af00      	add	r7, sp, #0
 80004be:	60f8      	str	r0, [r7, #12]
 80004c0:	60b9      	str	r1, [r7, #8]
 80004c2:	607a      	str	r2, [r7, #4]
	return 0;
 80004c4:	2300      	movs	r3, #0
}
 80004c6:	4618      	mov	r0, r3
 80004c8:	3714      	adds	r7, #20
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bc80      	pop	{r7}
 80004ce:	4770      	bx	lr

080004d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b086      	sub	sp, #24
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80004d8:	4a14      	ldr	r2, [pc, #80]	; (800052c <_sbrk+0x5c>)
 80004da:	4b15      	ldr	r3, [pc, #84]	; (8000530 <_sbrk+0x60>)
 80004dc:	1ad3      	subs	r3, r2, r3
 80004de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80004e0:	697b      	ldr	r3, [r7, #20]
 80004e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80004e4:	4b13      	ldr	r3, [pc, #76]	; (8000534 <_sbrk+0x64>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d102      	bne.n	80004f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004ec:	4b11      	ldr	r3, [pc, #68]	; (8000534 <_sbrk+0x64>)
 80004ee:	4a12      	ldr	r2, [pc, #72]	; (8000538 <_sbrk+0x68>)
 80004f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004f2:	4b10      	ldr	r3, [pc, #64]	; (8000534 <_sbrk+0x64>)
 80004f4:	681a      	ldr	r2, [r3, #0]
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	4413      	add	r3, r2
 80004fa:	693a      	ldr	r2, [r7, #16]
 80004fc:	429a      	cmp	r2, r3
 80004fe:	d207      	bcs.n	8000510 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000500:	f001 f9e6 	bl	80018d0 <__errno>
 8000504:	4602      	mov	r2, r0
 8000506:	230c      	movs	r3, #12
 8000508:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800050a:	f04f 33ff 	mov.w	r3, #4294967295
 800050e:	e009      	b.n	8000524 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000510:	4b08      	ldr	r3, [pc, #32]	; (8000534 <_sbrk+0x64>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000516:	4b07      	ldr	r3, [pc, #28]	; (8000534 <_sbrk+0x64>)
 8000518:	681a      	ldr	r2, [r3, #0]
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4413      	add	r3, r2
 800051e:	4a05      	ldr	r2, [pc, #20]	; (8000534 <_sbrk+0x64>)
 8000520:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000522:	68fb      	ldr	r3, [r7, #12]
}
 8000524:	4618      	mov	r0, r3
 8000526:	3718      	adds	r7, #24
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	20005000 	.word	0x20005000
 8000530:	00000400 	.word	0x00000400
 8000534:	200001f8 	.word	0x200001f8
 8000538:	20000250 	.word	0x20000250

0800053c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	bc80      	pop	{r7}
 8000546:	4770      	bx	lr

08000548 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800054c:	4b11      	ldr	r3, [pc, #68]	; (8000594 <MX_USART2_UART_Init+0x4c>)
 800054e:	4a12      	ldr	r2, [pc, #72]	; (8000598 <MX_USART2_UART_Init+0x50>)
 8000550:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000552:	4b10      	ldr	r3, [pc, #64]	; (8000594 <MX_USART2_UART_Init+0x4c>)
 8000554:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000558:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800055a:	4b0e      	ldr	r3, [pc, #56]	; (8000594 <MX_USART2_UART_Init+0x4c>)
 800055c:	2200      	movs	r2, #0
 800055e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000560:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <MX_USART2_UART_Init+0x4c>)
 8000562:	2200      	movs	r2, #0
 8000564:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000566:	4b0b      	ldr	r3, [pc, #44]	; (8000594 <MX_USART2_UART_Init+0x4c>)
 8000568:	2200      	movs	r2, #0
 800056a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800056c:	4b09      	ldr	r3, [pc, #36]	; (8000594 <MX_USART2_UART_Init+0x4c>)
 800056e:	220c      	movs	r2, #12
 8000570:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000572:	4b08      	ldr	r3, [pc, #32]	; (8000594 <MX_USART2_UART_Init+0x4c>)
 8000574:	2200      	movs	r2, #0
 8000576:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000578:	4b06      	ldr	r3, [pc, #24]	; (8000594 <MX_USART2_UART_Init+0x4c>)
 800057a:	2200      	movs	r2, #0
 800057c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800057e:	4805      	ldr	r0, [pc, #20]	; (8000594 <MX_USART2_UART_Init+0x4c>)
 8000580:	f000 ff50 	bl	8001424 <HAL_UART_Init>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d001      	beq.n	800058e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800058a:	f7ff ff0f 	bl	80003ac <Error_Handler>
  }

}
 800058e:	bf00      	nop
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	20000204 	.word	0x20000204
 8000598:	40004400 	.word	0x40004400

0800059c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b088      	sub	sp, #32
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a4:	f107 0310 	add.w	r3, r7, #16
 80005a8:	2200      	movs	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]
 80005ac:	605a      	str	r2, [r3, #4]
 80005ae:	609a      	str	r2, [r3, #8]
 80005b0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4a1b      	ldr	r2, [pc, #108]	; (8000624 <HAL_UART_MspInit+0x88>)
 80005b8:	4293      	cmp	r3, r2
 80005ba:	d12f      	bne.n	800061c <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005bc:	4b1a      	ldr	r3, [pc, #104]	; (8000628 <HAL_UART_MspInit+0x8c>)
 80005be:	69db      	ldr	r3, [r3, #28]
 80005c0:	4a19      	ldr	r2, [pc, #100]	; (8000628 <HAL_UART_MspInit+0x8c>)
 80005c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005c6:	61d3      	str	r3, [r2, #28]
 80005c8:	4b17      	ldr	r3, [pc, #92]	; (8000628 <HAL_UART_MspInit+0x8c>)
 80005ca:	69db      	ldr	r3, [r3, #28]
 80005cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005d0:	60fb      	str	r3, [r7, #12]
 80005d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d4:	4b14      	ldr	r3, [pc, #80]	; (8000628 <HAL_UART_MspInit+0x8c>)
 80005d6:	699b      	ldr	r3, [r3, #24]
 80005d8:	4a13      	ldr	r2, [pc, #76]	; (8000628 <HAL_UART_MspInit+0x8c>)
 80005da:	f043 0304 	orr.w	r3, r3, #4
 80005de:	6193      	str	r3, [r2, #24]
 80005e0:	4b11      	ldr	r3, [pc, #68]	; (8000628 <HAL_UART_MspInit+0x8c>)
 80005e2:	699b      	ldr	r3, [r3, #24]
 80005e4:	f003 0304 	and.w	r3, r3, #4
 80005e8:	60bb      	str	r3, [r7, #8]
 80005ea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80005ec:	2304      	movs	r3, #4
 80005ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005f0:	2302      	movs	r3, #2
 80005f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005f4:	2303      	movs	r3, #3
 80005f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f8:	f107 0310 	add.w	r3, r7, #16
 80005fc:	4619      	mov	r1, r3
 80005fe:	480b      	ldr	r0, [pc, #44]	; (800062c <HAL_UART_MspInit+0x90>)
 8000600:	f000 f982 	bl	8000908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000604:	2308      	movs	r3, #8
 8000606:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000608:	2300      	movs	r3, #0
 800060a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060c:	2300      	movs	r3, #0
 800060e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000610:	f107 0310 	add.w	r3, r7, #16
 8000614:	4619      	mov	r1, r3
 8000616:	4805      	ldr	r0, [pc, #20]	; (800062c <HAL_UART_MspInit+0x90>)
 8000618:	f000 f976 	bl	8000908 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800061c:	bf00      	nop
 800061e:	3720      	adds	r7, #32
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	40004400 	.word	0x40004400
 8000628:	40021000 	.word	0x40021000
 800062c:	40010800 	.word	0x40010800

08000630 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000630:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000632:	e003      	b.n	800063c <LoopCopyDataInit>

08000634 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000634:	4b0b      	ldr	r3, [pc, #44]	; (8000664 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000636:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000638:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800063a:	3104      	adds	r1, #4

0800063c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800063c:	480a      	ldr	r0, [pc, #40]	; (8000668 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800063e:	4b0b      	ldr	r3, [pc, #44]	; (800066c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000640:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000642:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000644:	d3f6      	bcc.n	8000634 <CopyDataInit>
  ldr r2, =_sbss
 8000646:	4a0a      	ldr	r2, [pc, #40]	; (8000670 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000648:	e002      	b.n	8000650 <LoopFillZerobss>

0800064a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800064a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800064c:	f842 3b04 	str.w	r3, [r2], #4

08000650 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000650:	4b08      	ldr	r3, [pc, #32]	; (8000674 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000652:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000654:	d3f9      	bcc.n	800064a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000656:	f7ff ff71 	bl	800053c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800065a:	f001 f93f 	bl	80018dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800065e:	f7ff fdb5 	bl	80001cc <main>
  bx lr
 8000662:	4770      	bx	lr
  ldr r3, =_sidata
 8000664:	0800356c 	.word	0x0800356c
  ldr r0, =_sdata
 8000668:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800066c:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8000670:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8000674:	2000024c 	.word	0x2000024c

08000678 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000678:	e7fe      	b.n	8000678 <ADC1_2_IRQHandler>
	...

0800067c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000680:	4b08      	ldr	r3, [pc, #32]	; (80006a4 <HAL_Init+0x28>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a07      	ldr	r2, [pc, #28]	; (80006a4 <HAL_Init+0x28>)
 8000686:	f043 0310 	orr.w	r3, r3, #16
 800068a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800068c:	2003      	movs	r0, #3
 800068e:	f000 f907 	bl	80008a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000692:	2000      	movs	r0, #0
 8000694:	f000 f808 	bl	80006a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000698:	f7ff fe8e 	bl	80003b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800069c:	2300      	movs	r3, #0
}
 800069e:	4618      	mov	r0, r3
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40022000 	.word	0x40022000

080006a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006b0:	4b12      	ldr	r3, [pc, #72]	; (80006fc <HAL_InitTick+0x54>)
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	4b12      	ldr	r3, [pc, #72]	; (8000700 <HAL_InitTick+0x58>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	4619      	mov	r1, r3
 80006ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006be:	fbb3 f3f1 	udiv	r3, r3, r1
 80006c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c6:	4618      	mov	r0, r3
 80006c8:	f000 f911 	bl	80008ee <HAL_SYSTICK_Config>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d001      	beq.n	80006d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006d2:	2301      	movs	r3, #1
 80006d4:	e00e      	b.n	80006f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	2b0f      	cmp	r3, #15
 80006da:	d80a      	bhi.n	80006f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006dc:	2200      	movs	r2, #0
 80006de:	6879      	ldr	r1, [r7, #4]
 80006e0:	f04f 30ff 	mov.w	r0, #4294967295
 80006e4:	f000 f8e7 	bl	80008b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006e8:	4a06      	ldr	r2, [pc, #24]	; (8000704 <HAL_InitTick+0x5c>)
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006ee:	2300      	movs	r3, #0
 80006f0:	e000      	b.n	80006f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006f2:	2301      	movs	r3, #1
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000000 	.word	0x20000000
 8000700:	20000008 	.word	0x20000008
 8000704:	20000004 	.word	0x20000004

08000708 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800070c:	4b05      	ldr	r3, [pc, #20]	; (8000724 <HAL_IncTick+0x1c>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	461a      	mov	r2, r3
 8000712:	4b05      	ldr	r3, [pc, #20]	; (8000728 <HAL_IncTick+0x20>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4413      	add	r3, r2
 8000718:	4a03      	ldr	r2, [pc, #12]	; (8000728 <HAL_IncTick+0x20>)
 800071a:	6013      	str	r3, [r2, #0]
}
 800071c:	bf00      	nop
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	20000008 	.word	0x20000008
 8000728:	20000244 	.word	0x20000244

0800072c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  return uwTick;
 8000730:	4b02      	ldr	r3, [pc, #8]	; (800073c <HAL_GetTick+0x10>)
 8000732:	681b      	ldr	r3, [r3, #0]
}
 8000734:	4618      	mov	r0, r3
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr
 800073c:	20000244 	.word	0x20000244

08000740 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000740:	b480      	push	{r7}
 8000742:	b085      	sub	sp, #20
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	f003 0307 	and.w	r3, r3, #7
 800074e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000750:	4b0c      	ldr	r3, [pc, #48]	; (8000784 <__NVIC_SetPriorityGrouping+0x44>)
 8000752:	68db      	ldr	r3, [r3, #12]
 8000754:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000756:	68ba      	ldr	r2, [r7, #8]
 8000758:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800075c:	4013      	ands	r3, r2
 800075e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000764:	68bb      	ldr	r3, [r7, #8]
 8000766:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000768:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800076c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000770:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000772:	4a04      	ldr	r2, [pc, #16]	; (8000784 <__NVIC_SetPriorityGrouping+0x44>)
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	60d3      	str	r3, [r2, #12]
}
 8000778:	bf00      	nop
 800077a:	3714      	adds	r7, #20
 800077c:	46bd      	mov	sp, r7
 800077e:	bc80      	pop	{r7}
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	e000ed00 	.word	0xe000ed00

08000788 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800078c:	4b04      	ldr	r3, [pc, #16]	; (80007a0 <__NVIC_GetPriorityGrouping+0x18>)
 800078e:	68db      	ldr	r3, [r3, #12]
 8000790:	0a1b      	lsrs	r3, r3, #8
 8000792:	f003 0307 	and.w	r3, r3, #7
}
 8000796:	4618      	mov	r0, r3
 8000798:	46bd      	mov	sp, r7
 800079a:	bc80      	pop	{r7}
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	e000ed00 	.word	0xe000ed00

080007a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	6039      	str	r1, [r7, #0]
 80007ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	db0a      	blt.n	80007ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	b2da      	uxtb	r2, r3
 80007bc:	490c      	ldr	r1, [pc, #48]	; (80007f0 <__NVIC_SetPriority+0x4c>)
 80007be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c2:	0112      	lsls	r2, r2, #4
 80007c4:	b2d2      	uxtb	r2, r2
 80007c6:	440b      	add	r3, r1
 80007c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007cc:	e00a      	b.n	80007e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	b2da      	uxtb	r2, r3
 80007d2:	4908      	ldr	r1, [pc, #32]	; (80007f4 <__NVIC_SetPriority+0x50>)
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	f003 030f 	and.w	r3, r3, #15
 80007da:	3b04      	subs	r3, #4
 80007dc:	0112      	lsls	r2, r2, #4
 80007de:	b2d2      	uxtb	r2, r2
 80007e0:	440b      	add	r3, r1
 80007e2:	761a      	strb	r2, [r3, #24]
}
 80007e4:	bf00      	nop
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bc80      	pop	{r7}
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	e000e100 	.word	0xe000e100
 80007f4:	e000ed00 	.word	0xe000ed00

080007f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b089      	sub	sp, #36	; 0x24
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	60f8      	str	r0, [r7, #12]
 8000800:	60b9      	str	r1, [r7, #8]
 8000802:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000804:	68fb      	ldr	r3, [r7, #12]
 8000806:	f003 0307 	and.w	r3, r3, #7
 800080a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800080c:	69fb      	ldr	r3, [r7, #28]
 800080e:	f1c3 0307 	rsb	r3, r3, #7
 8000812:	2b04      	cmp	r3, #4
 8000814:	bf28      	it	cs
 8000816:	2304      	movcs	r3, #4
 8000818:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800081a:	69fb      	ldr	r3, [r7, #28]
 800081c:	3304      	adds	r3, #4
 800081e:	2b06      	cmp	r3, #6
 8000820:	d902      	bls.n	8000828 <NVIC_EncodePriority+0x30>
 8000822:	69fb      	ldr	r3, [r7, #28]
 8000824:	3b03      	subs	r3, #3
 8000826:	e000      	b.n	800082a <NVIC_EncodePriority+0x32>
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800082c:	f04f 32ff 	mov.w	r2, #4294967295
 8000830:	69bb      	ldr	r3, [r7, #24]
 8000832:	fa02 f303 	lsl.w	r3, r2, r3
 8000836:	43da      	mvns	r2, r3
 8000838:	68bb      	ldr	r3, [r7, #8]
 800083a:	401a      	ands	r2, r3
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000840:	f04f 31ff 	mov.w	r1, #4294967295
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	fa01 f303 	lsl.w	r3, r1, r3
 800084a:	43d9      	mvns	r1, r3
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000850:	4313      	orrs	r3, r2
         );
}
 8000852:	4618      	mov	r0, r3
 8000854:	3724      	adds	r7, #36	; 0x24
 8000856:	46bd      	mov	sp, r7
 8000858:	bc80      	pop	{r7}
 800085a:	4770      	bx	lr

0800085c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	3b01      	subs	r3, #1
 8000868:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800086c:	d301      	bcc.n	8000872 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800086e:	2301      	movs	r3, #1
 8000870:	e00f      	b.n	8000892 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000872:	4a0a      	ldr	r2, [pc, #40]	; (800089c <SysTick_Config+0x40>)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	3b01      	subs	r3, #1
 8000878:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800087a:	210f      	movs	r1, #15
 800087c:	f04f 30ff 	mov.w	r0, #4294967295
 8000880:	f7ff ff90 	bl	80007a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000884:	4b05      	ldr	r3, [pc, #20]	; (800089c <SysTick_Config+0x40>)
 8000886:	2200      	movs	r2, #0
 8000888:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800088a:	4b04      	ldr	r3, [pc, #16]	; (800089c <SysTick_Config+0x40>)
 800088c:	2207      	movs	r2, #7
 800088e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000890:	2300      	movs	r3, #0
}
 8000892:	4618      	mov	r0, r3
 8000894:	3708      	adds	r7, #8
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	e000e010 	.word	0xe000e010

080008a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008a8:	6878      	ldr	r0, [r7, #4]
 80008aa:	f7ff ff49 	bl	8000740 <__NVIC_SetPriorityGrouping>
}
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}

080008b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008b6:	b580      	push	{r7, lr}
 80008b8:	b086      	sub	sp, #24
 80008ba:	af00      	add	r7, sp, #0
 80008bc:	4603      	mov	r3, r0
 80008be:	60b9      	str	r1, [r7, #8]
 80008c0:	607a      	str	r2, [r7, #4]
 80008c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008c4:	2300      	movs	r3, #0
 80008c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008c8:	f7ff ff5e 	bl	8000788 <__NVIC_GetPriorityGrouping>
 80008cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008ce:	687a      	ldr	r2, [r7, #4]
 80008d0:	68b9      	ldr	r1, [r7, #8]
 80008d2:	6978      	ldr	r0, [r7, #20]
 80008d4:	f7ff ff90 	bl	80007f8 <NVIC_EncodePriority>
 80008d8:	4602      	mov	r2, r0
 80008da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008de:	4611      	mov	r1, r2
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff ff5f 	bl	80007a4 <__NVIC_SetPriority>
}
 80008e6:	bf00      	nop
 80008e8:	3718      	adds	r7, #24
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}

080008ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	b082      	sub	sp, #8
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008f6:	6878      	ldr	r0, [r7, #4]
 80008f8:	f7ff ffb0 	bl	800085c <SysTick_Config>
 80008fc:	4603      	mov	r3, r0
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
	...

08000908 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000908:	b480      	push	{r7}
 800090a:	b08b      	sub	sp, #44	; 0x2c
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000912:	2300      	movs	r3, #0
 8000914:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000916:	2300      	movs	r3, #0
 8000918:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800091a:	e127      	b.n	8000b6c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800091c:	2201      	movs	r2, #1
 800091e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000920:	fa02 f303 	lsl.w	r3, r2, r3
 8000924:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	69fa      	ldr	r2, [r7, #28]
 800092c:	4013      	ands	r3, r2
 800092e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000930:	69ba      	ldr	r2, [r7, #24]
 8000932:	69fb      	ldr	r3, [r7, #28]
 8000934:	429a      	cmp	r2, r3
 8000936:	f040 8116 	bne.w	8000b66 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	2b12      	cmp	r3, #18
 8000940:	d034      	beq.n	80009ac <HAL_GPIO_Init+0xa4>
 8000942:	2b12      	cmp	r3, #18
 8000944:	d80d      	bhi.n	8000962 <HAL_GPIO_Init+0x5a>
 8000946:	2b02      	cmp	r3, #2
 8000948:	d02b      	beq.n	80009a2 <HAL_GPIO_Init+0x9a>
 800094a:	2b02      	cmp	r3, #2
 800094c:	d804      	bhi.n	8000958 <HAL_GPIO_Init+0x50>
 800094e:	2b00      	cmp	r3, #0
 8000950:	d031      	beq.n	80009b6 <HAL_GPIO_Init+0xae>
 8000952:	2b01      	cmp	r3, #1
 8000954:	d01c      	beq.n	8000990 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000956:	e048      	b.n	80009ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000958:	2b03      	cmp	r3, #3
 800095a:	d043      	beq.n	80009e4 <HAL_GPIO_Init+0xdc>
 800095c:	2b11      	cmp	r3, #17
 800095e:	d01b      	beq.n	8000998 <HAL_GPIO_Init+0x90>
          break;
 8000960:	e043      	b.n	80009ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000962:	4a89      	ldr	r2, [pc, #548]	; (8000b88 <HAL_GPIO_Init+0x280>)
 8000964:	4293      	cmp	r3, r2
 8000966:	d026      	beq.n	80009b6 <HAL_GPIO_Init+0xae>
 8000968:	4a87      	ldr	r2, [pc, #540]	; (8000b88 <HAL_GPIO_Init+0x280>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d806      	bhi.n	800097c <HAL_GPIO_Init+0x74>
 800096e:	4a87      	ldr	r2, [pc, #540]	; (8000b8c <HAL_GPIO_Init+0x284>)
 8000970:	4293      	cmp	r3, r2
 8000972:	d020      	beq.n	80009b6 <HAL_GPIO_Init+0xae>
 8000974:	4a86      	ldr	r2, [pc, #536]	; (8000b90 <HAL_GPIO_Init+0x288>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d01d      	beq.n	80009b6 <HAL_GPIO_Init+0xae>
          break;
 800097a:	e036      	b.n	80009ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800097c:	4a85      	ldr	r2, [pc, #532]	; (8000b94 <HAL_GPIO_Init+0x28c>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d019      	beq.n	80009b6 <HAL_GPIO_Init+0xae>
 8000982:	4a85      	ldr	r2, [pc, #532]	; (8000b98 <HAL_GPIO_Init+0x290>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d016      	beq.n	80009b6 <HAL_GPIO_Init+0xae>
 8000988:	4a84      	ldr	r2, [pc, #528]	; (8000b9c <HAL_GPIO_Init+0x294>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d013      	beq.n	80009b6 <HAL_GPIO_Init+0xae>
          break;
 800098e:	e02c      	b.n	80009ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	68db      	ldr	r3, [r3, #12]
 8000994:	623b      	str	r3, [r7, #32]
          break;
 8000996:	e028      	b.n	80009ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	68db      	ldr	r3, [r3, #12]
 800099c:	3304      	adds	r3, #4
 800099e:	623b      	str	r3, [r7, #32]
          break;
 80009a0:	e023      	b.n	80009ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	68db      	ldr	r3, [r3, #12]
 80009a6:	3308      	adds	r3, #8
 80009a8:	623b      	str	r3, [r7, #32]
          break;
 80009aa:	e01e      	b.n	80009ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	68db      	ldr	r3, [r3, #12]
 80009b0:	330c      	adds	r3, #12
 80009b2:	623b      	str	r3, [r7, #32]
          break;
 80009b4:	e019      	b.n	80009ea <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	689b      	ldr	r3, [r3, #8]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d102      	bne.n	80009c4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009be:	2304      	movs	r3, #4
 80009c0:	623b      	str	r3, [r7, #32]
          break;
 80009c2:	e012      	b.n	80009ea <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	689b      	ldr	r3, [r3, #8]
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d105      	bne.n	80009d8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009cc:	2308      	movs	r3, #8
 80009ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	69fa      	ldr	r2, [r7, #28]
 80009d4:	611a      	str	r2, [r3, #16]
          break;
 80009d6:	e008      	b.n	80009ea <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009d8:	2308      	movs	r3, #8
 80009da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	69fa      	ldr	r2, [r7, #28]
 80009e0:	615a      	str	r2, [r3, #20]
          break;
 80009e2:	e002      	b.n	80009ea <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009e4:	2300      	movs	r3, #0
 80009e6:	623b      	str	r3, [r7, #32]
          break;
 80009e8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009ea:	69bb      	ldr	r3, [r7, #24]
 80009ec:	2bff      	cmp	r3, #255	; 0xff
 80009ee:	d801      	bhi.n	80009f4 <HAL_GPIO_Init+0xec>
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	e001      	b.n	80009f8 <HAL_GPIO_Init+0xf0>
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	3304      	adds	r3, #4
 80009f8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009fa:	69bb      	ldr	r3, [r7, #24]
 80009fc:	2bff      	cmp	r3, #255	; 0xff
 80009fe:	d802      	bhi.n	8000a06 <HAL_GPIO_Init+0xfe>
 8000a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a02:	009b      	lsls	r3, r3, #2
 8000a04:	e002      	b.n	8000a0c <HAL_GPIO_Init+0x104>
 8000a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a08:	3b08      	subs	r3, #8
 8000a0a:	009b      	lsls	r3, r3, #2
 8000a0c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	681a      	ldr	r2, [r3, #0]
 8000a12:	210f      	movs	r1, #15
 8000a14:	693b      	ldr	r3, [r7, #16]
 8000a16:	fa01 f303 	lsl.w	r3, r1, r3
 8000a1a:	43db      	mvns	r3, r3
 8000a1c:	401a      	ands	r2, r3
 8000a1e:	6a39      	ldr	r1, [r7, #32]
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	fa01 f303 	lsl.w	r3, r1, r3
 8000a26:	431a      	orrs	r2, r3
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	f000 8096 	beq.w	8000b66 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a3a:	4b59      	ldr	r3, [pc, #356]	; (8000ba0 <HAL_GPIO_Init+0x298>)
 8000a3c:	699b      	ldr	r3, [r3, #24]
 8000a3e:	4a58      	ldr	r2, [pc, #352]	; (8000ba0 <HAL_GPIO_Init+0x298>)
 8000a40:	f043 0301 	orr.w	r3, r3, #1
 8000a44:	6193      	str	r3, [r2, #24]
 8000a46:	4b56      	ldr	r3, [pc, #344]	; (8000ba0 <HAL_GPIO_Init+0x298>)
 8000a48:	699b      	ldr	r3, [r3, #24]
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	60bb      	str	r3, [r7, #8]
 8000a50:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a52:	4a54      	ldr	r2, [pc, #336]	; (8000ba4 <HAL_GPIO_Init+0x29c>)
 8000a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a56:	089b      	lsrs	r3, r3, #2
 8000a58:	3302      	adds	r3, #2
 8000a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a5e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a62:	f003 0303 	and.w	r3, r3, #3
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	220f      	movs	r2, #15
 8000a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6e:	43db      	mvns	r3, r3
 8000a70:	68fa      	ldr	r2, [r7, #12]
 8000a72:	4013      	ands	r3, r2
 8000a74:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	4a4b      	ldr	r2, [pc, #300]	; (8000ba8 <HAL_GPIO_Init+0x2a0>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d013      	beq.n	8000aa6 <HAL_GPIO_Init+0x19e>
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4a4a      	ldr	r2, [pc, #296]	; (8000bac <HAL_GPIO_Init+0x2a4>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d00d      	beq.n	8000aa2 <HAL_GPIO_Init+0x19a>
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	4a49      	ldr	r2, [pc, #292]	; (8000bb0 <HAL_GPIO_Init+0x2a8>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d007      	beq.n	8000a9e <HAL_GPIO_Init+0x196>
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	4a48      	ldr	r2, [pc, #288]	; (8000bb4 <HAL_GPIO_Init+0x2ac>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d101      	bne.n	8000a9a <HAL_GPIO_Init+0x192>
 8000a96:	2303      	movs	r3, #3
 8000a98:	e006      	b.n	8000aa8 <HAL_GPIO_Init+0x1a0>
 8000a9a:	2304      	movs	r3, #4
 8000a9c:	e004      	b.n	8000aa8 <HAL_GPIO_Init+0x1a0>
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	e002      	b.n	8000aa8 <HAL_GPIO_Init+0x1a0>
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	e000      	b.n	8000aa8 <HAL_GPIO_Init+0x1a0>
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000aaa:	f002 0203 	and.w	r2, r2, #3
 8000aae:	0092      	lsls	r2, r2, #2
 8000ab0:	4093      	lsls	r3, r2
 8000ab2:	68fa      	ldr	r2, [r7, #12]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ab8:	493a      	ldr	r1, [pc, #232]	; (8000ba4 <HAL_GPIO_Init+0x29c>)
 8000aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000abc:	089b      	lsrs	r3, r3, #2
 8000abe:	3302      	adds	r3, #2
 8000ac0:	68fa      	ldr	r2, [r7, #12]
 8000ac2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d006      	beq.n	8000ae0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000ad2:	4b39      	ldr	r3, [pc, #228]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	4938      	ldr	r1, [pc, #224]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000ad8:	69bb      	ldr	r3, [r7, #24]
 8000ada:	4313      	orrs	r3, r2
 8000adc:	600b      	str	r3, [r1, #0]
 8000ade:	e006      	b.n	8000aee <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000ae0:	4b35      	ldr	r3, [pc, #212]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	69bb      	ldr	r3, [r7, #24]
 8000ae6:	43db      	mvns	r3, r3
 8000ae8:	4933      	ldr	r1, [pc, #204]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000aea:	4013      	ands	r3, r2
 8000aec:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d006      	beq.n	8000b08 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000afa:	4b2f      	ldr	r3, [pc, #188]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000afc:	685a      	ldr	r2, [r3, #4]
 8000afe:	492e      	ldr	r1, [pc, #184]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000b00:	69bb      	ldr	r3, [r7, #24]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	604b      	str	r3, [r1, #4]
 8000b06:	e006      	b.n	8000b16 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b08:	4b2b      	ldr	r3, [pc, #172]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000b0a:	685a      	ldr	r2, [r3, #4]
 8000b0c:	69bb      	ldr	r3, [r7, #24]
 8000b0e:	43db      	mvns	r3, r3
 8000b10:	4929      	ldr	r1, [pc, #164]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000b12:	4013      	ands	r3, r2
 8000b14:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	685b      	ldr	r3, [r3, #4]
 8000b1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d006      	beq.n	8000b30 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b22:	4b25      	ldr	r3, [pc, #148]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000b24:	689a      	ldr	r2, [r3, #8]
 8000b26:	4924      	ldr	r1, [pc, #144]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000b28:	69bb      	ldr	r3, [r7, #24]
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	608b      	str	r3, [r1, #8]
 8000b2e:	e006      	b.n	8000b3e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b30:	4b21      	ldr	r3, [pc, #132]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000b32:	689a      	ldr	r2, [r3, #8]
 8000b34:	69bb      	ldr	r3, [r7, #24]
 8000b36:	43db      	mvns	r3, r3
 8000b38:	491f      	ldr	r1, [pc, #124]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d006      	beq.n	8000b58 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b4a:	4b1b      	ldr	r3, [pc, #108]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000b4c:	68da      	ldr	r2, [r3, #12]
 8000b4e:	491a      	ldr	r1, [pc, #104]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000b50:	69bb      	ldr	r3, [r7, #24]
 8000b52:	4313      	orrs	r3, r2
 8000b54:	60cb      	str	r3, [r1, #12]
 8000b56:	e006      	b.n	8000b66 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b58:	4b17      	ldr	r3, [pc, #92]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000b5a:	68da      	ldr	r2, [r3, #12]
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	43db      	mvns	r3, r3
 8000b60:	4915      	ldr	r1, [pc, #84]	; (8000bb8 <HAL_GPIO_Init+0x2b0>)
 8000b62:	4013      	ands	r3, r2
 8000b64:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b68:	3301      	adds	r3, #1
 8000b6a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b72:	fa22 f303 	lsr.w	r3, r2, r3
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	f47f aed0 	bne.w	800091c <HAL_GPIO_Init+0x14>
  }
}
 8000b7c:	bf00      	nop
 8000b7e:	372c      	adds	r7, #44	; 0x2c
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bc80      	pop	{r7}
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	10210000 	.word	0x10210000
 8000b8c:	10110000 	.word	0x10110000
 8000b90:	10120000 	.word	0x10120000
 8000b94:	10310000 	.word	0x10310000
 8000b98:	10320000 	.word	0x10320000
 8000b9c:	10220000 	.word	0x10220000
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	40010000 	.word	0x40010000
 8000ba8:	40010800 	.word	0x40010800
 8000bac:	40010c00 	.word	0x40010c00
 8000bb0:	40011000 	.word	0x40011000
 8000bb4:	40011400 	.word	0x40011400
 8000bb8:	40010400 	.word	0x40010400

08000bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	807b      	strh	r3, [r7, #2]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000bcc:	787b      	ldrb	r3, [r7, #1]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d003      	beq.n	8000bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bd2:	887a      	ldrh	r2, [r7, #2]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000bd8:	e003      	b.n	8000be2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000bda:	887b      	ldrh	r3, [r7, #2]
 8000bdc:	041a      	lsls	r2, r3, #16
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	611a      	str	r2, [r3, #16]
}
 8000be2:	bf00      	nop
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr

08000bec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b086      	sub	sp, #24
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d101      	bne.n	8000bfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	e26c      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f003 0301 	and.w	r3, r3, #1
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	f000 8087 	beq.w	8000d1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c0c:	4b92      	ldr	r3, [pc, #584]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	f003 030c 	and.w	r3, r3, #12
 8000c14:	2b04      	cmp	r3, #4
 8000c16:	d00c      	beq.n	8000c32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c18:	4b8f      	ldr	r3, [pc, #572]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f003 030c 	and.w	r3, r3, #12
 8000c20:	2b08      	cmp	r3, #8
 8000c22:	d112      	bne.n	8000c4a <HAL_RCC_OscConfig+0x5e>
 8000c24:	4b8c      	ldr	r3, [pc, #560]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c30:	d10b      	bne.n	8000c4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c32:	4b89      	ldr	r3, [pc, #548]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d06c      	beq.n	8000d18 <HAL_RCC_OscConfig+0x12c>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d168      	bne.n	8000d18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
 8000c48:	e246      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	685b      	ldr	r3, [r3, #4]
 8000c4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c52:	d106      	bne.n	8000c62 <HAL_RCC_OscConfig+0x76>
 8000c54:	4b80      	ldr	r3, [pc, #512]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a7f      	ldr	r2, [pc, #508]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c5e:	6013      	str	r3, [r2, #0]
 8000c60:	e02e      	b.n	8000cc0 <HAL_RCC_OscConfig+0xd4>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d10c      	bne.n	8000c84 <HAL_RCC_OscConfig+0x98>
 8000c6a:	4b7b      	ldr	r3, [pc, #492]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a7a      	ldr	r2, [pc, #488]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c74:	6013      	str	r3, [r2, #0]
 8000c76:	4b78      	ldr	r3, [pc, #480]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4a77      	ldr	r2, [pc, #476]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c80:	6013      	str	r3, [r2, #0]
 8000c82:	e01d      	b.n	8000cc0 <HAL_RCC_OscConfig+0xd4>
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c8c:	d10c      	bne.n	8000ca8 <HAL_RCC_OscConfig+0xbc>
 8000c8e:	4b72      	ldr	r3, [pc, #456]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a71      	ldr	r2, [pc, #452]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c98:	6013      	str	r3, [r2, #0]
 8000c9a:	4b6f      	ldr	r3, [pc, #444]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4a6e      	ldr	r2, [pc, #440]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000ca0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ca4:	6013      	str	r3, [r2, #0]
 8000ca6:	e00b      	b.n	8000cc0 <HAL_RCC_OscConfig+0xd4>
 8000ca8:	4b6b      	ldr	r3, [pc, #428]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a6a      	ldr	r2, [pc, #424]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000cae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cb2:	6013      	str	r3, [r2, #0]
 8000cb4:	4b68      	ldr	r3, [pc, #416]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a67      	ldr	r2, [pc, #412]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000cba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cbe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d013      	beq.n	8000cf0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cc8:	f7ff fd30 	bl	800072c <HAL_GetTick>
 8000ccc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cce:	e008      	b.n	8000ce2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cd0:	f7ff fd2c 	bl	800072c <HAL_GetTick>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	693b      	ldr	r3, [r7, #16]
 8000cd8:	1ad3      	subs	r3, r2, r3
 8000cda:	2b64      	cmp	r3, #100	; 0x64
 8000cdc:	d901      	bls.n	8000ce2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	e1fa      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ce2:	4b5d      	ldr	r3, [pc, #372]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d0f0      	beq.n	8000cd0 <HAL_RCC_OscConfig+0xe4>
 8000cee:	e014      	b.n	8000d1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cf0:	f7ff fd1c 	bl	800072c <HAL_GetTick>
 8000cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cf6:	e008      	b.n	8000d0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cf8:	f7ff fd18 	bl	800072c <HAL_GetTick>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	1ad3      	subs	r3, r2, r3
 8000d02:	2b64      	cmp	r3, #100	; 0x64
 8000d04:	d901      	bls.n	8000d0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d06:	2303      	movs	r3, #3
 8000d08:	e1e6      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d0a:	4b53      	ldr	r3, [pc, #332]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d1f0      	bne.n	8000cf8 <HAL_RCC_OscConfig+0x10c>
 8000d16:	e000      	b.n	8000d1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f003 0302 	and.w	r3, r3, #2
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d063      	beq.n	8000dee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d26:	4b4c      	ldr	r3, [pc, #304]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	f003 030c 	and.w	r3, r3, #12
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d00b      	beq.n	8000d4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d32:	4b49      	ldr	r3, [pc, #292]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f003 030c 	and.w	r3, r3, #12
 8000d3a:	2b08      	cmp	r3, #8
 8000d3c:	d11c      	bne.n	8000d78 <HAL_RCC_OscConfig+0x18c>
 8000d3e:	4b46      	ldr	r3, [pc, #280]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d116      	bne.n	8000d78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d4a:	4b43      	ldr	r3, [pc, #268]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f003 0302 	and.w	r3, r3, #2
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d005      	beq.n	8000d62 <HAL_RCC_OscConfig+0x176>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	691b      	ldr	r3, [r3, #16]
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d001      	beq.n	8000d62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	e1ba      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d62:	4b3d      	ldr	r3, [pc, #244]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	695b      	ldr	r3, [r3, #20]
 8000d6e:	00db      	lsls	r3, r3, #3
 8000d70:	4939      	ldr	r1, [pc, #228]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000d72:	4313      	orrs	r3, r2
 8000d74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d76:	e03a      	b.n	8000dee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	691b      	ldr	r3, [r3, #16]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d020      	beq.n	8000dc2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d80:	4b36      	ldr	r3, [pc, #216]	; (8000e5c <HAL_RCC_OscConfig+0x270>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d86:	f7ff fcd1 	bl	800072c <HAL_GetTick>
 8000d8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d8c:	e008      	b.n	8000da0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d8e:	f7ff fccd 	bl	800072c <HAL_GetTick>
 8000d92:	4602      	mov	r2, r0
 8000d94:	693b      	ldr	r3, [r7, #16]
 8000d96:	1ad3      	subs	r3, r2, r3
 8000d98:	2b02      	cmp	r3, #2
 8000d9a:	d901      	bls.n	8000da0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	e19b      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000da0:	4b2d      	ldr	r3, [pc, #180]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f003 0302 	and.w	r3, r3, #2
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d0f0      	beq.n	8000d8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dac:	4b2a      	ldr	r3, [pc, #168]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	695b      	ldr	r3, [r3, #20]
 8000db8:	00db      	lsls	r3, r3, #3
 8000dba:	4927      	ldr	r1, [pc, #156]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000dbc:	4313      	orrs	r3, r2
 8000dbe:	600b      	str	r3, [r1, #0]
 8000dc0:	e015      	b.n	8000dee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dc2:	4b26      	ldr	r3, [pc, #152]	; (8000e5c <HAL_RCC_OscConfig+0x270>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc8:	f7ff fcb0 	bl	800072c <HAL_GetTick>
 8000dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dce:	e008      	b.n	8000de2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dd0:	f7ff fcac 	bl	800072c <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	2b02      	cmp	r3, #2
 8000ddc:	d901      	bls.n	8000de2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000dde:	2303      	movs	r3, #3
 8000de0:	e17a      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000de2:	4b1d      	ldr	r3, [pc, #116]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0302 	and.w	r3, r3, #2
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d1f0      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f003 0308 	and.w	r3, r3, #8
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d03a      	beq.n	8000e70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	699b      	ldr	r3, [r3, #24]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d019      	beq.n	8000e36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e02:	4b17      	ldr	r3, [pc, #92]	; (8000e60 <HAL_RCC_OscConfig+0x274>)
 8000e04:	2201      	movs	r2, #1
 8000e06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e08:	f7ff fc90 	bl	800072c <HAL_GetTick>
 8000e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e0e:	e008      	b.n	8000e22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e10:	f7ff fc8c 	bl	800072c <HAL_GetTick>
 8000e14:	4602      	mov	r2, r0
 8000e16:	693b      	ldr	r3, [r7, #16]
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	2b02      	cmp	r3, #2
 8000e1c:	d901      	bls.n	8000e22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	e15a      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e22:	4b0d      	ldr	r3, [pc, #52]	; (8000e58 <HAL_RCC_OscConfig+0x26c>)
 8000e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e26:	f003 0302 	and.w	r3, r3, #2
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d0f0      	beq.n	8000e10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e2e:	2001      	movs	r0, #1
 8000e30:	f000 fada 	bl	80013e8 <RCC_Delay>
 8000e34:	e01c      	b.n	8000e70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e36:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <HAL_RCC_OscConfig+0x274>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e3c:	f7ff fc76 	bl	800072c <HAL_GetTick>
 8000e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e42:	e00f      	b.n	8000e64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e44:	f7ff fc72 	bl	800072c <HAL_GetTick>
 8000e48:	4602      	mov	r2, r0
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	1ad3      	subs	r3, r2, r3
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d908      	bls.n	8000e64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e52:	2303      	movs	r3, #3
 8000e54:	e140      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
 8000e56:	bf00      	nop
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	42420000 	.word	0x42420000
 8000e60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e64:	4b9e      	ldr	r3, [pc, #632]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e68:	f003 0302 	and.w	r3, r3, #2
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d1e9      	bne.n	8000e44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f003 0304 	and.w	r3, r3, #4
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	f000 80a6 	beq.w	8000fca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e82:	4b97      	ldr	r3, [pc, #604]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000e84:	69db      	ldr	r3, [r3, #28]
 8000e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d10d      	bne.n	8000eaa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e8e:	4b94      	ldr	r3, [pc, #592]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000e90:	69db      	ldr	r3, [r3, #28]
 8000e92:	4a93      	ldr	r2, [pc, #588]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000e94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e98:	61d3      	str	r3, [r2, #28]
 8000e9a:	4b91      	ldr	r3, [pc, #580]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000e9c:	69db      	ldr	r3, [r3, #28]
 8000e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea2:	60bb      	str	r3, [r7, #8]
 8000ea4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eaa:	4b8e      	ldr	r3, [pc, #568]	; (80010e4 <HAL_RCC_OscConfig+0x4f8>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d118      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000eb6:	4b8b      	ldr	r3, [pc, #556]	; (80010e4 <HAL_RCC_OscConfig+0x4f8>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4a8a      	ldr	r2, [pc, #552]	; (80010e4 <HAL_RCC_OscConfig+0x4f8>)
 8000ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ec0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ec2:	f7ff fc33 	bl	800072c <HAL_GetTick>
 8000ec6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ec8:	e008      	b.n	8000edc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eca:	f7ff fc2f 	bl	800072c <HAL_GetTick>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	2b64      	cmp	r3, #100	; 0x64
 8000ed6:	d901      	bls.n	8000edc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ed8:	2303      	movs	r3, #3
 8000eda:	e0fd      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000edc:	4b81      	ldr	r3, [pc, #516]	; (80010e4 <HAL_RCC_OscConfig+0x4f8>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d0f0      	beq.n	8000eca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d106      	bne.n	8000efe <HAL_RCC_OscConfig+0x312>
 8000ef0:	4b7b      	ldr	r3, [pc, #492]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000ef2:	6a1b      	ldr	r3, [r3, #32]
 8000ef4:	4a7a      	ldr	r2, [pc, #488]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000ef6:	f043 0301 	orr.w	r3, r3, #1
 8000efa:	6213      	str	r3, [r2, #32]
 8000efc:	e02d      	b.n	8000f5a <HAL_RCC_OscConfig+0x36e>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	68db      	ldr	r3, [r3, #12]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d10c      	bne.n	8000f20 <HAL_RCC_OscConfig+0x334>
 8000f06:	4b76      	ldr	r3, [pc, #472]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f08:	6a1b      	ldr	r3, [r3, #32]
 8000f0a:	4a75      	ldr	r2, [pc, #468]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f0c:	f023 0301 	bic.w	r3, r3, #1
 8000f10:	6213      	str	r3, [r2, #32]
 8000f12:	4b73      	ldr	r3, [pc, #460]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f14:	6a1b      	ldr	r3, [r3, #32]
 8000f16:	4a72      	ldr	r2, [pc, #456]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f18:	f023 0304 	bic.w	r3, r3, #4
 8000f1c:	6213      	str	r3, [r2, #32]
 8000f1e:	e01c      	b.n	8000f5a <HAL_RCC_OscConfig+0x36e>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	2b05      	cmp	r3, #5
 8000f26:	d10c      	bne.n	8000f42 <HAL_RCC_OscConfig+0x356>
 8000f28:	4b6d      	ldr	r3, [pc, #436]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f2a:	6a1b      	ldr	r3, [r3, #32]
 8000f2c:	4a6c      	ldr	r2, [pc, #432]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f2e:	f043 0304 	orr.w	r3, r3, #4
 8000f32:	6213      	str	r3, [r2, #32]
 8000f34:	4b6a      	ldr	r3, [pc, #424]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f36:	6a1b      	ldr	r3, [r3, #32]
 8000f38:	4a69      	ldr	r2, [pc, #420]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f3a:	f043 0301 	orr.w	r3, r3, #1
 8000f3e:	6213      	str	r3, [r2, #32]
 8000f40:	e00b      	b.n	8000f5a <HAL_RCC_OscConfig+0x36e>
 8000f42:	4b67      	ldr	r3, [pc, #412]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f44:	6a1b      	ldr	r3, [r3, #32]
 8000f46:	4a66      	ldr	r2, [pc, #408]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f48:	f023 0301 	bic.w	r3, r3, #1
 8000f4c:	6213      	str	r3, [r2, #32]
 8000f4e:	4b64      	ldr	r3, [pc, #400]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f50:	6a1b      	ldr	r3, [r3, #32]
 8000f52:	4a63      	ldr	r2, [pc, #396]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f54:	f023 0304 	bic.w	r3, r3, #4
 8000f58:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	68db      	ldr	r3, [r3, #12]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d015      	beq.n	8000f8e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f62:	f7ff fbe3 	bl	800072c <HAL_GetTick>
 8000f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f68:	e00a      	b.n	8000f80 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f6a:	f7ff fbdf 	bl	800072c <HAL_GetTick>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d901      	bls.n	8000f80 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	e0ab      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f80:	4b57      	ldr	r3, [pc, #348]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000f82:	6a1b      	ldr	r3, [r3, #32]
 8000f84:	f003 0302 	and.w	r3, r3, #2
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d0ee      	beq.n	8000f6a <HAL_RCC_OscConfig+0x37e>
 8000f8c:	e014      	b.n	8000fb8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f8e:	f7ff fbcd 	bl	800072c <HAL_GetTick>
 8000f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f94:	e00a      	b.n	8000fac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f96:	f7ff fbc9 	bl	800072c <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d901      	bls.n	8000fac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	e095      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fac:	4b4c      	ldr	r3, [pc, #304]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000fae:	6a1b      	ldr	r3, [r3, #32]
 8000fb0:	f003 0302 	and.w	r3, r3, #2
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d1ee      	bne.n	8000f96 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000fb8:	7dfb      	ldrb	r3, [r7, #23]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d105      	bne.n	8000fca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fbe:	4b48      	ldr	r3, [pc, #288]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000fc0:	69db      	ldr	r3, [r3, #28]
 8000fc2:	4a47      	ldr	r2, [pc, #284]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000fc4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fc8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	69db      	ldr	r3, [r3, #28]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f000 8081 	beq.w	80010d6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fd4:	4b42      	ldr	r3, [pc, #264]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f003 030c 	and.w	r3, r3, #12
 8000fdc:	2b08      	cmp	r3, #8
 8000fde:	d061      	beq.n	80010a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	69db      	ldr	r3, [r3, #28]
 8000fe4:	2b02      	cmp	r3, #2
 8000fe6:	d146      	bne.n	8001076 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fe8:	4b3f      	ldr	r3, [pc, #252]	; (80010e8 <HAL_RCC_OscConfig+0x4fc>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fee:	f7ff fb9d 	bl	800072c <HAL_GetTick>
 8000ff2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ff4:	e008      	b.n	8001008 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ff6:	f7ff fb99 	bl	800072c <HAL_GetTick>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	2b02      	cmp	r3, #2
 8001002:	d901      	bls.n	8001008 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001004:	2303      	movs	r3, #3
 8001006:	e067      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001008:	4b35      	ldr	r3, [pc, #212]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001010:	2b00      	cmp	r3, #0
 8001012:	d1f0      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6a1b      	ldr	r3, [r3, #32]
 8001018:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800101c:	d108      	bne.n	8001030 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800101e:	4b30      	ldr	r3, [pc, #192]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	492d      	ldr	r1, [pc, #180]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 800102c:	4313      	orrs	r3, r2
 800102e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001030:	4b2b      	ldr	r3, [pc, #172]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6a19      	ldr	r1, [r3, #32]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001040:	430b      	orrs	r3, r1
 8001042:	4927      	ldr	r1, [pc, #156]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8001044:	4313      	orrs	r3, r2
 8001046:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001048:	4b27      	ldr	r3, [pc, #156]	; (80010e8 <HAL_RCC_OscConfig+0x4fc>)
 800104a:	2201      	movs	r2, #1
 800104c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800104e:	f7ff fb6d 	bl	800072c <HAL_GetTick>
 8001052:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001054:	e008      	b.n	8001068 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001056:	f7ff fb69 	bl	800072c <HAL_GetTick>
 800105a:	4602      	mov	r2, r0
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	2b02      	cmp	r3, #2
 8001062:	d901      	bls.n	8001068 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001064:	2303      	movs	r3, #3
 8001066:	e037      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001068:	4b1d      	ldr	r3, [pc, #116]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001070:	2b00      	cmp	r3, #0
 8001072:	d0f0      	beq.n	8001056 <HAL_RCC_OscConfig+0x46a>
 8001074:	e02f      	b.n	80010d6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001076:	4b1c      	ldr	r3, [pc, #112]	; (80010e8 <HAL_RCC_OscConfig+0x4fc>)
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800107c:	f7ff fb56 	bl	800072c <HAL_GetTick>
 8001080:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001082:	e008      	b.n	8001096 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001084:	f7ff fb52 	bl	800072c <HAL_GetTick>
 8001088:	4602      	mov	r2, r0
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	2b02      	cmp	r3, #2
 8001090:	d901      	bls.n	8001096 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001092:	2303      	movs	r3, #3
 8001094:	e020      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001096:	4b12      	ldr	r3, [pc, #72]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1f0      	bne.n	8001084 <HAL_RCC_OscConfig+0x498>
 80010a2:	e018      	b.n	80010d6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	69db      	ldr	r3, [r3, #28]
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d101      	bne.n	80010b0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e013      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80010b0:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <HAL_RCC_OscConfig+0x4f4>)
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6a1b      	ldr	r3, [r3, #32]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d106      	bne.n	80010d2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d001      	beq.n	80010d6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e000      	b.n	80010d8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80010d6:	2300      	movs	r3, #0
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40021000 	.word	0x40021000
 80010e4:	40007000 	.word	0x40007000
 80010e8:	42420060 	.word	0x42420060

080010ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d101      	bne.n	8001100 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e0d0      	b.n	80012a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001100:	4b6a      	ldr	r3, [pc, #424]	; (80012ac <HAL_RCC_ClockConfig+0x1c0>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f003 0307 	and.w	r3, r3, #7
 8001108:	683a      	ldr	r2, [r7, #0]
 800110a:	429a      	cmp	r2, r3
 800110c:	d910      	bls.n	8001130 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800110e:	4b67      	ldr	r3, [pc, #412]	; (80012ac <HAL_RCC_ClockConfig+0x1c0>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f023 0207 	bic.w	r2, r3, #7
 8001116:	4965      	ldr	r1, [pc, #404]	; (80012ac <HAL_RCC_ClockConfig+0x1c0>)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	4313      	orrs	r3, r2
 800111c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800111e:	4b63      	ldr	r3, [pc, #396]	; (80012ac <HAL_RCC_ClockConfig+0x1c0>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f003 0307 	and.w	r3, r3, #7
 8001126:	683a      	ldr	r2, [r7, #0]
 8001128:	429a      	cmp	r2, r3
 800112a:	d001      	beq.n	8001130 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800112c:	2301      	movs	r3, #1
 800112e:	e0b8      	b.n	80012a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 0302 	and.w	r3, r3, #2
 8001138:	2b00      	cmp	r3, #0
 800113a:	d020      	beq.n	800117e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f003 0304 	and.w	r3, r3, #4
 8001144:	2b00      	cmp	r3, #0
 8001146:	d005      	beq.n	8001154 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001148:	4b59      	ldr	r3, [pc, #356]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	4a58      	ldr	r2, [pc, #352]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 800114e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001152:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0308 	and.w	r3, r3, #8
 800115c:	2b00      	cmp	r3, #0
 800115e:	d005      	beq.n	800116c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001160:	4b53      	ldr	r3, [pc, #332]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	4a52      	ldr	r2, [pc, #328]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001166:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800116a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800116c:	4b50      	ldr	r3, [pc, #320]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	494d      	ldr	r1, [pc, #308]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 800117a:	4313      	orrs	r3, r2
 800117c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	2b00      	cmp	r3, #0
 8001188:	d040      	beq.n	800120c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d107      	bne.n	80011a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001192:	4b47      	ldr	r3, [pc, #284]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d115      	bne.n	80011ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e07f      	b.n	80012a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b02      	cmp	r3, #2
 80011a8:	d107      	bne.n	80011ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011aa:	4b41      	ldr	r3, [pc, #260]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d109      	bne.n	80011ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e073      	b.n	80012a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ba:	4b3d      	ldr	r3, [pc, #244]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d101      	bne.n	80011ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
 80011c8:	e06b      	b.n	80012a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011ca:	4b39      	ldr	r3, [pc, #228]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f023 0203 	bic.w	r2, r3, #3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	4936      	ldr	r1, [pc, #216]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 80011d8:	4313      	orrs	r3, r2
 80011da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011dc:	f7ff faa6 	bl	800072c <HAL_GetTick>
 80011e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011e2:	e00a      	b.n	80011fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011e4:	f7ff faa2 	bl	800072c <HAL_GetTick>
 80011e8:	4602      	mov	r2, r0
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d901      	bls.n	80011fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011f6:	2303      	movs	r3, #3
 80011f8:	e053      	b.n	80012a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011fa:	4b2d      	ldr	r3, [pc, #180]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f003 020c 	and.w	r2, r3, #12
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	429a      	cmp	r2, r3
 800120a:	d1eb      	bne.n	80011e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800120c:	4b27      	ldr	r3, [pc, #156]	; (80012ac <HAL_RCC_ClockConfig+0x1c0>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0307 	and.w	r3, r3, #7
 8001214:	683a      	ldr	r2, [r7, #0]
 8001216:	429a      	cmp	r2, r3
 8001218:	d210      	bcs.n	800123c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800121a:	4b24      	ldr	r3, [pc, #144]	; (80012ac <HAL_RCC_ClockConfig+0x1c0>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f023 0207 	bic.w	r2, r3, #7
 8001222:	4922      	ldr	r1, [pc, #136]	; (80012ac <HAL_RCC_ClockConfig+0x1c0>)
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	4313      	orrs	r3, r2
 8001228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800122a:	4b20      	ldr	r3, [pc, #128]	; (80012ac <HAL_RCC_ClockConfig+0x1c0>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	683a      	ldr	r2, [r7, #0]
 8001234:	429a      	cmp	r2, r3
 8001236:	d001      	beq.n	800123c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	e032      	b.n	80012a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0304 	and.w	r3, r3, #4
 8001244:	2b00      	cmp	r3, #0
 8001246:	d008      	beq.n	800125a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001248:	4b19      	ldr	r3, [pc, #100]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	68db      	ldr	r3, [r3, #12]
 8001254:	4916      	ldr	r1, [pc, #88]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001256:	4313      	orrs	r3, r2
 8001258:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 0308 	and.w	r3, r3, #8
 8001262:	2b00      	cmp	r3, #0
 8001264:	d009      	beq.n	800127a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001266:	4b12      	ldr	r3, [pc, #72]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	691b      	ldr	r3, [r3, #16]
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	490e      	ldr	r1, [pc, #56]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001276:	4313      	orrs	r3, r2
 8001278:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800127a:	f000 f821 	bl	80012c0 <HAL_RCC_GetSysClockFreq>
 800127e:	4601      	mov	r1, r0
 8001280:	4b0b      	ldr	r3, [pc, #44]	; (80012b0 <HAL_RCC_ClockConfig+0x1c4>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	091b      	lsrs	r3, r3, #4
 8001286:	f003 030f 	and.w	r3, r3, #15
 800128a:	4a0a      	ldr	r2, [pc, #40]	; (80012b4 <HAL_RCC_ClockConfig+0x1c8>)
 800128c:	5cd3      	ldrb	r3, [r2, r3]
 800128e:	fa21 f303 	lsr.w	r3, r1, r3
 8001292:	4a09      	ldr	r2, [pc, #36]	; (80012b8 <HAL_RCC_ClockConfig+0x1cc>)
 8001294:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001296:	4b09      	ldr	r3, [pc, #36]	; (80012bc <HAL_RCC_ClockConfig+0x1d0>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4618      	mov	r0, r3
 800129c:	f7ff fa04 	bl	80006a8 <HAL_InitTick>

  return HAL_OK;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40022000 	.word	0x40022000
 80012b0:	40021000 	.word	0x40021000
 80012b4:	0800338c 	.word	0x0800338c
 80012b8:	20000000 	.word	0x20000000
 80012bc:	20000004 	.word	0x20000004

080012c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012c0:	b490      	push	{r4, r7}
 80012c2:	b08a      	sub	sp, #40	; 0x28
 80012c4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80012c6:	4b2a      	ldr	r3, [pc, #168]	; (8001370 <HAL_RCC_GetSysClockFreq+0xb0>)
 80012c8:	1d3c      	adds	r4, r7, #4
 80012ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80012d0:	4b28      	ldr	r3, [pc, #160]	; (8001374 <HAL_RCC_GetSysClockFreq+0xb4>)
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012d6:	2300      	movs	r3, #0
 80012d8:	61fb      	str	r3, [r7, #28]
 80012da:	2300      	movs	r3, #0
 80012dc:	61bb      	str	r3, [r7, #24]
 80012de:	2300      	movs	r3, #0
 80012e0:	627b      	str	r3, [r7, #36]	; 0x24
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80012e6:	2300      	movs	r3, #0
 80012e8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012ea:	4b23      	ldr	r3, [pc, #140]	; (8001378 <HAL_RCC_GetSysClockFreq+0xb8>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f003 030c 	and.w	r3, r3, #12
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	d002      	beq.n	8001300 <HAL_RCC_GetSysClockFreq+0x40>
 80012fa:	2b08      	cmp	r3, #8
 80012fc:	d003      	beq.n	8001306 <HAL_RCC_GetSysClockFreq+0x46>
 80012fe:	e02d      	b.n	800135c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001300:	4b1e      	ldr	r3, [pc, #120]	; (800137c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001302:	623b      	str	r3, [r7, #32]
      break;
 8001304:	e02d      	b.n	8001362 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	0c9b      	lsrs	r3, r3, #18
 800130a:	f003 030f 	and.w	r3, r3, #15
 800130e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001312:	4413      	add	r3, r2
 8001314:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001318:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d013      	beq.n	800134c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001324:	4b14      	ldr	r3, [pc, #80]	; (8001378 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	0c5b      	lsrs	r3, r3, #17
 800132a:	f003 0301 	and.w	r3, r3, #1
 800132e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001332:	4413      	add	r3, r2
 8001334:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001338:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	4a0f      	ldr	r2, [pc, #60]	; (800137c <HAL_RCC_GetSysClockFreq+0xbc>)
 800133e:	fb02 f203 	mul.w	r2, r2, r3
 8001342:	69bb      	ldr	r3, [r7, #24]
 8001344:	fbb2 f3f3 	udiv	r3, r2, r3
 8001348:	627b      	str	r3, [r7, #36]	; 0x24
 800134a:	e004      	b.n	8001356 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	4a0c      	ldr	r2, [pc, #48]	; (8001380 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001350:	fb02 f303 	mul.w	r3, r2, r3
 8001354:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001358:	623b      	str	r3, [r7, #32]
      break;
 800135a:	e002      	b.n	8001362 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800135c:	4b07      	ldr	r3, [pc, #28]	; (800137c <HAL_RCC_GetSysClockFreq+0xbc>)
 800135e:	623b      	str	r3, [r7, #32]
      break;
 8001360:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001362:	6a3b      	ldr	r3, [r7, #32]
}
 8001364:	4618      	mov	r0, r3
 8001366:	3728      	adds	r7, #40	; 0x28
 8001368:	46bd      	mov	sp, r7
 800136a:	bc90      	pop	{r4, r7}
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	0800336c 	.word	0x0800336c
 8001374:	0800337c 	.word	0x0800337c
 8001378:	40021000 	.word	0x40021000
 800137c:	007a1200 	.word	0x007a1200
 8001380:	003d0900 	.word	0x003d0900

08001384 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001384:	b480      	push	{r7}
 8001386:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001388:	4b02      	ldr	r3, [pc, #8]	; (8001394 <HAL_RCC_GetHCLKFreq+0x10>)
 800138a:	681b      	ldr	r3, [r3, #0]
}
 800138c:	4618      	mov	r0, r3
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr
 8001394:	20000000 	.word	0x20000000

08001398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800139c:	f7ff fff2 	bl	8001384 <HAL_RCC_GetHCLKFreq>
 80013a0:	4601      	mov	r1, r0
 80013a2:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	0a1b      	lsrs	r3, r3, #8
 80013a8:	f003 0307 	and.w	r3, r3, #7
 80013ac:	4a03      	ldr	r2, [pc, #12]	; (80013bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80013ae:	5cd3      	ldrb	r3, [r2, r3]
 80013b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40021000 	.word	0x40021000
 80013bc:	0800339c 	.word	0x0800339c

080013c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80013c4:	f7ff ffde 	bl	8001384 <HAL_RCC_GetHCLKFreq>
 80013c8:	4601      	mov	r1, r0
 80013ca:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	0adb      	lsrs	r3, r3, #11
 80013d0:	f003 0307 	and.w	r3, r3, #7
 80013d4:	4a03      	ldr	r2, [pc, #12]	; (80013e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013d6:	5cd3      	ldrb	r3, [r2, r3]
 80013d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80013dc:	4618      	mov	r0, r3
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40021000 	.word	0x40021000
 80013e4:	0800339c 	.word	0x0800339c

080013e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013f0:	4b0a      	ldr	r3, [pc, #40]	; (800141c <RCC_Delay+0x34>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a0a      	ldr	r2, [pc, #40]	; (8001420 <RCC_Delay+0x38>)
 80013f6:	fba2 2303 	umull	r2, r3, r2, r3
 80013fa:	0a5b      	lsrs	r3, r3, #9
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	fb02 f303 	mul.w	r3, r2, r3
 8001402:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001404:	bf00      	nop
  }
  while (Delay --);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	1e5a      	subs	r2, r3, #1
 800140a:	60fa      	str	r2, [r7, #12]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1f9      	bne.n	8001404 <RCC_Delay+0x1c>
}
 8001410:	bf00      	nop
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	20000000 	.word	0x20000000
 8001420:	10624dd3 	.word	0x10624dd3

08001424 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d101      	bne.n	8001436 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e03f      	b.n	80014b6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2b00      	cmp	r3, #0
 8001440:	d106      	bne.n	8001450 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f7ff f8a6 	bl	800059c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2224      	movs	r2, #36	; 0x24
 8001454:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	68da      	ldr	r2, [r3, #12]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001466:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f000 f9a3 	bl	80017b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	691a      	ldr	r2, [r3, #16]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800147c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	695a      	ldr	r2, [r3, #20]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800148c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	68da      	ldr	r2, [r3, #12]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800149c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2200      	movs	r2, #0
 80014a2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2220      	movs	r2, #32
 80014a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2220      	movs	r2, #32
 80014b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014be:	b580      	push	{r7, lr}
 80014c0:	b08a      	sub	sp, #40	; 0x28
 80014c2:	af02      	add	r7, sp, #8
 80014c4:	60f8      	str	r0, [r7, #12]
 80014c6:	60b9      	str	r1, [r7, #8]
 80014c8:	603b      	str	r3, [r7, #0]
 80014ca:	4613      	mov	r3, r2
 80014cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80014ce:	2300      	movs	r3, #0
 80014d0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	2b20      	cmp	r3, #32
 80014dc:	d17c      	bne.n	80015d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d002      	beq.n	80014ea <HAL_UART_Transmit+0x2c>
 80014e4:	88fb      	ldrh	r3, [r7, #6]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d101      	bne.n	80014ee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e075      	b.n	80015da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d101      	bne.n	80014fc <HAL_UART_Transmit+0x3e>
 80014f8:	2302      	movs	r3, #2
 80014fa:	e06e      	b.n	80015da <HAL_UART_Transmit+0x11c>
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2201      	movs	r2, #1
 8001500:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2200      	movs	r2, #0
 8001508:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	2221      	movs	r2, #33	; 0x21
 800150e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001512:	f7ff f90b 	bl	800072c <HAL_GetTick>
 8001516:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	88fa      	ldrh	r2, [r7, #6]
 800151c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	88fa      	ldrh	r2, [r7, #6]
 8001522:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800152c:	d108      	bne.n	8001540 <HAL_UART_Transmit+0x82>
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	691b      	ldr	r3, [r3, #16]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d104      	bne.n	8001540 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	61bb      	str	r3, [r7, #24]
 800153e:	e003      	b.n	8001548 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001544:	2300      	movs	r3, #0
 8001546:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001550:	e02a      	b.n	80015a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	9300      	str	r3, [sp, #0]
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	2200      	movs	r2, #0
 800155a:	2180      	movs	r1, #128	; 0x80
 800155c:	68f8      	ldr	r0, [r7, #12]
 800155e:	f000 f8df 	bl	8001720 <UART_WaitOnFlagUntilTimeout>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e036      	b.n	80015da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d10b      	bne.n	800158a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	881b      	ldrh	r3, [r3, #0]
 8001576:	461a      	mov	r2, r3
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001580:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	3302      	adds	r3, #2
 8001586:	61bb      	str	r3, [r7, #24]
 8001588:	e007      	b.n	800159a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	781a      	ldrb	r2, [r3, #0]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	3301      	adds	r3, #1
 8001598:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800159e:	b29b      	uxth	r3, r3
 80015a0:	3b01      	subs	r3, #1
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1cf      	bne.n	8001552 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	9300      	str	r3, [sp, #0]
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	2200      	movs	r2, #0
 80015ba:	2140      	movs	r1, #64	; 0x40
 80015bc:	68f8      	ldr	r0, [r7, #12]
 80015be:	f000 f8af 	bl	8001720 <UART_WaitOnFlagUntilTimeout>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e006      	b.n	80015da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2220      	movs	r2, #32
 80015d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80015d4:	2300      	movs	r3, #0
 80015d6:	e000      	b.n	80015da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80015d8:	2302      	movs	r3, #2
  }
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3720      	adds	r7, #32
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b08a      	sub	sp, #40	; 0x28
 80015e6:	af02      	add	r7, sp, #8
 80015e8:	60f8      	str	r0, [r7, #12]
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	603b      	str	r3, [r7, #0]
 80015ee:	4613      	mov	r3, r2
 80015f0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80015f2:	2300      	movs	r3, #0
 80015f4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	2b20      	cmp	r3, #32
 8001600:	f040 8089 	bne.w	8001716 <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8001604:	68bb      	ldr	r3, [r7, #8]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d002      	beq.n	8001610 <HAL_UART_Receive+0x2e>
 800160a:	88fb      	ldrh	r3, [r7, #6]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d101      	bne.n	8001614 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e081      	b.n	8001718 <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800161a:	2b01      	cmp	r3, #1
 800161c:	d101      	bne.n	8001622 <HAL_UART_Receive+0x40>
 800161e:	2302      	movs	r3, #2
 8001620:	e07a      	b.n	8001718 <HAL_UART_Receive+0x136>
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	2201      	movs	r2, #1
 8001626:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2200      	movs	r2, #0
 800162e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	2222      	movs	r2, #34	; 0x22
 8001634:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001638:	f7ff f878 	bl	800072c <HAL_GetTick>
 800163c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	88fa      	ldrh	r2, [r7, #6]
 8001642:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	88fa      	ldrh	r2, [r7, #6]
 8001648:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001652:	d108      	bne.n	8001666 <HAL_UART_Receive+0x84>
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	691b      	ldr	r3, [r3, #16]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d104      	bne.n	8001666 <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 800165c:	2300      	movs	r3, #0
 800165e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	61bb      	str	r3, [r7, #24]
 8001664:	e003      	b.n	800166e <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800166a:	2300      	movs	r3, #0
 800166c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2200      	movs	r2, #0
 8001672:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001676:	e043      	b.n	8001700 <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	2200      	movs	r2, #0
 8001680:	2120      	movs	r1, #32
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f000 f84c 	bl	8001720 <UART_WaitOnFlagUntilTimeout>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e042      	b.n	8001718 <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d10c      	bne.n	80016b2 <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	b29b      	uxth	r3, r3
 80016a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016a4:	b29a      	uxth	r2, r3
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	3302      	adds	r3, #2
 80016ae:	61bb      	str	r3, [r7, #24]
 80016b0:	e01f      	b.n	80016f2 <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016ba:	d007      	beq.n	80016cc <HAL_UART_Receive+0xea>
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d10a      	bne.n	80016da <HAL_UART_Receive+0xf8>
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d106      	bne.n	80016da <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	685b      	ldr	r3, [r3, #4]
 80016d2:	b2da      	uxtb	r2, r3
 80016d4:	69fb      	ldr	r3, [r7, #28]
 80016d6:	701a      	strb	r2, [r3, #0]
 80016d8:	e008      	b.n	80016ec <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	3301      	adds	r3, #1
 80016f0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	3b01      	subs	r3, #1
 80016fa:	b29a      	uxth	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001704:	b29b      	uxth	r3, r3
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1b6      	bne.n	8001678 <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	2220      	movs	r2, #32
 800170e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8001712:	2300      	movs	r3, #0
 8001714:	e000      	b.n	8001718 <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 8001716:	2302      	movs	r3, #2
  }
}
 8001718:	4618      	mov	r0, r3
 800171a:	3720      	adds	r7, #32
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}

08001720 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	60b9      	str	r1, [r7, #8]
 800172a:	603b      	str	r3, [r7, #0]
 800172c:	4613      	mov	r3, r2
 800172e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001730:	e02c      	b.n	800178c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001738:	d028      	beq.n	800178c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d007      	beq.n	8001750 <UART_WaitOnFlagUntilTimeout+0x30>
 8001740:	f7fe fff4 	bl	800072c <HAL_GetTick>
 8001744:	4602      	mov	r2, r0
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	429a      	cmp	r2, r3
 800174e:	d21d      	bcs.n	800178c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	68da      	ldr	r2, [r3, #12]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800175e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	695a      	ldr	r2, [r3, #20]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f022 0201 	bic.w	r2, r2, #1
 800176e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	2220      	movs	r2, #32
 8001774:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	2220      	movs	r2, #32
 800177c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2200      	movs	r2, #0
 8001784:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001788:	2303      	movs	r3, #3
 800178a:	e00f      	b.n	80017ac <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	4013      	ands	r3, r2
 8001796:	68ba      	ldr	r2, [r7, #8]
 8001798:	429a      	cmp	r2, r3
 800179a:	bf0c      	ite	eq
 800179c:	2301      	moveq	r3, #1
 800179e:	2300      	movne	r3, #0
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	461a      	mov	r2, r3
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d0c3      	beq.n	8001732 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80017aa:	2300      	movs	r3, #0
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	691b      	ldr	r3, [r3, #16]
 80017c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	68da      	ldr	r2, [r3, #12]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	430a      	orrs	r2, r1
 80017d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	689a      	ldr	r2, [r3, #8]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	431a      	orrs	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	695b      	ldr	r3, [r3, #20]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80017ee:	f023 030c 	bic.w	r3, r3, #12
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	6812      	ldr	r2, [r2, #0]
 80017f6:	68b9      	ldr	r1, [r7, #8]
 80017f8:	430b      	orrs	r3, r1
 80017fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	699a      	ldr	r2, [r3, #24]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	430a      	orrs	r2, r1
 8001810:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a2c      	ldr	r2, [pc, #176]	; (80018c8 <UART_SetConfig+0x114>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d103      	bne.n	8001824 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800181c:	f7ff fdd0 	bl	80013c0 <HAL_RCC_GetPCLK2Freq>
 8001820:	60f8      	str	r0, [r7, #12]
 8001822:	e002      	b.n	800182a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001824:	f7ff fdb8 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 8001828:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	4613      	mov	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	009a      	lsls	r2, r3, #2
 8001834:	441a      	add	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001840:	4a22      	ldr	r2, [pc, #136]	; (80018cc <UART_SetConfig+0x118>)
 8001842:	fba2 2303 	umull	r2, r3, r2, r3
 8001846:	095b      	lsrs	r3, r3, #5
 8001848:	0119      	lsls	r1, r3, #4
 800184a:	68fa      	ldr	r2, [r7, #12]
 800184c:	4613      	mov	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4413      	add	r3, r2
 8001852:	009a      	lsls	r2, r3, #2
 8001854:	441a      	add	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001860:	4b1a      	ldr	r3, [pc, #104]	; (80018cc <UART_SetConfig+0x118>)
 8001862:	fba3 0302 	umull	r0, r3, r3, r2
 8001866:	095b      	lsrs	r3, r3, #5
 8001868:	2064      	movs	r0, #100	; 0x64
 800186a:	fb00 f303 	mul.w	r3, r0, r3
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	011b      	lsls	r3, r3, #4
 8001872:	3332      	adds	r3, #50	; 0x32
 8001874:	4a15      	ldr	r2, [pc, #84]	; (80018cc <UART_SetConfig+0x118>)
 8001876:	fba2 2303 	umull	r2, r3, r2, r3
 800187a:	095b      	lsrs	r3, r3, #5
 800187c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001880:	4419      	add	r1, r3
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	4613      	mov	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	4413      	add	r3, r2
 800188a:	009a      	lsls	r2, r3, #2
 800188c:	441a      	add	r2, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	fbb2 f2f3 	udiv	r2, r2, r3
 8001898:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <UART_SetConfig+0x118>)
 800189a:	fba3 0302 	umull	r0, r3, r3, r2
 800189e:	095b      	lsrs	r3, r3, #5
 80018a0:	2064      	movs	r0, #100	; 0x64
 80018a2:	fb00 f303 	mul.w	r3, r0, r3
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	011b      	lsls	r3, r3, #4
 80018aa:	3332      	adds	r3, #50	; 0x32
 80018ac:	4a07      	ldr	r2, [pc, #28]	; (80018cc <UART_SetConfig+0x118>)
 80018ae:	fba2 2303 	umull	r2, r3, r2, r3
 80018b2:	095b      	lsrs	r3, r3, #5
 80018b4:	f003 020f 	and.w	r2, r3, #15
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	440a      	add	r2, r1
 80018be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80018c0:	bf00      	nop
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40013800 	.word	0x40013800
 80018cc:	51eb851f 	.word	0x51eb851f

080018d0 <__errno>:
 80018d0:	4b01      	ldr	r3, [pc, #4]	; (80018d8 <__errno+0x8>)
 80018d2:	6818      	ldr	r0, [r3, #0]
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	2000000c 	.word	0x2000000c

080018dc <__libc_init_array>:
 80018dc:	b570      	push	{r4, r5, r6, lr}
 80018de:	2500      	movs	r5, #0
 80018e0:	4e0c      	ldr	r6, [pc, #48]	; (8001914 <__libc_init_array+0x38>)
 80018e2:	4c0d      	ldr	r4, [pc, #52]	; (8001918 <__libc_init_array+0x3c>)
 80018e4:	1ba4      	subs	r4, r4, r6
 80018e6:	10a4      	asrs	r4, r4, #2
 80018e8:	42a5      	cmp	r5, r4
 80018ea:	d109      	bne.n	8001900 <__libc_init_array+0x24>
 80018ec:	f001 fd1c 	bl	8003328 <_init>
 80018f0:	2500      	movs	r5, #0
 80018f2:	4e0a      	ldr	r6, [pc, #40]	; (800191c <__libc_init_array+0x40>)
 80018f4:	4c0a      	ldr	r4, [pc, #40]	; (8001920 <__libc_init_array+0x44>)
 80018f6:	1ba4      	subs	r4, r4, r6
 80018f8:	10a4      	asrs	r4, r4, #2
 80018fa:	42a5      	cmp	r5, r4
 80018fc:	d105      	bne.n	800190a <__libc_init_array+0x2e>
 80018fe:	bd70      	pop	{r4, r5, r6, pc}
 8001900:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001904:	4798      	blx	r3
 8001906:	3501      	adds	r5, #1
 8001908:	e7ee      	b.n	80018e8 <__libc_init_array+0xc>
 800190a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800190e:	4798      	blx	r3
 8001910:	3501      	adds	r5, #1
 8001912:	e7f2      	b.n	80018fa <__libc_init_array+0x1e>
 8001914:	08003564 	.word	0x08003564
 8001918:	08003564 	.word	0x08003564
 800191c:	08003564 	.word	0x08003564
 8001920:	08003568 	.word	0x08003568

08001924 <memset>:
 8001924:	4603      	mov	r3, r0
 8001926:	4402      	add	r2, r0
 8001928:	4293      	cmp	r3, r2
 800192a:	d100      	bne.n	800192e <memset+0xa>
 800192c:	4770      	bx	lr
 800192e:	f803 1b01 	strb.w	r1, [r3], #1
 8001932:	e7f9      	b.n	8001928 <memset+0x4>

08001934 <iprintf>:
 8001934:	b40f      	push	{r0, r1, r2, r3}
 8001936:	4b0a      	ldr	r3, [pc, #40]	; (8001960 <iprintf+0x2c>)
 8001938:	b513      	push	{r0, r1, r4, lr}
 800193a:	681c      	ldr	r4, [r3, #0]
 800193c:	b124      	cbz	r4, 8001948 <iprintf+0x14>
 800193e:	69a3      	ldr	r3, [r4, #24]
 8001940:	b913      	cbnz	r3, 8001948 <iprintf+0x14>
 8001942:	4620      	mov	r0, r4
 8001944:	f000 f866 	bl	8001a14 <__sinit>
 8001948:	ab05      	add	r3, sp, #20
 800194a:	9a04      	ldr	r2, [sp, #16]
 800194c:	68a1      	ldr	r1, [r4, #8]
 800194e:	4620      	mov	r0, r4
 8001950:	9301      	str	r3, [sp, #4]
 8001952:	f000 f987 	bl	8001c64 <_vfiprintf_r>
 8001956:	b002      	add	sp, #8
 8001958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800195c:	b004      	add	sp, #16
 800195e:	4770      	bx	lr
 8001960:	2000000c 	.word	0x2000000c

08001964 <iscanf>:
 8001964:	b40f      	push	{r0, r1, r2, r3}
 8001966:	4b0a      	ldr	r3, [pc, #40]	; (8001990 <iscanf+0x2c>)
 8001968:	b513      	push	{r0, r1, r4, lr}
 800196a:	681c      	ldr	r4, [r3, #0]
 800196c:	b124      	cbz	r4, 8001978 <iscanf+0x14>
 800196e:	69a3      	ldr	r3, [r4, #24]
 8001970:	b913      	cbnz	r3, 8001978 <iscanf+0x14>
 8001972:	4620      	mov	r0, r4
 8001974:	f000 f84e 	bl	8001a14 <__sinit>
 8001978:	ab05      	add	r3, sp, #20
 800197a:	9a04      	ldr	r2, [sp, #16]
 800197c:	6861      	ldr	r1, [r4, #4]
 800197e:	4620      	mov	r0, r4
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	f000 fd5d 	bl	8002440 <_vfiscanf_r>
 8001986:	b002      	add	sp, #8
 8001988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800198c:	b004      	add	sp, #16
 800198e:	4770      	bx	lr
 8001990:	2000000c 	.word	0x2000000c

08001994 <std>:
 8001994:	2300      	movs	r3, #0
 8001996:	b510      	push	{r4, lr}
 8001998:	4604      	mov	r4, r0
 800199a:	e9c0 3300 	strd	r3, r3, [r0]
 800199e:	6083      	str	r3, [r0, #8]
 80019a0:	8181      	strh	r1, [r0, #12]
 80019a2:	6643      	str	r3, [r0, #100]	; 0x64
 80019a4:	81c2      	strh	r2, [r0, #14]
 80019a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80019aa:	6183      	str	r3, [r0, #24]
 80019ac:	4619      	mov	r1, r3
 80019ae:	2208      	movs	r2, #8
 80019b0:	305c      	adds	r0, #92	; 0x5c
 80019b2:	f7ff ffb7 	bl	8001924 <memset>
 80019b6:	4b05      	ldr	r3, [pc, #20]	; (80019cc <std+0x38>)
 80019b8:	6224      	str	r4, [r4, #32]
 80019ba:	6263      	str	r3, [r4, #36]	; 0x24
 80019bc:	4b04      	ldr	r3, [pc, #16]	; (80019d0 <std+0x3c>)
 80019be:	62a3      	str	r3, [r4, #40]	; 0x28
 80019c0:	4b04      	ldr	r3, [pc, #16]	; (80019d4 <std+0x40>)
 80019c2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80019c4:	4b04      	ldr	r3, [pc, #16]	; (80019d8 <std+0x44>)
 80019c6:	6323      	str	r3, [r4, #48]	; 0x30
 80019c8:	bd10      	pop	{r4, pc}
 80019ca:	bf00      	nop
 80019cc:	080028ef 	.word	0x080028ef
 80019d0:	08002911 	.word	0x08002911
 80019d4:	08002949 	.word	0x08002949
 80019d8:	0800296d 	.word	0x0800296d

080019dc <_cleanup_r>:
 80019dc:	4901      	ldr	r1, [pc, #4]	; (80019e4 <_cleanup_r+0x8>)
 80019de:	f000 b8a1 	b.w	8001b24 <_fwalk_reent>
 80019e2:	bf00      	nop
 80019e4:	08002fcd 	.word	0x08002fcd

080019e8 <__sfmoreglue>:
 80019e8:	b570      	push	{r4, r5, r6, lr}
 80019ea:	2568      	movs	r5, #104	; 0x68
 80019ec:	1e4a      	subs	r2, r1, #1
 80019ee:	4355      	muls	r5, r2
 80019f0:	460e      	mov	r6, r1
 80019f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80019f6:	f000 f8b3 	bl	8001b60 <_malloc_r>
 80019fa:	4604      	mov	r4, r0
 80019fc:	b140      	cbz	r0, 8001a10 <__sfmoreglue+0x28>
 80019fe:	2100      	movs	r1, #0
 8001a00:	e9c0 1600 	strd	r1, r6, [r0]
 8001a04:	300c      	adds	r0, #12
 8001a06:	60a0      	str	r0, [r4, #8]
 8001a08:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001a0c:	f7ff ff8a 	bl	8001924 <memset>
 8001a10:	4620      	mov	r0, r4
 8001a12:	bd70      	pop	{r4, r5, r6, pc}

08001a14 <__sinit>:
 8001a14:	6983      	ldr	r3, [r0, #24]
 8001a16:	b510      	push	{r4, lr}
 8001a18:	4604      	mov	r4, r0
 8001a1a:	bb33      	cbnz	r3, 8001a6a <__sinit+0x56>
 8001a1c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8001a20:	6503      	str	r3, [r0, #80]	; 0x50
 8001a22:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <__sinit+0x58>)
 8001a24:	4a12      	ldr	r2, [pc, #72]	; (8001a70 <__sinit+0x5c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	6282      	str	r2, [r0, #40]	; 0x28
 8001a2a:	4298      	cmp	r0, r3
 8001a2c:	bf04      	itt	eq
 8001a2e:	2301      	moveq	r3, #1
 8001a30:	6183      	streq	r3, [r0, #24]
 8001a32:	f000 f81f 	bl	8001a74 <__sfp>
 8001a36:	6060      	str	r0, [r4, #4]
 8001a38:	4620      	mov	r0, r4
 8001a3a:	f000 f81b 	bl	8001a74 <__sfp>
 8001a3e:	60a0      	str	r0, [r4, #8]
 8001a40:	4620      	mov	r0, r4
 8001a42:	f000 f817 	bl	8001a74 <__sfp>
 8001a46:	2200      	movs	r2, #0
 8001a48:	60e0      	str	r0, [r4, #12]
 8001a4a:	2104      	movs	r1, #4
 8001a4c:	6860      	ldr	r0, [r4, #4]
 8001a4e:	f7ff ffa1 	bl	8001994 <std>
 8001a52:	2201      	movs	r2, #1
 8001a54:	2109      	movs	r1, #9
 8001a56:	68a0      	ldr	r0, [r4, #8]
 8001a58:	f7ff ff9c 	bl	8001994 <std>
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	2112      	movs	r1, #18
 8001a60:	68e0      	ldr	r0, [r4, #12]
 8001a62:	f7ff ff97 	bl	8001994 <std>
 8001a66:	2301      	movs	r3, #1
 8001a68:	61a3      	str	r3, [r4, #24]
 8001a6a:	bd10      	pop	{r4, pc}
 8001a6c:	080033a4 	.word	0x080033a4
 8001a70:	080019dd 	.word	0x080019dd

08001a74 <__sfp>:
 8001a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a76:	4b1b      	ldr	r3, [pc, #108]	; (8001ae4 <__sfp+0x70>)
 8001a78:	4607      	mov	r7, r0
 8001a7a:	681e      	ldr	r6, [r3, #0]
 8001a7c:	69b3      	ldr	r3, [r6, #24]
 8001a7e:	b913      	cbnz	r3, 8001a86 <__sfp+0x12>
 8001a80:	4630      	mov	r0, r6
 8001a82:	f7ff ffc7 	bl	8001a14 <__sinit>
 8001a86:	3648      	adds	r6, #72	; 0x48
 8001a88:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001a8c:	3b01      	subs	r3, #1
 8001a8e:	d503      	bpl.n	8001a98 <__sfp+0x24>
 8001a90:	6833      	ldr	r3, [r6, #0]
 8001a92:	b133      	cbz	r3, 8001aa2 <__sfp+0x2e>
 8001a94:	6836      	ldr	r6, [r6, #0]
 8001a96:	e7f7      	b.n	8001a88 <__sfp+0x14>
 8001a98:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001a9c:	b16d      	cbz	r5, 8001aba <__sfp+0x46>
 8001a9e:	3468      	adds	r4, #104	; 0x68
 8001aa0:	e7f4      	b.n	8001a8c <__sfp+0x18>
 8001aa2:	2104      	movs	r1, #4
 8001aa4:	4638      	mov	r0, r7
 8001aa6:	f7ff ff9f 	bl	80019e8 <__sfmoreglue>
 8001aaa:	6030      	str	r0, [r6, #0]
 8001aac:	2800      	cmp	r0, #0
 8001aae:	d1f1      	bne.n	8001a94 <__sfp+0x20>
 8001ab0:	230c      	movs	r3, #12
 8001ab2:	4604      	mov	r4, r0
 8001ab4:	603b      	str	r3, [r7, #0]
 8001ab6:	4620      	mov	r0, r4
 8001ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001aba:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <__sfp+0x74>)
 8001abc:	6665      	str	r5, [r4, #100]	; 0x64
 8001abe:	e9c4 5500 	strd	r5, r5, [r4]
 8001ac2:	60a5      	str	r5, [r4, #8]
 8001ac4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8001ac8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8001acc:	2208      	movs	r2, #8
 8001ace:	4629      	mov	r1, r5
 8001ad0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001ad4:	f7ff ff26 	bl	8001924 <memset>
 8001ad8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001adc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001ae0:	e7e9      	b.n	8001ab6 <__sfp+0x42>
 8001ae2:	bf00      	nop
 8001ae4:	080033a4 	.word	0x080033a4
 8001ae8:	ffff0001 	.word	0xffff0001

08001aec <_fwalk>:
 8001aec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001af0:	4688      	mov	r8, r1
 8001af2:	2600      	movs	r6, #0
 8001af4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001af8:	b914      	cbnz	r4, 8001b00 <_fwalk+0x14>
 8001afa:	4630      	mov	r0, r6
 8001afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b00:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8001b04:	3f01      	subs	r7, #1
 8001b06:	d501      	bpl.n	8001b0c <_fwalk+0x20>
 8001b08:	6824      	ldr	r4, [r4, #0]
 8001b0a:	e7f5      	b.n	8001af8 <_fwalk+0xc>
 8001b0c:	89ab      	ldrh	r3, [r5, #12]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d906      	bls.n	8001b20 <_fwalk+0x34>
 8001b12:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001b16:	3301      	adds	r3, #1
 8001b18:	d002      	beq.n	8001b20 <_fwalk+0x34>
 8001b1a:	4628      	mov	r0, r5
 8001b1c:	47c0      	blx	r8
 8001b1e:	4306      	orrs	r6, r0
 8001b20:	3568      	adds	r5, #104	; 0x68
 8001b22:	e7ef      	b.n	8001b04 <_fwalk+0x18>

08001b24 <_fwalk_reent>:
 8001b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b28:	4680      	mov	r8, r0
 8001b2a:	4689      	mov	r9, r1
 8001b2c:	2600      	movs	r6, #0
 8001b2e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001b32:	b914      	cbnz	r4, 8001b3a <_fwalk_reent+0x16>
 8001b34:	4630      	mov	r0, r6
 8001b36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b3a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8001b3e:	3f01      	subs	r7, #1
 8001b40:	d501      	bpl.n	8001b46 <_fwalk_reent+0x22>
 8001b42:	6824      	ldr	r4, [r4, #0]
 8001b44:	e7f5      	b.n	8001b32 <_fwalk_reent+0xe>
 8001b46:	89ab      	ldrh	r3, [r5, #12]
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d907      	bls.n	8001b5c <_fwalk_reent+0x38>
 8001b4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001b50:	3301      	adds	r3, #1
 8001b52:	d003      	beq.n	8001b5c <_fwalk_reent+0x38>
 8001b54:	4629      	mov	r1, r5
 8001b56:	4640      	mov	r0, r8
 8001b58:	47c8      	blx	r9
 8001b5a:	4306      	orrs	r6, r0
 8001b5c:	3568      	adds	r5, #104	; 0x68
 8001b5e:	e7ee      	b.n	8001b3e <_fwalk_reent+0x1a>

08001b60 <_malloc_r>:
 8001b60:	b570      	push	{r4, r5, r6, lr}
 8001b62:	1ccd      	adds	r5, r1, #3
 8001b64:	f025 0503 	bic.w	r5, r5, #3
 8001b68:	3508      	adds	r5, #8
 8001b6a:	2d0c      	cmp	r5, #12
 8001b6c:	bf38      	it	cc
 8001b6e:	250c      	movcc	r5, #12
 8001b70:	2d00      	cmp	r5, #0
 8001b72:	4606      	mov	r6, r0
 8001b74:	db01      	blt.n	8001b7a <_malloc_r+0x1a>
 8001b76:	42a9      	cmp	r1, r5
 8001b78:	d903      	bls.n	8001b82 <_malloc_r+0x22>
 8001b7a:	230c      	movs	r3, #12
 8001b7c:	6033      	str	r3, [r6, #0]
 8001b7e:	2000      	movs	r0, #0
 8001b80:	bd70      	pop	{r4, r5, r6, pc}
 8001b82:	f001 fb12 	bl	80031aa <__malloc_lock>
 8001b86:	4a21      	ldr	r2, [pc, #132]	; (8001c0c <_malloc_r+0xac>)
 8001b88:	6814      	ldr	r4, [r2, #0]
 8001b8a:	4621      	mov	r1, r4
 8001b8c:	b991      	cbnz	r1, 8001bb4 <_malloc_r+0x54>
 8001b8e:	4c20      	ldr	r4, [pc, #128]	; (8001c10 <_malloc_r+0xb0>)
 8001b90:	6823      	ldr	r3, [r4, #0]
 8001b92:	b91b      	cbnz	r3, 8001b9c <_malloc_r+0x3c>
 8001b94:	4630      	mov	r0, r6
 8001b96:	f000 fe69 	bl	800286c <_sbrk_r>
 8001b9a:	6020      	str	r0, [r4, #0]
 8001b9c:	4629      	mov	r1, r5
 8001b9e:	4630      	mov	r0, r6
 8001ba0:	f000 fe64 	bl	800286c <_sbrk_r>
 8001ba4:	1c43      	adds	r3, r0, #1
 8001ba6:	d124      	bne.n	8001bf2 <_malloc_r+0x92>
 8001ba8:	230c      	movs	r3, #12
 8001baa:	4630      	mov	r0, r6
 8001bac:	6033      	str	r3, [r6, #0]
 8001bae:	f001 fafd 	bl	80031ac <__malloc_unlock>
 8001bb2:	e7e4      	b.n	8001b7e <_malloc_r+0x1e>
 8001bb4:	680b      	ldr	r3, [r1, #0]
 8001bb6:	1b5b      	subs	r3, r3, r5
 8001bb8:	d418      	bmi.n	8001bec <_malloc_r+0x8c>
 8001bba:	2b0b      	cmp	r3, #11
 8001bbc:	d90f      	bls.n	8001bde <_malloc_r+0x7e>
 8001bbe:	600b      	str	r3, [r1, #0]
 8001bc0:	18cc      	adds	r4, r1, r3
 8001bc2:	50cd      	str	r5, [r1, r3]
 8001bc4:	4630      	mov	r0, r6
 8001bc6:	f001 faf1 	bl	80031ac <__malloc_unlock>
 8001bca:	f104 000b 	add.w	r0, r4, #11
 8001bce:	1d23      	adds	r3, r4, #4
 8001bd0:	f020 0007 	bic.w	r0, r0, #7
 8001bd4:	1ac3      	subs	r3, r0, r3
 8001bd6:	d0d3      	beq.n	8001b80 <_malloc_r+0x20>
 8001bd8:	425a      	negs	r2, r3
 8001bda:	50e2      	str	r2, [r4, r3]
 8001bdc:	e7d0      	b.n	8001b80 <_malloc_r+0x20>
 8001bde:	684b      	ldr	r3, [r1, #4]
 8001be0:	428c      	cmp	r4, r1
 8001be2:	bf16      	itet	ne
 8001be4:	6063      	strne	r3, [r4, #4]
 8001be6:	6013      	streq	r3, [r2, #0]
 8001be8:	460c      	movne	r4, r1
 8001bea:	e7eb      	b.n	8001bc4 <_malloc_r+0x64>
 8001bec:	460c      	mov	r4, r1
 8001bee:	6849      	ldr	r1, [r1, #4]
 8001bf0:	e7cc      	b.n	8001b8c <_malloc_r+0x2c>
 8001bf2:	1cc4      	adds	r4, r0, #3
 8001bf4:	f024 0403 	bic.w	r4, r4, #3
 8001bf8:	42a0      	cmp	r0, r4
 8001bfa:	d005      	beq.n	8001c08 <_malloc_r+0xa8>
 8001bfc:	1a21      	subs	r1, r4, r0
 8001bfe:	4630      	mov	r0, r6
 8001c00:	f000 fe34 	bl	800286c <_sbrk_r>
 8001c04:	3001      	adds	r0, #1
 8001c06:	d0cf      	beq.n	8001ba8 <_malloc_r+0x48>
 8001c08:	6025      	str	r5, [r4, #0]
 8001c0a:	e7db      	b.n	8001bc4 <_malloc_r+0x64>
 8001c0c:	200001fc 	.word	0x200001fc
 8001c10:	20000200 	.word	0x20000200

08001c14 <__sfputc_r>:
 8001c14:	6893      	ldr	r3, [r2, #8]
 8001c16:	b410      	push	{r4}
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	6093      	str	r3, [r2, #8]
 8001c1e:	da07      	bge.n	8001c30 <__sfputc_r+0x1c>
 8001c20:	6994      	ldr	r4, [r2, #24]
 8001c22:	42a3      	cmp	r3, r4
 8001c24:	db01      	blt.n	8001c2a <__sfputc_r+0x16>
 8001c26:	290a      	cmp	r1, #10
 8001c28:	d102      	bne.n	8001c30 <__sfputc_r+0x1c>
 8001c2a:	bc10      	pop	{r4}
 8001c2c:	f001 b866 	b.w	8002cfc <__swbuf_r>
 8001c30:	6813      	ldr	r3, [r2, #0]
 8001c32:	1c58      	adds	r0, r3, #1
 8001c34:	6010      	str	r0, [r2, #0]
 8001c36:	7019      	strb	r1, [r3, #0]
 8001c38:	4608      	mov	r0, r1
 8001c3a:	bc10      	pop	{r4}
 8001c3c:	4770      	bx	lr

08001c3e <__sfputs_r>:
 8001c3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c40:	4606      	mov	r6, r0
 8001c42:	460f      	mov	r7, r1
 8001c44:	4614      	mov	r4, r2
 8001c46:	18d5      	adds	r5, r2, r3
 8001c48:	42ac      	cmp	r4, r5
 8001c4a:	d101      	bne.n	8001c50 <__sfputs_r+0x12>
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	e007      	b.n	8001c60 <__sfputs_r+0x22>
 8001c50:	463a      	mov	r2, r7
 8001c52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c56:	4630      	mov	r0, r6
 8001c58:	f7ff ffdc 	bl	8001c14 <__sfputc_r>
 8001c5c:	1c43      	adds	r3, r0, #1
 8001c5e:	d1f3      	bne.n	8001c48 <__sfputs_r+0xa>
 8001c60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001c64 <_vfiprintf_r>:
 8001c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c68:	460c      	mov	r4, r1
 8001c6a:	b09d      	sub	sp, #116	; 0x74
 8001c6c:	4617      	mov	r7, r2
 8001c6e:	461d      	mov	r5, r3
 8001c70:	4606      	mov	r6, r0
 8001c72:	b118      	cbz	r0, 8001c7c <_vfiprintf_r+0x18>
 8001c74:	6983      	ldr	r3, [r0, #24]
 8001c76:	b90b      	cbnz	r3, 8001c7c <_vfiprintf_r+0x18>
 8001c78:	f7ff fecc 	bl	8001a14 <__sinit>
 8001c7c:	4b7c      	ldr	r3, [pc, #496]	; (8001e70 <_vfiprintf_r+0x20c>)
 8001c7e:	429c      	cmp	r4, r3
 8001c80:	d158      	bne.n	8001d34 <_vfiprintf_r+0xd0>
 8001c82:	6874      	ldr	r4, [r6, #4]
 8001c84:	89a3      	ldrh	r3, [r4, #12]
 8001c86:	0718      	lsls	r0, r3, #28
 8001c88:	d55e      	bpl.n	8001d48 <_vfiprintf_r+0xe4>
 8001c8a:	6923      	ldr	r3, [r4, #16]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d05b      	beq.n	8001d48 <_vfiprintf_r+0xe4>
 8001c90:	2300      	movs	r3, #0
 8001c92:	9309      	str	r3, [sp, #36]	; 0x24
 8001c94:	2320      	movs	r3, #32
 8001c96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001c9a:	2330      	movs	r3, #48	; 0x30
 8001c9c:	f04f 0b01 	mov.w	fp, #1
 8001ca0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001ca4:	9503      	str	r5, [sp, #12]
 8001ca6:	46b8      	mov	r8, r7
 8001ca8:	4645      	mov	r5, r8
 8001caa:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001cae:	b10b      	cbz	r3, 8001cb4 <_vfiprintf_r+0x50>
 8001cb0:	2b25      	cmp	r3, #37	; 0x25
 8001cb2:	d154      	bne.n	8001d5e <_vfiprintf_r+0xfa>
 8001cb4:	ebb8 0a07 	subs.w	sl, r8, r7
 8001cb8:	d00b      	beq.n	8001cd2 <_vfiprintf_r+0x6e>
 8001cba:	4653      	mov	r3, sl
 8001cbc:	463a      	mov	r2, r7
 8001cbe:	4621      	mov	r1, r4
 8001cc0:	4630      	mov	r0, r6
 8001cc2:	f7ff ffbc 	bl	8001c3e <__sfputs_r>
 8001cc6:	3001      	adds	r0, #1
 8001cc8:	f000 80c2 	beq.w	8001e50 <_vfiprintf_r+0x1ec>
 8001ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001cce:	4453      	add	r3, sl
 8001cd0:	9309      	str	r3, [sp, #36]	; 0x24
 8001cd2:	f898 3000 	ldrb.w	r3, [r8]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f000 80ba 	beq.w	8001e50 <_vfiprintf_r+0x1ec>
 8001cdc:	2300      	movs	r3, #0
 8001cde:	f04f 32ff 	mov.w	r2, #4294967295
 8001ce2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001ce6:	9304      	str	r3, [sp, #16]
 8001ce8:	9307      	str	r3, [sp, #28]
 8001cea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001cee:	931a      	str	r3, [sp, #104]	; 0x68
 8001cf0:	46a8      	mov	r8, r5
 8001cf2:	2205      	movs	r2, #5
 8001cf4:	f818 1b01 	ldrb.w	r1, [r8], #1
 8001cf8:	485e      	ldr	r0, [pc, #376]	; (8001e74 <_vfiprintf_r+0x210>)
 8001cfa:	f001 fa3d 	bl	8003178 <memchr>
 8001cfe:	9b04      	ldr	r3, [sp, #16]
 8001d00:	bb78      	cbnz	r0, 8001d62 <_vfiprintf_r+0xfe>
 8001d02:	06d9      	lsls	r1, r3, #27
 8001d04:	bf44      	itt	mi
 8001d06:	2220      	movmi	r2, #32
 8001d08:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001d0c:	071a      	lsls	r2, r3, #28
 8001d0e:	bf44      	itt	mi
 8001d10:	222b      	movmi	r2, #43	; 0x2b
 8001d12:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001d16:	782a      	ldrb	r2, [r5, #0]
 8001d18:	2a2a      	cmp	r2, #42	; 0x2a
 8001d1a:	d02a      	beq.n	8001d72 <_vfiprintf_r+0x10e>
 8001d1c:	46a8      	mov	r8, r5
 8001d1e:	2000      	movs	r0, #0
 8001d20:	250a      	movs	r5, #10
 8001d22:	9a07      	ldr	r2, [sp, #28]
 8001d24:	4641      	mov	r1, r8
 8001d26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001d2a:	3b30      	subs	r3, #48	; 0x30
 8001d2c:	2b09      	cmp	r3, #9
 8001d2e:	d969      	bls.n	8001e04 <_vfiprintf_r+0x1a0>
 8001d30:	b360      	cbz	r0, 8001d8c <_vfiprintf_r+0x128>
 8001d32:	e024      	b.n	8001d7e <_vfiprintf_r+0x11a>
 8001d34:	4b50      	ldr	r3, [pc, #320]	; (8001e78 <_vfiprintf_r+0x214>)
 8001d36:	429c      	cmp	r4, r3
 8001d38:	d101      	bne.n	8001d3e <_vfiprintf_r+0xda>
 8001d3a:	68b4      	ldr	r4, [r6, #8]
 8001d3c:	e7a2      	b.n	8001c84 <_vfiprintf_r+0x20>
 8001d3e:	4b4f      	ldr	r3, [pc, #316]	; (8001e7c <_vfiprintf_r+0x218>)
 8001d40:	429c      	cmp	r4, r3
 8001d42:	bf08      	it	eq
 8001d44:	68f4      	ldreq	r4, [r6, #12]
 8001d46:	e79d      	b.n	8001c84 <_vfiprintf_r+0x20>
 8001d48:	4621      	mov	r1, r4
 8001d4a:	4630      	mov	r0, r6
 8001d4c:	f001 f83a 	bl	8002dc4 <__swsetup_r>
 8001d50:	2800      	cmp	r0, #0
 8001d52:	d09d      	beq.n	8001c90 <_vfiprintf_r+0x2c>
 8001d54:	f04f 30ff 	mov.w	r0, #4294967295
 8001d58:	b01d      	add	sp, #116	; 0x74
 8001d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d5e:	46a8      	mov	r8, r5
 8001d60:	e7a2      	b.n	8001ca8 <_vfiprintf_r+0x44>
 8001d62:	4a44      	ldr	r2, [pc, #272]	; (8001e74 <_vfiprintf_r+0x210>)
 8001d64:	4645      	mov	r5, r8
 8001d66:	1a80      	subs	r0, r0, r2
 8001d68:	fa0b f000 	lsl.w	r0, fp, r0
 8001d6c:	4318      	orrs	r0, r3
 8001d6e:	9004      	str	r0, [sp, #16]
 8001d70:	e7be      	b.n	8001cf0 <_vfiprintf_r+0x8c>
 8001d72:	9a03      	ldr	r2, [sp, #12]
 8001d74:	1d11      	adds	r1, r2, #4
 8001d76:	6812      	ldr	r2, [r2, #0]
 8001d78:	9103      	str	r1, [sp, #12]
 8001d7a:	2a00      	cmp	r2, #0
 8001d7c:	db01      	blt.n	8001d82 <_vfiprintf_r+0x11e>
 8001d7e:	9207      	str	r2, [sp, #28]
 8001d80:	e004      	b.n	8001d8c <_vfiprintf_r+0x128>
 8001d82:	4252      	negs	r2, r2
 8001d84:	f043 0302 	orr.w	r3, r3, #2
 8001d88:	9207      	str	r2, [sp, #28]
 8001d8a:	9304      	str	r3, [sp, #16]
 8001d8c:	f898 3000 	ldrb.w	r3, [r8]
 8001d90:	2b2e      	cmp	r3, #46	; 0x2e
 8001d92:	d10e      	bne.n	8001db2 <_vfiprintf_r+0x14e>
 8001d94:	f898 3001 	ldrb.w	r3, [r8, #1]
 8001d98:	2b2a      	cmp	r3, #42	; 0x2a
 8001d9a:	d138      	bne.n	8001e0e <_vfiprintf_r+0x1aa>
 8001d9c:	9b03      	ldr	r3, [sp, #12]
 8001d9e:	f108 0802 	add.w	r8, r8, #2
 8001da2:	1d1a      	adds	r2, r3, #4
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	9203      	str	r2, [sp, #12]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	bfb8      	it	lt
 8001dac:	f04f 33ff 	movlt.w	r3, #4294967295
 8001db0:	9305      	str	r3, [sp, #20]
 8001db2:	4d33      	ldr	r5, [pc, #204]	; (8001e80 <_vfiprintf_r+0x21c>)
 8001db4:	2203      	movs	r2, #3
 8001db6:	f898 1000 	ldrb.w	r1, [r8]
 8001dba:	4628      	mov	r0, r5
 8001dbc:	f001 f9dc 	bl	8003178 <memchr>
 8001dc0:	b140      	cbz	r0, 8001dd4 <_vfiprintf_r+0x170>
 8001dc2:	2340      	movs	r3, #64	; 0x40
 8001dc4:	1b40      	subs	r0, r0, r5
 8001dc6:	fa03 f000 	lsl.w	r0, r3, r0
 8001dca:	9b04      	ldr	r3, [sp, #16]
 8001dcc:	f108 0801 	add.w	r8, r8, #1
 8001dd0:	4303      	orrs	r3, r0
 8001dd2:	9304      	str	r3, [sp, #16]
 8001dd4:	f898 1000 	ldrb.w	r1, [r8]
 8001dd8:	2206      	movs	r2, #6
 8001dda:	482a      	ldr	r0, [pc, #168]	; (8001e84 <_vfiprintf_r+0x220>)
 8001ddc:	f108 0701 	add.w	r7, r8, #1
 8001de0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001de4:	f001 f9c8 	bl	8003178 <memchr>
 8001de8:	2800      	cmp	r0, #0
 8001dea:	d037      	beq.n	8001e5c <_vfiprintf_r+0x1f8>
 8001dec:	4b26      	ldr	r3, [pc, #152]	; (8001e88 <_vfiprintf_r+0x224>)
 8001dee:	bb1b      	cbnz	r3, 8001e38 <_vfiprintf_r+0x1d4>
 8001df0:	9b03      	ldr	r3, [sp, #12]
 8001df2:	3307      	adds	r3, #7
 8001df4:	f023 0307 	bic.w	r3, r3, #7
 8001df8:	3308      	adds	r3, #8
 8001dfa:	9303      	str	r3, [sp, #12]
 8001dfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001dfe:	444b      	add	r3, r9
 8001e00:	9309      	str	r3, [sp, #36]	; 0x24
 8001e02:	e750      	b.n	8001ca6 <_vfiprintf_r+0x42>
 8001e04:	fb05 3202 	mla	r2, r5, r2, r3
 8001e08:	2001      	movs	r0, #1
 8001e0a:	4688      	mov	r8, r1
 8001e0c:	e78a      	b.n	8001d24 <_vfiprintf_r+0xc0>
 8001e0e:	2300      	movs	r3, #0
 8001e10:	250a      	movs	r5, #10
 8001e12:	4619      	mov	r1, r3
 8001e14:	f108 0801 	add.w	r8, r8, #1
 8001e18:	9305      	str	r3, [sp, #20]
 8001e1a:	4640      	mov	r0, r8
 8001e1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001e20:	3a30      	subs	r2, #48	; 0x30
 8001e22:	2a09      	cmp	r2, #9
 8001e24:	d903      	bls.n	8001e2e <_vfiprintf_r+0x1ca>
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d0c3      	beq.n	8001db2 <_vfiprintf_r+0x14e>
 8001e2a:	9105      	str	r1, [sp, #20]
 8001e2c:	e7c1      	b.n	8001db2 <_vfiprintf_r+0x14e>
 8001e2e:	fb05 2101 	mla	r1, r5, r1, r2
 8001e32:	2301      	movs	r3, #1
 8001e34:	4680      	mov	r8, r0
 8001e36:	e7f0      	b.n	8001e1a <_vfiprintf_r+0x1b6>
 8001e38:	ab03      	add	r3, sp, #12
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	4622      	mov	r2, r4
 8001e3e:	4b13      	ldr	r3, [pc, #76]	; (8001e8c <_vfiprintf_r+0x228>)
 8001e40:	a904      	add	r1, sp, #16
 8001e42:	4630      	mov	r0, r6
 8001e44:	f3af 8000 	nop.w
 8001e48:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001e4c:	4681      	mov	r9, r0
 8001e4e:	d1d5      	bne.n	8001dfc <_vfiprintf_r+0x198>
 8001e50:	89a3      	ldrh	r3, [r4, #12]
 8001e52:	065b      	lsls	r3, r3, #25
 8001e54:	f53f af7e 	bmi.w	8001d54 <_vfiprintf_r+0xf0>
 8001e58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001e5a:	e77d      	b.n	8001d58 <_vfiprintf_r+0xf4>
 8001e5c:	ab03      	add	r3, sp, #12
 8001e5e:	9300      	str	r3, [sp, #0]
 8001e60:	4622      	mov	r2, r4
 8001e62:	4b0a      	ldr	r3, [pc, #40]	; (8001e8c <_vfiprintf_r+0x228>)
 8001e64:	a904      	add	r1, sp, #16
 8001e66:	4630      	mov	r0, r6
 8001e68:	f000 f888 	bl	8001f7c <_printf_i>
 8001e6c:	e7ec      	b.n	8001e48 <_vfiprintf_r+0x1e4>
 8001e6e:	bf00      	nop
 8001e70:	080033c8 	.word	0x080033c8
 8001e74:	08003408 	.word	0x08003408
 8001e78:	080033e8 	.word	0x080033e8
 8001e7c:	080033a8 	.word	0x080033a8
 8001e80:	0800340e 	.word	0x0800340e
 8001e84:	08003412 	.word	0x08003412
 8001e88:	00000000 	.word	0x00000000
 8001e8c:	08001c3f 	.word	0x08001c3f

08001e90 <_printf_common>:
 8001e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e94:	4691      	mov	r9, r2
 8001e96:	461f      	mov	r7, r3
 8001e98:	688a      	ldr	r2, [r1, #8]
 8001e9a:	690b      	ldr	r3, [r1, #16]
 8001e9c:	4606      	mov	r6, r0
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	bfb8      	it	lt
 8001ea2:	4613      	movlt	r3, r2
 8001ea4:	f8c9 3000 	str.w	r3, [r9]
 8001ea8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001eac:	460c      	mov	r4, r1
 8001eae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001eb2:	b112      	cbz	r2, 8001eba <_printf_common+0x2a>
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	f8c9 3000 	str.w	r3, [r9]
 8001eba:	6823      	ldr	r3, [r4, #0]
 8001ebc:	0699      	lsls	r1, r3, #26
 8001ebe:	bf42      	ittt	mi
 8001ec0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001ec4:	3302      	addmi	r3, #2
 8001ec6:	f8c9 3000 	strmi.w	r3, [r9]
 8001eca:	6825      	ldr	r5, [r4, #0]
 8001ecc:	f015 0506 	ands.w	r5, r5, #6
 8001ed0:	d107      	bne.n	8001ee2 <_printf_common+0x52>
 8001ed2:	f104 0a19 	add.w	sl, r4, #25
 8001ed6:	68e3      	ldr	r3, [r4, #12]
 8001ed8:	f8d9 2000 	ldr.w	r2, [r9]
 8001edc:	1a9b      	subs	r3, r3, r2
 8001ede:	42ab      	cmp	r3, r5
 8001ee0:	dc29      	bgt.n	8001f36 <_printf_common+0xa6>
 8001ee2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001ee6:	6822      	ldr	r2, [r4, #0]
 8001ee8:	3300      	adds	r3, #0
 8001eea:	bf18      	it	ne
 8001eec:	2301      	movne	r3, #1
 8001eee:	0692      	lsls	r2, r2, #26
 8001ef0:	d42e      	bmi.n	8001f50 <_printf_common+0xc0>
 8001ef2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001ef6:	4639      	mov	r1, r7
 8001ef8:	4630      	mov	r0, r6
 8001efa:	47c0      	blx	r8
 8001efc:	3001      	adds	r0, #1
 8001efe:	d021      	beq.n	8001f44 <_printf_common+0xb4>
 8001f00:	6823      	ldr	r3, [r4, #0]
 8001f02:	68e5      	ldr	r5, [r4, #12]
 8001f04:	f003 0306 	and.w	r3, r3, #6
 8001f08:	2b04      	cmp	r3, #4
 8001f0a:	bf18      	it	ne
 8001f0c:	2500      	movne	r5, #0
 8001f0e:	f8d9 2000 	ldr.w	r2, [r9]
 8001f12:	f04f 0900 	mov.w	r9, #0
 8001f16:	bf08      	it	eq
 8001f18:	1aad      	subeq	r5, r5, r2
 8001f1a:	68a3      	ldr	r3, [r4, #8]
 8001f1c:	6922      	ldr	r2, [r4, #16]
 8001f1e:	bf08      	it	eq
 8001f20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001f24:	4293      	cmp	r3, r2
 8001f26:	bfc4      	itt	gt
 8001f28:	1a9b      	subgt	r3, r3, r2
 8001f2a:	18ed      	addgt	r5, r5, r3
 8001f2c:	341a      	adds	r4, #26
 8001f2e:	454d      	cmp	r5, r9
 8001f30:	d11a      	bne.n	8001f68 <_printf_common+0xd8>
 8001f32:	2000      	movs	r0, #0
 8001f34:	e008      	b.n	8001f48 <_printf_common+0xb8>
 8001f36:	2301      	movs	r3, #1
 8001f38:	4652      	mov	r2, sl
 8001f3a:	4639      	mov	r1, r7
 8001f3c:	4630      	mov	r0, r6
 8001f3e:	47c0      	blx	r8
 8001f40:	3001      	adds	r0, #1
 8001f42:	d103      	bne.n	8001f4c <_printf_common+0xbc>
 8001f44:	f04f 30ff 	mov.w	r0, #4294967295
 8001f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f4c:	3501      	adds	r5, #1
 8001f4e:	e7c2      	b.n	8001ed6 <_printf_common+0x46>
 8001f50:	2030      	movs	r0, #48	; 0x30
 8001f52:	18e1      	adds	r1, r4, r3
 8001f54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001f58:	1c5a      	adds	r2, r3, #1
 8001f5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001f5e:	4422      	add	r2, r4
 8001f60:	3302      	adds	r3, #2
 8001f62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001f66:	e7c4      	b.n	8001ef2 <_printf_common+0x62>
 8001f68:	2301      	movs	r3, #1
 8001f6a:	4622      	mov	r2, r4
 8001f6c:	4639      	mov	r1, r7
 8001f6e:	4630      	mov	r0, r6
 8001f70:	47c0      	blx	r8
 8001f72:	3001      	adds	r0, #1
 8001f74:	d0e6      	beq.n	8001f44 <_printf_common+0xb4>
 8001f76:	f109 0901 	add.w	r9, r9, #1
 8001f7a:	e7d8      	b.n	8001f2e <_printf_common+0x9e>

08001f7c <_printf_i>:
 8001f7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f80:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001f84:	460c      	mov	r4, r1
 8001f86:	7e09      	ldrb	r1, [r1, #24]
 8001f88:	b085      	sub	sp, #20
 8001f8a:	296e      	cmp	r1, #110	; 0x6e
 8001f8c:	4617      	mov	r7, r2
 8001f8e:	4606      	mov	r6, r0
 8001f90:	4698      	mov	r8, r3
 8001f92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001f94:	f000 80b3 	beq.w	80020fe <_printf_i+0x182>
 8001f98:	d822      	bhi.n	8001fe0 <_printf_i+0x64>
 8001f9a:	2963      	cmp	r1, #99	; 0x63
 8001f9c:	d036      	beq.n	800200c <_printf_i+0x90>
 8001f9e:	d80a      	bhi.n	8001fb6 <_printf_i+0x3a>
 8001fa0:	2900      	cmp	r1, #0
 8001fa2:	f000 80b9 	beq.w	8002118 <_printf_i+0x19c>
 8001fa6:	2958      	cmp	r1, #88	; 0x58
 8001fa8:	f000 8083 	beq.w	80020b2 <_printf_i+0x136>
 8001fac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001fb0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001fb4:	e032      	b.n	800201c <_printf_i+0xa0>
 8001fb6:	2964      	cmp	r1, #100	; 0x64
 8001fb8:	d001      	beq.n	8001fbe <_printf_i+0x42>
 8001fba:	2969      	cmp	r1, #105	; 0x69
 8001fbc:	d1f6      	bne.n	8001fac <_printf_i+0x30>
 8001fbe:	6820      	ldr	r0, [r4, #0]
 8001fc0:	6813      	ldr	r3, [r2, #0]
 8001fc2:	0605      	lsls	r5, r0, #24
 8001fc4:	f103 0104 	add.w	r1, r3, #4
 8001fc8:	d52a      	bpl.n	8002020 <_printf_i+0xa4>
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6011      	str	r1, [r2, #0]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	da03      	bge.n	8001fda <_printf_i+0x5e>
 8001fd2:	222d      	movs	r2, #45	; 0x2d
 8001fd4:	425b      	negs	r3, r3
 8001fd6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001fda:	486f      	ldr	r0, [pc, #444]	; (8002198 <_printf_i+0x21c>)
 8001fdc:	220a      	movs	r2, #10
 8001fde:	e039      	b.n	8002054 <_printf_i+0xd8>
 8001fe0:	2973      	cmp	r1, #115	; 0x73
 8001fe2:	f000 809d 	beq.w	8002120 <_printf_i+0x1a4>
 8001fe6:	d808      	bhi.n	8001ffa <_printf_i+0x7e>
 8001fe8:	296f      	cmp	r1, #111	; 0x6f
 8001fea:	d020      	beq.n	800202e <_printf_i+0xb2>
 8001fec:	2970      	cmp	r1, #112	; 0x70
 8001fee:	d1dd      	bne.n	8001fac <_printf_i+0x30>
 8001ff0:	6823      	ldr	r3, [r4, #0]
 8001ff2:	f043 0320 	orr.w	r3, r3, #32
 8001ff6:	6023      	str	r3, [r4, #0]
 8001ff8:	e003      	b.n	8002002 <_printf_i+0x86>
 8001ffa:	2975      	cmp	r1, #117	; 0x75
 8001ffc:	d017      	beq.n	800202e <_printf_i+0xb2>
 8001ffe:	2978      	cmp	r1, #120	; 0x78
 8002000:	d1d4      	bne.n	8001fac <_printf_i+0x30>
 8002002:	2378      	movs	r3, #120	; 0x78
 8002004:	4865      	ldr	r0, [pc, #404]	; (800219c <_printf_i+0x220>)
 8002006:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800200a:	e055      	b.n	80020b8 <_printf_i+0x13c>
 800200c:	6813      	ldr	r3, [r2, #0]
 800200e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002012:	1d19      	adds	r1, r3, #4
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6011      	str	r1, [r2, #0]
 8002018:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800201c:	2301      	movs	r3, #1
 800201e:	e08c      	b.n	800213a <_printf_i+0x1be>
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002026:	6011      	str	r1, [r2, #0]
 8002028:	bf18      	it	ne
 800202a:	b21b      	sxthne	r3, r3
 800202c:	e7cf      	b.n	8001fce <_printf_i+0x52>
 800202e:	6813      	ldr	r3, [r2, #0]
 8002030:	6825      	ldr	r5, [r4, #0]
 8002032:	1d18      	adds	r0, r3, #4
 8002034:	6010      	str	r0, [r2, #0]
 8002036:	0628      	lsls	r0, r5, #24
 8002038:	d501      	bpl.n	800203e <_printf_i+0xc2>
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	e002      	b.n	8002044 <_printf_i+0xc8>
 800203e:	0668      	lsls	r0, r5, #25
 8002040:	d5fb      	bpl.n	800203a <_printf_i+0xbe>
 8002042:	881b      	ldrh	r3, [r3, #0]
 8002044:	296f      	cmp	r1, #111	; 0x6f
 8002046:	bf14      	ite	ne
 8002048:	220a      	movne	r2, #10
 800204a:	2208      	moveq	r2, #8
 800204c:	4852      	ldr	r0, [pc, #328]	; (8002198 <_printf_i+0x21c>)
 800204e:	2100      	movs	r1, #0
 8002050:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002054:	6865      	ldr	r5, [r4, #4]
 8002056:	2d00      	cmp	r5, #0
 8002058:	60a5      	str	r5, [r4, #8]
 800205a:	f2c0 8095 	blt.w	8002188 <_printf_i+0x20c>
 800205e:	6821      	ldr	r1, [r4, #0]
 8002060:	f021 0104 	bic.w	r1, r1, #4
 8002064:	6021      	str	r1, [r4, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d13d      	bne.n	80020e6 <_printf_i+0x16a>
 800206a:	2d00      	cmp	r5, #0
 800206c:	f040 808e 	bne.w	800218c <_printf_i+0x210>
 8002070:	4665      	mov	r5, ip
 8002072:	2a08      	cmp	r2, #8
 8002074:	d10b      	bne.n	800208e <_printf_i+0x112>
 8002076:	6823      	ldr	r3, [r4, #0]
 8002078:	07db      	lsls	r3, r3, #31
 800207a:	d508      	bpl.n	800208e <_printf_i+0x112>
 800207c:	6923      	ldr	r3, [r4, #16]
 800207e:	6862      	ldr	r2, [r4, #4]
 8002080:	429a      	cmp	r2, r3
 8002082:	bfde      	ittt	le
 8002084:	2330      	movle	r3, #48	; 0x30
 8002086:	f805 3c01 	strble.w	r3, [r5, #-1]
 800208a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800208e:	ebac 0305 	sub.w	r3, ip, r5
 8002092:	6123      	str	r3, [r4, #16]
 8002094:	f8cd 8000 	str.w	r8, [sp]
 8002098:	463b      	mov	r3, r7
 800209a:	aa03      	add	r2, sp, #12
 800209c:	4621      	mov	r1, r4
 800209e:	4630      	mov	r0, r6
 80020a0:	f7ff fef6 	bl	8001e90 <_printf_common>
 80020a4:	3001      	adds	r0, #1
 80020a6:	d14d      	bne.n	8002144 <_printf_i+0x1c8>
 80020a8:	f04f 30ff 	mov.w	r0, #4294967295
 80020ac:	b005      	add	sp, #20
 80020ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80020b2:	4839      	ldr	r0, [pc, #228]	; (8002198 <_printf_i+0x21c>)
 80020b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80020b8:	6813      	ldr	r3, [r2, #0]
 80020ba:	6821      	ldr	r1, [r4, #0]
 80020bc:	1d1d      	adds	r5, r3, #4
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6015      	str	r5, [r2, #0]
 80020c2:	060a      	lsls	r2, r1, #24
 80020c4:	d50b      	bpl.n	80020de <_printf_i+0x162>
 80020c6:	07ca      	lsls	r2, r1, #31
 80020c8:	bf44      	itt	mi
 80020ca:	f041 0120 	orrmi.w	r1, r1, #32
 80020ce:	6021      	strmi	r1, [r4, #0]
 80020d0:	b91b      	cbnz	r3, 80020da <_printf_i+0x15e>
 80020d2:	6822      	ldr	r2, [r4, #0]
 80020d4:	f022 0220 	bic.w	r2, r2, #32
 80020d8:	6022      	str	r2, [r4, #0]
 80020da:	2210      	movs	r2, #16
 80020dc:	e7b7      	b.n	800204e <_printf_i+0xd2>
 80020de:	064d      	lsls	r5, r1, #25
 80020e0:	bf48      	it	mi
 80020e2:	b29b      	uxthmi	r3, r3
 80020e4:	e7ef      	b.n	80020c6 <_printf_i+0x14a>
 80020e6:	4665      	mov	r5, ip
 80020e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80020ec:	fb02 3311 	mls	r3, r2, r1, r3
 80020f0:	5cc3      	ldrb	r3, [r0, r3]
 80020f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80020f6:	460b      	mov	r3, r1
 80020f8:	2900      	cmp	r1, #0
 80020fa:	d1f5      	bne.n	80020e8 <_printf_i+0x16c>
 80020fc:	e7b9      	b.n	8002072 <_printf_i+0xf6>
 80020fe:	6813      	ldr	r3, [r2, #0]
 8002100:	6825      	ldr	r5, [r4, #0]
 8002102:	1d18      	adds	r0, r3, #4
 8002104:	6961      	ldr	r1, [r4, #20]
 8002106:	6010      	str	r0, [r2, #0]
 8002108:	0628      	lsls	r0, r5, #24
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	d501      	bpl.n	8002112 <_printf_i+0x196>
 800210e:	6019      	str	r1, [r3, #0]
 8002110:	e002      	b.n	8002118 <_printf_i+0x19c>
 8002112:	066a      	lsls	r2, r5, #25
 8002114:	d5fb      	bpl.n	800210e <_printf_i+0x192>
 8002116:	8019      	strh	r1, [r3, #0]
 8002118:	2300      	movs	r3, #0
 800211a:	4665      	mov	r5, ip
 800211c:	6123      	str	r3, [r4, #16]
 800211e:	e7b9      	b.n	8002094 <_printf_i+0x118>
 8002120:	6813      	ldr	r3, [r2, #0]
 8002122:	1d19      	adds	r1, r3, #4
 8002124:	6011      	str	r1, [r2, #0]
 8002126:	681d      	ldr	r5, [r3, #0]
 8002128:	6862      	ldr	r2, [r4, #4]
 800212a:	2100      	movs	r1, #0
 800212c:	4628      	mov	r0, r5
 800212e:	f001 f823 	bl	8003178 <memchr>
 8002132:	b108      	cbz	r0, 8002138 <_printf_i+0x1bc>
 8002134:	1b40      	subs	r0, r0, r5
 8002136:	6060      	str	r0, [r4, #4]
 8002138:	6863      	ldr	r3, [r4, #4]
 800213a:	6123      	str	r3, [r4, #16]
 800213c:	2300      	movs	r3, #0
 800213e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002142:	e7a7      	b.n	8002094 <_printf_i+0x118>
 8002144:	6923      	ldr	r3, [r4, #16]
 8002146:	462a      	mov	r2, r5
 8002148:	4639      	mov	r1, r7
 800214a:	4630      	mov	r0, r6
 800214c:	47c0      	blx	r8
 800214e:	3001      	adds	r0, #1
 8002150:	d0aa      	beq.n	80020a8 <_printf_i+0x12c>
 8002152:	6823      	ldr	r3, [r4, #0]
 8002154:	079b      	lsls	r3, r3, #30
 8002156:	d413      	bmi.n	8002180 <_printf_i+0x204>
 8002158:	68e0      	ldr	r0, [r4, #12]
 800215a:	9b03      	ldr	r3, [sp, #12]
 800215c:	4298      	cmp	r0, r3
 800215e:	bfb8      	it	lt
 8002160:	4618      	movlt	r0, r3
 8002162:	e7a3      	b.n	80020ac <_printf_i+0x130>
 8002164:	2301      	movs	r3, #1
 8002166:	464a      	mov	r2, r9
 8002168:	4639      	mov	r1, r7
 800216a:	4630      	mov	r0, r6
 800216c:	47c0      	blx	r8
 800216e:	3001      	adds	r0, #1
 8002170:	d09a      	beq.n	80020a8 <_printf_i+0x12c>
 8002172:	3501      	adds	r5, #1
 8002174:	68e3      	ldr	r3, [r4, #12]
 8002176:	9a03      	ldr	r2, [sp, #12]
 8002178:	1a9b      	subs	r3, r3, r2
 800217a:	42ab      	cmp	r3, r5
 800217c:	dcf2      	bgt.n	8002164 <_printf_i+0x1e8>
 800217e:	e7eb      	b.n	8002158 <_printf_i+0x1dc>
 8002180:	2500      	movs	r5, #0
 8002182:	f104 0919 	add.w	r9, r4, #25
 8002186:	e7f5      	b.n	8002174 <_printf_i+0x1f8>
 8002188:	2b00      	cmp	r3, #0
 800218a:	d1ac      	bne.n	80020e6 <_printf_i+0x16a>
 800218c:	7803      	ldrb	r3, [r0, #0]
 800218e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002192:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002196:	e76c      	b.n	8002072 <_printf_i+0xf6>
 8002198:	08003419 	.word	0x08003419
 800219c:	0800342a 	.word	0x0800342a

080021a0 <__svfiscanf_r>:
 80021a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021a4:	460c      	mov	r4, r1
 80021a6:	2100      	movs	r1, #0
 80021a8:	4606      	mov	r6, r0
 80021aa:	4692      	mov	sl, r2
 80021ac:	270a      	movs	r7, #10
 80021ae:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80021b2:	9144      	str	r1, [sp, #272]	; 0x110
 80021b4:	9145      	str	r1, [sp, #276]	; 0x114
 80021b6:	499e      	ldr	r1, [pc, #632]	; (8002430 <__svfiscanf_r+0x290>)
 80021b8:	f10d 0804 	add.w	r8, sp, #4
 80021bc:	91a0      	str	r1, [sp, #640]	; 0x280
 80021be:	499d      	ldr	r1, [pc, #628]	; (8002434 <__svfiscanf_r+0x294>)
 80021c0:	f8df 9274 	ldr.w	r9, [pc, #628]	; 8002438 <__svfiscanf_r+0x298>
 80021c4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80021c8:	91a1      	str	r1, [sp, #644]	; 0x284
 80021ca:	9300      	str	r3, [sp, #0]
 80021cc:	f89a 3000 	ldrb.w	r3, [sl]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	f000 812a 	beq.w	800242a <__svfiscanf_r+0x28a>
 80021d6:	4655      	mov	r5, sl
 80021d8:	f000 ff38 	bl	800304c <__locale_ctype_ptr>
 80021dc:	f815 bb01 	ldrb.w	fp, [r5], #1
 80021e0:	4458      	add	r0, fp
 80021e2:	7843      	ldrb	r3, [r0, #1]
 80021e4:	f013 0308 	ands.w	r3, r3, #8
 80021e8:	d01c      	beq.n	8002224 <__svfiscanf_r+0x84>
 80021ea:	6863      	ldr	r3, [r4, #4]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	dd12      	ble.n	8002216 <__svfiscanf_r+0x76>
 80021f0:	f000 ff2c 	bl	800304c <__locale_ctype_ptr>
 80021f4:	6823      	ldr	r3, [r4, #0]
 80021f6:	781a      	ldrb	r2, [r3, #0]
 80021f8:	4410      	add	r0, r2
 80021fa:	7842      	ldrb	r2, [r0, #1]
 80021fc:	0712      	lsls	r2, r2, #28
 80021fe:	d401      	bmi.n	8002204 <__svfiscanf_r+0x64>
 8002200:	46aa      	mov	sl, r5
 8002202:	e7e3      	b.n	80021cc <__svfiscanf_r+0x2c>
 8002204:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002206:	3301      	adds	r3, #1
 8002208:	3201      	adds	r2, #1
 800220a:	9245      	str	r2, [sp, #276]	; 0x114
 800220c:	6862      	ldr	r2, [r4, #4]
 800220e:	6023      	str	r3, [r4, #0]
 8002210:	3a01      	subs	r2, #1
 8002212:	6062      	str	r2, [r4, #4]
 8002214:	e7e9      	b.n	80021ea <__svfiscanf_r+0x4a>
 8002216:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002218:	4621      	mov	r1, r4
 800221a:	4630      	mov	r0, r6
 800221c:	4798      	blx	r3
 800221e:	2800      	cmp	r0, #0
 8002220:	d0e6      	beq.n	80021f0 <__svfiscanf_r+0x50>
 8002222:	e7ed      	b.n	8002200 <__svfiscanf_r+0x60>
 8002224:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 8002228:	f040 8082 	bne.w	8002330 <__svfiscanf_r+0x190>
 800222c:	9343      	str	r3, [sp, #268]	; 0x10c
 800222e:	9341      	str	r3, [sp, #260]	; 0x104
 8002230:	f89a 3001 	ldrb.w	r3, [sl, #1]
 8002234:	2b2a      	cmp	r3, #42	; 0x2a
 8002236:	d103      	bne.n	8002240 <__svfiscanf_r+0xa0>
 8002238:	2310      	movs	r3, #16
 800223a:	f10a 0502 	add.w	r5, sl, #2
 800223e:	9341      	str	r3, [sp, #260]	; 0x104
 8002240:	46aa      	mov	sl, r5
 8002242:	f815 1b01 	ldrb.w	r1, [r5], #1
 8002246:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800224a:	2a09      	cmp	r2, #9
 800224c:	d922      	bls.n	8002294 <__svfiscanf_r+0xf4>
 800224e:	2203      	movs	r2, #3
 8002250:	4879      	ldr	r0, [pc, #484]	; (8002438 <__svfiscanf_r+0x298>)
 8002252:	f000 ff91 	bl	8003178 <memchr>
 8002256:	b138      	cbz	r0, 8002268 <__svfiscanf_r+0xc8>
 8002258:	eba0 0309 	sub.w	r3, r0, r9
 800225c:	2001      	movs	r0, #1
 800225e:	46aa      	mov	sl, r5
 8002260:	4098      	lsls	r0, r3
 8002262:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002264:	4318      	orrs	r0, r3
 8002266:	9041      	str	r0, [sp, #260]	; 0x104
 8002268:	f89a 3000 	ldrb.w	r3, [sl]
 800226c:	f10a 0501 	add.w	r5, sl, #1
 8002270:	2b67      	cmp	r3, #103	; 0x67
 8002272:	d82b      	bhi.n	80022cc <__svfiscanf_r+0x12c>
 8002274:	2b65      	cmp	r3, #101	; 0x65
 8002276:	f080 809f 	bcs.w	80023b8 <__svfiscanf_r+0x218>
 800227a:	2b47      	cmp	r3, #71	; 0x47
 800227c:	d810      	bhi.n	80022a0 <__svfiscanf_r+0x100>
 800227e:	2b45      	cmp	r3, #69	; 0x45
 8002280:	f080 809a 	bcs.w	80023b8 <__svfiscanf_r+0x218>
 8002284:	2b00      	cmp	r3, #0
 8002286:	d06c      	beq.n	8002362 <__svfiscanf_r+0x1c2>
 8002288:	2b25      	cmp	r3, #37	; 0x25
 800228a:	d051      	beq.n	8002330 <__svfiscanf_r+0x190>
 800228c:	2303      	movs	r3, #3
 800228e:	9742      	str	r7, [sp, #264]	; 0x108
 8002290:	9347      	str	r3, [sp, #284]	; 0x11c
 8002292:	e027      	b.n	80022e4 <__svfiscanf_r+0x144>
 8002294:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8002296:	fb07 1303 	mla	r3, r7, r3, r1
 800229a:	3b30      	subs	r3, #48	; 0x30
 800229c:	9343      	str	r3, [sp, #268]	; 0x10c
 800229e:	e7cf      	b.n	8002240 <__svfiscanf_r+0xa0>
 80022a0:	2b5b      	cmp	r3, #91	; 0x5b
 80022a2:	d06a      	beq.n	800237a <__svfiscanf_r+0x1da>
 80022a4:	d80c      	bhi.n	80022c0 <__svfiscanf_r+0x120>
 80022a6:	2b58      	cmp	r3, #88	; 0x58
 80022a8:	d1f0      	bne.n	800228c <__svfiscanf_r+0xec>
 80022aa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80022ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022b0:	9241      	str	r2, [sp, #260]	; 0x104
 80022b2:	2210      	movs	r2, #16
 80022b4:	9242      	str	r2, [sp, #264]	; 0x108
 80022b6:	2b6e      	cmp	r3, #110	; 0x6e
 80022b8:	bf8c      	ite	hi
 80022ba:	2304      	movhi	r3, #4
 80022bc:	2303      	movls	r3, #3
 80022be:	e010      	b.n	80022e2 <__svfiscanf_r+0x142>
 80022c0:	2b63      	cmp	r3, #99	; 0x63
 80022c2:	d065      	beq.n	8002390 <__svfiscanf_r+0x1f0>
 80022c4:	2b64      	cmp	r3, #100	; 0x64
 80022c6:	d1e1      	bne.n	800228c <__svfiscanf_r+0xec>
 80022c8:	9742      	str	r7, [sp, #264]	; 0x108
 80022ca:	e7f4      	b.n	80022b6 <__svfiscanf_r+0x116>
 80022cc:	2b70      	cmp	r3, #112	; 0x70
 80022ce:	d04b      	beq.n	8002368 <__svfiscanf_r+0x1c8>
 80022d0:	d826      	bhi.n	8002320 <__svfiscanf_r+0x180>
 80022d2:	2b6e      	cmp	r3, #110	; 0x6e
 80022d4:	d062      	beq.n	800239c <__svfiscanf_r+0x1fc>
 80022d6:	d84c      	bhi.n	8002372 <__svfiscanf_r+0x1d2>
 80022d8:	2b69      	cmp	r3, #105	; 0x69
 80022da:	d1d7      	bne.n	800228c <__svfiscanf_r+0xec>
 80022dc:	2300      	movs	r3, #0
 80022de:	9342      	str	r3, [sp, #264]	; 0x108
 80022e0:	2303      	movs	r3, #3
 80022e2:	9347      	str	r3, [sp, #284]	; 0x11c
 80022e4:	6863      	ldr	r3, [r4, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	dd68      	ble.n	80023bc <__svfiscanf_r+0x21c>
 80022ea:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80022ec:	0659      	lsls	r1, r3, #25
 80022ee:	d407      	bmi.n	8002300 <__svfiscanf_r+0x160>
 80022f0:	f000 feac 	bl	800304c <__locale_ctype_ptr>
 80022f4:	6823      	ldr	r3, [r4, #0]
 80022f6:	781a      	ldrb	r2, [r3, #0]
 80022f8:	4410      	add	r0, r2
 80022fa:	7842      	ldrb	r2, [r0, #1]
 80022fc:	0712      	lsls	r2, r2, #28
 80022fe:	d464      	bmi.n	80023ca <__svfiscanf_r+0x22a>
 8002300:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8002302:	2b02      	cmp	r3, #2
 8002304:	dc73      	bgt.n	80023ee <__svfiscanf_r+0x24e>
 8002306:	466b      	mov	r3, sp
 8002308:	4622      	mov	r2, r4
 800230a:	a941      	add	r1, sp, #260	; 0x104
 800230c:	4630      	mov	r0, r6
 800230e:	f000 f8bf 	bl	8002490 <_scanf_chars>
 8002312:	2801      	cmp	r0, #1
 8002314:	f000 8089 	beq.w	800242a <__svfiscanf_r+0x28a>
 8002318:	2802      	cmp	r0, #2
 800231a:	f47f af71 	bne.w	8002200 <__svfiscanf_r+0x60>
 800231e:	e01d      	b.n	800235c <__svfiscanf_r+0x1bc>
 8002320:	2b75      	cmp	r3, #117	; 0x75
 8002322:	d0d1      	beq.n	80022c8 <__svfiscanf_r+0x128>
 8002324:	2b78      	cmp	r3, #120	; 0x78
 8002326:	d0c0      	beq.n	80022aa <__svfiscanf_r+0x10a>
 8002328:	2b73      	cmp	r3, #115	; 0x73
 800232a:	d1af      	bne.n	800228c <__svfiscanf_r+0xec>
 800232c:	2302      	movs	r3, #2
 800232e:	e7d8      	b.n	80022e2 <__svfiscanf_r+0x142>
 8002330:	6863      	ldr	r3, [r4, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	dd0c      	ble.n	8002350 <__svfiscanf_r+0x1b0>
 8002336:	6823      	ldr	r3, [r4, #0]
 8002338:	781a      	ldrb	r2, [r3, #0]
 800233a:	455a      	cmp	r2, fp
 800233c:	d175      	bne.n	800242a <__svfiscanf_r+0x28a>
 800233e:	3301      	adds	r3, #1
 8002340:	6862      	ldr	r2, [r4, #4]
 8002342:	6023      	str	r3, [r4, #0]
 8002344:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8002346:	3a01      	subs	r2, #1
 8002348:	3301      	adds	r3, #1
 800234a:	6062      	str	r2, [r4, #4]
 800234c:	9345      	str	r3, [sp, #276]	; 0x114
 800234e:	e757      	b.n	8002200 <__svfiscanf_r+0x60>
 8002350:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002352:	4621      	mov	r1, r4
 8002354:	4630      	mov	r0, r6
 8002356:	4798      	blx	r3
 8002358:	2800      	cmp	r0, #0
 800235a:	d0ec      	beq.n	8002336 <__svfiscanf_r+0x196>
 800235c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800235e:	2800      	cmp	r0, #0
 8002360:	d159      	bne.n	8002416 <__svfiscanf_r+0x276>
 8002362:	f04f 30ff 	mov.w	r0, #4294967295
 8002366:	e05c      	b.n	8002422 <__svfiscanf_r+0x282>
 8002368:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800236a:	f042 0220 	orr.w	r2, r2, #32
 800236e:	9241      	str	r2, [sp, #260]	; 0x104
 8002370:	e79b      	b.n	80022aa <__svfiscanf_r+0x10a>
 8002372:	2308      	movs	r3, #8
 8002374:	9342      	str	r3, [sp, #264]	; 0x108
 8002376:	2304      	movs	r3, #4
 8002378:	e7b3      	b.n	80022e2 <__svfiscanf_r+0x142>
 800237a:	4629      	mov	r1, r5
 800237c:	4640      	mov	r0, r8
 800237e:	f000 fa85 	bl	800288c <__sccl>
 8002382:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002384:	4605      	mov	r5, r0
 8002386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800238a:	9341      	str	r3, [sp, #260]	; 0x104
 800238c:	2301      	movs	r3, #1
 800238e:	e7a8      	b.n	80022e2 <__svfiscanf_r+0x142>
 8002390:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002396:	9341      	str	r3, [sp, #260]	; 0x104
 8002398:	2300      	movs	r3, #0
 800239a:	e7a2      	b.n	80022e2 <__svfiscanf_r+0x142>
 800239c:	9841      	ldr	r0, [sp, #260]	; 0x104
 800239e:	06c3      	lsls	r3, r0, #27
 80023a0:	f53f af2e 	bmi.w	8002200 <__svfiscanf_r+0x60>
 80023a4:	9b00      	ldr	r3, [sp, #0]
 80023a6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80023a8:	1d19      	adds	r1, r3, #4
 80023aa:	9100      	str	r1, [sp, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	07c0      	lsls	r0, r0, #31
 80023b0:	bf4c      	ite	mi
 80023b2:	801a      	strhmi	r2, [r3, #0]
 80023b4:	601a      	strpl	r2, [r3, #0]
 80023b6:	e723      	b.n	8002200 <__svfiscanf_r+0x60>
 80023b8:	2305      	movs	r3, #5
 80023ba:	e792      	b.n	80022e2 <__svfiscanf_r+0x142>
 80023bc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80023be:	4621      	mov	r1, r4
 80023c0:	4630      	mov	r0, r6
 80023c2:	4798      	blx	r3
 80023c4:	2800      	cmp	r0, #0
 80023c6:	d090      	beq.n	80022ea <__svfiscanf_r+0x14a>
 80023c8:	e7c8      	b.n	800235c <__svfiscanf_r+0x1bc>
 80023ca:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80023cc:	3201      	adds	r2, #1
 80023ce:	9245      	str	r2, [sp, #276]	; 0x114
 80023d0:	6862      	ldr	r2, [r4, #4]
 80023d2:	3a01      	subs	r2, #1
 80023d4:	2a00      	cmp	r2, #0
 80023d6:	6062      	str	r2, [r4, #4]
 80023d8:	dd02      	ble.n	80023e0 <__svfiscanf_r+0x240>
 80023da:	3301      	adds	r3, #1
 80023dc:	6023      	str	r3, [r4, #0]
 80023de:	e787      	b.n	80022f0 <__svfiscanf_r+0x150>
 80023e0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80023e2:	4621      	mov	r1, r4
 80023e4:	4630      	mov	r0, r6
 80023e6:	4798      	blx	r3
 80023e8:	2800      	cmp	r0, #0
 80023ea:	d081      	beq.n	80022f0 <__svfiscanf_r+0x150>
 80023ec:	e7b6      	b.n	800235c <__svfiscanf_r+0x1bc>
 80023ee:	2b04      	cmp	r3, #4
 80023f0:	dc06      	bgt.n	8002400 <__svfiscanf_r+0x260>
 80023f2:	466b      	mov	r3, sp
 80023f4:	4622      	mov	r2, r4
 80023f6:	a941      	add	r1, sp, #260	; 0x104
 80023f8:	4630      	mov	r0, r6
 80023fa:	f000 f8ab 	bl	8002554 <_scanf_i>
 80023fe:	e788      	b.n	8002312 <__svfiscanf_r+0x172>
 8002400:	4b0e      	ldr	r3, [pc, #56]	; (800243c <__svfiscanf_r+0x29c>)
 8002402:	2b00      	cmp	r3, #0
 8002404:	f43f aefc 	beq.w	8002200 <__svfiscanf_r+0x60>
 8002408:	466b      	mov	r3, sp
 800240a:	4622      	mov	r2, r4
 800240c:	a941      	add	r1, sp, #260	; 0x104
 800240e:	4630      	mov	r0, r6
 8002410:	f3af 8000 	nop.w
 8002414:	e77d      	b.n	8002312 <__svfiscanf_r+0x172>
 8002416:	89a3      	ldrh	r3, [r4, #12]
 8002418:	f013 0f40 	tst.w	r3, #64	; 0x40
 800241c:	bf18      	it	ne
 800241e:	f04f 30ff 	movne.w	r0, #4294967295
 8002422:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8002426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800242a:	9844      	ldr	r0, [sp, #272]	; 0x110
 800242c:	e7f9      	b.n	8002422 <__svfiscanf_r+0x282>
 800242e:	bf00      	nop
 8002430:	08002c19 	.word	0x08002c19
 8002434:	08002755 	.word	0x08002755
 8002438:	0800340e 	.word	0x0800340e
 800243c:	00000000 	.word	0x00000000

08002440 <_vfiscanf_r>:
 8002440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002444:	460c      	mov	r4, r1
 8002446:	4616      	mov	r6, r2
 8002448:	461f      	mov	r7, r3
 800244a:	4605      	mov	r5, r0
 800244c:	b118      	cbz	r0, 8002456 <_vfiscanf_r+0x16>
 800244e:	6983      	ldr	r3, [r0, #24]
 8002450:	b90b      	cbnz	r3, 8002456 <_vfiscanf_r+0x16>
 8002452:	f7ff fadf 	bl	8001a14 <__sinit>
 8002456:	4b0b      	ldr	r3, [pc, #44]	; (8002484 <_vfiscanf_r+0x44>)
 8002458:	429c      	cmp	r4, r3
 800245a:	d108      	bne.n	800246e <_vfiscanf_r+0x2e>
 800245c:	686c      	ldr	r4, [r5, #4]
 800245e:	463b      	mov	r3, r7
 8002460:	4632      	mov	r2, r6
 8002462:	4621      	mov	r1, r4
 8002464:	4628      	mov	r0, r5
 8002466:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800246a:	f7ff be99 	b.w	80021a0 <__svfiscanf_r>
 800246e:	4b06      	ldr	r3, [pc, #24]	; (8002488 <_vfiscanf_r+0x48>)
 8002470:	429c      	cmp	r4, r3
 8002472:	d101      	bne.n	8002478 <_vfiscanf_r+0x38>
 8002474:	68ac      	ldr	r4, [r5, #8]
 8002476:	e7f2      	b.n	800245e <_vfiscanf_r+0x1e>
 8002478:	4b04      	ldr	r3, [pc, #16]	; (800248c <_vfiscanf_r+0x4c>)
 800247a:	429c      	cmp	r4, r3
 800247c:	bf08      	it	eq
 800247e:	68ec      	ldreq	r4, [r5, #12]
 8002480:	e7ed      	b.n	800245e <_vfiscanf_r+0x1e>
 8002482:	bf00      	nop
 8002484:	080033c8 	.word	0x080033c8
 8002488:	080033e8 	.word	0x080033e8
 800248c:	080033a8 	.word	0x080033a8

08002490 <_scanf_chars>:
 8002490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002494:	4615      	mov	r5, r2
 8002496:	688a      	ldr	r2, [r1, #8]
 8002498:	4680      	mov	r8, r0
 800249a:	460c      	mov	r4, r1
 800249c:	b932      	cbnz	r2, 80024ac <_scanf_chars+0x1c>
 800249e:	698a      	ldr	r2, [r1, #24]
 80024a0:	2a00      	cmp	r2, #0
 80024a2:	bf14      	ite	ne
 80024a4:	f04f 32ff 	movne.w	r2, #4294967295
 80024a8:	2201      	moveq	r2, #1
 80024aa:	608a      	str	r2, [r1, #8]
 80024ac:	2600      	movs	r6, #0
 80024ae:	6822      	ldr	r2, [r4, #0]
 80024b0:	06d1      	lsls	r1, r2, #27
 80024b2:	bf5f      	itttt	pl
 80024b4:	681a      	ldrpl	r2, [r3, #0]
 80024b6:	1d11      	addpl	r1, r2, #4
 80024b8:	6019      	strpl	r1, [r3, #0]
 80024ba:	6817      	ldrpl	r7, [r2, #0]
 80024bc:	69a3      	ldr	r3, [r4, #24]
 80024be:	b1db      	cbz	r3, 80024f8 <_scanf_chars+0x68>
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d107      	bne.n	80024d4 <_scanf_chars+0x44>
 80024c4:	682b      	ldr	r3, [r5, #0]
 80024c6:	6962      	ldr	r2, [r4, #20]
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	5cd3      	ldrb	r3, [r2, r3]
 80024cc:	b9a3      	cbnz	r3, 80024f8 <_scanf_chars+0x68>
 80024ce:	2e00      	cmp	r6, #0
 80024d0:	d131      	bne.n	8002536 <_scanf_chars+0xa6>
 80024d2:	e006      	b.n	80024e2 <_scanf_chars+0x52>
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d007      	beq.n	80024e8 <_scanf_chars+0x58>
 80024d8:	2e00      	cmp	r6, #0
 80024da:	d12c      	bne.n	8002536 <_scanf_chars+0xa6>
 80024dc:	69a3      	ldr	r3, [r4, #24]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d129      	bne.n	8002536 <_scanf_chars+0xa6>
 80024e2:	2001      	movs	r0, #1
 80024e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024e8:	f000 fdb0 	bl	800304c <__locale_ctype_ptr>
 80024ec:	682b      	ldr	r3, [r5, #0]
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	4418      	add	r0, r3
 80024f2:	7843      	ldrb	r3, [r0, #1]
 80024f4:	071b      	lsls	r3, r3, #28
 80024f6:	d4ef      	bmi.n	80024d8 <_scanf_chars+0x48>
 80024f8:	6823      	ldr	r3, [r4, #0]
 80024fa:	3601      	adds	r6, #1
 80024fc:	06da      	lsls	r2, r3, #27
 80024fe:	bf5e      	ittt	pl
 8002500:	682b      	ldrpl	r3, [r5, #0]
 8002502:	781b      	ldrbpl	r3, [r3, #0]
 8002504:	703b      	strbpl	r3, [r7, #0]
 8002506:	682a      	ldr	r2, [r5, #0]
 8002508:	686b      	ldr	r3, [r5, #4]
 800250a:	f102 0201 	add.w	r2, r2, #1
 800250e:	602a      	str	r2, [r5, #0]
 8002510:	68a2      	ldr	r2, [r4, #8]
 8002512:	f103 33ff 	add.w	r3, r3, #4294967295
 8002516:	f102 32ff 	add.w	r2, r2, #4294967295
 800251a:	606b      	str	r3, [r5, #4]
 800251c:	bf58      	it	pl
 800251e:	3701      	addpl	r7, #1
 8002520:	60a2      	str	r2, [r4, #8]
 8002522:	b142      	cbz	r2, 8002536 <_scanf_chars+0xa6>
 8002524:	2b00      	cmp	r3, #0
 8002526:	dcc9      	bgt.n	80024bc <_scanf_chars+0x2c>
 8002528:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800252c:	4629      	mov	r1, r5
 800252e:	4640      	mov	r0, r8
 8002530:	4798      	blx	r3
 8002532:	2800      	cmp	r0, #0
 8002534:	d0c2      	beq.n	80024bc <_scanf_chars+0x2c>
 8002536:	6823      	ldr	r3, [r4, #0]
 8002538:	f013 0310 	ands.w	r3, r3, #16
 800253c:	d105      	bne.n	800254a <_scanf_chars+0xba>
 800253e:	68e2      	ldr	r2, [r4, #12]
 8002540:	3201      	adds	r2, #1
 8002542:	60e2      	str	r2, [r4, #12]
 8002544:	69a2      	ldr	r2, [r4, #24]
 8002546:	b102      	cbz	r2, 800254a <_scanf_chars+0xba>
 8002548:	703b      	strb	r3, [r7, #0]
 800254a:	6923      	ldr	r3, [r4, #16]
 800254c:	2000      	movs	r0, #0
 800254e:	441e      	add	r6, r3
 8002550:	6126      	str	r6, [r4, #16]
 8002552:	e7c7      	b.n	80024e4 <_scanf_chars+0x54>

08002554 <_scanf_i>:
 8002554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002558:	460c      	mov	r4, r1
 800255a:	469a      	mov	sl, r3
 800255c:	4b74      	ldr	r3, [pc, #464]	; (8002730 <_scanf_i+0x1dc>)
 800255e:	b087      	sub	sp, #28
 8002560:	4683      	mov	fp, r0
 8002562:	4616      	mov	r6, r2
 8002564:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002568:	ab03      	add	r3, sp, #12
 800256a:	68a7      	ldr	r7, [r4, #8]
 800256c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002570:	4b70      	ldr	r3, [pc, #448]	; (8002734 <_scanf_i+0x1e0>)
 8002572:	69a1      	ldr	r1, [r4, #24]
 8002574:	4a70      	ldr	r2, [pc, #448]	; (8002738 <_scanf_i+0x1e4>)
 8002576:	f104 091c 	add.w	r9, r4, #28
 800257a:	2903      	cmp	r1, #3
 800257c:	bf08      	it	eq
 800257e:	461a      	moveq	r2, r3
 8002580:	1e7b      	subs	r3, r7, #1
 8002582:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8002586:	bf84      	itt	hi
 8002588:	f240 135d 	movwhi	r3, #349	; 0x15d
 800258c:	60a3      	strhi	r3, [r4, #8]
 800258e:	6823      	ldr	r3, [r4, #0]
 8002590:	bf88      	it	hi
 8002592:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8002596:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800259a:	6023      	str	r3, [r4, #0]
 800259c:	bf98      	it	ls
 800259e:	2700      	movls	r7, #0
 80025a0:	464b      	mov	r3, r9
 80025a2:	f04f 0800 	mov.w	r8, #0
 80025a6:	9200      	str	r2, [sp, #0]
 80025a8:	bf88      	it	hi
 80025aa:	197f      	addhi	r7, r7, r5
 80025ac:	6831      	ldr	r1, [r6, #0]
 80025ae:	9301      	str	r3, [sp, #4]
 80025b0:	ab03      	add	r3, sp, #12
 80025b2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80025b6:	2202      	movs	r2, #2
 80025b8:	7809      	ldrb	r1, [r1, #0]
 80025ba:	f000 fddd 	bl	8003178 <memchr>
 80025be:	9b01      	ldr	r3, [sp, #4]
 80025c0:	b330      	cbz	r0, 8002610 <_scanf_i+0xbc>
 80025c2:	f1b8 0f01 	cmp.w	r8, #1
 80025c6:	d15a      	bne.n	800267e <_scanf_i+0x12a>
 80025c8:	6862      	ldr	r2, [r4, #4]
 80025ca:	b92a      	cbnz	r2, 80025d8 <_scanf_i+0x84>
 80025cc:	2108      	movs	r1, #8
 80025ce:	6822      	ldr	r2, [r4, #0]
 80025d0:	6061      	str	r1, [r4, #4]
 80025d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025d6:	6022      	str	r2, [r4, #0]
 80025d8:	6822      	ldr	r2, [r4, #0]
 80025da:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80025de:	6022      	str	r2, [r4, #0]
 80025e0:	68a2      	ldr	r2, [r4, #8]
 80025e2:	1e51      	subs	r1, r2, #1
 80025e4:	60a1      	str	r1, [r4, #8]
 80025e6:	b19a      	cbz	r2, 8002610 <_scanf_i+0xbc>
 80025e8:	6832      	ldr	r2, [r6, #0]
 80025ea:	1c5d      	adds	r5, r3, #1
 80025ec:	1c51      	adds	r1, r2, #1
 80025ee:	6031      	str	r1, [r6, #0]
 80025f0:	7812      	ldrb	r2, [r2, #0]
 80025f2:	701a      	strb	r2, [r3, #0]
 80025f4:	6873      	ldr	r3, [r6, #4]
 80025f6:	3b01      	subs	r3, #1
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	6073      	str	r3, [r6, #4]
 80025fc:	dc07      	bgt.n	800260e <_scanf_i+0xba>
 80025fe:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8002602:	4631      	mov	r1, r6
 8002604:	4658      	mov	r0, fp
 8002606:	4798      	blx	r3
 8002608:	2800      	cmp	r0, #0
 800260a:	f040 8087 	bne.w	800271c <_scanf_i+0x1c8>
 800260e:	462b      	mov	r3, r5
 8002610:	f108 0801 	add.w	r8, r8, #1
 8002614:	f1b8 0f03 	cmp.w	r8, #3
 8002618:	d1c8      	bne.n	80025ac <_scanf_i+0x58>
 800261a:	6862      	ldr	r2, [r4, #4]
 800261c:	b90a      	cbnz	r2, 8002622 <_scanf_i+0xce>
 800261e:	220a      	movs	r2, #10
 8002620:	6062      	str	r2, [r4, #4]
 8002622:	6862      	ldr	r2, [r4, #4]
 8002624:	4945      	ldr	r1, [pc, #276]	; (800273c <_scanf_i+0x1e8>)
 8002626:	6960      	ldr	r0, [r4, #20]
 8002628:	1a89      	subs	r1, r1, r2
 800262a:	9301      	str	r3, [sp, #4]
 800262c:	f000 f92e 	bl	800288c <__sccl>
 8002630:	9b01      	ldr	r3, [sp, #4]
 8002632:	f04f 0800 	mov.w	r8, #0
 8002636:	461d      	mov	r5, r3
 8002638:	68a3      	ldr	r3, [r4, #8]
 800263a:	6822      	ldr	r2, [r4, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d03b      	beq.n	80026b8 <_scanf_i+0x164>
 8002640:	6831      	ldr	r1, [r6, #0]
 8002642:	6960      	ldr	r0, [r4, #20]
 8002644:	f891 c000 	ldrb.w	ip, [r1]
 8002648:	f810 000c 	ldrb.w	r0, [r0, ip]
 800264c:	2800      	cmp	r0, #0
 800264e:	d033      	beq.n	80026b8 <_scanf_i+0x164>
 8002650:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8002654:	d121      	bne.n	800269a <_scanf_i+0x146>
 8002656:	0510      	lsls	r0, r2, #20
 8002658:	d51f      	bpl.n	800269a <_scanf_i+0x146>
 800265a:	f108 0801 	add.w	r8, r8, #1
 800265e:	b117      	cbz	r7, 8002666 <_scanf_i+0x112>
 8002660:	3301      	adds	r3, #1
 8002662:	3f01      	subs	r7, #1
 8002664:	60a3      	str	r3, [r4, #8]
 8002666:	6873      	ldr	r3, [r6, #4]
 8002668:	3b01      	subs	r3, #1
 800266a:	2b00      	cmp	r3, #0
 800266c:	6073      	str	r3, [r6, #4]
 800266e:	dd1c      	ble.n	80026aa <_scanf_i+0x156>
 8002670:	6833      	ldr	r3, [r6, #0]
 8002672:	3301      	adds	r3, #1
 8002674:	6033      	str	r3, [r6, #0]
 8002676:	68a3      	ldr	r3, [r4, #8]
 8002678:	3b01      	subs	r3, #1
 800267a:	60a3      	str	r3, [r4, #8]
 800267c:	e7dc      	b.n	8002638 <_scanf_i+0xe4>
 800267e:	f1b8 0f02 	cmp.w	r8, #2
 8002682:	d1ad      	bne.n	80025e0 <_scanf_i+0x8c>
 8002684:	6822      	ldr	r2, [r4, #0]
 8002686:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800268a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800268e:	d1bf      	bne.n	8002610 <_scanf_i+0xbc>
 8002690:	2110      	movs	r1, #16
 8002692:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002696:	6061      	str	r1, [r4, #4]
 8002698:	e7a1      	b.n	80025de <_scanf_i+0x8a>
 800269a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800269e:	6022      	str	r2, [r4, #0]
 80026a0:	780b      	ldrb	r3, [r1, #0]
 80026a2:	3501      	adds	r5, #1
 80026a4:	f805 3c01 	strb.w	r3, [r5, #-1]
 80026a8:	e7dd      	b.n	8002666 <_scanf_i+0x112>
 80026aa:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80026ae:	4631      	mov	r1, r6
 80026b0:	4658      	mov	r0, fp
 80026b2:	4798      	blx	r3
 80026b4:	2800      	cmp	r0, #0
 80026b6:	d0de      	beq.n	8002676 <_scanf_i+0x122>
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	05d9      	lsls	r1, r3, #23
 80026bc:	d50c      	bpl.n	80026d8 <_scanf_i+0x184>
 80026be:	454d      	cmp	r5, r9
 80026c0:	d908      	bls.n	80026d4 <_scanf_i+0x180>
 80026c2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80026c6:	1e6f      	subs	r7, r5, #1
 80026c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80026cc:	4632      	mov	r2, r6
 80026ce:	4658      	mov	r0, fp
 80026d0:	4798      	blx	r3
 80026d2:	463d      	mov	r5, r7
 80026d4:	454d      	cmp	r5, r9
 80026d6:	d029      	beq.n	800272c <_scanf_i+0x1d8>
 80026d8:	6822      	ldr	r2, [r4, #0]
 80026da:	f012 0210 	ands.w	r2, r2, #16
 80026de:	d113      	bne.n	8002708 <_scanf_i+0x1b4>
 80026e0:	702a      	strb	r2, [r5, #0]
 80026e2:	6863      	ldr	r3, [r4, #4]
 80026e4:	4649      	mov	r1, r9
 80026e6:	4658      	mov	r0, fp
 80026e8:	9e00      	ldr	r6, [sp, #0]
 80026ea:	47b0      	blx	r6
 80026ec:	f8da 3000 	ldr.w	r3, [sl]
 80026f0:	6821      	ldr	r1, [r4, #0]
 80026f2:	1d1a      	adds	r2, r3, #4
 80026f4:	f8ca 2000 	str.w	r2, [sl]
 80026f8:	f011 0f20 	tst.w	r1, #32
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	d010      	beq.n	8002722 <_scanf_i+0x1ce>
 8002700:	6018      	str	r0, [r3, #0]
 8002702:	68e3      	ldr	r3, [r4, #12]
 8002704:	3301      	adds	r3, #1
 8002706:	60e3      	str	r3, [r4, #12]
 8002708:	2000      	movs	r0, #0
 800270a:	eba5 0509 	sub.w	r5, r5, r9
 800270e:	44a8      	add	r8, r5
 8002710:	6925      	ldr	r5, [r4, #16]
 8002712:	4445      	add	r5, r8
 8002714:	6125      	str	r5, [r4, #16]
 8002716:	b007      	add	sp, #28
 8002718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800271c:	f04f 0800 	mov.w	r8, #0
 8002720:	e7ca      	b.n	80026b8 <_scanf_i+0x164>
 8002722:	07ca      	lsls	r2, r1, #31
 8002724:	bf4c      	ite	mi
 8002726:	8018      	strhmi	r0, [r3, #0]
 8002728:	6018      	strpl	r0, [r3, #0]
 800272a:	e7ea      	b.n	8002702 <_scanf_i+0x1ae>
 800272c:	2001      	movs	r0, #1
 800272e:	e7f2      	b.n	8002716 <_scanf_i+0x1c2>
 8002730:	08003380 	.word	0x08003380
 8002734:	08002a6d 	.word	0x08002a6d
 8002738:	08002b85 	.word	0x08002b85
 800273c:	0800344b 	.word	0x0800344b

08002740 <lflush>:
 8002740:	8983      	ldrh	r3, [r0, #12]
 8002742:	f003 0309 	and.w	r3, r3, #9
 8002746:	2b09      	cmp	r3, #9
 8002748:	d101      	bne.n	800274e <lflush+0xe>
 800274a:	f000 bc69 	b.w	8003020 <fflush>
 800274e:	2000      	movs	r0, #0
 8002750:	4770      	bx	lr
	...

08002754 <__srefill_r>:
 8002754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002756:	460c      	mov	r4, r1
 8002758:	4605      	mov	r5, r0
 800275a:	b118      	cbz	r0, 8002764 <__srefill_r+0x10>
 800275c:	6983      	ldr	r3, [r0, #24]
 800275e:	b90b      	cbnz	r3, 8002764 <__srefill_r+0x10>
 8002760:	f7ff f958 	bl	8001a14 <__sinit>
 8002764:	4b3c      	ldr	r3, [pc, #240]	; (8002858 <__srefill_r+0x104>)
 8002766:	429c      	cmp	r4, r3
 8002768:	d10a      	bne.n	8002780 <__srefill_r+0x2c>
 800276a:	686c      	ldr	r4, [r5, #4]
 800276c:	2300      	movs	r3, #0
 800276e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002772:	6063      	str	r3, [r4, #4]
 8002774:	b293      	uxth	r3, r2
 8002776:	069e      	lsls	r6, r3, #26
 8002778:	d50c      	bpl.n	8002794 <__srefill_r+0x40>
 800277a:	f04f 30ff 	mov.w	r0, #4294967295
 800277e:	e068      	b.n	8002852 <__srefill_r+0xfe>
 8002780:	4b36      	ldr	r3, [pc, #216]	; (800285c <__srefill_r+0x108>)
 8002782:	429c      	cmp	r4, r3
 8002784:	d101      	bne.n	800278a <__srefill_r+0x36>
 8002786:	68ac      	ldr	r4, [r5, #8]
 8002788:	e7f0      	b.n	800276c <__srefill_r+0x18>
 800278a:	4b35      	ldr	r3, [pc, #212]	; (8002860 <__srefill_r+0x10c>)
 800278c:	429c      	cmp	r4, r3
 800278e:	bf08      	it	eq
 8002790:	68ec      	ldreq	r4, [r5, #12]
 8002792:	e7eb      	b.n	800276c <__srefill_r+0x18>
 8002794:	0758      	lsls	r0, r3, #29
 8002796:	d44a      	bmi.n	800282e <__srefill_r+0xda>
 8002798:	06d9      	lsls	r1, r3, #27
 800279a:	d405      	bmi.n	80027a8 <__srefill_r+0x54>
 800279c:	2309      	movs	r3, #9
 800279e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027a2:	602b      	str	r3, [r5, #0]
 80027a4:	81a2      	strh	r2, [r4, #12]
 80027a6:	e7e8      	b.n	800277a <__srefill_r+0x26>
 80027a8:	071a      	lsls	r2, r3, #28
 80027aa:	d50b      	bpl.n	80027c4 <__srefill_r+0x70>
 80027ac:	4621      	mov	r1, r4
 80027ae:	4628      	mov	r0, r5
 80027b0:	f000 fc0c 	bl	8002fcc <_fflush_r>
 80027b4:	2800      	cmp	r0, #0
 80027b6:	d1e0      	bne.n	800277a <__srefill_r+0x26>
 80027b8:	89a3      	ldrh	r3, [r4, #12]
 80027ba:	60a0      	str	r0, [r4, #8]
 80027bc:	f023 0308 	bic.w	r3, r3, #8
 80027c0:	81a3      	strh	r3, [r4, #12]
 80027c2:	61a0      	str	r0, [r4, #24]
 80027c4:	89a3      	ldrh	r3, [r4, #12]
 80027c6:	f043 0304 	orr.w	r3, r3, #4
 80027ca:	81a3      	strh	r3, [r4, #12]
 80027cc:	6923      	ldr	r3, [r4, #16]
 80027ce:	b91b      	cbnz	r3, 80027d8 <__srefill_r+0x84>
 80027d0:	4621      	mov	r1, r4
 80027d2:	4628      	mov	r0, r5
 80027d4:	f000 fc7e 	bl	80030d4 <__smakebuf_r>
 80027d8:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 80027dc:	b2be      	uxth	r6, r7
 80027de:	07b3      	lsls	r3, r6, #30
 80027e0:	d00f      	beq.n	8002802 <__srefill_r+0xae>
 80027e2:	2301      	movs	r3, #1
 80027e4:	81a3      	strh	r3, [r4, #12]
 80027e6:	4b1f      	ldr	r3, [pc, #124]	; (8002864 <__srefill_r+0x110>)
 80027e8:	491f      	ldr	r1, [pc, #124]	; (8002868 <__srefill_r+0x114>)
 80027ea:	6818      	ldr	r0, [r3, #0]
 80027ec:	f006 0609 	and.w	r6, r6, #9
 80027f0:	f7ff f97c 	bl	8001aec <_fwalk>
 80027f4:	2e09      	cmp	r6, #9
 80027f6:	81a7      	strh	r7, [r4, #12]
 80027f8:	d103      	bne.n	8002802 <__srefill_r+0xae>
 80027fa:	4621      	mov	r1, r4
 80027fc:	4628      	mov	r0, r5
 80027fe:	f000 fb5f 	bl	8002ec0 <__sflush_r>
 8002802:	6922      	ldr	r2, [r4, #16]
 8002804:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8002806:	6022      	str	r2, [r4, #0]
 8002808:	6963      	ldr	r3, [r4, #20]
 800280a:	6a21      	ldr	r1, [r4, #32]
 800280c:	4628      	mov	r0, r5
 800280e:	47b0      	blx	r6
 8002810:	2800      	cmp	r0, #0
 8002812:	6060      	str	r0, [r4, #4]
 8002814:	dc1e      	bgt.n	8002854 <__srefill_r+0x100>
 8002816:	bf18      	it	ne
 8002818:	2200      	movne	r2, #0
 800281a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800281e:	bf16      	itet	ne
 8002820:	6062      	strne	r2, [r4, #4]
 8002822:	f043 0320 	orreq.w	r3, r3, #32
 8002826:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 800282a:	81a3      	strh	r3, [r4, #12]
 800282c:	e7a5      	b.n	800277a <__srefill_r+0x26>
 800282e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002830:	2900      	cmp	r1, #0
 8002832:	d0cb      	beq.n	80027cc <__srefill_r+0x78>
 8002834:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002838:	4299      	cmp	r1, r3
 800283a:	d002      	beq.n	8002842 <__srefill_r+0xee>
 800283c:	4628      	mov	r0, r5
 800283e:	f000 fcb7 	bl	80031b0 <_free_r>
 8002842:	2000      	movs	r0, #0
 8002844:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002846:	6360      	str	r0, [r4, #52]	; 0x34
 8002848:	6063      	str	r3, [r4, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d0be      	beq.n	80027cc <__srefill_r+0x78>
 800284e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002850:	6023      	str	r3, [r4, #0]
 8002852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002854:	2000      	movs	r0, #0
 8002856:	e7fc      	b.n	8002852 <__srefill_r+0xfe>
 8002858:	080033c8 	.word	0x080033c8
 800285c:	080033e8 	.word	0x080033e8
 8002860:	080033a8 	.word	0x080033a8
 8002864:	080033a4 	.word	0x080033a4
 8002868:	08002741 	.word	0x08002741

0800286c <_sbrk_r>:
 800286c:	b538      	push	{r3, r4, r5, lr}
 800286e:	2300      	movs	r3, #0
 8002870:	4c05      	ldr	r4, [pc, #20]	; (8002888 <_sbrk_r+0x1c>)
 8002872:	4605      	mov	r5, r0
 8002874:	4608      	mov	r0, r1
 8002876:	6023      	str	r3, [r4, #0]
 8002878:	f7fd fe2a 	bl	80004d0 <_sbrk>
 800287c:	1c43      	adds	r3, r0, #1
 800287e:	d102      	bne.n	8002886 <_sbrk_r+0x1a>
 8002880:	6823      	ldr	r3, [r4, #0]
 8002882:	b103      	cbz	r3, 8002886 <_sbrk_r+0x1a>
 8002884:	602b      	str	r3, [r5, #0]
 8002886:	bd38      	pop	{r3, r4, r5, pc}
 8002888:	20000248 	.word	0x20000248

0800288c <__sccl>:
 800288c:	b570      	push	{r4, r5, r6, lr}
 800288e:	780b      	ldrb	r3, [r1, #0]
 8002890:	1e44      	subs	r4, r0, #1
 8002892:	2b5e      	cmp	r3, #94	; 0x5e
 8002894:	bf13      	iteet	ne
 8002896:	1c4a      	addne	r2, r1, #1
 8002898:	1c8a      	addeq	r2, r1, #2
 800289a:	784b      	ldrbeq	r3, [r1, #1]
 800289c:	2100      	movne	r1, #0
 800289e:	bf08      	it	eq
 80028a0:	2101      	moveq	r1, #1
 80028a2:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 80028a6:	f804 1f01 	strb.w	r1, [r4, #1]!
 80028aa:	42ac      	cmp	r4, r5
 80028ac:	d1fb      	bne.n	80028a6 <__sccl+0x1a>
 80028ae:	b913      	cbnz	r3, 80028b6 <__sccl+0x2a>
 80028b0:	3a01      	subs	r2, #1
 80028b2:	4610      	mov	r0, r2
 80028b4:	bd70      	pop	{r4, r5, r6, pc}
 80028b6:	f081 0401 	eor.w	r4, r1, #1
 80028ba:	54c4      	strb	r4, [r0, r3]
 80028bc:	1c51      	adds	r1, r2, #1
 80028be:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80028c2:	1e4e      	subs	r6, r1, #1
 80028c4:	2d2d      	cmp	r5, #45	; 0x2d
 80028c6:	460a      	mov	r2, r1
 80028c8:	d006      	beq.n	80028d8 <__sccl+0x4c>
 80028ca:	2d5d      	cmp	r5, #93	; 0x5d
 80028cc:	d0f1      	beq.n	80028b2 <__sccl+0x26>
 80028ce:	b90d      	cbnz	r5, 80028d4 <__sccl+0x48>
 80028d0:	4632      	mov	r2, r6
 80028d2:	e7ee      	b.n	80028b2 <__sccl+0x26>
 80028d4:	462b      	mov	r3, r5
 80028d6:	e7f0      	b.n	80028ba <__sccl+0x2e>
 80028d8:	780e      	ldrb	r6, [r1, #0]
 80028da:	2e5d      	cmp	r6, #93	; 0x5d
 80028dc:	d0fa      	beq.n	80028d4 <__sccl+0x48>
 80028de:	42b3      	cmp	r3, r6
 80028e0:	dcf8      	bgt.n	80028d4 <__sccl+0x48>
 80028e2:	3301      	adds	r3, #1
 80028e4:	429e      	cmp	r6, r3
 80028e6:	54c4      	strb	r4, [r0, r3]
 80028e8:	dcfb      	bgt.n	80028e2 <__sccl+0x56>
 80028ea:	3102      	adds	r1, #2
 80028ec:	e7e7      	b.n	80028be <__sccl+0x32>

080028ee <__sread>:
 80028ee:	b510      	push	{r4, lr}
 80028f0:	460c      	mov	r4, r1
 80028f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028f6:	f000 fccd 	bl	8003294 <_read_r>
 80028fa:	2800      	cmp	r0, #0
 80028fc:	bfab      	itete	ge
 80028fe:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002900:	89a3      	ldrhlt	r3, [r4, #12]
 8002902:	181b      	addge	r3, r3, r0
 8002904:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002908:	bfac      	ite	ge
 800290a:	6563      	strge	r3, [r4, #84]	; 0x54
 800290c:	81a3      	strhlt	r3, [r4, #12]
 800290e:	bd10      	pop	{r4, pc}

08002910 <__swrite>:
 8002910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002914:	461f      	mov	r7, r3
 8002916:	898b      	ldrh	r3, [r1, #12]
 8002918:	4605      	mov	r5, r0
 800291a:	05db      	lsls	r3, r3, #23
 800291c:	460c      	mov	r4, r1
 800291e:	4616      	mov	r6, r2
 8002920:	d505      	bpl.n	800292e <__swrite+0x1e>
 8002922:	2302      	movs	r3, #2
 8002924:	2200      	movs	r2, #0
 8002926:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800292a:	f000 fb9d 	bl	8003068 <_lseek_r>
 800292e:	89a3      	ldrh	r3, [r4, #12]
 8002930:	4632      	mov	r2, r6
 8002932:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002936:	81a3      	strh	r3, [r4, #12]
 8002938:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800293c:	463b      	mov	r3, r7
 800293e:	4628      	mov	r0, r5
 8002940:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002944:	f000 ba2c 	b.w	8002da0 <_write_r>

08002948 <__sseek>:
 8002948:	b510      	push	{r4, lr}
 800294a:	460c      	mov	r4, r1
 800294c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002950:	f000 fb8a 	bl	8003068 <_lseek_r>
 8002954:	1c43      	adds	r3, r0, #1
 8002956:	89a3      	ldrh	r3, [r4, #12]
 8002958:	bf15      	itete	ne
 800295a:	6560      	strne	r0, [r4, #84]	; 0x54
 800295c:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002960:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002964:	81a3      	strheq	r3, [r4, #12]
 8002966:	bf18      	it	ne
 8002968:	81a3      	strhne	r3, [r4, #12]
 800296a:	bd10      	pop	{r4, pc}

0800296c <__sclose>:
 800296c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002970:	f000 ba96 	b.w	8002ea0 <_close_r>

08002974 <_strtol_l.isra.0>:
 8002974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002978:	4680      	mov	r8, r0
 800297a:	4689      	mov	r9, r1
 800297c:	4692      	mov	sl, r2
 800297e:	461e      	mov	r6, r3
 8002980:	460f      	mov	r7, r1
 8002982:	463d      	mov	r5, r7
 8002984:	9808      	ldr	r0, [sp, #32]
 8002986:	f815 4b01 	ldrb.w	r4, [r5], #1
 800298a:	f000 fb5b 	bl	8003044 <__locale_ctype_ptr_l>
 800298e:	4420      	add	r0, r4
 8002990:	7843      	ldrb	r3, [r0, #1]
 8002992:	f013 0308 	ands.w	r3, r3, #8
 8002996:	d132      	bne.n	80029fe <_strtol_l.isra.0+0x8a>
 8002998:	2c2d      	cmp	r4, #45	; 0x2d
 800299a:	d132      	bne.n	8002a02 <_strtol_l.isra.0+0x8e>
 800299c:	2201      	movs	r2, #1
 800299e:	787c      	ldrb	r4, [r7, #1]
 80029a0:	1cbd      	adds	r5, r7, #2
 80029a2:	2e00      	cmp	r6, #0
 80029a4:	d05d      	beq.n	8002a62 <_strtol_l.isra.0+0xee>
 80029a6:	2e10      	cmp	r6, #16
 80029a8:	d109      	bne.n	80029be <_strtol_l.isra.0+0x4a>
 80029aa:	2c30      	cmp	r4, #48	; 0x30
 80029ac:	d107      	bne.n	80029be <_strtol_l.isra.0+0x4a>
 80029ae:	782b      	ldrb	r3, [r5, #0]
 80029b0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80029b4:	2b58      	cmp	r3, #88	; 0x58
 80029b6:	d14f      	bne.n	8002a58 <_strtol_l.isra.0+0xe4>
 80029b8:	2610      	movs	r6, #16
 80029ba:	786c      	ldrb	r4, [r5, #1]
 80029bc:	3502      	adds	r5, #2
 80029be:	2a00      	cmp	r2, #0
 80029c0:	bf14      	ite	ne
 80029c2:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80029c6:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80029ca:	2700      	movs	r7, #0
 80029cc:	fbb1 fcf6 	udiv	ip, r1, r6
 80029d0:	4638      	mov	r0, r7
 80029d2:	fb06 1e1c 	mls	lr, r6, ip, r1
 80029d6:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80029da:	2b09      	cmp	r3, #9
 80029dc:	d817      	bhi.n	8002a0e <_strtol_l.isra.0+0x9a>
 80029de:	461c      	mov	r4, r3
 80029e0:	42a6      	cmp	r6, r4
 80029e2:	dd23      	ble.n	8002a2c <_strtol_l.isra.0+0xb8>
 80029e4:	1c7b      	adds	r3, r7, #1
 80029e6:	d007      	beq.n	80029f8 <_strtol_l.isra.0+0x84>
 80029e8:	4584      	cmp	ip, r0
 80029ea:	d31c      	bcc.n	8002a26 <_strtol_l.isra.0+0xb2>
 80029ec:	d101      	bne.n	80029f2 <_strtol_l.isra.0+0x7e>
 80029ee:	45a6      	cmp	lr, r4
 80029f0:	db19      	blt.n	8002a26 <_strtol_l.isra.0+0xb2>
 80029f2:	2701      	movs	r7, #1
 80029f4:	fb00 4006 	mla	r0, r0, r6, r4
 80029f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80029fc:	e7eb      	b.n	80029d6 <_strtol_l.isra.0+0x62>
 80029fe:	462f      	mov	r7, r5
 8002a00:	e7bf      	b.n	8002982 <_strtol_l.isra.0+0xe>
 8002a02:	2c2b      	cmp	r4, #43	; 0x2b
 8002a04:	bf04      	itt	eq
 8002a06:	1cbd      	addeq	r5, r7, #2
 8002a08:	787c      	ldrbeq	r4, [r7, #1]
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	e7c9      	b.n	80029a2 <_strtol_l.isra.0+0x2e>
 8002a0e:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8002a12:	2b19      	cmp	r3, #25
 8002a14:	d801      	bhi.n	8002a1a <_strtol_l.isra.0+0xa6>
 8002a16:	3c37      	subs	r4, #55	; 0x37
 8002a18:	e7e2      	b.n	80029e0 <_strtol_l.isra.0+0x6c>
 8002a1a:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8002a1e:	2b19      	cmp	r3, #25
 8002a20:	d804      	bhi.n	8002a2c <_strtol_l.isra.0+0xb8>
 8002a22:	3c57      	subs	r4, #87	; 0x57
 8002a24:	e7dc      	b.n	80029e0 <_strtol_l.isra.0+0x6c>
 8002a26:	f04f 37ff 	mov.w	r7, #4294967295
 8002a2a:	e7e5      	b.n	80029f8 <_strtol_l.isra.0+0x84>
 8002a2c:	1c7b      	adds	r3, r7, #1
 8002a2e:	d108      	bne.n	8002a42 <_strtol_l.isra.0+0xce>
 8002a30:	2322      	movs	r3, #34	; 0x22
 8002a32:	4608      	mov	r0, r1
 8002a34:	f8c8 3000 	str.w	r3, [r8]
 8002a38:	f1ba 0f00 	cmp.w	sl, #0
 8002a3c:	d107      	bne.n	8002a4e <_strtol_l.isra.0+0xda>
 8002a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a42:	b102      	cbz	r2, 8002a46 <_strtol_l.isra.0+0xd2>
 8002a44:	4240      	negs	r0, r0
 8002a46:	f1ba 0f00 	cmp.w	sl, #0
 8002a4a:	d0f8      	beq.n	8002a3e <_strtol_l.isra.0+0xca>
 8002a4c:	b10f      	cbz	r7, 8002a52 <_strtol_l.isra.0+0xde>
 8002a4e:	f105 39ff 	add.w	r9, r5, #4294967295
 8002a52:	f8ca 9000 	str.w	r9, [sl]
 8002a56:	e7f2      	b.n	8002a3e <_strtol_l.isra.0+0xca>
 8002a58:	2430      	movs	r4, #48	; 0x30
 8002a5a:	2e00      	cmp	r6, #0
 8002a5c:	d1af      	bne.n	80029be <_strtol_l.isra.0+0x4a>
 8002a5e:	2608      	movs	r6, #8
 8002a60:	e7ad      	b.n	80029be <_strtol_l.isra.0+0x4a>
 8002a62:	2c30      	cmp	r4, #48	; 0x30
 8002a64:	d0a3      	beq.n	80029ae <_strtol_l.isra.0+0x3a>
 8002a66:	260a      	movs	r6, #10
 8002a68:	e7a9      	b.n	80029be <_strtol_l.isra.0+0x4a>
	...

08002a6c <_strtol_r>:
 8002a6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002a6e:	4c06      	ldr	r4, [pc, #24]	; (8002a88 <_strtol_r+0x1c>)
 8002a70:	4d06      	ldr	r5, [pc, #24]	; (8002a8c <_strtol_r+0x20>)
 8002a72:	6824      	ldr	r4, [r4, #0]
 8002a74:	6a24      	ldr	r4, [r4, #32]
 8002a76:	2c00      	cmp	r4, #0
 8002a78:	bf08      	it	eq
 8002a7a:	462c      	moveq	r4, r5
 8002a7c:	9400      	str	r4, [sp, #0]
 8002a7e:	f7ff ff79 	bl	8002974 <_strtol_l.isra.0>
 8002a82:	b003      	add	sp, #12
 8002a84:	bd30      	pop	{r4, r5, pc}
 8002a86:	bf00      	nop
 8002a88:	2000000c 	.word	0x2000000c
 8002a8c:	20000070 	.word	0x20000070

08002a90 <_strtoul_l.isra.0>:
 8002a90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a94:	4680      	mov	r8, r0
 8002a96:	4689      	mov	r9, r1
 8002a98:	4692      	mov	sl, r2
 8002a9a:	461e      	mov	r6, r3
 8002a9c:	460f      	mov	r7, r1
 8002a9e:	463d      	mov	r5, r7
 8002aa0:	9808      	ldr	r0, [sp, #32]
 8002aa2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002aa6:	f000 facd 	bl	8003044 <__locale_ctype_ptr_l>
 8002aaa:	4420      	add	r0, r4
 8002aac:	7843      	ldrb	r3, [r0, #1]
 8002aae:	f013 0308 	ands.w	r3, r3, #8
 8002ab2:	d130      	bne.n	8002b16 <_strtoul_l.isra.0+0x86>
 8002ab4:	2c2d      	cmp	r4, #45	; 0x2d
 8002ab6:	d130      	bne.n	8002b1a <_strtoul_l.isra.0+0x8a>
 8002ab8:	2101      	movs	r1, #1
 8002aba:	787c      	ldrb	r4, [r7, #1]
 8002abc:	1cbd      	adds	r5, r7, #2
 8002abe:	2e00      	cmp	r6, #0
 8002ac0:	d05c      	beq.n	8002b7c <_strtoul_l.isra.0+0xec>
 8002ac2:	2e10      	cmp	r6, #16
 8002ac4:	d109      	bne.n	8002ada <_strtoul_l.isra.0+0x4a>
 8002ac6:	2c30      	cmp	r4, #48	; 0x30
 8002ac8:	d107      	bne.n	8002ada <_strtoul_l.isra.0+0x4a>
 8002aca:	782b      	ldrb	r3, [r5, #0]
 8002acc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8002ad0:	2b58      	cmp	r3, #88	; 0x58
 8002ad2:	d14e      	bne.n	8002b72 <_strtoul_l.isra.0+0xe2>
 8002ad4:	2610      	movs	r6, #16
 8002ad6:	786c      	ldrb	r4, [r5, #1]
 8002ad8:	3502      	adds	r5, #2
 8002ada:	f04f 32ff 	mov.w	r2, #4294967295
 8002ade:	fbb2 f2f6 	udiv	r2, r2, r6
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	fb06 fc02 	mul.w	ip, r6, r2
 8002ae8:	4618      	mov	r0, r3
 8002aea:	ea6f 0c0c 	mvn.w	ip, ip
 8002aee:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8002af2:	2f09      	cmp	r7, #9
 8002af4:	d817      	bhi.n	8002b26 <_strtoul_l.isra.0+0x96>
 8002af6:	463c      	mov	r4, r7
 8002af8:	42a6      	cmp	r6, r4
 8002afa:	dd23      	ble.n	8002b44 <_strtoul_l.isra.0+0xb4>
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	db1e      	blt.n	8002b3e <_strtoul_l.isra.0+0xae>
 8002b00:	4282      	cmp	r2, r0
 8002b02:	d31c      	bcc.n	8002b3e <_strtoul_l.isra.0+0xae>
 8002b04:	d101      	bne.n	8002b0a <_strtoul_l.isra.0+0x7a>
 8002b06:	45a4      	cmp	ip, r4
 8002b08:	db19      	blt.n	8002b3e <_strtoul_l.isra.0+0xae>
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	fb00 4006 	mla	r0, r0, r6, r4
 8002b10:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002b14:	e7eb      	b.n	8002aee <_strtoul_l.isra.0+0x5e>
 8002b16:	462f      	mov	r7, r5
 8002b18:	e7c1      	b.n	8002a9e <_strtoul_l.isra.0+0xe>
 8002b1a:	2c2b      	cmp	r4, #43	; 0x2b
 8002b1c:	bf04      	itt	eq
 8002b1e:	1cbd      	addeq	r5, r7, #2
 8002b20:	787c      	ldrbeq	r4, [r7, #1]
 8002b22:	4619      	mov	r1, r3
 8002b24:	e7cb      	b.n	8002abe <_strtoul_l.isra.0+0x2e>
 8002b26:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8002b2a:	2f19      	cmp	r7, #25
 8002b2c:	d801      	bhi.n	8002b32 <_strtoul_l.isra.0+0xa2>
 8002b2e:	3c37      	subs	r4, #55	; 0x37
 8002b30:	e7e2      	b.n	8002af8 <_strtoul_l.isra.0+0x68>
 8002b32:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8002b36:	2f19      	cmp	r7, #25
 8002b38:	d804      	bhi.n	8002b44 <_strtoul_l.isra.0+0xb4>
 8002b3a:	3c57      	subs	r4, #87	; 0x57
 8002b3c:	e7dc      	b.n	8002af8 <_strtoul_l.isra.0+0x68>
 8002b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b42:	e7e5      	b.n	8002b10 <_strtoul_l.isra.0+0x80>
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	da09      	bge.n	8002b5c <_strtoul_l.isra.0+0xcc>
 8002b48:	2322      	movs	r3, #34	; 0x22
 8002b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8002b4e:	f8c8 3000 	str.w	r3, [r8]
 8002b52:	f1ba 0f00 	cmp.w	sl, #0
 8002b56:	d107      	bne.n	8002b68 <_strtoul_l.isra.0+0xd8>
 8002b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b5c:	b101      	cbz	r1, 8002b60 <_strtoul_l.isra.0+0xd0>
 8002b5e:	4240      	negs	r0, r0
 8002b60:	f1ba 0f00 	cmp.w	sl, #0
 8002b64:	d0f8      	beq.n	8002b58 <_strtoul_l.isra.0+0xc8>
 8002b66:	b10b      	cbz	r3, 8002b6c <_strtoul_l.isra.0+0xdc>
 8002b68:	f105 39ff 	add.w	r9, r5, #4294967295
 8002b6c:	f8ca 9000 	str.w	r9, [sl]
 8002b70:	e7f2      	b.n	8002b58 <_strtoul_l.isra.0+0xc8>
 8002b72:	2430      	movs	r4, #48	; 0x30
 8002b74:	2e00      	cmp	r6, #0
 8002b76:	d1b0      	bne.n	8002ada <_strtoul_l.isra.0+0x4a>
 8002b78:	2608      	movs	r6, #8
 8002b7a:	e7ae      	b.n	8002ada <_strtoul_l.isra.0+0x4a>
 8002b7c:	2c30      	cmp	r4, #48	; 0x30
 8002b7e:	d0a4      	beq.n	8002aca <_strtoul_l.isra.0+0x3a>
 8002b80:	260a      	movs	r6, #10
 8002b82:	e7aa      	b.n	8002ada <_strtoul_l.isra.0+0x4a>

08002b84 <_strtoul_r>:
 8002b84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b86:	4c06      	ldr	r4, [pc, #24]	; (8002ba0 <_strtoul_r+0x1c>)
 8002b88:	4d06      	ldr	r5, [pc, #24]	; (8002ba4 <_strtoul_r+0x20>)
 8002b8a:	6824      	ldr	r4, [r4, #0]
 8002b8c:	6a24      	ldr	r4, [r4, #32]
 8002b8e:	2c00      	cmp	r4, #0
 8002b90:	bf08      	it	eq
 8002b92:	462c      	moveq	r4, r5
 8002b94:	9400      	str	r4, [sp, #0]
 8002b96:	f7ff ff7b 	bl	8002a90 <_strtoul_l.isra.0>
 8002b9a:	b003      	add	sp, #12
 8002b9c:	bd30      	pop	{r4, r5, pc}
 8002b9e:	bf00      	nop
 8002ba0:	2000000c 	.word	0x2000000c
 8002ba4:	20000070 	.word	0x20000070

08002ba8 <__submore>:
 8002ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bac:	460c      	mov	r4, r1
 8002bae:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8002bb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002bb4:	4299      	cmp	r1, r3
 8002bb6:	d11b      	bne.n	8002bf0 <__submore+0x48>
 8002bb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002bbc:	f7fe ffd0 	bl	8001b60 <_malloc_r>
 8002bc0:	b918      	cbnz	r0, 8002bca <__submore+0x22>
 8002bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8002bc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002bca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bce:	63a3      	str	r3, [r4, #56]	; 0x38
 8002bd0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8002bd4:	6360      	str	r0, [r4, #52]	; 0x34
 8002bd6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8002bda:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002bde:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8002be2:	7043      	strb	r3, [r0, #1]
 8002be4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8002be8:	7003      	strb	r3, [r0, #0]
 8002bea:	6020      	str	r0, [r4, #0]
 8002bec:	2000      	movs	r0, #0
 8002bee:	e7ea      	b.n	8002bc6 <__submore+0x1e>
 8002bf0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8002bf2:	0077      	lsls	r7, r6, #1
 8002bf4:	463a      	mov	r2, r7
 8002bf6:	f000 fb27 	bl	8003248 <_realloc_r>
 8002bfa:	4605      	mov	r5, r0
 8002bfc:	2800      	cmp	r0, #0
 8002bfe:	d0e0      	beq.n	8002bc2 <__submore+0x1a>
 8002c00:	eb00 0806 	add.w	r8, r0, r6
 8002c04:	4601      	mov	r1, r0
 8002c06:	4632      	mov	r2, r6
 8002c08:	4640      	mov	r0, r8
 8002c0a:	f000 fac3 	bl	8003194 <memcpy>
 8002c0e:	f8c4 8000 	str.w	r8, [r4]
 8002c12:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8002c16:	e7e9      	b.n	8002bec <__submore+0x44>

08002c18 <_ungetc_r>:
 8002c18:	1c4b      	adds	r3, r1, #1
 8002c1a:	b570      	push	{r4, r5, r6, lr}
 8002c1c:	4606      	mov	r6, r0
 8002c1e:	460d      	mov	r5, r1
 8002c20:	4614      	mov	r4, r2
 8002c22:	d103      	bne.n	8002c2c <_ungetc_r+0x14>
 8002c24:	f04f 35ff 	mov.w	r5, #4294967295
 8002c28:	4628      	mov	r0, r5
 8002c2a:	bd70      	pop	{r4, r5, r6, pc}
 8002c2c:	b118      	cbz	r0, 8002c36 <_ungetc_r+0x1e>
 8002c2e:	6983      	ldr	r3, [r0, #24]
 8002c30:	b90b      	cbnz	r3, 8002c36 <_ungetc_r+0x1e>
 8002c32:	f7fe feef 	bl	8001a14 <__sinit>
 8002c36:	4b2e      	ldr	r3, [pc, #184]	; (8002cf0 <_ungetc_r+0xd8>)
 8002c38:	429c      	cmp	r4, r3
 8002c3a:	d12c      	bne.n	8002c96 <_ungetc_r+0x7e>
 8002c3c:	6874      	ldr	r4, [r6, #4]
 8002c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c42:	f023 0320 	bic.w	r3, r3, #32
 8002c46:	81a3      	strh	r3, [r4, #12]
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	0759      	lsls	r1, r3, #29
 8002c4c:	d413      	bmi.n	8002c76 <_ungetc_r+0x5e>
 8002c4e:	06da      	lsls	r2, r3, #27
 8002c50:	d5e8      	bpl.n	8002c24 <_ungetc_r+0xc>
 8002c52:	071b      	lsls	r3, r3, #28
 8002c54:	d50b      	bpl.n	8002c6e <_ungetc_r+0x56>
 8002c56:	4621      	mov	r1, r4
 8002c58:	4630      	mov	r0, r6
 8002c5a:	f000 f9b7 	bl	8002fcc <_fflush_r>
 8002c5e:	2800      	cmp	r0, #0
 8002c60:	d1e0      	bne.n	8002c24 <_ungetc_r+0xc>
 8002c62:	89a3      	ldrh	r3, [r4, #12]
 8002c64:	60a0      	str	r0, [r4, #8]
 8002c66:	f023 0308 	bic.w	r3, r3, #8
 8002c6a:	81a3      	strh	r3, [r4, #12]
 8002c6c:	61a0      	str	r0, [r4, #24]
 8002c6e:	89a3      	ldrh	r3, [r4, #12]
 8002c70:	f043 0304 	orr.w	r3, r3, #4
 8002c74:	81a3      	strh	r3, [r4, #12]
 8002c76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002c78:	b2ed      	uxtb	r5, r5
 8002c7a:	6862      	ldr	r2, [r4, #4]
 8002c7c:	b1e3      	cbz	r3, 8002cb8 <_ungetc_r+0xa0>
 8002c7e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c80:	4293      	cmp	r3, r2
 8002c82:	dd12      	ble.n	8002caa <_ungetc_r+0x92>
 8002c84:	6823      	ldr	r3, [r4, #0]
 8002c86:	1e5a      	subs	r2, r3, #1
 8002c88:	6022      	str	r2, [r4, #0]
 8002c8a:	f803 5c01 	strb.w	r5, [r3, #-1]
 8002c8e:	6863      	ldr	r3, [r4, #4]
 8002c90:	3301      	adds	r3, #1
 8002c92:	6063      	str	r3, [r4, #4]
 8002c94:	e7c8      	b.n	8002c28 <_ungetc_r+0x10>
 8002c96:	4b17      	ldr	r3, [pc, #92]	; (8002cf4 <_ungetc_r+0xdc>)
 8002c98:	429c      	cmp	r4, r3
 8002c9a:	d101      	bne.n	8002ca0 <_ungetc_r+0x88>
 8002c9c:	68b4      	ldr	r4, [r6, #8]
 8002c9e:	e7ce      	b.n	8002c3e <_ungetc_r+0x26>
 8002ca0:	4b15      	ldr	r3, [pc, #84]	; (8002cf8 <_ungetc_r+0xe0>)
 8002ca2:	429c      	cmp	r4, r3
 8002ca4:	bf08      	it	eq
 8002ca6:	68f4      	ldreq	r4, [r6, #12]
 8002ca8:	e7c9      	b.n	8002c3e <_ungetc_r+0x26>
 8002caa:	4621      	mov	r1, r4
 8002cac:	4630      	mov	r0, r6
 8002cae:	f7ff ff7b 	bl	8002ba8 <__submore>
 8002cb2:	2800      	cmp	r0, #0
 8002cb4:	d0e6      	beq.n	8002c84 <_ungetc_r+0x6c>
 8002cb6:	e7b5      	b.n	8002c24 <_ungetc_r+0xc>
 8002cb8:	6921      	ldr	r1, [r4, #16]
 8002cba:	6823      	ldr	r3, [r4, #0]
 8002cbc:	b151      	cbz	r1, 8002cd4 <_ungetc_r+0xbc>
 8002cbe:	4299      	cmp	r1, r3
 8002cc0:	d208      	bcs.n	8002cd4 <_ungetc_r+0xbc>
 8002cc2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8002cc6:	42a9      	cmp	r1, r5
 8002cc8:	d104      	bne.n	8002cd4 <_ungetc_r+0xbc>
 8002cca:	3b01      	subs	r3, #1
 8002ccc:	3201      	adds	r2, #1
 8002cce:	6023      	str	r3, [r4, #0]
 8002cd0:	6062      	str	r2, [r4, #4]
 8002cd2:	e7a9      	b.n	8002c28 <_ungetc_r+0x10>
 8002cd4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8002cd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002cdc:	6363      	str	r3, [r4, #52]	; 0x34
 8002cde:	2303      	movs	r3, #3
 8002ce0:	63a3      	str	r3, [r4, #56]	; 0x38
 8002ce2:	4623      	mov	r3, r4
 8002ce4:	f803 5f46 	strb.w	r5, [r3, #70]!
 8002ce8:	6023      	str	r3, [r4, #0]
 8002cea:	2301      	movs	r3, #1
 8002cec:	e7d1      	b.n	8002c92 <_ungetc_r+0x7a>
 8002cee:	bf00      	nop
 8002cf0:	080033c8 	.word	0x080033c8
 8002cf4:	080033e8 	.word	0x080033e8
 8002cf8:	080033a8 	.word	0x080033a8

08002cfc <__swbuf_r>:
 8002cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfe:	460e      	mov	r6, r1
 8002d00:	4614      	mov	r4, r2
 8002d02:	4605      	mov	r5, r0
 8002d04:	b118      	cbz	r0, 8002d0e <__swbuf_r+0x12>
 8002d06:	6983      	ldr	r3, [r0, #24]
 8002d08:	b90b      	cbnz	r3, 8002d0e <__swbuf_r+0x12>
 8002d0a:	f7fe fe83 	bl	8001a14 <__sinit>
 8002d0e:	4b21      	ldr	r3, [pc, #132]	; (8002d94 <__swbuf_r+0x98>)
 8002d10:	429c      	cmp	r4, r3
 8002d12:	d12a      	bne.n	8002d6a <__swbuf_r+0x6e>
 8002d14:	686c      	ldr	r4, [r5, #4]
 8002d16:	69a3      	ldr	r3, [r4, #24]
 8002d18:	60a3      	str	r3, [r4, #8]
 8002d1a:	89a3      	ldrh	r3, [r4, #12]
 8002d1c:	071a      	lsls	r2, r3, #28
 8002d1e:	d52e      	bpl.n	8002d7e <__swbuf_r+0x82>
 8002d20:	6923      	ldr	r3, [r4, #16]
 8002d22:	b363      	cbz	r3, 8002d7e <__swbuf_r+0x82>
 8002d24:	6923      	ldr	r3, [r4, #16]
 8002d26:	6820      	ldr	r0, [r4, #0]
 8002d28:	b2f6      	uxtb	r6, r6
 8002d2a:	1ac0      	subs	r0, r0, r3
 8002d2c:	6963      	ldr	r3, [r4, #20]
 8002d2e:	4637      	mov	r7, r6
 8002d30:	4283      	cmp	r3, r0
 8002d32:	dc04      	bgt.n	8002d3e <__swbuf_r+0x42>
 8002d34:	4621      	mov	r1, r4
 8002d36:	4628      	mov	r0, r5
 8002d38:	f000 f948 	bl	8002fcc <_fflush_r>
 8002d3c:	bb28      	cbnz	r0, 8002d8a <__swbuf_r+0x8e>
 8002d3e:	68a3      	ldr	r3, [r4, #8]
 8002d40:	3001      	adds	r0, #1
 8002d42:	3b01      	subs	r3, #1
 8002d44:	60a3      	str	r3, [r4, #8]
 8002d46:	6823      	ldr	r3, [r4, #0]
 8002d48:	1c5a      	adds	r2, r3, #1
 8002d4a:	6022      	str	r2, [r4, #0]
 8002d4c:	701e      	strb	r6, [r3, #0]
 8002d4e:	6963      	ldr	r3, [r4, #20]
 8002d50:	4283      	cmp	r3, r0
 8002d52:	d004      	beq.n	8002d5e <__swbuf_r+0x62>
 8002d54:	89a3      	ldrh	r3, [r4, #12]
 8002d56:	07db      	lsls	r3, r3, #31
 8002d58:	d519      	bpl.n	8002d8e <__swbuf_r+0x92>
 8002d5a:	2e0a      	cmp	r6, #10
 8002d5c:	d117      	bne.n	8002d8e <__swbuf_r+0x92>
 8002d5e:	4621      	mov	r1, r4
 8002d60:	4628      	mov	r0, r5
 8002d62:	f000 f933 	bl	8002fcc <_fflush_r>
 8002d66:	b190      	cbz	r0, 8002d8e <__swbuf_r+0x92>
 8002d68:	e00f      	b.n	8002d8a <__swbuf_r+0x8e>
 8002d6a:	4b0b      	ldr	r3, [pc, #44]	; (8002d98 <__swbuf_r+0x9c>)
 8002d6c:	429c      	cmp	r4, r3
 8002d6e:	d101      	bne.n	8002d74 <__swbuf_r+0x78>
 8002d70:	68ac      	ldr	r4, [r5, #8]
 8002d72:	e7d0      	b.n	8002d16 <__swbuf_r+0x1a>
 8002d74:	4b09      	ldr	r3, [pc, #36]	; (8002d9c <__swbuf_r+0xa0>)
 8002d76:	429c      	cmp	r4, r3
 8002d78:	bf08      	it	eq
 8002d7a:	68ec      	ldreq	r4, [r5, #12]
 8002d7c:	e7cb      	b.n	8002d16 <__swbuf_r+0x1a>
 8002d7e:	4621      	mov	r1, r4
 8002d80:	4628      	mov	r0, r5
 8002d82:	f000 f81f 	bl	8002dc4 <__swsetup_r>
 8002d86:	2800      	cmp	r0, #0
 8002d88:	d0cc      	beq.n	8002d24 <__swbuf_r+0x28>
 8002d8a:	f04f 37ff 	mov.w	r7, #4294967295
 8002d8e:	4638      	mov	r0, r7
 8002d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d92:	bf00      	nop
 8002d94:	080033c8 	.word	0x080033c8
 8002d98:	080033e8 	.word	0x080033e8
 8002d9c:	080033a8 	.word	0x080033a8

08002da0 <_write_r>:
 8002da0:	b538      	push	{r3, r4, r5, lr}
 8002da2:	4605      	mov	r5, r0
 8002da4:	4608      	mov	r0, r1
 8002da6:	4611      	mov	r1, r2
 8002da8:	2200      	movs	r2, #0
 8002daa:	4c05      	ldr	r4, [pc, #20]	; (8002dc0 <_write_r+0x20>)
 8002dac:	6022      	str	r2, [r4, #0]
 8002dae:	461a      	mov	r2, r3
 8002db0:	f7fd fabc 	bl	800032c <_write>
 8002db4:	1c43      	adds	r3, r0, #1
 8002db6:	d102      	bne.n	8002dbe <_write_r+0x1e>
 8002db8:	6823      	ldr	r3, [r4, #0]
 8002dba:	b103      	cbz	r3, 8002dbe <_write_r+0x1e>
 8002dbc:	602b      	str	r3, [r5, #0]
 8002dbe:	bd38      	pop	{r3, r4, r5, pc}
 8002dc0:	20000248 	.word	0x20000248

08002dc4 <__swsetup_r>:
 8002dc4:	4b32      	ldr	r3, [pc, #200]	; (8002e90 <__swsetup_r+0xcc>)
 8002dc6:	b570      	push	{r4, r5, r6, lr}
 8002dc8:	681d      	ldr	r5, [r3, #0]
 8002dca:	4606      	mov	r6, r0
 8002dcc:	460c      	mov	r4, r1
 8002dce:	b125      	cbz	r5, 8002dda <__swsetup_r+0x16>
 8002dd0:	69ab      	ldr	r3, [r5, #24]
 8002dd2:	b913      	cbnz	r3, 8002dda <__swsetup_r+0x16>
 8002dd4:	4628      	mov	r0, r5
 8002dd6:	f7fe fe1d 	bl	8001a14 <__sinit>
 8002dda:	4b2e      	ldr	r3, [pc, #184]	; (8002e94 <__swsetup_r+0xd0>)
 8002ddc:	429c      	cmp	r4, r3
 8002dde:	d10f      	bne.n	8002e00 <__swsetup_r+0x3c>
 8002de0:	686c      	ldr	r4, [r5, #4]
 8002de2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	0715      	lsls	r5, r2, #28
 8002dea:	d42c      	bmi.n	8002e46 <__swsetup_r+0x82>
 8002dec:	06d0      	lsls	r0, r2, #27
 8002dee:	d411      	bmi.n	8002e14 <__swsetup_r+0x50>
 8002df0:	2209      	movs	r2, #9
 8002df2:	6032      	str	r2, [r6, #0]
 8002df4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002df8:	81a3      	strh	r3, [r4, #12]
 8002dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8002dfe:	e03e      	b.n	8002e7e <__swsetup_r+0xba>
 8002e00:	4b25      	ldr	r3, [pc, #148]	; (8002e98 <__swsetup_r+0xd4>)
 8002e02:	429c      	cmp	r4, r3
 8002e04:	d101      	bne.n	8002e0a <__swsetup_r+0x46>
 8002e06:	68ac      	ldr	r4, [r5, #8]
 8002e08:	e7eb      	b.n	8002de2 <__swsetup_r+0x1e>
 8002e0a:	4b24      	ldr	r3, [pc, #144]	; (8002e9c <__swsetup_r+0xd8>)
 8002e0c:	429c      	cmp	r4, r3
 8002e0e:	bf08      	it	eq
 8002e10:	68ec      	ldreq	r4, [r5, #12]
 8002e12:	e7e6      	b.n	8002de2 <__swsetup_r+0x1e>
 8002e14:	0751      	lsls	r1, r2, #29
 8002e16:	d512      	bpl.n	8002e3e <__swsetup_r+0x7a>
 8002e18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e1a:	b141      	cbz	r1, 8002e2e <__swsetup_r+0x6a>
 8002e1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e20:	4299      	cmp	r1, r3
 8002e22:	d002      	beq.n	8002e2a <__swsetup_r+0x66>
 8002e24:	4630      	mov	r0, r6
 8002e26:	f000 f9c3 	bl	80031b0 <_free_r>
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	6363      	str	r3, [r4, #52]	; 0x34
 8002e2e:	89a3      	ldrh	r3, [r4, #12]
 8002e30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002e34:	81a3      	strh	r3, [r4, #12]
 8002e36:	2300      	movs	r3, #0
 8002e38:	6063      	str	r3, [r4, #4]
 8002e3a:	6923      	ldr	r3, [r4, #16]
 8002e3c:	6023      	str	r3, [r4, #0]
 8002e3e:	89a3      	ldrh	r3, [r4, #12]
 8002e40:	f043 0308 	orr.w	r3, r3, #8
 8002e44:	81a3      	strh	r3, [r4, #12]
 8002e46:	6923      	ldr	r3, [r4, #16]
 8002e48:	b94b      	cbnz	r3, 8002e5e <__swsetup_r+0x9a>
 8002e4a:	89a3      	ldrh	r3, [r4, #12]
 8002e4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002e50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e54:	d003      	beq.n	8002e5e <__swsetup_r+0x9a>
 8002e56:	4621      	mov	r1, r4
 8002e58:	4630      	mov	r0, r6
 8002e5a:	f000 f93b 	bl	80030d4 <__smakebuf_r>
 8002e5e:	89a2      	ldrh	r2, [r4, #12]
 8002e60:	f012 0301 	ands.w	r3, r2, #1
 8002e64:	d00c      	beq.n	8002e80 <__swsetup_r+0xbc>
 8002e66:	2300      	movs	r3, #0
 8002e68:	60a3      	str	r3, [r4, #8]
 8002e6a:	6963      	ldr	r3, [r4, #20]
 8002e6c:	425b      	negs	r3, r3
 8002e6e:	61a3      	str	r3, [r4, #24]
 8002e70:	6923      	ldr	r3, [r4, #16]
 8002e72:	b953      	cbnz	r3, 8002e8a <__swsetup_r+0xc6>
 8002e74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e78:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002e7c:	d1ba      	bne.n	8002df4 <__swsetup_r+0x30>
 8002e7e:	bd70      	pop	{r4, r5, r6, pc}
 8002e80:	0792      	lsls	r2, r2, #30
 8002e82:	bf58      	it	pl
 8002e84:	6963      	ldrpl	r3, [r4, #20]
 8002e86:	60a3      	str	r3, [r4, #8]
 8002e88:	e7f2      	b.n	8002e70 <__swsetup_r+0xac>
 8002e8a:	2000      	movs	r0, #0
 8002e8c:	e7f7      	b.n	8002e7e <__swsetup_r+0xba>
 8002e8e:	bf00      	nop
 8002e90:	2000000c 	.word	0x2000000c
 8002e94:	080033c8 	.word	0x080033c8
 8002e98:	080033e8 	.word	0x080033e8
 8002e9c:	080033a8 	.word	0x080033a8

08002ea0 <_close_r>:
 8002ea0:	b538      	push	{r3, r4, r5, lr}
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	4c05      	ldr	r4, [pc, #20]	; (8002ebc <_close_r+0x1c>)
 8002ea6:	4605      	mov	r5, r0
 8002ea8:	4608      	mov	r0, r1
 8002eaa:	6023      	str	r3, [r4, #0]
 8002eac:	f7fd fae0 	bl	8000470 <_close>
 8002eb0:	1c43      	adds	r3, r0, #1
 8002eb2:	d102      	bne.n	8002eba <_close_r+0x1a>
 8002eb4:	6823      	ldr	r3, [r4, #0]
 8002eb6:	b103      	cbz	r3, 8002eba <_close_r+0x1a>
 8002eb8:	602b      	str	r3, [r5, #0]
 8002eba:	bd38      	pop	{r3, r4, r5, pc}
 8002ebc:	20000248 	.word	0x20000248

08002ec0 <__sflush_r>:
 8002ec0:	898a      	ldrh	r2, [r1, #12]
 8002ec2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ec6:	4605      	mov	r5, r0
 8002ec8:	0710      	lsls	r0, r2, #28
 8002eca:	460c      	mov	r4, r1
 8002ecc:	d458      	bmi.n	8002f80 <__sflush_r+0xc0>
 8002ece:	684b      	ldr	r3, [r1, #4]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	dc05      	bgt.n	8002ee0 <__sflush_r+0x20>
 8002ed4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	dc02      	bgt.n	8002ee0 <__sflush_r+0x20>
 8002eda:	2000      	movs	r0, #0
 8002edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ee0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002ee2:	2e00      	cmp	r6, #0
 8002ee4:	d0f9      	beq.n	8002eda <__sflush_r+0x1a>
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002eec:	682f      	ldr	r7, [r5, #0]
 8002eee:	6a21      	ldr	r1, [r4, #32]
 8002ef0:	602b      	str	r3, [r5, #0]
 8002ef2:	d032      	beq.n	8002f5a <__sflush_r+0x9a>
 8002ef4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002ef6:	89a3      	ldrh	r3, [r4, #12]
 8002ef8:	075a      	lsls	r2, r3, #29
 8002efa:	d505      	bpl.n	8002f08 <__sflush_r+0x48>
 8002efc:	6863      	ldr	r3, [r4, #4]
 8002efe:	1ac0      	subs	r0, r0, r3
 8002f00:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f02:	b10b      	cbz	r3, 8002f08 <__sflush_r+0x48>
 8002f04:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002f06:	1ac0      	subs	r0, r0, r3
 8002f08:	2300      	movs	r3, #0
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002f0e:	6a21      	ldr	r1, [r4, #32]
 8002f10:	4628      	mov	r0, r5
 8002f12:	47b0      	blx	r6
 8002f14:	1c43      	adds	r3, r0, #1
 8002f16:	89a3      	ldrh	r3, [r4, #12]
 8002f18:	d106      	bne.n	8002f28 <__sflush_r+0x68>
 8002f1a:	6829      	ldr	r1, [r5, #0]
 8002f1c:	291d      	cmp	r1, #29
 8002f1e:	d848      	bhi.n	8002fb2 <__sflush_r+0xf2>
 8002f20:	4a29      	ldr	r2, [pc, #164]	; (8002fc8 <__sflush_r+0x108>)
 8002f22:	40ca      	lsrs	r2, r1
 8002f24:	07d6      	lsls	r6, r2, #31
 8002f26:	d544      	bpl.n	8002fb2 <__sflush_r+0xf2>
 8002f28:	2200      	movs	r2, #0
 8002f2a:	6062      	str	r2, [r4, #4]
 8002f2c:	6922      	ldr	r2, [r4, #16]
 8002f2e:	04d9      	lsls	r1, r3, #19
 8002f30:	6022      	str	r2, [r4, #0]
 8002f32:	d504      	bpl.n	8002f3e <__sflush_r+0x7e>
 8002f34:	1c42      	adds	r2, r0, #1
 8002f36:	d101      	bne.n	8002f3c <__sflush_r+0x7c>
 8002f38:	682b      	ldr	r3, [r5, #0]
 8002f3a:	b903      	cbnz	r3, 8002f3e <__sflush_r+0x7e>
 8002f3c:	6560      	str	r0, [r4, #84]	; 0x54
 8002f3e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002f40:	602f      	str	r7, [r5, #0]
 8002f42:	2900      	cmp	r1, #0
 8002f44:	d0c9      	beq.n	8002eda <__sflush_r+0x1a>
 8002f46:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002f4a:	4299      	cmp	r1, r3
 8002f4c:	d002      	beq.n	8002f54 <__sflush_r+0x94>
 8002f4e:	4628      	mov	r0, r5
 8002f50:	f000 f92e 	bl	80031b0 <_free_r>
 8002f54:	2000      	movs	r0, #0
 8002f56:	6360      	str	r0, [r4, #52]	; 0x34
 8002f58:	e7c0      	b.n	8002edc <__sflush_r+0x1c>
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	4628      	mov	r0, r5
 8002f5e:	47b0      	blx	r6
 8002f60:	1c41      	adds	r1, r0, #1
 8002f62:	d1c8      	bne.n	8002ef6 <__sflush_r+0x36>
 8002f64:	682b      	ldr	r3, [r5, #0]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0c5      	beq.n	8002ef6 <__sflush_r+0x36>
 8002f6a:	2b1d      	cmp	r3, #29
 8002f6c:	d001      	beq.n	8002f72 <__sflush_r+0xb2>
 8002f6e:	2b16      	cmp	r3, #22
 8002f70:	d101      	bne.n	8002f76 <__sflush_r+0xb6>
 8002f72:	602f      	str	r7, [r5, #0]
 8002f74:	e7b1      	b.n	8002eda <__sflush_r+0x1a>
 8002f76:	89a3      	ldrh	r3, [r4, #12]
 8002f78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f7c:	81a3      	strh	r3, [r4, #12]
 8002f7e:	e7ad      	b.n	8002edc <__sflush_r+0x1c>
 8002f80:	690f      	ldr	r7, [r1, #16]
 8002f82:	2f00      	cmp	r7, #0
 8002f84:	d0a9      	beq.n	8002eda <__sflush_r+0x1a>
 8002f86:	0793      	lsls	r3, r2, #30
 8002f88:	bf18      	it	ne
 8002f8a:	2300      	movne	r3, #0
 8002f8c:	680e      	ldr	r6, [r1, #0]
 8002f8e:	bf08      	it	eq
 8002f90:	694b      	ldreq	r3, [r1, #20]
 8002f92:	eba6 0807 	sub.w	r8, r6, r7
 8002f96:	600f      	str	r7, [r1, #0]
 8002f98:	608b      	str	r3, [r1, #8]
 8002f9a:	f1b8 0f00 	cmp.w	r8, #0
 8002f9e:	dd9c      	ble.n	8002eda <__sflush_r+0x1a>
 8002fa0:	4643      	mov	r3, r8
 8002fa2:	463a      	mov	r2, r7
 8002fa4:	6a21      	ldr	r1, [r4, #32]
 8002fa6:	4628      	mov	r0, r5
 8002fa8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002faa:	47b0      	blx	r6
 8002fac:	2800      	cmp	r0, #0
 8002fae:	dc06      	bgt.n	8002fbe <__sflush_r+0xfe>
 8002fb0:	89a3      	ldrh	r3, [r4, #12]
 8002fb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fb6:	81a3      	strh	r3, [r4, #12]
 8002fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fbc:	e78e      	b.n	8002edc <__sflush_r+0x1c>
 8002fbe:	4407      	add	r7, r0
 8002fc0:	eba8 0800 	sub.w	r8, r8, r0
 8002fc4:	e7e9      	b.n	8002f9a <__sflush_r+0xda>
 8002fc6:	bf00      	nop
 8002fc8:	20400001 	.word	0x20400001

08002fcc <_fflush_r>:
 8002fcc:	b538      	push	{r3, r4, r5, lr}
 8002fce:	690b      	ldr	r3, [r1, #16]
 8002fd0:	4605      	mov	r5, r0
 8002fd2:	460c      	mov	r4, r1
 8002fd4:	b1db      	cbz	r3, 800300e <_fflush_r+0x42>
 8002fd6:	b118      	cbz	r0, 8002fe0 <_fflush_r+0x14>
 8002fd8:	6983      	ldr	r3, [r0, #24]
 8002fda:	b90b      	cbnz	r3, 8002fe0 <_fflush_r+0x14>
 8002fdc:	f7fe fd1a 	bl	8001a14 <__sinit>
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	; (8003014 <_fflush_r+0x48>)
 8002fe2:	429c      	cmp	r4, r3
 8002fe4:	d109      	bne.n	8002ffa <_fflush_r+0x2e>
 8002fe6:	686c      	ldr	r4, [r5, #4]
 8002fe8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002fec:	b17b      	cbz	r3, 800300e <_fflush_r+0x42>
 8002fee:	4621      	mov	r1, r4
 8002ff0:	4628      	mov	r0, r5
 8002ff2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ff6:	f7ff bf63 	b.w	8002ec0 <__sflush_r>
 8002ffa:	4b07      	ldr	r3, [pc, #28]	; (8003018 <_fflush_r+0x4c>)
 8002ffc:	429c      	cmp	r4, r3
 8002ffe:	d101      	bne.n	8003004 <_fflush_r+0x38>
 8003000:	68ac      	ldr	r4, [r5, #8]
 8003002:	e7f1      	b.n	8002fe8 <_fflush_r+0x1c>
 8003004:	4b05      	ldr	r3, [pc, #20]	; (800301c <_fflush_r+0x50>)
 8003006:	429c      	cmp	r4, r3
 8003008:	bf08      	it	eq
 800300a:	68ec      	ldreq	r4, [r5, #12]
 800300c:	e7ec      	b.n	8002fe8 <_fflush_r+0x1c>
 800300e:	2000      	movs	r0, #0
 8003010:	bd38      	pop	{r3, r4, r5, pc}
 8003012:	bf00      	nop
 8003014:	080033c8 	.word	0x080033c8
 8003018:	080033e8 	.word	0x080033e8
 800301c:	080033a8 	.word	0x080033a8

08003020 <fflush>:
 8003020:	4601      	mov	r1, r0
 8003022:	b920      	cbnz	r0, 800302e <fflush+0xe>
 8003024:	4b04      	ldr	r3, [pc, #16]	; (8003038 <fflush+0x18>)
 8003026:	4905      	ldr	r1, [pc, #20]	; (800303c <fflush+0x1c>)
 8003028:	6818      	ldr	r0, [r3, #0]
 800302a:	f7fe bd7b 	b.w	8001b24 <_fwalk_reent>
 800302e:	4b04      	ldr	r3, [pc, #16]	; (8003040 <fflush+0x20>)
 8003030:	6818      	ldr	r0, [r3, #0]
 8003032:	f7ff bfcb 	b.w	8002fcc <_fflush_r>
 8003036:	bf00      	nop
 8003038:	080033a4 	.word	0x080033a4
 800303c:	08002fcd 	.word	0x08002fcd
 8003040:	2000000c 	.word	0x2000000c

08003044 <__locale_ctype_ptr_l>:
 8003044:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8003048:	4770      	bx	lr
	...

0800304c <__locale_ctype_ptr>:
 800304c:	4b04      	ldr	r3, [pc, #16]	; (8003060 <__locale_ctype_ptr+0x14>)
 800304e:	4a05      	ldr	r2, [pc, #20]	; (8003064 <__locale_ctype_ptr+0x18>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	6a1b      	ldr	r3, [r3, #32]
 8003054:	2b00      	cmp	r3, #0
 8003056:	bf08      	it	eq
 8003058:	4613      	moveq	r3, r2
 800305a:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800305e:	4770      	bx	lr
 8003060:	2000000c 	.word	0x2000000c
 8003064:	20000070 	.word	0x20000070

08003068 <_lseek_r>:
 8003068:	b538      	push	{r3, r4, r5, lr}
 800306a:	4605      	mov	r5, r0
 800306c:	4608      	mov	r0, r1
 800306e:	4611      	mov	r1, r2
 8003070:	2200      	movs	r2, #0
 8003072:	4c05      	ldr	r4, [pc, #20]	; (8003088 <_lseek_r+0x20>)
 8003074:	6022      	str	r2, [r4, #0]
 8003076:	461a      	mov	r2, r3
 8003078:	f7fd fa1e 	bl	80004b8 <_lseek>
 800307c:	1c43      	adds	r3, r0, #1
 800307e:	d102      	bne.n	8003086 <_lseek_r+0x1e>
 8003080:	6823      	ldr	r3, [r4, #0]
 8003082:	b103      	cbz	r3, 8003086 <_lseek_r+0x1e>
 8003084:	602b      	str	r3, [r5, #0]
 8003086:	bd38      	pop	{r3, r4, r5, pc}
 8003088:	20000248 	.word	0x20000248

0800308c <__swhatbuf_r>:
 800308c:	b570      	push	{r4, r5, r6, lr}
 800308e:	460e      	mov	r6, r1
 8003090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003094:	b096      	sub	sp, #88	; 0x58
 8003096:	2900      	cmp	r1, #0
 8003098:	4614      	mov	r4, r2
 800309a:	461d      	mov	r5, r3
 800309c:	da07      	bge.n	80030ae <__swhatbuf_r+0x22>
 800309e:	2300      	movs	r3, #0
 80030a0:	602b      	str	r3, [r5, #0]
 80030a2:	89b3      	ldrh	r3, [r6, #12]
 80030a4:	061a      	lsls	r2, r3, #24
 80030a6:	d410      	bmi.n	80030ca <__swhatbuf_r+0x3e>
 80030a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030ac:	e00e      	b.n	80030cc <__swhatbuf_r+0x40>
 80030ae:	466a      	mov	r2, sp
 80030b0:	f000 f910 	bl	80032d4 <_fstat_r>
 80030b4:	2800      	cmp	r0, #0
 80030b6:	dbf2      	blt.n	800309e <__swhatbuf_r+0x12>
 80030b8:	9a01      	ldr	r2, [sp, #4]
 80030ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80030be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80030c2:	425a      	negs	r2, r3
 80030c4:	415a      	adcs	r2, r3
 80030c6:	602a      	str	r2, [r5, #0]
 80030c8:	e7ee      	b.n	80030a8 <__swhatbuf_r+0x1c>
 80030ca:	2340      	movs	r3, #64	; 0x40
 80030cc:	2000      	movs	r0, #0
 80030ce:	6023      	str	r3, [r4, #0]
 80030d0:	b016      	add	sp, #88	; 0x58
 80030d2:	bd70      	pop	{r4, r5, r6, pc}

080030d4 <__smakebuf_r>:
 80030d4:	898b      	ldrh	r3, [r1, #12]
 80030d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80030d8:	079d      	lsls	r5, r3, #30
 80030da:	4606      	mov	r6, r0
 80030dc:	460c      	mov	r4, r1
 80030de:	d507      	bpl.n	80030f0 <__smakebuf_r+0x1c>
 80030e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80030e4:	6023      	str	r3, [r4, #0]
 80030e6:	6123      	str	r3, [r4, #16]
 80030e8:	2301      	movs	r3, #1
 80030ea:	6163      	str	r3, [r4, #20]
 80030ec:	b002      	add	sp, #8
 80030ee:	bd70      	pop	{r4, r5, r6, pc}
 80030f0:	ab01      	add	r3, sp, #4
 80030f2:	466a      	mov	r2, sp
 80030f4:	f7ff ffca 	bl	800308c <__swhatbuf_r>
 80030f8:	9900      	ldr	r1, [sp, #0]
 80030fa:	4605      	mov	r5, r0
 80030fc:	4630      	mov	r0, r6
 80030fe:	f7fe fd2f 	bl	8001b60 <_malloc_r>
 8003102:	b948      	cbnz	r0, 8003118 <__smakebuf_r+0x44>
 8003104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003108:	059a      	lsls	r2, r3, #22
 800310a:	d4ef      	bmi.n	80030ec <__smakebuf_r+0x18>
 800310c:	f023 0303 	bic.w	r3, r3, #3
 8003110:	f043 0302 	orr.w	r3, r3, #2
 8003114:	81a3      	strh	r3, [r4, #12]
 8003116:	e7e3      	b.n	80030e0 <__smakebuf_r+0xc>
 8003118:	4b0d      	ldr	r3, [pc, #52]	; (8003150 <__smakebuf_r+0x7c>)
 800311a:	62b3      	str	r3, [r6, #40]	; 0x28
 800311c:	89a3      	ldrh	r3, [r4, #12]
 800311e:	6020      	str	r0, [r4, #0]
 8003120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003124:	81a3      	strh	r3, [r4, #12]
 8003126:	9b00      	ldr	r3, [sp, #0]
 8003128:	6120      	str	r0, [r4, #16]
 800312a:	6163      	str	r3, [r4, #20]
 800312c:	9b01      	ldr	r3, [sp, #4]
 800312e:	b15b      	cbz	r3, 8003148 <__smakebuf_r+0x74>
 8003130:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003134:	4630      	mov	r0, r6
 8003136:	f000 f8df 	bl	80032f8 <_isatty_r>
 800313a:	b128      	cbz	r0, 8003148 <__smakebuf_r+0x74>
 800313c:	89a3      	ldrh	r3, [r4, #12]
 800313e:	f023 0303 	bic.w	r3, r3, #3
 8003142:	f043 0301 	orr.w	r3, r3, #1
 8003146:	81a3      	strh	r3, [r4, #12]
 8003148:	89a3      	ldrh	r3, [r4, #12]
 800314a:	431d      	orrs	r5, r3
 800314c:	81a5      	strh	r5, [r4, #12]
 800314e:	e7cd      	b.n	80030ec <__smakebuf_r+0x18>
 8003150:	080019dd 	.word	0x080019dd

08003154 <__ascii_mbtowc>:
 8003154:	b082      	sub	sp, #8
 8003156:	b901      	cbnz	r1, 800315a <__ascii_mbtowc+0x6>
 8003158:	a901      	add	r1, sp, #4
 800315a:	b142      	cbz	r2, 800316e <__ascii_mbtowc+0x1a>
 800315c:	b14b      	cbz	r3, 8003172 <__ascii_mbtowc+0x1e>
 800315e:	7813      	ldrb	r3, [r2, #0]
 8003160:	600b      	str	r3, [r1, #0]
 8003162:	7812      	ldrb	r2, [r2, #0]
 8003164:	1c10      	adds	r0, r2, #0
 8003166:	bf18      	it	ne
 8003168:	2001      	movne	r0, #1
 800316a:	b002      	add	sp, #8
 800316c:	4770      	bx	lr
 800316e:	4610      	mov	r0, r2
 8003170:	e7fb      	b.n	800316a <__ascii_mbtowc+0x16>
 8003172:	f06f 0001 	mvn.w	r0, #1
 8003176:	e7f8      	b.n	800316a <__ascii_mbtowc+0x16>

08003178 <memchr>:
 8003178:	b510      	push	{r4, lr}
 800317a:	b2c9      	uxtb	r1, r1
 800317c:	4402      	add	r2, r0
 800317e:	4290      	cmp	r0, r2
 8003180:	4603      	mov	r3, r0
 8003182:	d101      	bne.n	8003188 <memchr+0x10>
 8003184:	2300      	movs	r3, #0
 8003186:	e003      	b.n	8003190 <memchr+0x18>
 8003188:	781c      	ldrb	r4, [r3, #0]
 800318a:	3001      	adds	r0, #1
 800318c:	428c      	cmp	r4, r1
 800318e:	d1f6      	bne.n	800317e <memchr+0x6>
 8003190:	4618      	mov	r0, r3
 8003192:	bd10      	pop	{r4, pc}

08003194 <memcpy>:
 8003194:	b510      	push	{r4, lr}
 8003196:	1e43      	subs	r3, r0, #1
 8003198:	440a      	add	r2, r1
 800319a:	4291      	cmp	r1, r2
 800319c:	d100      	bne.n	80031a0 <memcpy+0xc>
 800319e:	bd10      	pop	{r4, pc}
 80031a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80031a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80031a8:	e7f7      	b.n	800319a <memcpy+0x6>

080031aa <__malloc_lock>:
 80031aa:	4770      	bx	lr

080031ac <__malloc_unlock>:
 80031ac:	4770      	bx	lr
	...

080031b0 <_free_r>:
 80031b0:	b538      	push	{r3, r4, r5, lr}
 80031b2:	4605      	mov	r5, r0
 80031b4:	2900      	cmp	r1, #0
 80031b6:	d043      	beq.n	8003240 <_free_r+0x90>
 80031b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031bc:	1f0c      	subs	r4, r1, #4
 80031be:	2b00      	cmp	r3, #0
 80031c0:	bfb8      	it	lt
 80031c2:	18e4      	addlt	r4, r4, r3
 80031c4:	f7ff fff1 	bl	80031aa <__malloc_lock>
 80031c8:	4a1e      	ldr	r2, [pc, #120]	; (8003244 <_free_r+0x94>)
 80031ca:	6813      	ldr	r3, [r2, #0]
 80031cc:	4610      	mov	r0, r2
 80031ce:	b933      	cbnz	r3, 80031de <_free_r+0x2e>
 80031d0:	6063      	str	r3, [r4, #4]
 80031d2:	6014      	str	r4, [r2, #0]
 80031d4:	4628      	mov	r0, r5
 80031d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031da:	f7ff bfe7 	b.w	80031ac <__malloc_unlock>
 80031de:	42a3      	cmp	r3, r4
 80031e0:	d90b      	bls.n	80031fa <_free_r+0x4a>
 80031e2:	6821      	ldr	r1, [r4, #0]
 80031e4:	1862      	adds	r2, r4, r1
 80031e6:	4293      	cmp	r3, r2
 80031e8:	bf01      	itttt	eq
 80031ea:	681a      	ldreq	r2, [r3, #0]
 80031ec:	685b      	ldreq	r3, [r3, #4]
 80031ee:	1852      	addeq	r2, r2, r1
 80031f0:	6022      	streq	r2, [r4, #0]
 80031f2:	6063      	str	r3, [r4, #4]
 80031f4:	6004      	str	r4, [r0, #0]
 80031f6:	e7ed      	b.n	80031d4 <_free_r+0x24>
 80031f8:	4613      	mov	r3, r2
 80031fa:	685a      	ldr	r2, [r3, #4]
 80031fc:	b10a      	cbz	r2, 8003202 <_free_r+0x52>
 80031fe:	42a2      	cmp	r2, r4
 8003200:	d9fa      	bls.n	80031f8 <_free_r+0x48>
 8003202:	6819      	ldr	r1, [r3, #0]
 8003204:	1858      	adds	r0, r3, r1
 8003206:	42a0      	cmp	r0, r4
 8003208:	d10b      	bne.n	8003222 <_free_r+0x72>
 800320a:	6820      	ldr	r0, [r4, #0]
 800320c:	4401      	add	r1, r0
 800320e:	1858      	adds	r0, r3, r1
 8003210:	4282      	cmp	r2, r0
 8003212:	6019      	str	r1, [r3, #0]
 8003214:	d1de      	bne.n	80031d4 <_free_r+0x24>
 8003216:	6810      	ldr	r0, [r2, #0]
 8003218:	6852      	ldr	r2, [r2, #4]
 800321a:	4401      	add	r1, r0
 800321c:	6019      	str	r1, [r3, #0]
 800321e:	605a      	str	r2, [r3, #4]
 8003220:	e7d8      	b.n	80031d4 <_free_r+0x24>
 8003222:	d902      	bls.n	800322a <_free_r+0x7a>
 8003224:	230c      	movs	r3, #12
 8003226:	602b      	str	r3, [r5, #0]
 8003228:	e7d4      	b.n	80031d4 <_free_r+0x24>
 800322a:	6820      	ldr	r0, [r4, #0]
 800322c:	1821      	adds	r1, r4, r0
 800322e:	428a      	cmp	r2, r1
 8003230:	bf01      	itttt	eq
 8003232:	6811      	ldreq	r1, [r2, #0]
 8003234:	6852      	ldreq	r2, [r2, #4]
 8003236:	1809      	addeq	r1, r1, r0
 8003238:	6021      	streq	r1, [r4, #0]
 800323a:	6062      	str	r2, [r4, #4]
 800323c:	605c      	str	r4, [r3, #4]
 800323e:	e7c9      	b.n	80031d4 <_free_r+0x24>
 8003240:	bd38      	pop	{r3, r4, r5, pc}
 8003242:	bf00      	nop
 8003244:	200001fc 	.word	0x200001fc

08003248 <_realloc_r>:
 8003248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800324a:	4607      	mov	r7, r0
 800324c:	4614      	mov	r4, r2
 800324e:	460e      	mov	r6, r1
 8003250:	b921      	cbnz	r1, 800325c <_realloc_r+0x14>
 8003252:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003256:	4611      	mov	r1, r2
 8003258:	f7fe bc82 	b.w	8001b60 <_malloc_r>
 800325c:	b922      	cbnz	r2, 8003268 <_realloc_r+0x20>
 800325e:	f7ff ffa7 	bl	80031b0 <_free_r>
 8003262:	4625      	mov	r5, r4
 8003264:	4628      	mov	r0, r5
 8003266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003268:	f000 f856 	bl	8003318 <_malloc_usable_size_r>
 800326c:	42a0      	cmp	r0, r4
 800326e:	d20f      	bcs.n	8003290 <_realloc_r+0x48>
 8003270:	4621      	mov	r1, r4
 8003272:	4638      	mov	r0, r7
 8003274:	f7fe fc74 	bl	8001b60 <_malloc_r>
 8003278:	4605      	mov	r5, r0
 800327a:	2800      	cmp	r0, #0
 800327c:	d0f2      	beq.n	8003264 <_realloc_r+0x1c>
 800327e:	4631      	mov	r1, r6
 8003280:	4622      	mov	r2, r4
 8003282:	f7ff ff87 	bl	8003194 <memcpy>
 8003286:	4631      	mov	r1, r6
 8003288:	4638      	mov	r0, r7
 800328a:	f7ff ff91 	bl	80031b0 <_free_r>
 800328e:	e7e9      	b.n	8003264 <_realloc_r+0x1c>
 8003290:	4635      	mov	r5, r6
 8003292:	e7e7      	b.n	8003264 <_realloc_r+0x1c>

08003294 <_read_r>:
 8003294:	b538      	push	{r3, r4, r5, lr}
 8003296:	4605      	mov	r5, r0
 8003298:	4608      	mov	r0, r1
 800329a:	4611      	mov	r1, r2
 800329c:	2200      	movs	r2, #0
 800329e:	4c05      	ldr	r4, [pc, #20]	; (80032b4 <_read_r+0x20>)
 80032a0:	6022      	str	r2, [r4, #0]
 80032a2:	461a      	mov	r2, r3
 80032a4:	f7fd f828 	bl	80002f8 <_read>
 80032a8:	1c43      	adds	r3, r0, #1
 80032aa:	d102      	bne.n	80032b2 <_read_r+0x1e>
 80032ac:	6823      	ldr	r3, [r4, #0]
 80032ae:	b103      	cbz	r3, 80032b2 <_read_r+0x1e>
 80032b0:	602b      	str	r3, [r5, #0]
 80032b2:	bd38      	pop	{r3, r4, r5, pc}
 80032b4:	20000248 	.word	0x20000248

080032b8 <__ascii_wctomb>:
 80032b8:	b149      	cbz	r1, 80032ce <__ascii_wctomb+0x16>
 80032ba:	2aff      	cmp	r2, #255	; 0xff
 80032bc:	bf8b      	itete	hi
 80032be:	238a      	movhi	r3, #138	; 0x8a
 80032c0:	700a      	strbls	r2, [r1, #0]
 80032c2:	6003      	strhi	r3, [r0, #0]
 80032c4:	2001      	movls	r0, #1
 80032c6:	bf88      	it	hi
 80032c8:	f04f 30ff 	movhi.w	r0, #4294967295
 80032cc:	4770      	bx	lr
 80032ce:	4608      	mov	r0, r1
 80032d0:	4770      	bx	lr
	...

080032d4 <_fstat_r>:
 80032d4:	b538      	push	{r3, r4, r5, lr}
 80032d6:	2300      	movs	r3, #0
 80032d8:	4c06      	ldr	r4, [pc, #24]	; (80032f4 <_fstat_r+0x20>)
 80032da:	4605      	mov	r5, r0
 80032dc:	4608      	mov	r0, r1
 80032de:	4611      	mov	r1, r2
 80032e0:	6023      	str	r3, [r4, #0]
 80032e2:	f7fd f8d0 	bl	8000486 <_fstat>
 80032e6:	1c43      	adds	r3, r0, #1
 80032e8:	d102      	bne.n	80032f0 <_fstat_r+0x1c>
 80032ea:	6823      	ldr	r3, [r4, #0]
 80032ec:	b103      	cbz	r3, 80032f0 <_fstat_r+0x1c>
 80032ee:	602b      	str	r3, [r5, #0]
 80032f0:	bd38      	pop	{r3, r4, r5, pc}
 80032f2:	bf00      	nop
 80032f4:	20000248 	.word	0x20000248

080032f8 <_isatty_r>:
 80032f8:	b538      	push	{r3, r4, r5, lr}
 80032fa:	2300      	movs	r3, #0
 80032fc:	4c05      	ldr	r4, [pc, #20]	; (8003314 <_isatty_r+0x1c>)
 80032fe:	4605      	mov	r5, r0
 8003300:	4608      	mov	r0, r1
 8003302:	6023      	str	r3, [r4, #0]
 8003304:	f7fd f8ce 	bl	80004a4 <_isatty>
 8003308:	1c43      	adds	r3, r0, #1
 800330a:	d102      	bne.n	8003312 <_isatty_r+0x1a>
 800330c:	6823      	ldr	r3, [r4, #0]
 800330e:	b103      	cbz	r3, 8003312 <_isatty_r+0x1a>
 8003310:	602b      	str	r3, [r5, #0]
 8003312:	bd38      	pop	{r3, r4, r5, pc}
 8003314:	20000248 	.word	0x20000248

08003318 <_malloc_usable_size_r>:
 8003318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800331c:	1f18      	subs	r0, r3, #4
 800331e:	2b00      	cmp	r3, #0
 8003320:	bfbc      	itt	lt
 8003322:	580b      	ldrlt	r3, [r1, r0]
 8003324:	18c0      	addlt	r0, r0, r3
 8003326:	4770      	bx	lr

08003328 <_init>:
 8003328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800332a:	bf00      	nop
 800332c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800332e:	bc08      	pop	{r3}
 8003330:	469e      	mov	lr, r3
 8003332:	4770      	bx	lr

08003334 <_fini>:
 8003334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003336:	bf00      	nop
 8003338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800333a:	bc08      	pop	{r3}
 800333c:	469e      	mov	lr, r3
 800333e:	4770      	bx	lr
