var dir_09571670ada7ed7a96bbb0146a01a89f =
[
    [ "tim_bus_master", "classtim__bus__master.html", null ],
    [ "tim_bus_slave", "classtim__bus__slave.html", null ],
    [ "alu", "dir_84bc53c51a5cb69c972c407718ec76db.html", "dir_84bc53c51a5cb69c972c407718ec76db" ],
    [ "bus", "dir_00597f90f58b4f82e2ffb2ae3a23957b.html", "dir_00597f90f58b4f82e2ffb2ae3a23957b" ],
    [ "cpu", "dir_cc5d5f9849a98dda5ba9dfc8ecbf7f4b.html", "dir_cc5d5f9849a98dda5ba9dfc8ecbf7f4b" ],
    [ "mem", "dir_8ed941c9bfab5c616b428dc4f2a6b113.html", "dir_8ed941c9bfab5c616b428dc4f2a6b113" ],
    [ "common.vhdl", "common_8vhdl.html", [
      [ "tim_common", "classtim__common.html", "classtim__common" ]
    ] ],
    [ "instructions.vhdl", "instructions_8vhdl.html", [
      [ "tim_instructions", "classtim__instructions.html", "classtim__instructions" ]
    ] ],
    [ "top_sim.vhdl", "top__sim_8vhdl.html", null ],
    [ "top_synth.vhdl", "top__synth_8vhdl.html", null ]
];