<dec f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='48' type='const llvm::RegisterBankInfo::InstructionMapping &amp; llvm::X86RegisterBankInfo::getSameOperandsMapping(const llvm::MachineInstr &amp; MI, bool isFP) const'/>
<doc f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.h' l='45'>/// Get an instruction mapping.
  /// \return An InstructionMappings with a statically allocated
  /// OperandsMapping.</doc>
<def f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='141' ll='156' type='const RegisterBankInfo::InstructionMapping &amp; llvm::X86RegisterBankInfo::getSameOperandsMapping(const llvm::MachineInstr &amp; MI, bool isFP) const'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='176' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86RegisterBankInfo.cpp' l='181' u='c' c='_ZNK4llvm19X86RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
