# Yarc

Yet Another RiscV Core, implements RV32I with support for additional extensions planned.

## Microarchitecture

Classic 5-stage Riscv Pipeline

## TODO

- [ ] Zicsr
- [ ] Debug Module

## FPGA Synthesis

Todo