
M0_Motor_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000017fc  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000044  20000000  000017fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000007c  20000044  00001840  00020044  2**2
                  ALLOC
  3 .stack        00000400  200000c0  000018bc  00020044  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00023022  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000298c  00000000  00000000  000430e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000c361  00000000  00000000  00045a73  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009c8  00000000  00000000  00051dd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ed0  00000000  00000000  0005279c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000174bf  00000000  00000000  0005366c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000e119  00000000  00000000  0006ab2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0007e25b  00000000  00000000  00078c44  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000018d0  00000000  00000000  000f6ea0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	c0 04 00 20 25 01 00 00 21 01 00 00 21 01 00 00     ... %...!...!...
	...
      2c:	21 01 00 00 00 00 00 00 00 00 00 00 21 01 00 00     !...........!...
      3c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      4c:	9d 09 00 00 21 01 00 00 21 01 00 00 21 01 00 00     ....!...!...!...
      5c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      6c:	21 01 00 00 21 01 00 00 00 00 00 00 00 00 00 00     !...!...........
      7c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      8c:	21 01 00 00 21 01 00 00 00 00 00 00 00 00 00 00     !...!...........
      9c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      ac:	21 01 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000044 	.word	0x20000044
      d4:	00000000 	.word	0x00000000
      d8:	000017fc 	.word	0x000017fc

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000048 	.word	0x20000048
     108:	000017fc 	.word	0x000017fc
     10c:	000017fc 	.word	0x000017fc
     110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     114:	b510      	push	{r4, lr}
	system_init();
     116:	4b01      	ldr	r3, [pc, #4]	; (11c <atmel_start_init+0x8>)
     118:	4798      	blx	r3
}
     11a:	bd10      	pop	{r4, pc}
     11c:	000003b9 	.word	0x000003b9

00000120 <Dummy_Handler>:
     120:	e7fe      	b.n	120 <Dummy_Handler>
	...

00000124 <Reset_Handler>:
     124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     126:	4a2a      	ldr	r2, [pc, #168]	; (1d0 <Reset_Handler+0xac>)
     128:	4b2a      	ldr	r3, [pc, #168]	; (1d4 <Reset_Handler+0xb0>)
     12a:	429a      	cmp	r2, r3
     12c:	d011      	beq.n	152 <Reset_Handler+0x2e>
     12e:	001a      	movs	r2, r3
     130:	4b29      	ldr	r3, [pc, #164]	; (1d8 <Reset_Handler+0xb4>)
     132:	429a      	cmp	r2, r3
     134:	d20d      	bcs.n	152 <Reset_Handler+0x2e>
     136:	4a29      	ldr	r2, [pc, #164]	; (1dc <Reset_Handler+0xb8>)
     138:	3303      	adds	r3, #3
     13a:	1a9b      	subs	r3, r3, r2
     13c:	089b      	lsrs	r3, r3, #2
     13e:	3301      	adds	r3, #1
     140:	009b      	lsls	r3, r3, #2
     142:	2200      	movs	r2, #0
     144:	4823      	ldr	r0, [pc, #140]	; (1d4 <Reset_Handler+0xb0>)
     146:	4922      	ldr	r1, [pc, #136]	; (1d0 <Reset_Handler+0xac>)
     148:	588c      	ldr	r4, [r1, r2]
     14a:	5084      	str	r4, [r0, r2]
     14c:	3204      	adds	r2, #4
     14e:	429a      	cmp	r2, r3
     150:	d1fa      	bne.n	148 <Reset_Handler+0x24>
     152:	4a23      	ldr	r2, [pc, #140]	; (1e0 <Reset_Handler+0xbc>)
     154:	4b23      	ldr	r3, [pc, #140]	; (1e4 <Reset_Handler+0xc0>)
     156:	429a      	cmp	r2, r3
     158:	d20a      	bcs.n	170 <Reset_Handler+0x4c>
     15a:	43d3      	mvns	r3, r2
     15c:	4921      	ldr	r1, [pc, #132]	; (1e4 <Reset_Handler+0xc0>)
     15e:	185b      	adds	r3, r3, r1
     160:	2103      	movs	r1, #3
     162:	438b      	bics	r3, r1
     164:	3304      	adds	r3, #4
     166:	189b      	adds	r3, r3, r2
     168:	2100      	movs	r1, #0
     16a:	c202      	stmia	r2!, {r1}
     16c:	4293      	cmp	r3, r2
     16e:	d1fc      	bne.n	16a <Reset_Handler+0x46>
     170:	4a1d      	ldr	r2, [pc, #116]	; (1e8 <Reset_Handler+0xc4>)
     172:	21ff      	movs	r1, #255	; 0xff
     174:	4b1d      	ldr	r3, [pc, #116]	; (1ec <Reset_Handler+0xc8>)
     176:	438b      	bics	r3, r1
     178:	6093      	str	r3, [r2, #8]
     17a:	39fd      	subs	r1, #253	; 0xfd
     17c:	2390      	movs	r3, #144	; 0x90
     17e:	005b      	lsls	r3, r3, #1
     180:	4a1b      	ldr	r2, [pc, #108]	; (1f0 <Reset_Handler+0xcc>)
     182:	50d1      	str	r1, [r2, r3]
     184:	4a1b      	ldr	r2, [pc, #108]	; (1f4 <Reset_Handler+0xd0>)
     186:	78d3      	ldrb	r3, [r2, #3]
     188:	2503      	movs	r5, #3
     18a:	43ab      	bics	r3, r5
     18c:	2402      	movs	r4, #2
     18e:	4323      	orrs	r3, r4
     190:	70d3      	strb	r3, [r2, #3]
     192:	78d3      	ldrb	r3, [r2, #3]
     194:	270c      	movs	r7, #12
     196:	43bb      	bics	r3, r7
     198:	2608      	movs	r6, #8
     19a:	4333      	orrs	r3, r6
     19c:	70d3      	strb	r3, [r2, #3]
     19e:	4b16      	ldr	r3, [pc, #88]	; (1f8 <Reset_Handler+0xd4>)
     1a0:	7b98      	ldrb	r0, [r3, #14]
     1a2:	2230      	movs	r2, #48	; 0x30
     1a4:	4390      	bics	r0, r2
     1a6:	2220      	movs	r2, #32
     1a8:	4310      	orrs	r0, r2
     1aa:	7398      	strb	r0, [r3, #14]
     1ac:	7b99      	ldrb	r1, [r3, #14]
     1ae:	43b9      	bics	r1, r7
     1b0:	4331      	orrs	r1, r6
     1b2:	7399      	strb	r1, [r3, #14]
     1b4:	7b9a      	ldrb	r2, [r3, #14]
     1b6:	43aa      	bics	r2, r5
     1b8:	4322      	orrs	r2, r4
     1ba:	739a      	strb	r2, [r3, #14]
     1bc:	4a0f      	ldr	r2, [pc, #60]	; (1fc <Reset_Handler+0xd8>)
     1be:	6853      	ldr	r3, [r2, #4]
     1c0:	2180      	movs	r1, #128	; 0x80
     1c2:	430b      	orrs	r3, r1
     1c4:	6053      	str	r3, [r2, #4]
     1c6:	4b0e      	ldr	r3, [pc, #56]	; (200 <Reset_Handler+0xdc>)
     1c8:	4798      	blx	r3
     1ca:	4b0e      	ldr	r3, [pc, #56]	; (204 <Reset_Handler+0xe0>)
     1cc:	4798      	blx	r3
     1ce:	e7fe      	b.n	1ce <Reset_Handler+0xaa>
     1d0:	000017fc 	.word	0x000017fc
     1d4:	20000000 	.word	0x20000000
     1d8:	20000044 	.word	0x20000044
     1dc:	20000004 	.word	0x20000004
     1e0:	20000044 	.word	0x20000044
     1e4:	200000c0 	.word	0x200000c0
     1e8:	e000ed00 	.word	0xe000ed00
     1ec:	00000000 	.word	0x00000000
     1f0:	41007000 	.word	0x41007000
     1f4:	41005000 	.word	0x41005000
     1f8:	41004800 	.word	0x41004800
     1fc:	41004000 	.word	0x41004000
     200:	00001689 	.word	0x00001689
     204:	00001459 	.word	0x00001459

00000208 <SPI_0_PORT_init>:
struct timer_descriptor      TIMER_0;

struct i2c_m_sync_desc I2C_0;

void SPI_0_PORT_init(void)
{
     208:	b5f0      	push	{r4, r5, r6, r7, lr}
     20a:	46c6      	mov	lr, r8
     20c:	b500      	push	{lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     20e:	24c0      	movs	r4, #192	; 0xc0
     210:	05e4      	lsls	r4, r4, #23
     212:	2380      	movs	r3, #128	; 0x80
     214:	005b      	lsls	r3, r3, #1
     216:	6063      	str	r3, [r4, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     218:	4b24      	ldr	r3, [pc, #144]	; (2ac <SPI_0_PORT_init+0xa4>)
     21a:	4a25      	ldr	r2, [pc, #148]	; (2b0 <SPI_0_PORT_init+0xa8>)
     21c:	629a      	str	r2, [r3, #40]	; 0x28
     21e:	4a25      	ldr	r2, [pc, #148]	; (2b4 <SPI_0_PORT_init+0xac>)
     220:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     222:	2148      	movs	r1, #72	; 0x48
     224:	5c5a      	ldrb	r2, [r3, r1]
     226:	2004      	movs	r0, #4
     228:	4382      	bics	r2, r0
     22a:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     22c:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     22e:	3803      	subs	r0, #3
     230:	4680      	mov	r8, r0
     232:	4382      	bics	r2, r0
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     234:	4684      	mov	ip, r0
     236:	4660      	mov	r0, ip
     238:	4302      	orrs	r2, r0
     23a:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     23c:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     23e:	2734      	movs	r7, #52	; 0x34
     240:	5dda      	ldrb	r2, [r3, r7]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     242:	3939      	subs	r1, #57	; 0x39
     244:	438a      	bics	r2, r1
	tmp |= PORT_PMUX_PMUXE(data);
     246:	390d      	subs	r1, #13
     248:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     24a:	55da      	strb	r2, [r3, r7]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     24c:	2280      	movs	r2, #128	; 0x80
     24e:	0092      	lsls	r2, r2, #2
     250:	6162      	str	r2, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     252:	60a2      	str	r2, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     254:	4a18      	ldr	r2, [pc, #96]	; (2b8 <SPI_0_PORT_init+0xb0>)
     256:	629a      	str	r2, [r3, #40]	; 0x28
     258:	21c0      	movs	r1, #192	; 0xc0
     25a:	0609      	lsls	r1, r1, #24
     25c:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     25e:	2049      	movs	r0, #73	; 0x49
     260:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     262:	4645      	mov	r5, r8
     264:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     266:	4665      	mov	r5, ip
     268:	432a      	orrs	r2, r5
     26a:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     26c:	541a      	strb	r2, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     26e:	5dd8      	ldrb	r0, [r3, r7]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     270:	260f      	movs	r6, #15
     272:	4030      	ands	r0, r6
	tmp |= PORT_PMUX_PMUXO(data);
     274:	2520      	movs	r5, #32
     276:	4328      	orrs	r0, r5
     278:	b2c0      	uxtb	r0, r0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     27a:	55d8      	strb	r0, [r3, r7]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     27c:	2280      	movs	r2, #128	; 0x80
     27e:	0112      	lsls	r2, r2, #4
     280:	6162      	str	r2, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     282:	60a2      	str	r2, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     284:	4a0d      	ldr	r2, [pc, #52]	; (2bc <SPI_0_PORT_init+0xb4>)
     286:	629a      	str	r2, [r3, #40]	; 0x28
     288:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     28a:	224b      	movs	r2, #75	; 0x4b
     28c:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     28e:	4640      	mov	r0, r8
     290:	4381      	bics	r1, r0
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     292:	4660      	mov	r0, ip
     294:	4301      	orrs	r1, r0
     296:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     298:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     29a:	2135      	movs	r1, #53	; 0x35
     29c:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     29e:	4032      	ands	r2, r6
	tmp |= PORT_PMUX_PMUXO(data);
     2a0:	432a      	orrs	r2, r5
     2a2:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2a4:	545a      	strb	r2, [r3, r1]

	// Set pin direction to output
	gpio_set_pin_direction(PA11, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PA11, PINMUX_PA11C_SERCOM0_PAD3);
}
     2a6:	bc04      	pop	{r2}
     2a8:	4690      	mov	r8, r2
     2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2ac:	41004400 	.word	0x41004400
     2b0:	40020100 	.word	0x40020100
     2b4:	c0020000 	.word	0xc0020000
     2b8:	40000200 	.word	0x40000200
     2bc:	40000800 	.word	0x40000800

000002c0 <SPI_0_CLOCK_init>:
			peripheral = (uint32_t)_pm_get_apbb_index(module);
			PM->APBBMASK.reg |= 1 << peripheral;
		}
		break;
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
     2c0:	4a04      	ldr	r2, [pc, #16]	; (2d4 <SPI_0_CLOCK_init+0x14>)
     2c2:	6a13      	ldr	r3, [r2, #32]
     2c4:	2104      	movs	r1, #4
     2c6:	430b      	orrs	r3, r1
     2c8:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
     2ca:	4a03      	ldr	r2, [pc, #12]	; (2d8 <SPI_0_CLOCK_init+0x18>)
     2cc:	4b03      	ldr	r3, [pc, #12]	; (2dc <SPI_0_CLOCK_init+0x1c>)
     2ce:	805a      	strh	r2, [r3, #2]

void SPI_0_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM0);
	_gclk_enable_channel(SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC);
}
     2d0:	4770      	bx	lr
     2d2:	46c0      	nop			; (mov r8, r8)
     2d4:	40000400 	.word	0x40000400
     2d8:	00004014 	.word	0x00004014
     2dc:	40000c00 	.word	0x40000c00

000002e0 <SPI_0_init>:

void SPI_0_init(void)
{
     2e0:	b510      	push	{r4, lr}
	SPI_0_CLOCK_init();
     2e2:	4b07      	ldr	r3, [pc, #28]	; (300 <SPI_0_init+0x20>)
     2e4:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SERCOM0);
     2e6:	4c07      	ldr	r4, [pc, #28]	; (304 <SPI_0_init+0x24>)
     2e8:	4907      	ldr	r1, [pc, #28]	; (308 <SPI_0_init+0x28>)
     2ea:	0020      	movs	r0, r4
     2ec:	4b07      	ldr	r3, [pc, #28]	; (30c <SPI_0_init+0x2c>)
     2ee:	4798      	blx	r3
	spi_m_sync_set_mode(&SPI_0, SPI_MODE_3);
     2f0:	2103      	movs	r1, #3
     2f2:	0020      	movs	r0, r4
     2f4:	4b06      	ldr	r3, [pc, #24]	; (310 <SPI_0_init+0x30>)
     2f6:	4798      	blx	r3
	SPI_0_PORT_init();
     2f8:	4b06      	ldr	r3, [pc, #24]	; (314 <SPI_0_init+0x34>)
     2fa:	4798      	blx	r3
}
     2fc:	bd10      	pop	{r4, pc}
     2fe:	46c0      	nop			; (mov r8, r8)
     300:	000002c1 	.word	0x000002c1
     304:	20000068 	.word	0x20000068
     308:	42000800 	.word	0x42000800
     30c:	00000541 	.word	0x00000541
     310:	000005bd 	.word	0x000005bd
     314:	00000209 	.word	0x00000209

00000318 <I2C_0_PORT_init>:

void I2C_0_PORT_init(void)
{
     318:	b570      	push	{r4, r5, r6, lr}
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     31a:	4b12      	ldr	r3, [pc, #72]	; (364 <I2C_0_PORT_init+0x4c>)
     31c:	2056      	movs	r0, #86	; 0x56
     31e:	5c19      	ldrb	r1, [r3, r0]
     320:	2204      	movs	r2, #4
     322:	4391      	bics	r1, r2
     324:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     326:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     328:	2501      	movs	r5, #1
     32a:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     32c:	2401      	movs	r4, #1
     32e:	4321      	orrs	r1, r4
     330:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     332:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     334:	381b      	subs	r0, #27
     336:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     338:	260f      	movs	r6, #15
     33a:	43b1      	bics	r1, r6
	tmp |= PORT_PMUX_PMUXE(data);
     33c:	3e0d      	subs	r6, #13
     33e:	4331      	orrs	r1, r6
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     340:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     342:	2157      	movs	r1, #87	; 0x57
     344:	5c5e      	ldrb	r6, [r3, r1]
     346:	4396      	bics	r6, r2
     348:	545e      	strb	r6, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     34a:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     34c:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     34e:	4322      	orrs	r2, r4
     350:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     352:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     354:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     356:	3948      	subs	r1, #72	; 0x48
     358:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     35a:	3111      	adds	r1, #17
     35c:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     35e:	541a      	strb	r2, [r3, r0]
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA23, PINMUX_PA23C_SERCOM3_PAD1);
}
     360:	bd70      	pop	{r4, r5, r6, pc}
     362:	46c0      	nop			; (mov r8, r8)
     364:	41004400 	.word	0x41004400

00000368 <I2C_0_CLOCK_init>:
     368:	4a05      	ldr	r2, [pc, #20]	; (380 <I2C_0_CLOCK_init+0x18>)
     36a:	6a13      	ldr	r3, [r2, #32]
     36c:	2120      	movs	r1, #32
     36e:	430b      	orrs	r3, r1
     370:	6213      	str	r3, [r2, #32]
     372:	4b04      	ldr	r3, [pc, #16]	; (384 <I2C_0_CLOCK_init+0x1c>)
     374:	4a04      	ldr	r2, [pc, #16]	; (388 <I2C_0_CLOCK_init+0x20>)
     376:	805a      	strh	r2, [r3, #2]
     378:	4a04      	ldr	r2, [pc, #16]	; (38c <I2C_0_CLOCK_init+0x24>)
     37a:	805a      	strh	r2, [r3, #2]
void I2C_0_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM3);
	_gclk_enable_channel(SERCOM3_GCLK_ID_CORE, CONF_GCLK_SERCOM3_CORE_SRC);
	_gclk_enable_channel(SERCOM3_GCLK_ID_SLOW, CONF_GCLK_SERCOM3_SLOW_SRC);
}
     37c:	4770      	bx	lr
     37e:	46c0      	nop			; (mov r8, r8)
     380:	40000400 	.word	0x40000400
     384:	40000c00 	.word	0x40000c00
     388:	00004017 	.word	0x00004017
     38c:	00004313 	.word	0x00004313

00000390 <I2C_0_init>:

void I2C_0_init(void)
{
     390:	b510      	push	{r4, lr}
	I2C_0_CLOCK_init();
     392:	4b04      	ldr	r3, [pc, #16]	; (3a4 <I2C_0_init+0x14>)
     394:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM3);
     396:	4904      	ldr	r1, [pc, #16]	; (3a8 <I2C_0_init+0x18>)
     398:	4804      	ldr	r0, [pc, #16]	; (3ac <I2C_0_init+0x1c>)
     39a:	4b05      	ldr	r3, [pc, #20]	; (3b0 <I2C_0_init+0x20>)
     39c:	4798      	blx	r3
	I2C_0_PORT_init();
     39e:	4b05      	ldr	r3, [pc, #20]	; (3b4 <I2C_0_init+0x24>)
     3a0:	4798      	blx	r3
}
     3a2:	bd10      	pop	{r4, pc}
     3a4:	00000369 	.word	0x00000369
     3a8:	42001400 	.word	0x42001400
     3ac:	20000080 	.word	0x20000080
     3b0:	000004cd 	.word	0x000004cd
     3b4:	00000319 	.word	0x00000319

000003b8 <system_init>:
	_gclk_enable_channel(RTC_GCLK_ID, CONF_GCLK_RTC_SRC);
	timer_init(&TIMER_0, RTC, _rtc_get_timer());
}

void system_init(void)
{
     3b8:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     3ba:	4b0b      	ldr	r3, [pc, #44]	; (3e8 <system_init+0x30>)
     3bc:	4798      	blx	r3
	init_mcu();

	SPI_0_init();
     3be:	4b0b      	ldr	r3, [pc, #44]	; (3ec <system_init+0x34>)
     3c0:	4798      	blx	r3

	I2C_0_init();
     3c2:	4b0b      	ldr	r3, [pc, #44]	; (3f0 <system_init+0x38>)
     3c4:	4798      	blx	r3
		PM->APBAMASK.reg |= 1 << peripheral;
     3c6:	4a0b      	ldr	r2, [pc, #44]	; (3f4 <system_init+0x3c>)
     3c8:	6993      	ldr	r3, [r2, #24]
     3ca:	2120      	movs	r1, #32
     3cc:	430b      	orrs	r3, r1
     3ce:	6193      	str	r3, [r2, #24]
     3d0:	4a09      	ldr	r2, [pc, #36]	; (3f8 <system_init+0x40>)
     3d2:	4b0a      	ldr	r3, [pc, #40]	; (3fc <system_init+0x44>)
     3d4:	805a      	strh	r2, [r3, #2]
	timer_init(&TIMER_0, RTC, _rtc_get_timer());
     3d6:	4b0a      	ldr	r3, [pc, #40]	; (400 <STACK_SIZE>)
     3d8:	4798      	blx	r3
     3da:	0002      	movs	r2, r0
     3dc:	4909      	ldr	r1, [pc, #36]	; (404 <STACK_SIZE+0x4>)
     3de:	480a      	ldr	r0, [pc, #40]	; (408 <STACK_SIZE+0x8>)
     3e0:	4b0a      	ldr	r3, [pc, #40]	; (40c <STACK_SIZE+0xc>)
     3e2:	4798      	blx	r3

	TIMER_0_init();
}
     3e4:	bd10      	pop	{r4, pc}
     3e6:	46c0      	nop			; (mov r8, r8)
     3e8:	000008cd 	.word	0x000008cd
     3ec:	000002e1 	.word	0x000002e1
     3f0:	00000391 	.word	0x00000391
     3f4:	40000400 	.word	0x40000400
     3f8:	00004004 	.word	0x00004004
     3fc:	40000c00 	.word	0x40000c00
     400:	00000999 	.word	0x00000999
     404:	40001400 	.word	0x40001400
     408:	200000a0 	.word	0x200000a0
     40c:	000007d5 	.word	0x000007d5

00000410 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     410:	f3ef 8310 	mrs	r3, PRIMASK
     414:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     416:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     418:	f3bf 8f5f 	dmb	sy
     41c:	4770      	bx	lr

0000041e <atomic_leave_critical>:
     41e:	f3bf 8f5f 	dmb	sy
     422:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     424:	f383 8810 	msr	PRIMASK, r3
     428:	4770      	bx	lr
	...

0000042c <delay_us>:
     42c:	b510      	push	{r4, lr}
     42e:	4b04      	ldr	r3, [pc, #16]	; (440 <delay_us+0x14>)
     430:	681c      	ldr	r4, [r3, #0]
     432:	4b04      	ldr	r3, [pc, #16]	; (444 <delay_us+0x18>)
     434:	4798      	blx	r3
     436:	0001      	movs	r1, r0
     438:	0020      	movs	r0, r4
     43a:	4b03      	ldr	r3, [pc, #12]	; (448 <delay_us+0x1c>)
     43c:	4798      	blx	r3
     43e:	bd10      	pop	{r4, pc}
     440:	20000060 	.word	0x20000060
     444:	00000889 	.word	0x00000889
     448:	000008c5 	.word	0x000008c5

0000044c <delay_ms>:
     44c:	b510      	push	{r4, lr}
     44e:	4b04      	ldr	r3, [pc, #16]	; (460 <delay_ms+0x14>)
     450:	681c      	ldr	r4, [r3, #0]
     452:	4b04      	ldr	r3, [pc, #16]	; (464 <delay_ms+0x18>)
     454:	4798      	blx	r3
     456:	0001      	movs	r1, r0
     458:	0020      	movs	r0, r4
     45a:	4b03      	ldr	r3, [pc, #12]	; (468 <delay_ms+0x1c>)
     45c:	4798      	blx	r3
     45e:	bd10      	pop	{r4, pc}
     460:	20000060 	.word	0x20000060
     464:	000008a5 	.word	0x000008a5
     468:	000008c5 	.word	0x000008c5

0000046c <i2c_m_sync_write>:
     46c:	b510      	push	{r4, lr}
     46e:	b084      	sub	sp, #16
     470:	0014      	movs	r4, r2
     472:	ab01      	add	r3, sp, #4
     474:	3814      	subs	r0, #20
     476:	8b82      	ldrh	r2, [r0, #28]
     478:	801a      	strh	r2, [r3, #0]
     47a:	9402      	str	r4, [sp, #8]
     47c:	4a05      	ldr	r2, [pc, #20]	; (494 <i2c_m_sync_write+0x28>)
     47e:	805a      	strh	r2, [r3, #2]
     480:	9103      	str	r1, [sp, #12]
     482:	0019      	movs	r1, r3
     484:	4b04      	ldr	r3, [pc, #16]	; (498 <i2c_m_sync_write+0x2c>)
     486:	4798      	blx	r3
     488:	2800      	cmp	r0, #0
     48a:	d100      	bne.n	48e <i2c_m_sync_write+0x22>
     48c:	0020      	movs	r0, r4
     48e:	b004      	add	sp, #16
     490:	bd10      	pop	{r4, pc}
     492:	46c0      	nop			; (mov r8, r8)
     494:	ffff8000 	.word	0xffff8000
     498:	00000b59 	.word	0x00000b59

0000049c <i2c_m_sync_read>:
     49c:	b510      	push	{r4, lr}
     49e:	b084      	sub	sp, #16
     4a0:	0014      	movs	r4, r2
     4a2:	ab01      	add	r3, sp, #4
     4a4:	3814      	subs	r0, #20
     4a6:	8b82      	ldrh	r2, [r0, #28]
     4a8:	801a      	strh	r2, [r3, #0]
     4aa:	9402      	str	r4, [sp, #8]
     4ac:	4a05      	ldr	r2, [pc, #20]	; (4c4 <i2c_m_sync_read+0x28>)
     4ae:	805a      	strh	r2, [r3, #2]
     4b0:	9103      	str	r1, [sp, #12]
     4b2:	0019      	movs	r1, r3
     4b4:	4b04      	ldr	r3, [pc, #16]	; (4c8 <i2c_m_sync_read+0x2c>)
     4b6:	4798      	blx	r3
     4b8:	2800      	cmp	r0, #0
     4ba:	d100      	bne.n	4be <i2c_m_sync_read+0x22>
     4bc:	0020      	movs	r0, r4
     4be:	b004      	add	sp, #16
     4c0:	bd10      	pop	{r4, pc}
     4c2:	46c0      	nop			; (mov r8, r8)
     4c4:	ffff8001 	.word	0xffff8001
     4c8:	00000b59 	.word	0x00000b59

000004cc <i2c_m_sync_init>:
     4cc:	b570      	push	{r4, r5, r6, lr}
     4ce:	0004      	movs	r4, r0
     4d0:	000d      	movs	r5, r1
     4d2:	1e43      	subs	r3, r0, #1
     4d4:	4198      	sbcs	r0, r3
     4d6:	b2c0      	uxtb	r0, r0
     4d8:	225e      	movs	r2, #94	; 0x5e
     4da:	4907      	ldr	r1, [pc, #28]	; (4f8 <i2c_m_sync_init+0x2c>)
     4dc:	4b07      	ldr	r3, [pc, #28]	; (4fc <i2c_m_sync_init+0x30>)
     4de:	4798      	blx	r3
     4e0:	0029      	movs	r1, r5
     4e2:	0020      	movs	r0, r4
     4e4:	4b06      	ldr	r3, [pc, #24]	; (500 <i2c_m_sync_init+0x34>)
     4e6:	4798      	blx	r3
     4e8:	2800      	cmp	r0, #0
     4ea:	d103      	bne.n	4f4 <i2c_m_sync_init+0x28>
     4ec:	4b05      	ldr	r3, [pc, #20]	; (504 <i2c_m_sync_init+0x38>)
     4ee:	61a3      	str	r3, [r4, #24]
     4f0:	4b05      	ldr	r3, [pc, #20]	; (508 <i2c_m_sync_init+0x3c>)
     4f2:	6163      	str	r3, [r4, #20]
     4f4:	bd70      	pop	{r4, r5, r6, pc}
     4f6:	46c0      	nop			; (mov r8, r8)
     4f8:	000016d0 	.word	0x000016d0
     4fc:	00000819 	.word	0x00000819
     500:	00000b29 	.word	0x00000b29
     504:	0000049d 	.word	0x0000049d
     508:	0000046d 	.word	0x0000046d

0000050c <io_write>:
     50c:	b570      	push	{r4, r5, r6, lr}
     50e:	0006      	movs	r6, r0
     510:	000c      	movs	r4, r1
     512:	0015      	movs	r5, r2
     514:	2800      	cmp	r0, #0
     516:	d00d      	beq.n	534 <io_write+0x28>
     518:	0008      	movs	r0, r1
     51a:	1e43      	subs	r3, r0, #1
     51c:	4198      	sbcs	r0, r3
     51e:	b2c0      	uxtb	r0, r0
     520:	2234      	movs	r2, #52	; 0x34
     522:	4905      	ldr	r1, [pc, #20]	; (538 <io_write+0x2c>)
     524:	4b05      	ldr	r3, [pc, #20]	; (53c <io_write+0x30>)
     526:	4798      	blx	r3
     528:	6833      	ldr	r3, [r6, #0]
     52a:	002a      	movs	r2, r5
     52c:	0021      	movs	r1, r4
     52e:	0030      	movs	r0, r6
     530:	4798      	blx	r3
     532:	bd70      	pop	{r4, r5, r6, pc}
     534:	2000      	movs	r0, #0
     536:	e7f3      	b.n	520 <io_write+0x14>
     538:	000016ec 	.word	0x000016ec
     53c:	00000819 	.word	0x00000819

00000540 <spi_m_sync_init>:
     540:	b570      	push	{r4, r5, r6, lr}
     542:	0004      	movs	r4, r0
     544:	000d      	movs	r5, r1
     546:	2800      	cmp	r0, #0
     548:	d016      	beq.n	578 <spi_m_sync_init+0x38>
     54a:	0008      	movs	r0, r1
     54c:	1e43      	subs	r3, r0, #1
     54e:	4198      	sbcs	r0, r3
     550:	b2c0      	uxtb	r0, r0
     552:	2240      	movs	r2, #64	; 0x40
     554:	4909      	ldr	r1, [pc, #36]	; (57c <spi_m_sync_init+0x3c>)
     556:	4b0a      	ldr	r3, [pc, #40]	; (580 <spi_m_sync_init+0x40>)
     558:	4798      	blx	r3
     55a:	6065      	str	r5, [r4, #4]
     55c:	1d20      	adds	r0, r4, #4
     55e:	0029      	movs	r1, r5
     560:	4b08      	ldr	r3, [pc, #32]	; (584 <spi_m_sync_init+0x44>)
     562:	4798      	blx	r3
     564:	2800      	cmp	r0, #0
     566:	db06      	blt.n	576 <spi_m_sync_init+0x36>
     568:	4b07      	ldr	r3, [pc, #28]	; (588 <spi_m_sync_init+0x48>)
     56a:	82a3      	strh	r3, [r4, #20]
     56c:	4b07      	ldr	r3, [pc, #28]	; (58c <spi_m_sync_init+0x4c>)
     56e:	6123      	str	r3, [r4, #16]
     570:	4b07      	ldr	r3, [pc, #28]	; (590 <spi_m_sync_init+0x50>)
     572:	60e3      	str	r3, [r4, #12]
     574:	2000      	movs	r0, #0
     576:	bd70      	pop	{r4, r5, r6, pc}
     578:	2000      	movs	r0, #0
     57a:	e7ea      	b.n	552 <spi_m_sync_init+0x12>
     57c:	00001700 	.word	0x00001700
     580:	00000819 	.word	0x00000819
     584:	00001091 	.word	0x00001091
     588:	ffff8000 	.word	0xffff8000
     58c:	0000066d 	.word	0x0000066d
     590:	00000631 	.word	0x00000631

00000594 <spi_m_sync_enable>:
     594:	b510      	push	{r4, lr}
     596:	0004      	movs	r4, r0
     598:	1e43      	subs	r3, r0, #1
     59a:	4198      	sbcs	r0, r3
     59c:	b2c0      	uxtb	r0, r0
     59e:	2257      	movs	r2, #87	; 0x57
     5a0:	4903      	ldr	r1, [pc, #12]	; (5b0 <spi_m_sync_enable+0x1c>)
     5a2:	4b04      	ldr	r3, [pc, #16]	; (5b4 <spi_m_sync_enable+0x20>)
     5a4:	4798      	blx	r3
     5a6:	1d20      	adds	r0, r4, #4
     5a8:	4b03      	ldr	r3, [pc, #12]	; (5b8 <spi_m_sync_enable+0x24>)
     5aa:	4798      	blx	r3
     5ac:	bd10      	pop	{r4, pc}
     5ae:	46c0      	nop			; (mov r8, r8)
     5b0:	00001700 	.word	0x00001700
     5b4:	00000819 	.word	0x00000819
     5b8:	00001189 	.word	0x00001189

000005bc <spi_m_sync_set_mode>:
     5bc:	b570      	push	{r4, r5, r6, lr}
     5be:	0004      	movs	r4, r0
     5c0:	000d      	movs	r5, r1
     5c2:	1e43      	subs	r3, r0, #1
     5c4:	4198      	sbcs	r0, r3
     5c6:	b2c0      	uxtb	r0, r0
     5c8:	2269      	movs	r2, #105	; 0x69
     5ca:	4904      	ldr	r1, [pc, #16]	; (5dc <spi_m_sync_set_mode+0x20>)
     5cc:	4b04      	ldr	r3, [pc, #16]	; (5e0 <spi_m_sync_set_mode+0x24>)
     5ce:	4798      	blx	r3
     5d0:	1d20      	adds	r0, r4, #4
     5d2:	0029      	movs	r1, r5
     5d4:	4b03      	ldr	r3, [pc, #12]	; (5e4 <spi_m_sync_set_mode+0x28>)
     5d6:	4798      	blx	r3
     5d8:	bd70      	pop	{r4, r5, r6, pc}
     5da:	46c0      	nop			; (mov r8, r8)
     5dc:	00001700 	.word	0x00001700
     5e0:	00000819 	.word	0x00000819
     5e4:	000011b9 	.word	0x000011b9

000005e8 <spi_m_sync_transfer>:
     5e8:	b530      	push	{r4, r5, lr}
     5ea:	b087      	sub	sp, #28
     5ec:	0004      	movs	r4, r0
     5ee:	000d      	movs	r5, r1
     5f0:	2800      	cmp	r0, #0
     5f2:	d014      	beq.n	61e <spi_m_sync_transfer+0x36>
     5f4:	0008      	movs	r0, r1
     5f6:	1e43      	subs	r3, r0, #1
     5f8:	4198      	sbcs	r0, r3
     5fa:	b2c0      	uxtb	r0, r0
     5fc:	22b3      	movs	r2, #179	; 0xb3
     5fe:	4909      	ldr	r1, [pc, #36]	; (624 <spi_m_sync_transfer+0x3c>)
     600:	4b09      	ldr	r3, [pc, #36]	; (628 <spi_m_sync_transfer+0x40>)
     602:	4798      	blx	r3
     604:	682b      	ldr	r3, [r5, #0]
     606:	9303      	str	r3, [sp, #12]
     608:	686b      	ldr	r3, [r5, #4]
     60a:	9304      	str	r3, [sp, #16]
     60c:	68ab      	ldr	r3, [r5, #8]
     60e:	9301      	str	r3, [sp, #4]
     610:	9305      	str	r3, [sp, #20]
     612:	1d20      	adds	r0, r4, #4
     614:	a903      	add	r1, sp, #12
     616:	4b05      	ldr	r3, [pc, #20]	; (62c <spi_m_sync_transfer+0x44>)
     618:	4798      	blx	r3
     61a:	b007      	add	sp, #28
     61c:	bd30      	pop	{r4, r5, pc}
     61e:	2000      	movs	r0, #0
     620:	e7ec      	b.n	5fc <spi_m_sync_transfer+0x14>
     622:	46c0      	nop			; (mov r8, r8)
     624:	00001700 	.word	0x00001700
     628:	00000819 	.word	0x00000819
     62c:	000011f1 	.word	0x000011f1

00000630 <_spi_m_sync_io_write>:
     630:	b570      	push	{r4, r5, r6, lr}
     632:	b084      	sub	sp, #16
     634:	0004      	movs	r4, r0
     636:	000e      	movs	r6, r1
     638:	0015      	movs	r5, r2
     63a:	1e43      	subs	r3, r0, #1
     63c:	4198      	sbcs	r0, r3
     63e:	b2c0      	uxtb	r0, r0
     640:	22a3      	movs	r2, #163	; 0xa3
     642:	4907      	ldr	r1, [pc, #28]	; (660 <_spi_m_sync_io_write+0x30>)
     644:	4b07      	ldr	r3, [pc, #28]	; (664 <_spi_m_sync_io_write+0x34>)
     646:	4798      	blx	r3
     648:	2300      	movs	r3, #0
     64a:	9302      	str	r3, [sp, #8]
     64c:	9601      	str	r6, [sp, #4]
     64e:	9503      	str	r5, [sp, #12]
     650:	0020      	movs	r0, r4
     652:	380c      	subs	r0, #12
     654:	a901      	add	r1, sp, #4
     656:	4b04      	ldr	r3, [pc, #16]	; (668 <_spi_m_sync_io_write+0x38>)
     658:	4798      	blx	r3
     65a:	b004      	add	sp, #16
     65c:	bd70      	pop	{r4, r5, r6, pc}
     65e:	46c0      	nop			; (mov r8, r8)
     660:	00001700 	.word	0x00001700
     664:	00000819 	.word	0x00000819
     668:	000005e9 	.word	0x000005e9

0000066c <_spi_m_sync_io_read>:
     66c:	b570      	push	{r4, r5, r6, lr}
     66e:	b084      	sub	sp, #16
     670:	0004      	movs	r4, r0
     672:	000e      	movs	r6, r1
     674:	0015      	movs	r5, r2
     676:	1e43      	subs	r3, r0, #1
     678:	4198      	sbcs	r0, r3
     67a:	b2c0      	uxtb	r0, r0
     67c:	2287      	movs	r2, #135	; 0x87
     67e:	4907      	ldr	r1, [pc, #28]	; (69c <_spi_m_sync_io_read+0x30>)
     680:	4b07      	ldr	r3, [pc, #28]	; (6a0 <_spi_m_sync_io_read+0x34>)
     682:	4798      	blx	r3
     684:	9602      	str	r6, [sp, #8]
     686:	2300      	movs	r3, #0
     688:	9301      	str	r3, [sp, #4]
     68a:	9503      	str	r5, [sp, #12]
     68c:	0020      	movs	r0, r4
     68e:	380c      	subs	r0, #12
     690:	a901      	add	r1, sp, #4
     692:	4b04      	ldr	r3, [pc, #16]	; (6a4 <_spi_m_sync_io_read+0x38>)
     694:	4798      	blx	r3
     696:	b004      	add	sp, #16
     698:	bd70      	pop	{r4, r5, r6, pc}
     69a:	46c0      	nop			; (mov r8, r8)
     69c:	00001700 	.word	0x00001700
     6a0:	00000819 	.word	0x00000819
     6a4:	000005e9 	.word	0x000005e9

000006a8 <spi_m_sync_get_io_descriptor>:
     6a8:	b570      	push	{r4, r5, r6, lr}
     6aa:	0004      	movs	r4, r0
     6ac:	000d      	movs	r5, r1
     6ae:	2800      	cmp	r0, #0
     6b0:	d00b      	beq.n	6ca <spi_m_sync_get_io_descriptor+0x22>
     6b2:	0008      	movs	r0, r1
     6b4:	1e43      	subs	r3, r0, #1
     6b6:	4198      	sbcs	r0, r3
     6b8:	b2c0      	uxtb	r0, r0
     6ba:	22bd      	movs	r2, #189	; 0xbd
     6bc:	4904      	ldr	r1, [pc, #16]	; (6d0 <spi_m_sync_get_io_descriptor+0x28>)
     6be:	4b05      	ldr	r3, [pc, #20]	; (6d4 <spi_m_sync_get_io_descriptor+0x2c>)
     6c0:	4798      	blx	r3
     6c2:	340c      	adds	r4, #12
     6c4:	602c      	str	r4, [r5, #0]
     6c6:	2000      	movs	r0, #0
     6c8:	bd70      	pop	{r4, r5, r6, pc}
     6ca:	2000      	movs	r0, #0
     6cc:	e7f5      	b.n	6ba <spi_m_sync_get_io_descriptor+0x12>
     6ce:	46c0      	nop			; (mov r8, r8)
     6d0:	00001700 	.word	0x00001700
     6d4:	00000819 	.word	0x00000819

000006d8 <timer_add_timer_task>:
     6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     6da:	46ce      	mov	lr, r9
     6dc:	4647      	mov	r7, r8
     6de:	b580      	push	{r7, lr}
     6e0:	4681      	mov	r9, r0
     6e2:	6803      	ldr	r3, [r0, #0]
     6e4:	469c      	mov	ip, r3
     6e6:	2b00      	cmp	r3, #0
     6e8:	d005      	beq.n	6f6 <timer_add_timer_task+0x1e>
     6ea:	688e      	ldr	r6, [r1, #8]
     6ec:	001c      	movs	r4, r3
     6ee:	2500      	movs	r5, #0
     6f0:	2701      	movs	r7, #1
     6f2:	1abf      	subs	r7, r7, r2
     6f4:	e00d      	b.n	712 <timer_add_timer_task+0x3a>
     6f6:	4b12      	ldr	r3, [pc, #72]	; (740 <timer_add_timer_task+0x68>)
     6f8:	4798      	blx	r3
     6fa:	e018      	b.n	72e <timer_add_timer_task+0x56>
     6fc:	18fb      	adds	r3, r7, r3
     6fe:	68a0      	ldr	r0, [r4, #8]
     700:	4680      	mov	r8, r0
     702:	4443      	add	r3, r8
     704:	42b3      	cmp	r3, r6
     706:	d20c      	bcs.n	722 <timer_add_timer_task+0x4a>
     708:	6823      	ldr	r3, [r4, #0]
     70a:	0025      	movs	r5, r4
     70c:	2b00      	cmp	r3, #0
     70e:	d00b      	beq.n	728 <timer_add_timer_task+0x50>
     710:	001c      	movs	r4, r3
     712:	6863      	ldr	r3, [r4, #4]
     714:	4293      	cmp	r3, r2
     716:	d8f1      	bhi.n	6fc <timer_add_timer_task+0x24>
     718:	68a0      	ldr	r0, [r4, #8]
     71a:	4680      	mov	r8, r0
     71c:	4443      	add	r3, r8
     71e:	1a9b      	subs	r3, r3, r2
     720:	e7f0      	b.n	704 <timer_add_timer_task+0x2c>
     722:	45a4      	cmp	ip, r4
     724:	d007      	beq.n	736 <timer_add_timer_task+0x5e>
     726:	002c      	movs	r4, r5
     728:	0020      	movs	r0, r4
     72a:	4b06      	ldr	r3, [pc, #24]	; (744 <timer_add_timer_task+0x6c>)
     72c:	4798      	blx	r3
     72e:	bc0c      	pop	{r2, r3}
     730:	4690      	mov	r8, r2
     732:	4699      	mov	r9, r3
     734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     736:	4648      	mov	r0, r9
     738:	4b01      	ldr	r3, [pc, #4]	; (740 <timer_add_timer_task+0x68>)
     73a:	4798      	blx	r3
     73c:	e7f7      	b.n	72e <timer_add_timer_task+0x56>
     73e:	46c0      	nop			; (mov r8, r8)
     740:	00000845 	.word	0x00000845
     744:	00000871 	.word	0x00000871

00000748 <timer_process_counted>:
     748:	b5f0      	push	{r4, r5, r6, r7, lr}
     74a:	46c6      	mov	lr, r8
     74c:	b500      	push	{lr}
     74e:	b082      	sub	sp, #8
     750:	0007      	movs	r7, r0
     752:	6944      	ldr	r4, [r0, #20]
     754:	6903      	ldr	r3, [r0, #16]
     756:	3301      	adds	r3, #1
     758:	4698      	mov	r8, r3
     75a:	6103      	str	r3, [r0, #16]
     75c:	7e03      	ldrb	r3, [r0, #24]
     75e:	07db      	lsls	r3, r3, #31
     760:	d411      	bmi.n	786 <timer_process_counted+0x3e>
     762:	7e03      	ldrb	r3, [r0, #24]
     764:	079b      	lsls	r3, r3, #30
     766:	d40e      	bmi.n	786 <timer_process_counted+0x3e>
     768:	2c00      	cmp	r4, #0
     76a:	d010      	beq.n	78e <timer_process_counted+0x46>
     76c:	4643      	mov	r3, r8
     76e:	6862      	ldr	r2, [r4, #4]
     770:	1a9b      	subs	r3, r3, r2
     772:	68a2      	ldr	r2, [r4, #8]
     774:	4293      	cmp	r3, r2
     776:	d30a      	bcc.n	78e <timer_process_counted+0x46>
     778:	2314      	movs	r3, #20
     77a:	469c      	mov	ip, r3
     77c:	4484      	add	ip, r0
     77e:	4663      	mov	r3, ip
     780:	9301      	str	r3, [sp, #4]
     782:	4e12      	ldr	r6, [pc, #72]	; (7cc <timer_process_counted+0x84>)
     784:	e014      	b.n	7b0 <timer_process_counted+0x68>
     786:	7e3b      	ldrb	r3, [r7, #24]
     788:	2202      	movs	r2, #2
     78a:	4313      	orrs	r3, r2
     78c:	763b      	strb	r3, [r7, #24]
     78e:	b002      	add	sp, #8
     790:	bc04      	pop	{r2}
     792:	4690      	mov	r8, r2
     794:	bdf0      	pop	{r4, r5, r6, r7, pc}
     796:	697d      	ldr	r5, [r7, #20]
     798:	68e3      	ldr	r3, [r4, #12]
     79a:	0020      	movs	r0, r4
     79c:	4798      	blx	r3
     79e:	2d00      	cmp	r5, #0
     7a0:	d0f5      	beq.n	78e <timer_process_counted+0x46>
     7a2:	002c      	movs	r4, r5
     7a4:	4643      	mov	r3, r8
     7a6:	686a      	ldr	r2, [r5, #4]
     7a8:	1a9b      	subs	r3, r3, r2
     7aa:	68aa      	ldr	r2, [r5, #8]
     7ac:	4293      	cmp	r3, r2
     7ae:	d3ee      	bcc.n	78e <timer_process_counted+0x46>
     7b0:	9801      	ldr	r0, [sp, #4]
     7b2:	47b0      	blx	r6
     7b4:	7c23      	ldrb	r3, [r4, #16]
     7b6:	2b01      	cmp	r3, #1
     7b8:	d1ed      	bne.n	796 <timer_process_counted+0x4e>
     7ba:	4643      	mov	r3, r8
     7bc:	6063      	str	r3, [r4, #4]
     7be:	4642      	mov	r2, r8
     7c0:	0021      	movs	r1, r4
     7c2:	9801      	ldr	r0, [sp, #4]
     7c4:	4b02      	ldr	r3, [pc, #8]	; (7d0 <timer_process_counted+0x88>)
     7c6:	4798      	blx	r3
     7c8:	e7e5      	b.n	796 <timer_process_counted+0x4e>
     7ca:	46c0      	nop			; (mov r8, r8)
     7cc:	00000879 	.word	0x00000879
     7d0:	000006d9 	.word	0x000006d9

000007d4 <timer_init>:
     7d4:	b570      	push	{r4, r5, r6, lr}
     7d6:	0005      	movs	r5, r0
     7d8:	000c      	movs	r4, r1
     7da:	2800      	cmp	r0, #0
     7dc:	d011      	beq.n	802 <timer_init+0x2e>
     7de:	0008      	movs	r0, r1
     7e0:	1e43      	subs	r3, r0, #1
     7e2:	4198      	sbcs	r0, r3
     7e4:	b2c0      	uxtb	r0, r0
     7e6:	223b      	movs	r2, #59	; 0x3b
     7e8:	4907      	ldr	r1, [pc, #28]	; (808 <timer_init+0x34>)
     7ea:	4b08      	ldr	r3, [pc, #32]	; (80c <timer_init+0x38>)
     7ec:	4798      	blx	r3
     7ee:	0021      	movs	r1, r4
     7f0:	0028      	movs	r0, r5
     7f2:	4b07      	ldr	r3, [pc, #28]	; (810 <timer_init+0x3c>)
     7f4:	4798      	blx	r3
     7f6:	2300      	movs	r3, #0
     7f8:	612b      	str	r3, [r5, #16]
     7fa:	4b06      	ldr	r3, [pc, #24]	; (814 <timer_init+0x40>)
     7fc:	602b      	str	r3, [r5, #0]
     7fe:	2000      	movs	r0, #0
     800:	bd70      	pop	{r4, r5, r6, pc}
     802:	2000      	movs	r0, #0
     804:	e7ef      	b.n	7e6 <timer_init+0x12>
     806:	46c0      	nop			; (mov r8, r8)
     808:	0000171c 	.word	0x0000171c
     80c:	00000819 	.word	0x00000819
     810:	0000093d 	.word	0x0000093d
     814:	00000749 	.word	0x00000749

00000818 <assert>:
     818:	2800      	cmp	r0, #0
     81a:	d100      	bne.n	81e <assert+0x6>
     81c:	be00      	bkpt	0x0000
     81e:	4770      	bx	lr

00000820 <is_list_element>:
     820:	6803      	ldr	r3, [r0, #0]
     822:	2b00      	cmp	r3, #0
     824:	d00a      	beq.n	83c <is_list_element+0x1c>
     826:	428b      	cmp	r3, r1
     828:	d00a      	beq.n	840 <is_list_element+0x20>
     82a:	681b      	ldr	r3, [r3, #0]
     82c:	2b00      	cmp	r3, #0
     82e:	d003      	beq.n	838 <is_list_element+0x18>
     830:	4299      	cmp	r1, r3
     832:	d1fa      	bne.n	82a <is_list_element+0xa>
     834:	2001      	movs	r0, #1
     836:	e000      	b.n	83a <is_list_element+0x1a>
     838:	2000      	movs	r0, #0
     83a:	4770      	bx	lr
     83c:	2000      	movs	r0, #0
     83e:	e7fc      	b.n	83a <is_list_element+0x1a>
     840:	2001      	movs	r0, #1
     842:	e7fa      	b.n	83a <is_list_element+0x1a>

00000844 <list_insert_as_head>:
     844:	b570      	push	{r4, r5, r6, lr}
     846:	0004      	movs	r4, r0
     848:	000d      	movs	r5, r1
     84a:	4b06      	ldr	r3, [pc, #24]	; (864 <list_insert_as_head+0x20>)
     84c:	4798      	blx	r3
     84e:	2301      	movs	r3, #1
     850:	4058      	eors	r0, r3
     852:	b2c0      	uxtb	r0, r0
     854:	2239      	movs	r2, #57	; 0x39
     856:	4904      	ldr	r1, [pc, #16]	; (868 <list_insert_as_head+0x24>)
     858:	4b04      	ldr	r3, [pc, #16]	; (86c <list_insert_as_head+0x28>)
     85a:	4798      	blx	r3
     85c:	6823      	ldr	r3, [r4, #0]
     85e:	602b      	str	r3, [r5, #0]
     860:	6025      	str	r5, [r4, #0]
     862:	bd70      	pop	{r4, r5, r6, pc}
     864:	00000821 	.word	0x00000821
     868:	00001734 	.word	0x00001734
     86c:	00000819 	.word	0x00000819

00000870 <list_insert_after>:
     870:	6803      	ldr	r3, [r0, #0]
     872:	600b      	str	r3, [r1, #0]
     874:	6001      	str	r1, [r0, #0]
     876:	4770      	bx	lr

00000878 <list_remove_head>:
     878:	6803      	ldr	r3, [r0, #0]
     87a:	2b00      	cmp	r3, #0
     87c:	d001      	beq.n	882 <list_remove_head+0xa>
     87e:	681a      	ldr	r2, [r3, #0]
     880:	6002      	str	r2, [r0, #0]
     882:	0018      	movs	r0, r3
     884:	4770      	bx	lr
	...

00000888 <_get_cycles_for_us>:
     888:	b510      	push	{r4, lr}
     88a:	0003      	movs	r3, r0
     88c:	2064      	movs	r0, #100	; 0x64
     88e:	4358      	muls	r0, r3
     890:	302c      	adds	r0, #44	; 0x2c
     892:	30ff      	adds	r0, #255	; 0xff
     894:	2196      	movs	r1, #150	; 0x96
     896:	0049      	lsls	r1, r1, #1
     898:	4b01      	ldr	r3, [pc, #4]	; (8a0 <_get_cycles_for_us+0x18>)
     89a:	4798      	blx	r3
     89c:	bd10      	pop	{r4, pc}
     89e:	46c0      	nop			; (mov r8, r8)
     8a0:	00001571 	.word	0x00001571

000008a4 <_get_cycles_for_ms>:
     8a4:	b510      	push	{r4, lr}
     8a6:	0003      	movs	r3, r0
     8a8:	2064      	movs	r0, #100	; 0x64
     8aa:	4358      	muls	r0, r3
     8ac:	3002      	adds	r0, #2
     8ae:	2103      	movs	r1, #3
     8b0:	4b03      	ldr	r3, [pc, #12]	; (8c0 <_get_cycles_for_ms+0x1c>)
     8b2:	4798      	blx	r3
     8b4:	0003      	movs	r3, r0
     8b6:	0080      	lsls	r0, r0, #2
     8b8:	18c0      	adds	r0, r0, r3
     8ba:	0040      	lsls	r0, r0, #1
     8bc:	bd10      	pop	{r4, pc}
     8be:	46c0      	nop			; (mov r8, r8)
     8c0:	00001571 	.word	0x00001571

000008c4 <_delay_cycles>:
     8c4:	3901      	subs	r1, #1
     8c6:	d8fd      	bhi.n	8c4 <_delay_cycles>
     8c8:	4770      	bx	lr
	...

000008cc <_init_chip>:
     8cc:	b510      	push	{r4, lr}
     8ce:	4b06      	ldr	r3, [pc, #24]	; (8e8 <_init_chip+0x1c>)
     8d0:	685a      	ldr	r2, [r3, #4]
     8d2:	605a      	str	r2, [r3, #4]
     8d4:	4b05      	ldr	r3, [pc, #20]	; (8ec <_init_chip+0x20>)
     8d6:	4798      	blx	r3
     8d8:	4b05      	ldr	r3, [pc, #20]	; (8f0 <_init_chip+0x24>)
     8da:	4798      	blx	r3
     8dc:	4b05      	ldr	r3, [pc, #20]	; (8f4 <_init_chip+0x28>)
     8de:	4798      	blx	r3
     8e0:	20ff      	movs	r0, #255	; 0xff
     8e2:	4b05      	ldr	r3, [pc, #20]	; (8f8 <_init_chip+0x2c>)
     8e4:	4798      	blx	r3
     8e6:	bd10      	pop	{r4, pc}
     8e8:	41004000 	.word	0x41004000
     8ec:	0000091d 	.word	0x0000091d
     8f0:	00001301 	.word	0x00001301
     8f4:	00001349 	.word	0x00001349
     8f8:	000008fd 	.word	0x000008fd

000008fc <_gclk_init_generators_by_fref>:
     8fc:	07c3      	lsls	r3, r0, #31
     8fe:	d50a      	bpl.n	916 <_gclk_init_generators_by_fref+0x1a>
     900:	4b05      	ldr	r3, [pc, #20]	; (918 <_gclk_init_generators_by_fref+0x1c>)
     902:	2280      	movs	r2, #128	; 0x80
     904:	0052      	lsls	r2, r2, #1
     906:	609a      	str	r2, [r3, #8]
     908:	2283      	movs	r2, #131	; 0x83
     90a:	0252      	lsls	r2, r2, #9
     90c:	605a      	str	r2, [r3, #4]
     90e:	001a      	movs	r2, r3
     910:	7853      	ldrb	r3, [r2, #1]
     912:	09db      	lsrs	r3, r3, #7
     914:	d1fc      	bne.n	910 <_gclk_init_generators_by_fref+0x14>
     916:	4770      	bx	lr
     918:	40000c00 	.word	0x40000c00

0000091c <_pm_init>:
     91c:	4b06      	ldr	r3, [pc, #24]	; (938 <_pm_init+0x1c>)
     91e:	7a1a      	ldrb	r2, [r3, #8]
     920:	b2d2      	uxtb	r2, r2
     922:	721a      	strb	r2, [r3, #8]
     924:	7a5a      	ldrb	r2, [r3, #9]
     926:	b2d2      	uxtb	r2, r2
     928:	725a      	strb	r2, [r3, #9]
     92a:	7a9a      	ldrb	r2, [r3, #10]
     92c:	b2d2      	uxtb	r2, r2
     92e:	729a      	strb	r2, [r3, #10]
     930:	7ada      	ldrb	r2, [r3, #11]
     932:	b2d2      	uxtb	r2, r2
     934:	72da      	strb	r2, [r3, #11]
     936:	4770      	bx	lr
     938:	40000400 	.word	0x40000400

0000093c <_timer_init>:
     93c:	b570      	push	{r4, r5, r6, lr}
     93e:	0004      	movs	r4, r0
     940:	000d      	movs	r5, r1
     942:	1e43      	subs	r3, r0, #1
     944:	4198      	sbcs	r0, r3
     946:	b2c0      	uxtb	r0, r0
     948:	2233      	movs	r2, #51	; 0x33
     94a:	4910      	ldr	r1, [pc, #64]	; (98c <_timer_init+0x50>)
     94c:	4b10      	ldr	r3, [pc, #64]	; (990 <_timer_init+0x54>)
     94e:	4798      	blx	r3
     950:	60e5      	str	r5, [r4, #12]
     952:	2301      	movs	r3, #1
     954:	802b      	strh	r3, [r5, #0]
     956:	7aab      	ldrb	r3, [r5, #10]
     958:	09db      	lsrs	r3, r3, #7
     95a:	d1fc      	bne.n	956 <_timer_init+0x1a>
     95c:	68e2      	ldr	r2, [r4, #12]
     95e:	7a93      	ldrb	r3, [r2, #10]
     960:	09db      	lsrs	r3, r3, #7
     962:	d1fc      	bne.n	95e <_timer_init+0x22>
     964:	3380      	adds	r3, #128	; 0x80
     966:	8013      	strh	r3, [r2, #0]
     968:	7a93      	ldrb	r3, [r2, #10]
     96a:	09db      	lsrs	r3, r3, #7
     96c:	d1fc      	bne.n	968 <_timer_init+0x2c>
     96e:	68e2      	ldr	r2, [r4, #12]
     970:	6993      	ldr	r3, [r2, #24]
     972:	2380      	movs	r3, #128	; 0x80
     974:	00db      	lsls	r3, r3, #3
     976:	6193      	str	r3, [r2, #24]
     978:	7a93      	ldrb	r3, [r2, #10]
     97a:	09db      	lsrs	r3, r3, #7
     97c:	d1fc      	bne.n	978 <_timer_init+0x3c>
     97e:	3301      	adds	r3, #1
     980:	68e2      	ldr	r2, [r4, #12]
     982:	71d3      	strb	r3, [r2, #7]
     984:	4b03      	ldr	r3, [pc, #12]	; (994 <_timer_init+0x58>)
     986:	601c      	str	r4, [r3, #0]
     988:	2000      	movs	r0, #0
     98a:	bd70      	pop	{r4, r5, r6, pc}
     98c:	00001754 	.word	0x00001754
     990:	00000819 	.word	0x00000819
     994:	20000064 	.word	0x20000064

00000998 <_rtc_get_timer>:
     998:	2000      	movs	r0, #0
     99a:	4770      	bx	lr

0000099c <RTC_Handler>:
     99c:	b510      	push	{r4, lr}
     99e:	4b07      	ldr	r3, [pc, #28]	; (9bc <RTC_Handler+0x20>)
     9a0:	681c      	ldr	r4, [r3, #0]
     9a2:	68e3      	ldr	r3, [r4, #12]
     9a4:	7a1b      	ldrb	r3, [r3, #8]
     9a6:	07db      	lsls	r3, r3, #31
     9a8:	d507      	bpl.n	9ba <RTC_Handler+0x1e>
     9aa:	6823      	ldr	r3, [r4, #0]
     9ac:	2b00      	cmp	r3, #0
     9ae:	d001      	beq.n	9b4 <RTC_Handler+0x18>
     9b0:	0020      	movs	r0, r4
     9b2:	4798      	blx	r3
     9b4:	68e3      	ldr	r3, [r4, #12]
     9b6:	2201      	movs	r2, #1
     9b8:	721a      	strb	r2, [r3, #8]
     9ba:	bd10      	pop	{r4, pc}
     9bc:	20000064 	.word	0x20000064

000009c0 <_spi_sync_enable>:
     9c0:	69c3      	ldr	r3, [r0, #28]
     9c2:	07db      	lsls	r3, r3, #31
     9c4:	d409      	bmi.n	9da <_spi_sync_enable+0x1a>
     9c6:	6803      	ldr	r3, [r0, #0]
     9c8:	2202      	movs	r2, #2
     9ca:	4313      	orrs	r3, r2
     9cc:	6003      	str	r3, [r0, #0]
     9ce:	3201      	adds	r2, #1
     9d0:	69c3      	ldr	r3, [r0, #28]
     9d2:	421a      	tst	r2, r3
     9d4:	d1fc      	bne.n	9d0 <_spi_sync_enable+0x10>
     9d6:	2000      	movs	r0, #0
     9d8:	4770      	bx	lr
     9da:	2004      	movs	r0, #4
     9dc:	4240      	negs	r0, r0
     9de:	e7fb      	b.n	9d8 <_spi_sync_enable+0x18>

000009e0 <_spi_set_mode>:
     9e0:	69c3      	ldr	r3, [r0, #28]
     9e2:	079b      	lsls	r3, r3, #30
     9e4:	d112      	bne.n	a0c <_spi_set_mode+0x2c>
     9e6:	2203      	movs	r2, #3
     9e8:	69c3      	ldr	r3, [r0, #28]
     9ea:	421a      	tst	r2, r3
     9ec:	d1fc      	bne.n	9e8 <_spi_set_mode+0x8>
     9ee:	6803      	ldr	r3, [r0, #0]
     9f0:	4a08      	ldr	r2, [pc, #32]	; (a14 <_spi_set_mode+0x34>)
     9f2:	4013      	ands	r3, r2
     9f4:	0709      	lsls	r1, r1, #28
     9f6:	22c0      	movs	r2, #192	; 0xc0
     9f8:	0592      	lsls	r2, r2, #22
     9fa:	4011      	ands	r1, r2
     9fc:	4319      	orrs	r1, r3
     9fe:	6001      	str	r1, [r0, #0]
     a00:	2203      	movs	r2, #3
     a02:	69c3      	ldr	r3, [r0, #28]
     a04:	421a      	tst	r2, r3
     a06:	d1fc      	bne.n	a02 <_spi_set_mode+0x22>
     a08:	2000      	movs	r0, #0
     a0a:	4770      	bx	lr
     a0c:	2004      	movs	r0, #4
     a0e:	4240      	negs	r0, r0
     a10:	e7fb      	b.n	a0a <_spi_set_mode+0x2a>
     a12:	46c0      	nop			; (mov r8, r8)
     a14:	cfffffff 	.word	0xcfffffff

00000a18 <_get_i2cm_index>:
     a18:	b510      	push	{r4, lr}
     a1a:	4b09      	ldr	r3, [pc, #36]	; (a40 <_get_i2cm_index+0x28>)
     a1c:	469c      	mov	ip, r3
     a1e:	4460      	add	r0, ip
     a20:	0a80      	lsrs	r0, r0, #10
     a22:	b2c0      	uxtb	r0, r0
     a24:	2803      	cmp	r0, #3
     a26:	d008      	beq.n	a3a <_get_i2cm_index+0x22>
     a28:	22e6      	movs	r2, #230	; 0xe6
     a2a:	0092      	lsls	r2, r2, #2
     a2c:	4905      	ldr	r1, [pc, #20]	; (a44 <_get_i2cm_index+0x2c>)
     a2e:	2000      	movs	r0, #0
     a30:	4b05      	ldr	r3, [pc, #20]	; (a48 <_get_i2cm_index+0x30>)
     a32:	4798      	blx	r3
     a34:	2001      	movs	r0, #1
     a36:	4240      	negs	r0, r0
     a38:	bd10      	pop	{r4, pc}
     a3a:	2000      	movs	r0, #0
     a3c:	e7fc      	b.n	a38 <_get_i2cm_index+0x20>
     a3e:	46c0      	nop			; (mov r8, r8)
     a40:	bdfff800 	.word	0xbdfff800
     a44:	00001784 	.word	0x00001784
     a48:	00000819 	.word	0x00000819

00000a4c <_i2c_m_sync_init_impl>:
     a4c:	b570      	push	{r4, r5, r6, lr}
     a4e:	0005      	movs	r5, r0
     a50:	000c      	movs	r4, r1
     a52:	0008      	movs	r0, r1
     a54:	4b31      	ldr	r3, [pc, #196]	; (b1c <_i2c_m_sync_init_impl+0xd0>)
     a56:	4798      	blx	r3
     a58:	b2c0      	uxtb	r0, r0
     a5a:	69e3      	ldr	r3, [r4, #28]
     a5c:	07db      	lsls	r3, r3, #31
     a5e:	d421      	bmi.n	aa4 <_i2c_m_sync_init_impl+0x58>
     a60:	0043      	lsls	r3, r0, #1
     a62:	181b      	adds	r3, r3, r0
     a64:	00db      	lsls	r3, r3, #3
     a66:	4a2e      	ldr	r2, [pc, #184]	; (b20 <_i2c_m_sync_init_impl+0xd4>)
     a68:	18d3      	adds	r3, r2, r3
     a6a:	6859      	ldr	r1, [r3, #4]
     a6c:	231c      	movs	r3, #28
     a6e:	4019      	ands	r1, r3
     a70:	2203      	movs	r2, #3
     a72:	69e3      	ldr	r3, [r4, #28]
     a74:	421a      	tst	r2, r3
     a76:	d1fc      	bne.n	a72 <_i2c_m_sync_init_impl+0x26>
     a78:	6823      	ldr	r3, [r4, #0]
     a7a:	079b      	lsls	r3, r3, #30
     a7c:	d50b      	bpl.n	a96 <_i2c_m_sync_init_impl+0x4a>
     a7e:	6823      	ldr	r3, [r4, #0]
     a80:	2202      	movs	r2, #2
     a82:	4393      	bics	r3, r2
     a84:	6023      	str	r3, [r4, #0]
     a86:	3201      	adds	r2, #1
     a88:	69e3      	ldr	r3, [r4, #28]
     a8a:	421a      	tst	r2, r3
     a8c:	d1fc      	bne.n	a88 <_i2c_m_sync_init_impl+0x3c>
     a8e:	2202      	movs	r2, #2
     a90:	69e3      	ldr	r3, [r4, #28]
     a92:	421a      	tst	r2, r3
     a94:	d1fc      	bne.n	a90 <_i2c_m_sync_init_impl+0x44>
     a96:	2301      	movs	r3, #1
     a98:	430b      	orrs	r3, r1
     a9a:	6023      	str	r3, [r4, #0]
     a9c:	2203      	movs	r2, #3
     a9e:	69e3      	ldr	r3, [r4, #28]
     aa0:	421a      	tst	r2, r3
     aa2:	d1fc      	bne.n	a9e <_i2c_m_sync_init_impl+0x52>
     aa4:	2201      	movs	r2, #1
     aa6:	69e3      	ldr	r3, [r4, #28]
     aa8:	421a      	tst	r2, r3
     aaa:	d1fc      	bne.n	aa6 <_i2c_m_sync_init_impl+0x5a>
     aac:	0043      	lsls	r3, r0, #1
     aae:	181b      	adds	r3, r3, r0
     ab0:	00db      	lsls	r3, r3, #3
     ab2:	4a1b      	ldr	r2, [pc, #108]	; (b20 <_i2c_m_sync_init_impl+0xd4>)
     ab4:	18d3      	adds	r3, r2, r3
     ab6:	6859      	ldr	r1, [r3, #4]
     ab8:	6021      	str	r1, [r4, #0]
     aba:	2203      	movs	r2, #3
     abc:	69e3      	ldr	r3, [r4, #28]
     abe:	421a      	tst	r2, r3
     ac0:	d1fc      	bne.n	abc <_i2c_m_sync_init_impl+0x70>
     ac2:	0043      	lsls	r3, r0, #1
     ac4:	181b      	adds	r3, r3, r0
     ac6:	00db      	lsls	r3, r3, #3
     ac8:	4a15      	ldr	r2, [pc, #84]	; (b20 <_i2c_m_sync_init_impl+0xd4>)
     aca:	18d3      	adds	r3, r2, r3
     acc:	689b      	ldr	r3, [r3, #8]
     ace:	6063      	str	r3, [r4, #4]
     ad0:	2204      	movs	r2, #4
     ad2:	69e3      	ldr	r3, [r4, #28]
     ad4:	421a      	tst	r2, r3
     ad6:	d1fc      	bne.n	ad2 <_i2c_m_sync_init_impl+0x86>
     ad8:	0043      	lsls	r3, r0, #1
     ada:	181b      	adds	r3, r3, r0
     adc:	00db      	lsls	r3, r3, #3
     ade:	4a10      	ldr	r2, [pc, #64]	; (b20 <_i2c_m_sync_init_impl+0xd4>)
     ae0:	18d3      	adds	r3, r2, r3
     ae2:	68db      	ldr	r3, [r3, #12]
     ae4:	60e3      	str	r3, [r4, #12]
     ae6:	0189      	lsls	r1, r1, #6
     ae8:	0f89      	lsrs	r1, r1, #30
     aea:	81a9      	strh	r1, [r5, #12]
     aec:	6a63      	ldr	r3, [r4, #36]	; 0x24
     aee:	4e0d      	ldr	r6, [pc, #52]	; (b24 <_i2c_m_sync_init_impl+0xd8>)
     af0:	401e      	ands	r6, r3
     af2:	2301      	movs	r3, #1
     af4:	428b      	cmp	r3, r1
     af6:	419b      	sbcs	r3, r3
     af8:	425b      	negs	r3, r3
     afa:	039b      	lsls	r3, r3, #14
     afc:	4333      	orrs	r3, r6
     afe:	6263      	str	r3, [r4, #36]	; 0x24
     b00:	2204      	movs	r2, #4
     b02:	69e3      	ldr	r3, [r4, #28]
     b04:	421a      	tst	r2, r3
     b06:	d1fc      	bne.n	b02 <_i2c_m_sync_init_impl+0xb6>
     b08:	0043      	lsls	r3, r0, #1
     b0a:	1818      	adds	r0, r3, r0
     b0c:	00c0      	lsls	r0, r0, #3
     b0e:	4b04      	ldr	r3, [pc, #16]	; (b20 <_i2c_m_sync_init_impl+0xd4>)
     b10:	1818      	adds	r0, r3, r0
     b12:	8a43      	ldrh	r3, [r0, #18]
     b14:	81eb      	strh	r3, [r5, #14]
     b16:	2000      	movs	r0, #0
     b18:	bd70      	pop	{r4, r5, r6, pc}
     b1a:	46c0      	nop			; (mov r8, r8)
     b1c:	00000a19 	.word	0x00000a19
     b20:	0000176c 	.word	0x0000176c
     b24:	ffffbfff 	.word	0xffffbfff

00000b28 <_i2c_m_sync_init>:
     b28:	b570      	push	{r4, r5, r6, lr}
     b2a:	0004      	movs	r4, r0
     b2c:	000d      	movs	r5, r1
     b2e:	1e43      	subs	r3, r0, #1
     b30:	4198      	sbcs	r0, r3
     b32:	b2c0      	uxtb	r0, r0
     b34:	4a04      	ldr	r2, [pc, #16]	; (b48 <_i2c_m_sync_init+0x20>)
     b36:	4905      	ldr	r1, [pc, #20]	; (b4c <_i2c_m_sync_init+0x24>)
     b38:	4b05      	ldr	r3, [pc, #20]	; (b50 <_i2c_m_sync_init+0x28>)
     b3a:	4798      	blx	r3
     b3c:	6125      	str	r5, [r4, #16]
     b3e:	0029      	movs	r1, r5
     b40:	0020      	movs	r0, r4
     b42:	4b04      	ldr	r3, [pc, #16]	; (b54 <_i2c_m_sync_init+0x2c>)
     b44:	4798      	blx	r3
     b46:	bd70      	pop	{r4, r5, r6, pc}
     b48:	00000507 	.word	0x00000507
     b4c:	00001784 	.word	0x00001784
     b50:	00000819 	.word	0x00000819
     b54:	00000a4d 	.word	0x00000a4d

00000b58 <_i2c_m_sync_transfer>:
     b58:	b5f0      	push	{r4, r5, r6, r7, lr}
     b5a:	46de      	mov	lr, fp
     b5c:	4657      	mov	r7, sl
     b5e:	464e      	mov	r6, r9
     b60:	4645      	mov	r5, r8
     b62:	b5e0      	push	{r5, r6, r7, lr}
     b64:	b083      	sub	sp, #12
     b66:	0005      	movs	r5, r0
     b68:	4688      	mov	r8, r1
     b6a:	6904      	ldr	r4, [r0, #16]
     b6c:	0006      	movs	r6, r0
     b6e:	1e73      	subs	r3, r6, #1
     b70:	419e      	sbcs	r6, r3
     b72:	b2f3      	uxtb	r3, r6
     b74:	9301      	str	r3, [sp, #4]
     b76:	4fb4      	ldr	r7, [pc, #720]	; (e48 <_i2c_m_sync_transfer+0x2f0>)
     b78:	4ab4      	ldr	r2, [pc, #720]	; (e4c <_i2c_m_sync_transfer+0x2f4>)
     b7a:	0039      	movs	r1, r7
     b7c:	0018      	movs	r0, r3
     b7e:	4eb4      	ldr	r6, [pc, #720]	; (e50 <_i2c_m_sync_transfer+0x2f8>)
     b80:	47b0      	blx	r6
     b82:	6928      	ldr	r0, [r5, #16]
     b84:	1e43      	subs	r3, r0, #1
     b86:	4198      	sbcs	r0, r3
     b88:	b2c0      	uxtb	r0, r0
     b8a:	22b8      	movs	r2, #184	; 0xb8
     b8c:	00d2      	lsls	r2, r2, #3
     b8e:	0039      	movs	r1, r7
     b90:	47b0      	blx	r6
     b92:	4640      	mov	r0, r8
     b94:	1e43      	subs	r3, r0, #1
     b96:	4198      	sbcs	r0, r3
     b98:	b2c0      	uxtb	r0, r0
     b9a:	4aae      	ldr	r2, [pc, #696]	; (e54 <_i2c_m_sync_transfer+0x2fc>)
     b9c:	0039      	movs	r1, r7
     b9e:	47b0      	blx	r6
     ba0:	886b      	ldrh	r3, [r5, #2]
     ba2:	05db      	lsls	r3, r3, #23
     ba4:	d500      	bpl.n	ba8 <_i2c_m_sync_transfer+0x50>
     ba6:	e224      	b.n	ff2 <_i2c_m_sync_transfer+0x49a>
     ba8:	4643      	mov	r3, r8
     baa:	885a      	ldrh	r2, [r3, #2]
     bac:	2380      	movs	r3, #128	; 0x80
     bae:	005b      	lsls	r3, r3, #1
     bb0:	431a      	orrs	r2, r3
     bb2:	4641      	mov	r1, r8
     bb4:	804a      	strh	r2, [r1, #2]
     bb6:	002a      	movs	r2, r5
     bb8:	c9c1      	ldmia	r1!, {r0, r6, r7}
     bba:	c2c1      	stmia	r2!, {r0, r6, r7}
     bbc:	6862      	ldr	r2, [r4, #4]
     bbe:	4313      	orrs	r3, r2
     bc0:	6063      	str	r3, [r4, #4]
     bc2:	2204      	movs	r2, #4
     bc4:	69e3      	ldr	r3, [r4, #28]
     bc6:	421a      	tst	r2, r3
     bc8:	d1fc      	bne.n	bc4 <_i2c_m_sync_transfer+0x6c>
     bca:	692f      	ldr	r7, [r5, #16]
     bcc:	683b      	ldr	r3, [r7, #0]
     bce:	4699      	mov	r9, r3
     bd0:	4aa1      	ldr	r2, [pc, #644]	; (e58 <_i2c_m_sync_transfer+0x300>)
     bd2:	499d      	ldr	r1, [pc, #628]	; (e48 <_i2c_m_sync_transfer+0x2f0>)
     bd4:	9801      	ldr	r0, [sp, #4]
     bd6:	4b9e      	ldr	r3, [pc, #632]	; (e50 <_i2c_m_sync_transfer+0x2f8>)
     bd8:	4798      	blx	r3
     bda:	686b      	ldr	r3, [r5, #4]
     bdc:	2b01      	cmp	r3, #1
     bde:	d05a      	beq.n	c96 <_i2c_m_sync_transfer+0x13e>
     be0:	687b      	ldr	r3, [r7, #4]
     be2:	4a9e      	ldr	r2, [pc, #632]	; (e5c <_i2c_m_sync_transfer+0x304>)
     be4:	4013      	ands	r3, r2
     be6:	607b      	str	r3, [r7, #4]
     be8:	2204      	movs	r2, #4
     bea:	69fb      	ldr	r3, [r7, #28]
     bec:	421a      	tst	r2, r3
     bee:	d1fc      	bne.n	bea <_i2c_m_sync_transfer+0x92>
     bf0:	882b      	ldrh	r3, [r5, #0]
     bf2:	055a      	lsls	r2, r3, #21
     bf4:	d55c      	bpl.n	cb0 <_i2c_m_sync_transfer+0x158>
     bf6:	886a      	ldrh	r2, [r5, #2]
     bf8:	07d2      	lsls	r2, r2, #31
     bfa:	d504      	bpl.n	c06 <_i2c_m_sync_transfer+0xae>
     bfc:	886a      	ldrh	r2, [r5, #2]
     bfe:	2180      	movs	r1, #128	; 0x80
     c00:	00c9      	lsls	r1, r1, #3
     c02:	430a      	orrs	r2, r1
     c04:	806a      	strh	r2, [r5, #2]
     c06:	005b      	lsls	r3, r3, #1
     c08:	4995      	ldr	r1, [pc, #596]	; (e60 <_i2c_m_sync_transfer+0x308>)
     c0a:	4019      	ands	r1, r3
     c0c:	2204      	movs	r2, #4
     c0e:	69fb      	ldr	r3, [r7, #28]
     c10:	421a      	tst	r2, r3
     c12:	d1fc      	bne.n	c0e <_i2c_m_sync_transfer+0xb6>
     c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     c16:	2280      	movs	r2, #128	; 0x80
     c18:	01d2      	lsls	r2, r2, #7
     c1a:	401a      	ands	r2, r3
     c1c:	2380      	movs	r3, #128	; 0x80
     c1e:	021b      	lsls	r3, r3, #8
     c20:	4313      	orrs	r3, r2
     c22:	4319      	orrs	r1, r3
     c24:	6279      	str	r1, [r7, #36]	; 0x24
     c26:	2204      	movs	r2, #4
     c28:	69fb      	ldr	r3, [r7, #28]
     c2a:	421a      	tst	r2, r3
     c2c:	d1fc      	bne.n	c28 <_i2c_m_sync_transfer+0xd0>
     c2e:	6929      	ldr	r1, [r5, #16]
     c30:	7e0b      	ldrb	r3, [r1, #24]
     c32:	b2db      	uxtb	r3, r3
     c34:	4a8b      	ldr	r2, [pc, #556]	; (e64 <_i2c_m_sync_transfer+0x30c>)
     c36:	2003      	movs	r0, #3
     c38:	4218      	tst	r0, r3
     c3a:	d104      	bne.n	c46 <_i2c_m_sync_transfer+0xee>
     c3c:	7e0b      	ldrb	r3, [r1, #24]
     c3e:	b2db      	uxtb	r3, r3
     c40:	3a01      	subs	r2, #1
     c42:	2a00      	cmp	r2, #0
     c44:	d1f8      	bne.n	c38 <_i2c_m_sync_transfer+0xe0>
     c46:	683e      	ldr	r6, [r7, #0]
     c48:	2104      	movs	r1, #4
     c4a:	69fa      	ldr	r2, [r7, #28]
     c4c:	4211      	tst	r1, r2
     c4e:	d1fc      	bne.n	c4a <_i2c_m_sync_transfer+0xf2>
     c50:	8b7a      	ldrh	r2, [r7, #26]
     c52:	b292      	uxth	r2, r2
     c54:	07d9      	lsls	r1, r3, #31
     c56:	d400      	bmi.n	c5a <_i2c_m_sync_transfer+0x102>
     c58:	e0a0      	b.n	d9c <_i2c_m_sync_transfer+0x244>
     c5a:	0793      	lsls	r3, r2, #30
     c5c:	d53e      	bpl.n	cdc <_i2c_m_sync_transfer+0x184>
     c5e:	2301      	movs	r3, #1
     c60:	763b      	strb	r3, [r7, #24]
     c62:	886b      	ldrh	r3, [r5, #2]
     c64:	2180      	movs	r1, #128	; 0x80
     c66:	0149      	lsls	r1, r1, #5
     c68:	430b      	orrs	r3, r1
     c6a:	806b      	strh	r3, [r5, #2]
     c6c:	886b      	ldrh	r3, [r5, #2]
     c6e:	497e      	ldr	r1, [pc, #504]	; (e68 <_i2c_m_sync_transfer+0x310>)
     c70:	400b      	ands	r3, r1
     c72:	806b      	strh	r3, [r5, #2]
     c74:	2001      	movs	r0, #1
     c76:	0003      	movs	r3, r0
     c78:	4013      	ands	r3, r2
     c7a:	4258      	negs	r0, r3
     c7c:	4158      	adcs	r0, r3
     c7e:	3805      	subs	r0, #5
     c80:	886b      	ldrh	r3, [r5, #2]
     c82:	4a79      	ldr	r2, [pc, #484]	; (e68 <_i2c_m_sync_transfer+0x310>)
     c84:	4013      	ands	r3, r2
     c86:	806b      	strh	r3, [r5, #2]
     c88:	b003      	add	sp, #12
     c8a:	bc3c      	pop	{r2, r3, r4, r5}
     c8c:	4690      	mov	r8, r2
     c8e:	4699      	mov	r9, r3
     c90:	46a2      	mov	sl, r4
     c92:	46ab      	mov	fp, r5
     c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c96:	464b      	mov	r3, r9
     c98:	011b      	lsls	r3, r3, #4
     c9a:	d5a1      	bpl.n	be0 <_i2c_m_sync_transfer+0x88>
     c9c:	687a      	ldr	r2, [r7, #4]
     c9e:	2380      	movs	r3, #128	; 0x80
     ca0:	02db      	lsls	r3, r3, #11
     ca2:	4313      	orrs	r3, r2
     ca4:	607b      	str	r3, [r7, #4]
     ca6:	2204      	movs	r2, #4
     ca8:	69fb      	ldr	r3, [r7, #28]
     caa:	421a      	tst	r2, r3
     cac:	d1fc      	bne.n	ca8 <_i2c_m_sync_transfer+0x150>
     cae:	e79f      	b.n	bf0 <_i2c_m_sync_transfer+0x98>
     cb0:	886a      	ldrh	r2, [r5, #2]
     cb2:	005b      	lsls	r3, r3, #1
     cb4:	21ff      	movs	r1, #255	; 0xff
     cb6:	400b      	ands	r3, r1
     cb8:	39fe      	subs	r1, #254	; 0xfe
     cba:	4011      	ands	r1, r2
     cbc:	4319      	orrs	r1, r3
     cbe:	2204      	movs	r2, #4
     cc0:	69fb      	ldr	r3, [r7, #28]
     cc2:	421a      	tst	r2, r3
     cc4:	d1fc      	bne.n	cc0 <_i2c_m_sync_transfer+0x168>
     cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     cc8:	2280      	movs	r2, #128	; 0x80
     cca:	01d2      	lsls	r2, r2, #7
     ccc:	4013      	ands	r3, r2
     cce:	430b      	orrs	r3, r1
     cd0:	627b      	str	r3, [r7, #36]	; 0x24
     cd2:	2204      	movs	r2, #4
     cd4:	69fb      	ldr	r3, [r7, #28]
     cd6:	421a      	tst	r2, r3
     cd8:	d1fc      	bne.n	cd4 <_i2c_m_sync_transfer+0x17c>
     cda:	e7a8      	b.n	c2e <_i2c_m_sync_transfer+0xd6>
     cdc:	0753      	lsls	r3, r2, #29
     cde:	d41b      	bmi.n	d18 <_i2c_m_sync_transfer+0x1c0>
     ce0:	886b      	ldrh	r3, [r5, #2]
     ce2:	055b      	lsls	r3, r3, #21
     ce4:	d535      	bpl.n	d52 <_i2c_m_sync_transfer+0x1fa>
     ce6:	882b      	ldrh	r3, [r5, #0]
     ce8:	09db      	lsrs	r3, r3, #7
     cea:	2106      	movs	r1, #6
     cec:	4019      	ands	r1, r3
     cee:	2204      	movs	r2, #4
     cf0:	69fb      	ldr	r3, [r7, #28]
     cf2:	421a      	tst	r2, r3
     cf4:	d1fc      	bne.n	cf0 <_i2c_m_sync_transfer+0x198>
     cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     cf8:	2280      	movs	r2, #128	; 0x80
     cfa:	01d2      	lsls	r2, r2, #7
     cfc:	4013      	ands	r3, r2
     cfe:	22f1      	movs	r2, #241	; 0xf1
     d00:	4313      	orrs	r3, r2
     d02:	430b      	orrs	r3, r1
     d04:	627b      	str	r3, [r7, #36]	; 0x24
     d06:	3aed      	subs	r2, #237	; 0xed
     d08:	69fb      	ldr	r3, [r7, #28]
     d0a:	421a      	tst	r2, r3
     d0c:	d1fc      	bne.n	d08 <_i2c_m_sync_transfer+0x1b0>
     d0e:	886b      	ldrh	r3, [r5, #2]
     d10:	4a56      	ldr	r2, [pc, #344]	; (e6c <_i2c_m_sync_transfer+0x314>)
     d12:	4013      	ands	r3, r2
     d14:	806b      	strh	r3, [r5, #2]
     d16:	e066      	b.n	de6 <_i2c_m_sync_transfer+0x28e>
     d18:	686b      	ldr	r3, [r5, #4]
     d1a:	2b00      	cmp	r3, #0
     d1c:	dd04      	ble.n	d28 <_i2c_m_sync_transfer+0x1d0>
     d1e:	886b      	ldrh	r3, [r5, #2]
     d20:	2280      	movs	r2, #128	; 0x80
     d22:	0152      	lsls	r2, r2, #5
     d24:	4313      	orrs	r3, r2
     d26:	806b      	strh	r3, [r5, #2]
     d28:	886b      	ldrh	r3, [r5, #2]
     d2a:	b21b      	sxth	r3, r3
     d2c:	2b00      	cmp	r3, #0
     d2e:	db06      	blt.n	d3e <_i2c_m_sync_transfer+0x1e6>
     d30:	886b      	ldrh	r3, [r5, #2]
     d32:	4a4d      	ldr	r2, [pc, #308]	; (e68 <_i2c_m_sync_transfer+0x310>)
     d34:	4013      	ands	r3, r2
     d36:	806b      	strh	r3, [r5, #2]
     d38:	2002      	movs	r0, #2
     d3a:	4240      	negs	r0, r0
     d3c:	e7a0      	b.n	c80 <_i2c_m_sync_transfer+0x128>
     d3e:	687a      	ldr	r2, [r7, #4]
     d40:	23c0      	movs	r3, #192	; 0xc0
     d42:	029b      	lsls	r3, r3, #10
     d44:	4313      	orrs	r3, r2
     d46:	607b      	str	r3, [r7, #4]
     d48:	2304      	movs	r3, #4
     d4a:	69fa      	ldr	r2, [r7, #28]
     d4c:	4213      	tst	r3, r2
     d4e:	d1fc      	bne.n	d4a <_i2c_m_sync_transfer+0x1f2>
     d50:	e7ee      	b.n	d30 <_i2c_m_sync_transfer+0x1d8>
     d52:	686b      	ldr	r3, [r5, #4]
     d54:	2b00      	cmp	r3, #0
     d56:	d112      	bne.n	d7e <_i2c_m_sync_transfer+0x226>
     d58:	886b      	ldrh	r3, [r5, #2]
     d5a:	b21b      	sxth	r3, r3
     d5c:	2b00      	cmp	r3, #0
     d5e:	db04      	blt.n	d6a <_i2c_m_sync_transfer+0x212>
     d60:	886b      	ldrh	r3, [r5, #2]
     d62:	4a41      	ldr	r2, [pc, #260]	; (e68 <_i2c_m_sync_transfer+0x310>)
     d64:	4013      	ands	r3, r2
     d66:	806b      	strh	r3, [r5, #2]
     d68:	e03d      	b.n	de6 <_i2c_m_sync_transfer+0x28e>
     d6a:	687a      	ldr	r2, [r7, #4]
     d6c:	23c0      	movs	r3, #192	; 0xc0
     d6e:	029b      	lsls	r3, r3, #10
     d70:	4313      	orrs	r3, r2
     d72:	607b      	str	r3, [r7, #4]
     d74:	2204      	movs	r2, #4
     d76:	69fb      	ldr	r3, [r7, #28]
     d78:	421a      	tst	r2, r3
     d7a:	d1fc      	bne.n	d76 <_i2c_m_sync_transfer+0x21e>
     d7c:	e7f0      	b.n	d60 <_i2c_m_sync_transfer+0x208>
     d7e:	68ab      	ldr	r3, [r5, #8]
     d80:	781a      	ldrb	r2, [r3, #0]
     d82:	2328      	movs	r3, #40	; 0x28
     d84:	54fa      	strb	r2, [r7, r3]
     d86:	2204      	movs	r2, #4
     d88:	69fb      	ldr	r3, [r7, #28]
     d8a:	421a      	tst	r2, r3
     d8c:	d1fc      	bne.n	d88 <_i2c_m_sync_transfer+0x230>
     d8e:	68ab      	ldr	r3, [r5, #8]
     d90:	3301      	adds	r3, #1
     d92:	60ab      	str	r3, [r5, #8]
     d94:	686b      	ldr	r3, [r5, #4]
     d96:	3b01      	subs	r3, #1
     d98:	606b      	str	r3, [r5, #4]
     d9a:	e024      	b.n	de6 <_i2c_m_sync_transfer+0x28e>
     d9c:	079b      	lsls	r3, r3, #30
     d9e:	d522      	bpl.n	de6 <_i2c_m_sync_transfer+0x28e>
     da0:	686b      	ldr	r3, [r5, #4]
     da2:	2b00      	cmp	r3, #0
     da4:	d040      	beq.n	e28 <_i2c_m_sync_transfer+0x2d0>
     da6:	0752      	lsls	r2, r2, #29
     da8:	d43e      	bmi.n	e28 <_i2c_m_sync_transfer+0x2d0>
     daa:	0136      	lsls	r6, r6, #4
     dac:	0ff6      	lsrs	r6, r6, #31
     dae:	3b01      	subs	r3, #1
     db0:	606b      	str	r3, [r5, #4]
     db2:	2b00      	cmp	r3, #0
     db4:	d000      	beq.n	db8 <_i2c_m_sync_transfer+0x260>
     db6:	e11f      	b.n	ff8 <_i2c_m_sync_transfer+0x4a0>
     db8:	2e00      	cmp	r6, #0
     dba:	d100      	bne.n	dbe <_i2c_m_sync_transfer+0x266>
     dbc:	e122      	b.n	1004 <_i2c_m_sync_transfer+0x4ac>
     dbe:	886b      	ldrh	r3, [r5, #2]
     dc0:	b21b      	sxth	r3, r3
     dc2:	2b00      	cmp	r3, #0
     dc4:	db1d      	blt.n	e02 <_i2c_m_sync_transfer+0x2aa>
     dc6:	886b      	ldrh	r3, [r5, #2]
     dc8:	4a27      	ldr	r2, [pc, #156]	; (e68 <_i2c_m_sync_transfer+0x310>)
     dca:	4013      	ands	r3, r2
     dcc:	806b      	strh	r3, [r5, #2]
     dce:	68a9      	ldr	r1, [r5, #8]
     dd0:	1c4b      	adds	r3, r1, #1
     dd2:	60ab      	str	r3, [r5, #8]
     dd4:	2204      	movs	r2, #4
     dd6:	69fb      	ldr	r3, [r7, #28]
     dd8:	421a      	tst	r2, r3
     dda:	d1fc      	bne.n	dd6 <_i2c_m_sync_transfer+0x27e>
     ddc:	2328      	movs	r3, #40	; 0x28
     dde:	5cfb      	ldrb	r3, [r7, r3]
     de0:	700b      	strb	r3, [r1, #0]
     de2:	2302      	movs	r3, #2
     de4:	763b      	strb	r3, [r7, #24]
     de6:	2600      	movs	r6, #0
     de8:	2380      	movs	r3, #128	; 0x80
     dea:	005b      	lsls	r3, r3, #1
     dec:	469a      	mov	sl, r3
     dee:	2103      	movs	r1, #3
     df0:	2204      	movs	r2, #4
     df2:	3bff      	subs	r3, #255	; 0xff
     df4:	469c      	mov	ip, r3
     df6:	3301      	adds	r3, #1
     df8:	4699      	mov	r9, r3
     dfa:	3326      	adds	r3, #38	; 0x26
     dfc:	469b      	mov	fp, r3
     dfe:	9601      	str	r6, [sp, #4]
     e00:	e0c2      	b.n	f88 <_i2c_m_sync_transfer+0x430>
     e02:	687b      	ldr	r3, [r7, #4]
     e04:	4a18      	ldr	r2, [pc, #96]	; (e68 <_i2c_m_sync_transfer+0x310>)
     e06:	4013      	ands	r3, r2
     e08:	607b      	str	r3, [r7, #4]
     e0a:	3206      	adds	r2, #6
     e0c:	32ff      	adds	r2, #255	; 0xff
     e0e:	69fb      	ldr	r3, [r7, #28]
     e10:	421a      	tst	r2, r3
     e12:	d1fc      	bne.n	e0e <_i2c_m_sync_transfer+0x2b6>
     e14:	687a      	ldr	r2, [r7, #4]
     e16:	23c0      	movs	r3, #192	; 0xc0
     e18:	029b      	lsls	r3, r3, #10
     e1a:	4313      	orrs	r3, r2
     e1c:	607b      	str	r3, [r7, #4]
     e1e:	2204      	movs	r2, #4
     e20:	69fb      	ldr	r3, [r7, #28]
     e22:	421a      	tst	r2, r3
     e24:	d1fc      	bne.n	e20 <_i2c_m_sync_transfer+0x2c8>
     e26:	e7ce      	b.n	dc6 <_i2c_m_sync_transfer+0x26e>
     e28:	2302      	movs	r3, #2
     e2a:	763b      	strb	r3, [r7, #24]
     e2c:	2002      	movs	r0, #2
     e2e:	4240      	negs	r0, r0
     e30:	e726      	b.n	c80 <_i2c_m_sync_transfer+0x128>
     e32:	6862      	ldr	r2, [r4, #4]
     e34:	23c0      	movs	r3, #192	; 0xc0
     e36:	029b      	lsls	r3, r3, #10
     e38:	4313      	orrs	r3, r2
     e3a:	6063      	str	r3, [r4, #4]
     e3c:	2204      	movs	r2, #4
     e3e:	69e3      	ldr	r3, [r4, #28]
     e40:	421a      	tst	r2, r3
     e42:	d1fc      	bne.n	e3e <_i2c_m_sync_transfer+0x2e6>
     e44:	e0b5      	b.n	fb2 <_i2c_m_sync_transfer+0x45a>
     e46:	46c0      	nop			; (mov r8, r8)
     e48:	00001784 	.word	0x00001784
     e4c:	000005bf 	.word	0x000005bf
     e50:	00000819 	.word	0x00000819
     e54:	000005c1 	.word	0x000005c1
     e58:	00000594 	.word	0x00000594
     e5c:	fffbffff 	.word	0xfffbffff
     e60:	000007fe 	.word	0x000007fe
     e64:	0000ffff 	.word	0x0000ffff
     e68:	fffffeff 	.word	0xfffffeff
     e6c:	fffffbff 	.word	0xfffffbff
     e70:	4202      	tst	r2, r0
     e72:	d11b      	bne.n	eac <_i2c_m_sync_transfer+0x354>
     e74:	886b      	ldrh	r3, [r5, #2]
     e76:	055b      	lsls	r3, r3, #21
     e78:	d535      	bpl.n	ee6 <_i2c_m_sync_transfer+0x38e>
     e7a:	882b      	ldrh	r3, [r5, #0]
     e7c:	09db      	lsrs	r3, r3, #7
     e7e:	2006      	movs	r0, #6
     e80:	4018      	ands	r0, r3
     e82:	69e3      	ldr	r3, [r4, #28]
     e84:	421a      	tst	r2, r3
     e86:	d1fc      	bne.n	e82 <_i2c_m_sync_transfer+0x32a>
     e88:	6a63      	ldr	r3, [r4, #36]	; 0x24
     e8a:	2680      	movs	r6, #128	; 0x80
     e8c:	01f6      	lsls	r6, r6, #7
     e8e:	4033      	ands	r3, r6
     e90:	26f1      	movs	r6, #241	; 0xf1
     e92:	4333      	orrs	r3, r6
     e94:	4303      	orrs	r3, r0
     e96:	6263      	str	r3, [r4, #36]	; 0x24
     e98:	69e3      	ldr	r3, [r4, #28]
     e9a:	421a      	tst	r2, r3
     e9c:	d1fc      	bne.n	e98 <_i2c_m_sync_transfer+0x340>
     e9e:	886b      	ldrh	r3, [r5, #2]
     ea0:	4878      	ldr	r0, [pc, #480]	; (1084 <_i2c_m_sync_transfer+0x52c>)
     ea2:	4003      	ands	r3, r0
     ea4:	806b      	strh	r3, [r5, #2]
     ea6:	2300      	movs	r3, #0
     ea8:	9301      	str	r3, [sp, #4]
     eaa:	e06d      	b.n	f88 <_i2c_m_sync_transfer+0x430>
     eac:	686b      	ldr	r3, [r5, #4]
     eae:	2b00      	cmp	r3, #0
     eb0:	dd04      	ble.n	ebc <_i2c_m_sync_transfer+0x364>
     eb2:	886b      	ldrh	r3, [r5, #2]
     eb4:	2080      	movs	r0, #128	; 0x80
     eb6:	0140      	lsls	r0, r0, #5
     eb8:	4303      	orrs	r3, r0
     eba:	806b      	strh	r3, [r5, #2]
     ebc:	886b      	ldrh	r3, [r5, #2]
     ebe:	b21b      	sxth	r3, r3
     ec0:	2b00      	cmp	r3, #0
     ec2:	db07      	blt.n	ed4 <_i2c_m_sync_transfer+0x37c>
     ec4:	886b      	ldrh	r3, [r5, #2]
     ec6:	4870      	ldr	r0, [pc, #448]	; (1088 <_i2c_m_sync_transfer+0x530>)
     ec8:	4003      	ands	r3, r0
     eca:	806b      	strh	r3, [r5, #2]
     ecc:	2302      	movs	r3, #2
     ece:	425b      	negs	r3, r3
     ed0:	9301      	str	r3, [sp, #4]
     ed2:	e059      	b.n	f88 <_i2c_m_sync_transfer+0x430>
     ed4:	6860      	ldr	r0, [r4, #4]
     ed6:	23c0      	movs	r3, #192	; 0xc0
     ed8:	029b      	lsls	r3, r3, #10
     eda:	4303      	orrs	r3, r0
     edc:	6063      	str	r3, [r4, #4]
     ede:	69e3      	ldr	r3, [r4, #28]
     ee0:	421a      	tst	r2, r3
     ee2:	d1fc      	bne.n	ede <_i2c_m_sync_transfer+0x386>
     ee4:	e7ee      	b.n	ec4 <_i2c_m_sync_transfer+0x36c>
     ee6:	686b      	ldr	r3, [r5, #4]
     ee8:	2b00      	cmp	r3, #0
     eea:	d113      	bne.n	f14 <_i2c_m_sync_transfer+0x3bc>
     eec:	886b      	ldrh	r3, [r5, #2]
     eee:	b21b      	sxth	r3, r3
     ef0:	2b00      	cmp	r3, #0
     ef2:	db06      	blt.n	f02 <_i2c_m_sync_transfer+0x3aa>
     ef4:	886b      	ldrh	r3, [r5, #2]
     ef6:	4864      	ldr	r0, [pc, #400]	; (1088 <_i2c_m_sync_transfer+0x530>)
     ef8:	4003      	ands	r3, r0
     efa:	806b      	strh	r3, [r5, #2]
     efc:	2300      	movs	r3, #0
     efe:	9301      	str	r3, [sp, #4]
     f00:	e042      	b.n	f88 <_i2c_m_sync_transfer+0x430>
     f02:	6860      	ldr	r0, [r4, #4]
     f04:	23c0      	movs	r3, #192	; 0xc0
     f06:	029b      	lsls	r3, r3, #10
     f08:	4303      	orrs	r3, r0
     f0a:	6063      	str	r3, [r4, #4]
     f0c:	69e3      	ldr	r3, [r4, #28]
     f0e:	421a      	tst	r2, r3
     f10:	d1fc      	bne.n	f0c <_i2c_m_sync_transfer+0x3b4>
     f12:	e7ef      	b.n	ef4 <_i2c_m_sync_transfer+0x39c>
     f14:	68ab      	ldr	r3, [r5, #8]
     f16:	781b      	ldrb	r3, [r3, #0]
     f18:	4658      	mov	r0, fp
     f1a:	5423      	strb	r3, [r4, r0]
     f1c:	69e3      	ldr	r3, [r4, #28]
     f1e:	421a      	tst	r2, r3
     f20:	d1fc      	bne.n	f1c <_i2c_m_sync_transfer+0x3c4>
     f22:	68ab      	ldr	r3, [r5, #8]
     f24:	3301      	adds	r3, #1
     f26:	60ab      	str	r3, [r5, #8]
     f28:	686b      	ldr	r3, [r5, #4]
     f2a:	3b01      	subs	r3, #1
     f2c:	606b      	str	r3, [r5, #4]
     f2e:	2300      	movs	r3, #0
     f30:	9301      	str	r3, [sp, #4]
     f32:	e029      	b.n	f88 <_i2c_m_sync_transfer+0x430>
     f34:	2600      	movs	r6, #0
     f36:	9601      	str	r6, [sp, #4]
     f38:	464e      	mov	r6, r9
     f3a:	421e      	tst	r6, r3
     f3c:	d024      	beq.n	f88 <_i2c_m_sync_transfer+0x430>
     f3e:	686b      	ldr	r3, [r5, #4]
     f40:	2b00      	cmp	r3, #0
     f42:	d04d      	beq.n	fe0 <_i2c_m_sync_transfer+0x488>
     f44:	4202      	tst	r2, r0
     f46:	d14b      	bne.n	fe0 <_i2c_m_sync_transfer+0x488>
     f48:	0eff      	lsrs	r7, r7, #27
     f4a:	4660      	mov	r0, ip
     f4c:	4007      	ands	r7, r0
     f4e:	3b01      	subs	r3, #1
     f50:	606b      	str	r3, [r5, #4]
     f52:	2b00      	cmp	r3, #0
     f54:	d000      	beq.n	f58 <_i2c_m_sync_transfer+0x400>
     f56:	e082      	b.n	105e <_i2c_m_sync_transfer+0x506>
     f58:	2f00      	cmp	r7, #0
     f5a:	d100      	bne.n	f5e <_i2c_m_sync_transfer+0x406>
     f5c:	e085      	b.n	106a <_i2c_m_sync_transfer+0x512>
     f5e:	886b      	ldrh	r3, [r5, #2]
     f60:	b21b      	sxth	r3, r3
     f62:	2b00      	cmp	r3, #0
     f64:	db2c      	blt.n	fc0 <_i2c_m_sync_transfer+0x468>
     f66:	886b      	ldrh	r3, [r5, #2]
     f68:	4847      	ldr	r0, [pc, #284]	; (1088 <_i2c_m_sync_transfer+0x530>)
     f6a:	4003      	ands	r3, r0
     f6c:	806b      	strh	r3, [r5, #2]
     f6e:	68a8      	ldr	r0, [r5, #8]
     f70:	1c43      	adds	r3, r0, #1
     f72:	60ab      	str	r3, [r5, #8]
     f74:	69e3      	ldr	r3, [r4, #28]
     f76:	421a      	tst	r2, r3
     f78:	d1fc      	bne.n	f74 <_i2c_m_sync_transfer+0x41c>
     f7a:	465b      	mov	r3, fp
     f7c:	5ce3      	ldrb	r3, [r4, r3]
     f7e:	7003      	strb	r3, [r0, #0]
     f80:	464b      	mov	r3, r9
     f82:	7623      	strb	r3, [r4, #24]
     f84:	2300      	movs	r3, #0
     f86:	9301      	str	r3, [sp, #4]
     f88:	886b      	ldrh	r3, [r5, #2]
     f8a:	4650      	mov	r0, sl
     f8c:	4203      	tst	r3, r0
     f8e:	d02d      	beq.n	fec <_i2c_m_sync_transfer+0x494>
     f90:	692e      	ldr	r6, [r5, #16]
     f92:	7e33      	ldrb	r3, [r6, #24]
     f94:	b2db      	uxtb	r3, r3
     f96:	483d      	ldr	r0, [pc, #244]	; (108c <_i2c_m_sync_transfer+0x534>)
     f98:	4219      	tst	r1, r3
     f9a:	d141      	bne.n	1020 <_i2c_m_sync_transfer+0x4c8>
     f9c:	7e33      	ldrb	r3, [r6, #24]
     f9e:	b2db      	uxtb	r3, r3
     fa0:	3801      	subs	r0, #1
     fa2:	2800      	cmp	r0, #0
     fa4:	d1f8      	bne.n	f98 <_i2c_m_sync_transfer+0x440>
     fa6:	4643      	mov	r3, r8
     fa8:	885b      	ldrh	r3, [r3, #2]
     faa:	b21b      	sxth	r3, r3
     fac:	2b00      	cmp	r3, #0
     fae:	da00      	bge.n	fb2 <_i2c_m_sync_transfer+0x45a>
     fb0:	e73f      	b.n	e32 <_i2c_m_sync_transfer+0x2da>
     fb2:	886b      	ldrh	r3, [r5, #2]
     fb4:	4a34      	ldr	r2, [pc, #208]	; (1088 <_i2c_m_sync_transfer+0x530>)
     fb6:	4013      	ands	r3, r2
     fb8:	806b      	strh	r3, [r5, #2]
     fba:	2005      	movs	r0, #5
     fbc:	4240      	negs	r0, r0
     fbe:	e663      	b.n	c88 <_i2c_m_sync_transfer+0x130>
     fc0:	6863      	ldr	r3, [r4, #4]
     fc2:	4831      	ldr	r0, [pc, #196]	; (1088 <_i2c_m_sync_transfer+0x530>)
     fc4:	4003      	ands	r3, r0
     fc6:	6063      	str	r3, [r4, #4]
     fc8:	69e3      	ldr	r3, [r4, #28]
     fca:	421a      	tst	r2, r3
     fcc:	d1fc      	bne.n	fc8 <_i2c_m_sync_transfer+0x470>
     fce:	6860      	ldr	r0, [r4, #4]
     fd0:	23c0      	movs	r3, #192	; 0xc0
     fd2:	029b      	lsls	r3, r3, #10
     fd4:	4303      	orrs	r3, r0
     fd6:	6063      	str	r3, [r4, #4]
     fd8:	69e3      	ldr	r3, [r4, #28]
     fda:	421a      	tst	r2, r3
     fdc:	d1fc      	bne.n	fd8 <_i2c_m_sync_transfer+0x480>
     fde:	e7c2      	b.n	f66 <_i2c_m_sync_transfer+0x40e>
     fe0:	464b      	mov	r3, r9
     fe2:	7623      	strb	r3, [r4, #24]
     fe4:	2302      	movs	r3, #2
     fe6:	425b      	negs	r3, r3
     fe8:	9301      	str	r3, [sp, #4]
     fea:	e7cd      	b.n	f88 <_i2c_m_sync_transfer+0x430>
     fec:	9e01      	ldr	r6, [sp, #4]
     fee:	0030      	movs	r0, r6
     ff0:	e64a      	b.n	c88 <_i2c_m_sync_transfer+0x130>
     ff2:	2006      	movs	r0, #6
     ff4:	4240      	negs	r0, r0
     ff6:	e647      	b.n	c88 <_i2c_m_sync_transfer+0x130>
     ff8:	2b01      	cmp	r3, #1
     ffa:	d000      	beq.n	ffe <_i2c_m_sync_transfer+0x4a6>
     ffc:	e6e7      	b.n	dce <_i2c_m_sync_transfer+0x276>
     ffe:	2e00      	cmp	r6, #0
    1000:	d100      	bne.n	1004 <_i2c_m_sync_transfer+0x4ac>
    1002:	e6e4      	b.n	dce <_i2c_m_sync_transfer+0x276>
    1004:	687a      	ldr	r2, [r7, #4]
    1006:	2380      	movs	r3, #128	; 0x80
    1008:	02db      	lsls	r3, r3, #11
    100a:	4313      	orrs	r3, r2
    100c:	607b      	str	r3, [r7, #4]
    100e:	2204      	movs	r2, #4
    1010:	69fb      	ldr	r3, [r7, #28]
    1012:	421a      	tst	r2, r3
    1014:	d1fc      	bne.n	1010 <_i2c_m_sync_transfer+0x4b8>
    1016:	686b      	ldr	r3, [r5, #4]
    1018:	2b00      	cmp	r3, #0
    101a:	d100      	bne.n	101e <_i2c_m_sync_transfer+0x4c6>
    101c:	e6cf      	b.n	dbe <_i2c_m_sync_transfer+0x266>
    101e:	e6d6      	b.n	dce <_i2c_m_sync_transfer+0x276>
    1020:	6827      	ldr	r7, [r4, #0]
    1022:	69e0      	ldr	r0, [r4, #28]
    1024:	4202      	tst	r2, r0
    1026:	d1fc      	bne.n	1022 <_i2c_m_sync_transfer+0x4ca>
    1028:	8b60      	ldrh	r0, [r4, #26]
    102a:	b280      	uxth	r0, r0
    102c:	4666      	mov	r6, ip
    102e:	421e      	tst	r6, r3
    1030:	d100      	bne.n	1034 <_i2c_m_sync_transfer+0x4dc>
    1032:	e77f      	b.n	f34 <_i2c_m_sync_transfer+0x3dc>
    1034:	464b      	mov	r3, r9
    1036:	4203      	tst	r3, r0
    1038:	d100      	bne.n	103c <_i2c_m_sync_transfer+0x4e4>
    103a:	e719      	b.n	e70 <_i2c_m_sync_transfer+0x318>
    103c:	7626      	strb	r6, [r4, #24]
    103e:	886b      	ldrh	r3, [r5, #2]
    1040:	2680      	movs	r6, #128	; 0x80
    1042:	0176      	lsls	r6, r6, #5
    1044:	4333      	orrs	r3, r6
    1046:	806b      	strh	r3, [r5, #2]
    1048:	886b      	ldrh	r3, [r5, #2]
    104a:	4e0f      	ldr	r6, [pc, #60]	; (1088 <_i2c_m_sync_transfer+0x530>)
    104c:	4033      	ands	r3, r6
    104e:	806b      	strh	r3, [r5, #2]
    1050:	4663      	mov	r3, ip
    1052:	4018      	ands	r0, r3
    1054:	4246      	negs	r6, r0
    1056:	4146      	adcs	r6, r0
    1058:	1f73      	subs	r3, r6, #5
    105a:	9301      	str	r3, [sp, #4]
    105c:	e794      	b.n	f88 <_i2c_m_sync_transfer+0x430>
    105e:	2b01      	cmp	r3, #1
    1060:	d000      	beq.n	1064 <_i2c_m_sync_transfer+0x50c>
    1062:	e784      	b.n	f6e <_i2c_m_sync_transfer+0x416>
    1064:	2f00      	cmp	r7, #0
    1066:	d100      	bne.n	106a <_i2c_m_sync_transfer+0x512>
    1068:	e781      	b.n	f6e <_i2c_m_sync_transfer+0x416>
    106a:	6860      	ldr	r0, [r4, #4]
    106c:	2380      	movs	r3, #128	; 0x80
    106e:	02db      	lsls	r3, r3, #11
    1070:	4303      	orrs	r3, r0
    1072:	6063      	str	r3, [r4, #4]
    1074:	69e3      	ldr	r3, [r4, #28]
    1076:	421a      	tst	r2, r3
    1078:	d1fc      	bne.n	1074 <_i2c_m_sync_transfer+0x51c>
    107a:	686b      	ldr	r3, [r5, #4]
    107c:	2b00      	cmp	r3, #0
    107e:	d100      	bne.n	1082 <_i2c_m_sync_transfer+0x52a>
    1080:	e76d      	b.n	f5e <_i2c_m_sync_transfer+0x406>
    1082:	e774      	b.n	f6e <_i2c_m_sync_transfer+0x416>
    1084:	fffffbff 	.word	0xfffffbff
    1088:	fffffeff 	.word	0xfffffeff
    108c:	0000ffff 	.word	0x0000ffff

00001090 <_spi_m_sync_init>:
    1090:	b570      	push	{r4, r5, r6, lr}
    1092:	0005      	movs	r5, r0
    1094:	000c      	movs	r4, r1
    1096:	4b35      	ldr	r3, [pc, #212]	; (116c <_spi_m_sync_init+0xdc>)
    1098:	18cb      	adds	r3, r1, r3
    109a:	0a9b      	lsrs	r3, r3, #10
    109c:	b2db      	uxtb	r3, r3
    109e:	2b00      	cmp	r3, #0
    10a0:	d00b      	beq.n	10ba <_spi_m_sync_init+0x2a>
    10a2:	2800      	cmp	r0, #0
    10a4:	d051      	beq.n	114a <_spi_m_sync_init+0xba>
    10a6:	1e60      	subs	r0, r4, #1
    10a8:	4184      	sbcs	r4, r0
    10aa:	b2e0      	uxtb	r0, r4
    10ac:	4a30      	ldr	r2, [pc, #192]	; (1170 <_spi_m_sync_init+0xe0>)
    10ae:	4931      	ldr	r1, [pc, #196]	; (1174 <_spi_m_sync_init+0xe4>)
    10b0:	4b31      	ldr	r3, [pc, #196]	; (1178 <_spi_m_sync_init+0xe8>)
    10b2:	4798      	blx	r3
    10b4:	200d      	movs	r0, #13
    10b6:	4240      	negs	r0, r0
    10b8:	e046      	b.n	1148 <_spi_m_sync_init+0xb8>
    10ba:	2800      	cmp	r0, #0
    10bc:	d14d      	bne.n	115a <_spi_m_sync_init+0xca>
    10be:	4a2c      	ldr	r2, [pc, #176]	; (1170 <_spi_m_sync_init+0xe0>)
    10c0:	492c      	ldr	r1, [pc, #176]	; (1174 <_spi_m_sync_init+0xe4>)
    10c2:	2000      	movs	r0, #0
    10c4:	4b2c      	ldr	r3, [pc, #176]	; (1178 <_spi_m_sync_init+0xe8>)
    10c6:	4798      	blx	r3
    10c8:	69e3      	ldr	r3, [r4, #28]
    10ca:	07db      	lsls	r3, r3, #31
    10cc:	d418      	bmi.n	1100 <_spi_m_sync_init+0x70>
    10ce:	2203      	movs	r2, #3
    10d0:	69e3      	ldr	r3, [r4, #28]
    10d2:	421a      	tst	r2, r3
    10d4:	d1fc      	bne.n	10d0 <_spi_m_sync_init+0x40>
    10d6:	6823      	ldr	r3, [r4, #0]
    10d8:	079b      	lsls	r3, r3, #30
    10da:	d50b      	bpl.n	10f4 <_spi_m_sync_init+0x64>
    10dc:	6823      	ldr	r3, [r4, #0]
    10de:	2202      	movs	r2, #2
    10e0:	4393      	bics	r3, r2
    10e2:	6023      	str	r3, [r4, #0]
    10e4:	3201      	adds	r2, #1
    10e6:	69e3      	ldr	r3, [r4, #28]
    10e8:	421a      	tst	r2, r3
    10ea:	d1fc      	bne.n	10e6 <_spi_m_sync_init+0x56>
    10ec:	2202      	movs	r2, #2
    10ee:	69e3      	ldr	r3, [r4, #28]
    10f0:	421a      	tst	r2, r3
    10f2:	d1fc      	bne.n	10ee <_spi_m_sync_init+0x5e>
    10f4:	230d      	movs	r3, #13
    10f6:	6023      	str	r3, [r4, #0]
    10f8:	2203      	movs	r2, #3
    10fa:	69e3      	ldr	r3, [r4, #28]
    10fc:	421a      	tst	r2, r3
    10fe:	d1fc      	bne.n	10fa <_spi_m_sync_init+0x6a>
    1100:	2201      	movs	r2, #1
    1102:	69e3      	ldr	r3, [r4, #28]
    1104:	421a      	tst	r2, r3
    1106:	d1fc      	bne.n	1102 <_spi_m_sync_init+0x72>
    1108:	602c      	str	r4, [r5, #0]
    110a:	0020      	movs	r0, r4
    110c:	1e43      	subs	r3, r0, #1
    110e:	4198      	sbcs	r0, r3
    1110:	b2c0      	uxtb	r0, r0
    1112:	4a1a      	ldr	r2, [pc, #104]	; (117c <_spi_m_sync_init+0xec>)
    1114:	4917      	ldr	r1, [pc, #92]	; (1174 <_spi_m_sync_init+0xe4>)
    1116:	4b18      	ldr	r3, [pc, #96]	; (1178 <_spi_m_sync_init+0xe8>)
    1118:	4798      	blx	r3
    111a:	4b19      	ldr	r3, [pc, #100]	; (1180 <_spi_m_sync_init+0xf0>)
    111c:	6023      	str	r3, [r4, #0]
    111e:	2203      	movs	r2, #3
    1120:	69e3      	ldr	r3, [r4, #28]
    1122:	421a      	tst	r2, r3
    1124:	d1fc      	bne.n	1120 <_spi_m_sync_init+0x90>
    1126:	2380      	movs	r3, #128	; 0x80
    1128:	029b      	lsls	r3, r3, #10
    112a:	6063      	str	r3, [r4, #4]
    112c:	2207      	movs	r2, #7
    112e:	69e3      	ldr	r3, [r4, #28]
    1130:	421a      	tst	r2, r3
    1132:	d1fc      	bne.n	112e <_spi_m_sync_init+0x9e>
    1134:	2309      	movs	r3, #9
    1136:	7323      	strb	r3, [r4, #12]
    1138:	2200      	movs	r2, #0
    113a:	3327      	adds	r3, #39	; 0x27
    113c:	54e2      	strb	r2, [r4, r3]
    113e:	3b2f      	subs	r3, #47	; 0x2f
    1140:	712b      	strb	r3, [r5, #4]
    1142:	4b10      	ldr	r3, [pc, #64]	; (1184 <_spi_m_sync_init+0xf4>)
    1144:	80eb      	strh	r3, [r5, #6]
    1146:	2000      	movs	r0, #0
    1148:	bd70      	pop	{r4, r5, r6, pc}
    114a:	4a09      	ldr	r2, [pc, #36]	; (1170 <_spi_m_sync_init+0xe0>)
    114c:	4909      	ldr	r1, [pc, #36]	; (1174 <_spi_m_sync_init+0xe4>)
    114e:	2000      	movs	r0, #0
    1150:	4b09      	ldr	r3, [pc, #36]	; (1178 <_spi_m_sync_init+0xe8>)
    1152:	4798      	blx	r3
    1154:	200d      	movs	r0, #13
    1156:	4240      	negs	r0, r0
    1158:	e7f6      	b.n	1148 <_spi_m_sync_init+0xb8>
    115a:	0008      	movs	r0, r1
    115c:	1e43      	subs	r3, r0, #1
    115e:	4198      	sbcs	r0, r3
    1160:	b2c0      	uxtb	r0, r0
    1162:	4a03      	ldr	r2, [pc, #12]	; (1170 <_spi_m_sync_init+0xe0>)
    1164:	4903      	ldr	r1, [pc, #12]	; (1174 <_spi_m_sync_init+0xe4>)
    1166:	4b04      	ldr	r3, [pc, #16]	; (1178 <_spi_m_sync_init+0xe8>)
    1168:	4798      	blx	r3
    116a:	e7ad      	b.n	10c8 <_spi_m_sync_init+0x38>
    116c:	bdfff800 	.word	0xbdfff800
    1170:	00000925 	.word	0x00000925
    1174:	00001784 	.word	0x00001784
    1178:	00000819 	.word	0x00000819
    117c:	000008ef 	.word	0x000008ef
    1180:	0002000c 	.word	0x0002000c
    1184:	000001ff 	.word	0x000001ff

00001188 <_spi_m_sync_enable>:
    1188:	b510      	push	{r4, lr}
    118a:	1e04      	subs	r4, r0, #0
    118c:	d00c      	beq.n	11a8 <_spi_m_sync_enable+0x20>
    118e:	6800      	ldr	r0, [r0, #0]
    1190:	1e43      	subs	r3, r0, #1
    1192:	4198      	sbcs	r0, r3
    1194:	b2c0      	uxtb	r0, r0
    1196:	2298      	movs	r2, #152	; 0x98
    1198:	0112      	lsls	r2, r2, #4
    119a:	4904      	ldr	r1, [pc, #16]	; (11ac <_spi_m_sync_enable+0x24>)
    119c:	4b04      	ldr	r3, [pc, #16]	; (11b0 <_spi_m_sync_enable+0x28>)
    119e:	4798      	blx	r3
    11a0:	6820      	ldr	r0, [r4, #0]
    11a2:	4b04      	ldr	r3, [pc, #16]	; (11b4 <_spi_m_sync_enable+0x2c>)
    11a4:	4798      	blx	r3
    11a6:	bd10      	pop	{r4, pc}
    11a8:	2000      	movs	r0, #0
    11aa:	e7f4      	b.n	1196 <_spi_m_sync_enable+0xe>
    11ac:	00001784 	.word	0x00001784
    11b0:	00000819 	.word	0x00000819
    11b4:	000009c1 	.word	0x000009c1

000011b8 <_spi_m_sync_set_mode>:
    11b8:	b570      	push	{r4, r5, r6, lr}
    11ba:	0005      	movs	r5, r0
    11bc:	000c      	movs	r4, r1
    11be:	2800      	cmp	r0, #0
    11c0:	d00c      	beq.n	11dc <_spi_m_sync_set_mode+0x24>
    11c2:	6800      	ldr	r0, [r0, #0]
    11c4:	1e43      	subs	r3, r0, #1
    11c6:	4198      	sbcs	r0, r3
    11c8:	b2c0      	uxtb	r0, r0
    11ca:	4a05      	ldr	r2, [pc, #20]	; (11e0 <_spi_m_sync_set_mode+0x28>)
    11cc:	4905      	ldr	r1, [pc, #20]	; (11e4 <_spi_m_sync_set_mode+0x2c>)
    11ce:	4b06      	ldr	r3, [pc, #24]	; (11e8 <_spi_m_sync_set_mode+0x30>)
    11d0:	4798      	blx	r3
    11d2:	6828      	ldr	r0, [r5, #0]
    11d4:	0021      	movs	r1, r4
    11d6:	4b05      	ldr	r3, [pc, #20]	; (11ec <_spi_m_sync_set_mode+0x34>)
    11d8:	4798      	blx	r3
    11da:	bd70      	pop	{r4, r5, r6, pc}
    11dc:	2000      	movs	r0, #0
    11de:	e7f4      	b.n	11ca <_spi_m_sync_set_mode+0x12>
    11e0:	000009b8 	.word	0x000009b8
    11e4:	00001784 	.word	0x00001784
    11e8:	00000819 	.word	0x00000819
    11ec:	000009e1 	.word	0x000009e1

000011f0 <_spi_m_sync_trans>:
    11f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    11f2:	46de      	mov	lr, fp
    11f4:	4657      	mov	r7, sl
    11f6:	464e      	mov	r6, r9
    11f8:	4645      	mov	r5, r8
    11fa:	b5e0      	push	{r5, r6, r7, lr}
    11fc:	b083      	sub	sp, #12
    11fe:	4681      	mov	r9, r0
    1200:	000e      	movs	r6, r1
    1202:	6804      	ldr	r4, [r0, #0]
    1204:	680b      	ldr	r3, [r1, #0]
    1206:	4698      	mov	r8, r3
    1208:	684d      	ldr	r5, [r1, #4]
    120a:	7903      	ldrb	r3, [r0, #4]
    120c:	9301      	str	r3, [sp, #4]
    120e:	2800      	cmp	r0, #0
    1210:	d015      	beq.n	123e <_spi_m_sync_trans+0x4e>
    1212:	0020      	movs	r0, r4
    1214:	1e43      	subs	r3, r0, #1
    1216:	4198      	sbcs	r0, r3
    1218:	b2c0      	uxtb	r0, r0
    121a:	4a36      	ldr	r2, [pc, #216]	; (12f4 <_spi_m_sync_trans+0x104>)
    121c:	4936      	ldr	r1, [pc, #216]	; (12f8 <_spi_m_sync_trans+0x108>)
    121e:	4b37      	ldr	r3, [pc, #220]	; (12fc <_spi_m_sync_trans+0x10c>)
    1220:	4798      	blx	r3
    1222:	69e3      	ldr	r3, [r4, #28]
    1224:	075b      	lsls	r3, r3, #29
    1226:	d13f      	bne.n	12a8 <_spi_m_sync_trans+0xb8>
    1228:	2303      	movs	r3, #3
    122a:	69e0      	ldr	r0, [r4, #28]
    122c:	4018      	ands	r0, r3
    122e:	d1fc      	bne.n	122a <_spi_m_sync_trans+0x3a>
    1230:	6823      	ldr	r3, [r4, #0]
    1232:	079b      	lsls	r3, r3, #30
    1234:	d53b      	bpl.n	12ae <_spi_m_sync_trans+0xbe>
    1236:	0002      	movs	r2, r0
    1238:	2301      	movs	r3, #1
    123a:	469c      	mov	ip, r3
    123c:	e009      	b.n	1252 <_spi_m_sync_trans+0x62>
    123e:	2000      	movs	r0, #0
    1240:	e7eb      	b.n	121a <_spi_m_sync_trans+0x2a>
    1242:	3501      	adds	r5, #1
    1244:	3201      	adds	r2, #1
    1246:	b25b      	sxtb	r3, r3
    1248:	2b00      	cmp	r3, #0
    124a:	db16      	blt.n	127a <_spi_m_sync_trans+0x8a>
    124c:	68b3      	ldr	r3, [r6, #8]
    124e:	4283      	cmp	r3, r0
    1250:	d927      	bls.n	12a2 <_spi_m_sync_trans+0xb2>
    1252:	7e23      	ldrb	r3, [r4, #24]
    1254:	b2db      	uxtb	r3, r3
    1256:	2104      	movs	r1, #4
    1258:	4219      	tst	r1, r3
    125a:	d02b      	beq.n	12b4 <_spi_m_sync_trans+0xc4>
    125c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    125e:	2d00      	cmp	r5, #0
    1260:	d0f0      	beq.n	1244 <_spi_m_sync_trans+0x54>
    1262:	702f      	strb	r7, [r5, #0]
    1264:	9901      	ldr	r1, [sp, #4]
    1266:	2901      	cmp	r1, #1
    1268:	d9eb      	bls.n	1242 <_spi_m_sync_trans+0x52>
    126a:	0a3f      	lsrs	r7, r7, #8
    126c:	706f      	strb	r7, [r5, #1]
    126e:	3502      	adds	r5, #2
    1270:	e7e8      	b.n	1244 <_spi_m_sync_trans+0x54>
    1272:	2101      	movs	r1, #1
    1274:	468b      	mov	fp, r1
    1276:	44d8      	add	r8, fp
    1278:	e037      	b.n	12ea <_spi_m_sync_trans+0xfa>
    127a:	2301      	movs	r3, #1
    127c:	425b      	negs	r3, r3
    127e:	8363      	strh	r3, [r4, #26]
    1280:	3381      	adds	r3, #129	; 0x81
    1282:	7623      	strb	r3, [r4, #24]
    1284:	2013      	movs	r0, #19
    1286:	4240      	negs	r0, r0
    1288:	2203      	movs	r2, #3
    128a:	7e23      	ldrb	r3, [r4, #24]
    128c:	4213      	tst	r3, r2
    128e:	d0fc      	beq.n	128a <_spi_m_sync_trans+0x9a>
    1290:	2303      	movs	r3, #3
    1292:	7623      	strb	r3, [r4, #24]
    1294:	b003      	add	sp, #12
    1296:	bc3c      	pop	{r2, r3, r4, r5}
    1298:	4690      	mov	r8, r2
    129a:	4699      	mov	r9, r3
    129c:	46a2      	mov	sl, r4
    129e:	46ab      	mov	fp, r5
    12a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12a2:	4293      	cmp	r3, r2
    12a4:	d8d5      	bhi.n	1252 <_spi_m_sync_trans+0x62>
    12a6:	e7ef      	b.n	1288 <_spi_m_sync_trans+0x98>
    12a8:	2004      	movs	r0, #4
    12aa:	4240      	negs	r0, r0
    12ac:	e7f2      	b.n	1294 <_spi_m_sync_trans+0xa4>
    12ae:	2014      	movs	r0, #20
    12b0:	4240      	negs	r0, r0
    12b2:	e7ef      	b.n	1294 <_spi_m_sync_trans+0xa4>
    12b4:	4290      	cmp	r0, r2
    12b6:	d8c6      	bhi.n	1246 <_spi_m_sync_trans+0x56>
    12b8:	4667      	mov	r7, ip
    12ba:	421f      	tst	r7, r3
    12bc:	d0c3      	beq.n	1246 <_spi_m_sync_trans+0x56>
    12be:	464f      	mov	r7, r9
    12c0:	88ff      	ldrh	r7, [r7, #6]
    12c2:	46ba      	mov	sl, r7
    12c4:	4647      	mov	r7, r8
    12c6:	2f00      	cmp	r7, #0
    12c8:	d00f      	beq.n	12ea <_spi_m_sync_trans+0xfa>
    12ca:	783f      	ldrb	r7, [r7, #0]
    12cc:	46ba      	mov	sl, r7
    12ce:	9901      	ldr	r1, [sp, #4]
    12d0:	2901      	cmp	r1, #1
    12d2:	d9ce      	bls.n	1272 <_spi_m_sync_trans+0x82>
    12d4:	4647      	mov	r7, r8
    12d6:	787f      	ldrb	r7, [r7, #1]
    12d8:	023f      	lsls	r7, r7, #8
    12da:	46bb      	mov	fp, r7
    12dc:	4657      	mov	r7, sl
    12de:	4659      	mov	r1, fp
    12e0:	430f      	orrs	r7, r1
    12e2:	46ba      	mov	sl, r7
    12e4:	2102      	movs	r1, #2
    12e6:	468b      	mov	fp, r1
    12e8:	44d8      	add	r8, fp
    12ea:	3001      	adds	r0, #1
    12ec:	4657      	mov	r7, sl
    12ee:	62a7      	str	r7, [r4, #40]	; 0x28
    12f0:	e7a9      	b.n	1246 <_spi_m_sync_trans+0x56>
    12f2:	46c0      	nop			; (mov r8, r8)
    12f4:	00000a85 	.word	0x00000a85
    12f8:	00001784 	.word	0x00001784
    12fc:	00000819 	.word	0x00000819

00001300 <_sysctrl_init_sources>:
    1300:	4b0e      	ldr	r3, [pc, #56]	; (133c <_sysctrl_init_sources+0x3c>)
    1302:	6a1a      	ldr	r2, [r3, #32]
    1304:	6a19      	ldr	r1, [r3, #32]
    1306:	480e      	ldr	r0, [pc, #56]	; (1340 <_sysctrl_init_sources+0x40>)
    1308:	4002      	ands	r2, r0
    130a:	0f89      	lsrs	r1, r1, #30
    130c:	0789      	lsls	r1, r1, #30
    130e:	480d      	ldr	r0, [pc, #52]	; (1344 <_sysctrl_init_sources+0x44>)
    1310:	4301      	orrs	r1, r0
    1312:	430a      	orrs	r2, r1
    1314:	621a      	str	r2, [r3, #32]
    1316:	699a      	ldr	r2, [r3, #24]
    1318:	2102      	movs	r1, #2
    131a:	430a      	orrs	r2, r1
    131c:	619a      	str	r2, [r3, #24]
    131e:	7f1a      	ldrb	r2, [r3, #28]
    1320:	311d      	adds	r1, #29
    1322:	400a      	ands	r2, r1
    1324:	771a      	strb	r2, [r3, #28]
    1326:	0019      	movs	r1, r3
    1328:	2208      	movs	r2, #8
    132a:	68cb      	ldr	r3, [r1, #12]
    132c:	421a      	tst	r2, r3
    132e:	d0fc      	beq.n	132a <_sysctrl_init_sources+0x2a>
    1330:	4a02      	ldr	r2, [pc, #8]	; (133c <_sysctrl_init_sources+0x3c>)
    1332:	6a13      	ldr	r3, [r2, #32]
    1334:	2180      	movs	r1, #128	; 0x80
    1336:	430b      	orrs	r3, r1
    1338:	6213      	str	r3, [r2, #32]
    133a:	4770      	bx	lr
    133c:	40000800 	.word	0x40000800
    1340:	0fff0000 	.word	0x0fff0000
    1344:	00000302 	.word	0x00000302

00001348 <_sysctrl_init_referenced_generators>:
    1348:	4a02      	ldr	r2, [pc, #8]	; (1354 <_sysctrl_init_referenced_generators+0xc>)
    134a:	6993      	ldr	r3, [r2, #24]
    134c:	2102      	movs	r1, #2
    134e:	438b      	bics	r3, r1
    1350:	6193      	str	r3, [r2, #24]
    1352:	4770      	bx	lr
    1354:	40000800 	.word	0x40000800

00001358 <_gpio_get_level>:

/**
 * \brief Get input levels on all port pins
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
    1358:	b510      	push	{r4, lr}
    135a:	b082      	sub	sp, #8
    135c:	0004      	movs	r4, r0
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    135e:	a801      	add	r0, sp, #4
    1360:	4b0b      	ldr	r3, [pc, #44]	; (1390 <_gpio_get_level+0x38>)
    1362:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    1364:	01e3      	lsls	r3, r4, #7
    1366:	22c0      	movs	r2, #192	; 0xc0
    1368:	05d2      	lsls	r2, r2, #23
    136a:	589c      	ldr	r4, [r3, r2]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    136c:	4a09      	ldr	r2, [pc, #36]	; (1394 <_gpio_get_level+0x3c>)
    136e:	189a      	adds	r2, r3, r2
    1370:	6a12      	ldr	r2, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    1372:	21c0      	movs	r1, #192	; 0xc0
    1374:	05c9      	lsls	r1, r1, #23
    1376:	468c      	mov	ip, r1
    1378:	4463      	add	r3, ip
    137a:	691b      	ldr	r3, [r3, #16]

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT_IOBUS, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT_IOBUS, port) & dir_tmp;
    137c:	4053      	eors	r3, r2
    137e:	401c      	ands	r4, r3
    1380:	4054      	eors	r4, r2

	CRITICAL_SECTION_LEAVE();
    1382:	a801      	add	r0, sp, #4
    1384:	4b04      	ldr	r3, [pc, #16]	; (1398 <_gpio_get_level+0x40>)
    1386:	4798      	blx	r3

	return tmp;
}
    1388:	0020      	movs	r0, r4
    138a:	b002      	add	sp, #8
    138c:	bd10      	pop	{r4, pc}
    138e:	46c0      	nop			; (mov r8, r8)
    1390:	00000411 	.word	0x00000411
    1394:	41004400 	.word	0x41004400
    1398:	0000041f 	.word	0x0000041f

0000139c <SPI_Send_Data>:
	while(1){
		//enc_read();
		step();
	}
}
void SPI_Send_Data(uint8_t data[5]){
    139c:	b570      	push	{r4, r5, r6, lr}
    139e:	b082      	sub	sp, #8
    13a0:	0006      	movs	r6, r0
	
	struct io_descriptor *io;
	spi_m_sync_get_io_descriptor(&SPI_0, &io);
    13a2:	4c0a      	ldr	r4, [pc, #40]	; (13cc <SPI_Send_Data+0x30>)
    13a4:	a901      	add	r1, sp, #4
    13a6:	0020      	movs	r0, r4
    13a8:	4b09      	ldr	r3, [pc, #36]	; (13d0 <SPI_Send_Data+0x34>)
    13aa:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    13ac:	0020      	movs	r0, r4
    13ae:	4b09      	ldr	r3, [pc, #36]	; (13d4 <SPI_Send_Data+0x38>)
    13b0:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    13b2:	24c0      	movs	r4, #192	; 0xc0
    13b4:	05e4      	lsls	r4, r4, #23
    13b6:	2580      	movs	r5, #128	; 0x80
    13b8:	00ed      	lsls	r5, r5, #3
    13ba:	6165      	str	r5, [r4, #20]
	//_spi_m_sync_io_write(&SPI_0,data,5);
	gpio_set_pin_level(CFG3,false);
	io_write(io, data, 5);
    13bc:	2205      	movs	r2, #5
    13be:	0031      	movs	r1, r6
    13c0:	9801      	ldr	r0, [sp, #4]
    13c2:	4b05      	ldr	r3, [pc, #20]	; (13d8 <SPI_Send_Data+0x3c>)
    13c4:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    13c6:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(CFG3,true);
}
    13c8:	b002      	add	sp, #8
    13ca:	bd70      	pop	{r4, r5, r6, pc}
    13cc:	20000068 	.word	0x20000068
    13d0:	000006a9 	.word	0x000006a9
    13d4:	00000595 	.word	0x00000595
    13d8:	0000050d 	.word	0x0000050d

000013dc <spi_setup>:
void spi_setup(){//by driving SPI_MODE High, we enable SPI control to give it register configurations
    13dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    13de:	23c0      	movs	r3, #192	; 0xc0
    13e0:	05db      	lsls	r3, r3, #23
    13e2:	2280      	movs	r2, #128	; 0x80
    13e4:	0292      	lsls	r2, r2, #10
    13e6:	619a      	str	r2, [r3, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    13e8:	2280      	movs	r2, #128	; 0x80
    13ea:	02d2      	lsls	r2, r2, #11
    13ec:	615a      	str	r2, [r3, #20]
    13ee:	2280      	movs	r2, #128	; 0x80
    13f0:	0252      	lsls	r2, r2, #9
    13f2:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    13f4:	2280      	movs	r2, #128	; 0x80
    13f6:	00d2      	lsls	r2, r2, #3
    13f8:	619a      	str	r2, [r3, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    13fa:	2280      	movs	r2, #128	; 0x80
    13fc:	0212      	lsls	r2, r2, #8
    13fe:	615a      	str	r2, [r3, #20]
    1400:	4c06      	ldr	r4, [pc, #24]	; (141c <spi_setup+0x40>)
    1402:	0027      	movs	r7, r4
    1404:	372d      	adds	r7, #45	; 0x2d
	gpio_set_pin_level(CFG4,false);
	gpio_set_pin_level(CFG6,false);
	gpio_set_pin_level(CFG3,true);//SS high for now
	gpio_set_pin_level(dirPin,false);
	for(int i=0; i<9;i++){
		SPI_Send_Data(required[i]);
    1406:	4e06      	ldr	r6, [pc, #24]	; (1420 <spi_setup+0x44>)
		delay_ms(10);
    1408:	4d06      	ldr	r5, [pc, #24]	; (1424 <spi_setup+0x48>)
		SPI_Send_Data(required[i]);
    140a:	0020      	movs	r0, r4
    140c:	47b0      	blx	r6
		delay_ms(10);
    140e:	200a      	movs	r0, #10
    1410:	47a8      	blx	r5
    1412:	3405      	adds	r4, #5
	for(int i=0; i<9;i++){
    1414:	42bc      	cmp	r4, r7
    1416:	d1f8      	bne.n	140a <spi_setup+0x2e>
	}
}
    1418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    141a:	46c0      	nop			; (mov r8, r8)
    141c:	000017a0 	.word	0x000017a0
    1420:	0000139d 	.word	0x0000139d
    1424:	0000044d 	.word	0x0000044d

00001428 <step>:
	gpio_set_pin_level(stepPin,false);
}
void dir_change(bool dir){
	gpio_set_pin_level(dirPin, dir);
}
void step(){
    1428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(is_stepping == true){
    142a:	4b09      	ldr	r3, [pc, #36]	; (1450 <step+0x28>)
    142c:	781b      	ldrb	r3, [r3, #0]
    142e:	2b00      	cmp	r3, #0
    1430:	d100      	bne.n	1434 <step+0xc>
	gpio_set_pin_level(stepPin, true);
	delay_us(delay/2);
	gpio_set_pin_level(stepPin, false);
	delay_us(delay/2);
	}
}
    1432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1434:	26c0      	movs	r6, #192	; 0xc0
    1436:	05f6      	lsls	r6, r6, #23
    1438:	2780      	movs	r7, #128	; 0x80
    143a:	01ff      	lsls	r7, r7, #7
    143c:	61b7      	str	r7, [r6, #24]
	delay_us(delay/2);
    143e:	25fa      	movs	r5, #250	; 0xfa
    1440:	00ad      	lsls	r5, r5, #2
    1442:	0028      	movs	r0, r5
    1444:	4c03      	ldr	r4, [pc, #12]	; (1454 <step+0x2c>)
    1446:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1448:	6177      	str	r7, [r6, #20]
	delay_us(delay/2);
    144a:	0028      	movs	r0, r5
    144c:	47a0      	blx	r4
}
    144e:	e7f0      	b.n	1432 <step+0xa>
    1450:	20000000 	.word	0x20000000
    1454:	0000042d 	.word	0x0000042d

00001458 <main>:
{
    1458:	b570      	push	{r4, r5, r6, lr}
	atmel_start_init();
    145a:	4b32      	ldr	r3, [pc, #200]	; (1524 <main+0xcc>)
    145c:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    145e:	22c0      	movs	r2, #192	; 0xc0
    1460:	05d2      	lsls	r2, r2, #23
    1462:	2380      	movs	r3, #128	; 0x80
    1464:	005b      	lsls	r3, r3, #1
    1466:	6093      	str	r3, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1468:	4b2f      	ldr	r3, [pc, #188]	; (1528 <main+0xd0>)
    146a:	4930      	ldr	r1, [pc, #192]	; (152c <main+0xd4>)
    146c:	6299      	str	r1, [r3, #40]	; 0x28
    146e:	21c0      	movs	r1, #192	; 0xc0
    1470:	0609      	lsls	r1, r1, #24
    1472:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1474:	2080      	movs	r0, #128	; 0x80
    1476:	0100      	lsls	r0, r0, #4
    1478:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    147a:	482d      	ldr	r0, [pc, #180]	; (1530 <main+0xd8>)
    147c:	6298      	str	r0, [r3, #40]	; 0x28
    147e:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1480:	2080      	movs	r0, #128	; 0x80
    1482:	0080      	lsls	r0, r0, #2
    1484:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1486:	482b      	ldr	r0, [pc, #172]	; (1534 <main+0xdc>)
    1488:	6298      	str	r0, [r3, #40]	; 0x28
    148a:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    148c:	2080      	movs	r0, #128	; 0x80
    148e:	00c0      	lsls	r0, r0, #3
    1490:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1492:	4829      	ldr	r0, [pc, #164]	; (1538 <main+0xe0>)
    1494:	6298      	str	r0, [r3, #40]	; 0x28
    1496:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1498:	2080      	movs	r0, #128	; 0x80
    149a:	02c0      	lsls	r0, r0, #11
    149c:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    149e:	2080      	movs	r0, #128	; 0x80
    14a0:	05c0      	lsls	r0, r0, #23
    14a2:	6298      	str	r0, [r3, #40]	; 0x28
    14a4:	4c25      	ldr	r4, [pc, #148]	; (153c <main+0xe4>)
    14a6:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    14a8:	2480      	movs	r4, #128	; 0x80
    14aa:	0324      	lsls	r4, r4, #12
    14ac:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    14ae:	6298      	str	r0, [r3, #40]	; 0x28
    14b0:	4c23      	ldr	r4, [pc, #140]	; (1540 <main+0xe8>)
    14b2:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    14b4:	2480      	movs	r4, #128	; 0x80
    14b6:	0264      	lsls	r4, r4, #9
    14b8:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    14ba:	6298      	str	r0, [r3, #40]	; 0x28
    14bc:	4c21      	ldr	r4, [pc, #132]	; (1544 <main+0xec>)
    14be:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    14c0:	2480      	movs	r4, #128	; 0x80
    14c2:	0224      	lsls	r4, r4, #8
    14c4:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    14c6:	4c20      	ldr	r4, [pc, #128]	; (1548 <main+0xf0>)
    14c8:	629c      	str	r4, [r3, #40]	; 0x28
    14ca:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    14cc:	2480      	movs	r4, #128	; 0x80
    14ce:	01e4      	lsls	r4, r4, #7
    14d0:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    14d2:	4c1e      	ldr	r4, [pc, #120]	; (154c <main+0xf4>)
    14d4:	629c      	str	r4, [r3, #40]	; 0x28
    14d6:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    14d8:	2180      	movs	r1, #128	; 0x80
    14da:	0289      	lsls	r1, r1, #10
    14dc:	6091      	str	r1, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    14de:	6298      	str	r0, [r3, #40]	; 0x28
    14e0:	491b      	ldr	r1, [pc, #108]	; (1550 <main+0xf8>)
    14e2:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    14e4:	2110      	movs	r1, #16
    14e6:	6051      	str	r1, [r2, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    14e8:	491a      	ldr	r1, [pc, #104]	; (1554 <main+0xfc>)
    14ea:	6299      	str	r1, [r3, #40]	; 0x28
    14ec:	491a      	ldr	r1, [pc, #104]	; (1558 <main+0x100>)
    14ee:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    14f0:	2020      	movs	r0, #32
    14f2:	6050      	str	r0, [r2, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    14f4:	4a19      	ldr	r2, [pc, #100]	; (155c <main+0x104>)
    14f6:	629a      	str	r2, [r3, #40]	; 0x28
    14f8:	6299      	str	r1, [r3, #40]	; 0x28
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    14fa:	2000      	movs	r0, #0
    14fc:	4d18      	ldr	r5, [pc, #96]	; (1560 <main+0x108>)
    14fe:	47a8      	blx	r5
    1500:	0004      	movs	r4, r0
    1502:	2000      	movs	r0, #0
    1504:	47a8      	blx	r5
    1506:	0923      	lsrs	r3, r4, #4
    1508:	2201      	movs	r2, #1
    150a:	4013      	ands	r3, r2
	previous = gpio_get_pin_level(IFA)*2 + gpio_get_pin_level(IFB);//encoder stuff
    150c:	005b      	lsls	r3, r3, #1
    150e:	0940      	lsrs	r0, r0, #5
    1510:	4002      	ands	r2, r0
    1512:	189b      	adds	r3, r3, r2
    1514:	4a13      	ldr	r2, [pc, #76]	; (1564 <main+0x10c>)
    1516:	7013      	strb	r3, [r2, #0]
	spi_setup();
    1518:	4b13      	ldr	r3, [pc, #76]	; (1568 <main+0x110>)
    151a:	4798      	blx	r3
		step();
    151c:	4c13      	ldr	r4, [pc, #76]	; (156c <main+0x114>)
    151e:	47a0      	blx	r4
    1520:	e7fd      	b.n	151e <main+0xc6>
    1522:	46c0      	nop			; (mov r8, r8)
    1524:	00000115 	.word	0x00000115
    1528:	41004400 	.word	0x41004400
    152c:	40000100 	.word	0x40000100
    1530:	40000800 	.word	0x40000800
    1534:	40000200 	.word	0x40000200
    1538:	40000400 	.word	0x40000400
    153c:	c0000004 	.word	0xc0000004
    1540:	c0000008 	.word	0xc0000008
    1544:	c0000001 	.word	0xc0000001
    1548:	40008000 	.word	0x40008000
    154c:	40004000 	.word	0x40004000
    1550:	c0000002 	.word	0xc0000002
    1554:	40020010 	.word	0x40020010
    1558:	c0020000 	.word	0xc0020000
    155c:	40020020 	.word	0x40020020
    1560:	00001359 	.word	0x00001359
    1564:	200000bd 	.word	0x200000bd
    1568:	000013dd 	.word	0x000013dd
    156c:	00001429 	.word	0x00001429

00001570 <__udivsi3>:
    1570:	2200      	movs	r2, #0
    1572:	0843      	lsrs	r3, r0, #1
    1574:	428b      	cmp	r3, r1
    1576:	d374      	bcc.n	1662 <__udivsi3+0xf2>
    1578:	0903      	lsrs	r3, r0, #4
    157a:	428b      	cmp	r3, r1
    157c:	d35f      	bcc.n	163e <__udivsi3+0xce>
    157e:	0a03      	lsrs	r3, r0, #8
    1580:	428b      	cmp	r3, r1
    1582:	d344      	bcc.n	160e <__udivsi3+0x9e>
    1584:	0b03      	lsrs	r3, r0, #12
    1586:	428b      	cmp	r3, r1
    1588:	d328      	bcc.n	15dc <__udivsi3+0x6c>
    158a:	0c03      	lsrs	r3, r0, #16
    158c:	428b      	cmp	r3, r1
    158e:	d30d      	bcc.n	15ac <__udivsi3+0x3c>
    1590:	22ff      	movs	r2, #255	; 0xff
    1592:	0209      	lsls	r1, r1, #8
    1594:	ba12      	rev	r2, r2
    1596:	0c03      	lsrs	r3, r0, #16
    1598:	428b      	cmp	r3, r1
    159a:	d302      	bcc.n	15a2 <__udivsi3+0x32>
    159c:	1212      	asrs	r2, r2, #8
    159e:	0209      	lsls	r1, r1, #8
    15a0:	d065      	beq.n	166e <__udivsi3+0xfe>
    15a2:	0b03      	lsrs	r3, r0, #12
    15a4:	428b      	cmp	r3, r1
    15a6:	d319      	bcc.n	15dc <__udivsi3+0x6c>
    15a8:	e000      	b.n	15ac <__udivsi3+0x3c>
    15aa:	0a09      	lsrs	r1, r1, #8
    15ac:	0bc3      	lsrs	r3, r0, #15
    15ae:	428b      	cmp	r3, r1
    15b0:	d301      	bcc.n	15b6 <__udivsi3+0x46>
    15b2:	03cb      	lsls	r3, r1, #15
    15b4:	1ac0      	subs	r0, r0, r3
    15b6:	4152      	adcs	r2, r2
    15b8:	0b83      	lsrs	r3, r0, #14
    15ba:	428b      	cmp	r3, r1
    15bc:	d301      	bcc.n	15c2 <__udivsi3+0x52>
    15be:	038b      	lsls	r3, r1, #14
    15c0:	1ac0      	subs	r0, r0, r3
    15c2:	4152      	adcs	r2, r2
    15c4:	0b43      	lsrs	r3, r0, #13
    15c6:	428b      	cmp	r3, r1
    15c8:	d301      	bcc.n	15ce <__udivsi3+0x5e>
    15ca:	034b      	lsls	r3, r1, #13
    15cc:	1ac0      	subs	r0, r0, r3
    15ce:	4152      	adcs	r2, r2
    15d0:	0b03      	lsrs	r3, r0, #12
    15d2:	428b      	cmp	r3, r1
    15d4:	d301      	bcc.n	15da <__udivsi3+0x6a>
    15d6:	030b      	lsls	r3, r1, #12
    15d8:	1ac0      	subs	r0, r0, r3
    15da:	4152      	adcs	r2, r2
    15dc:	0ac3      	lsrs	r3, r0, #11
    15de:	428b      	cmp	r3, r1
    15e0:	d301      	bcc.n	15e6 <__udivsi3+0x76>
    15e2:	02cb      	lsls	r3, r1, #11
    15e4:	1ac0      	subs	r0, r0, r3
    15e6:	4152      	adcs	r2, r2
    15e8:	0a83      	lsrs	r3, r0, #10
    15ea:	428b      	cmp	r3, r1
    15ec:	d301      	bcc.n	15f2 <__udivsi3+0x82>
    15ee:	028b      	lsls	r3, r1, #10
    15f0:	1ac0      	subs	r0, r0, r3
    15f2:	4152      	adcs	r2, r2
    15f4:	0a43      	lsrs	r3, r0, #9
    15f6:	428b      	cmp	r3, r1
    15f8:	d301      	bcc.n	15fe <__udivsi3+0x8e>
    15fa:	024b      	lsls	r3, r1, #9
    15fc:	1ac0      	subs	r0, r0, r3
    15fe:	4152      	adcs	r2, r2
    1600:	0a03      	lsrs	r3, r0, #8
    1602:	428b      	cmp	r3, r1
    1604:	d301      	bcc.n	160a <__udivsi3+0x9a>
    1606:	020b      	lsls	r3, r1, #8
    1608:	1ac0      	subs	r0, r0, r3
    160a:	4152      	adcs	r2, r2
    160c:	d2cd      	bcs.n	15aa <__udivsi3+0x3a>
    160e:	09c3      	lsrs	r3, r0, #7
    1610:	428b      	cmp	r3, r1
    1612:	d301      	bcc.n	1618 <__udivsi3+0xa8>
    1614:	01cb      	lsls	r3, r1, #7
    1616:	1ac0      	subs	r0, r0, r3
    1618:	4152      	adcs	r2, r2
    161a:	0983      	lsrs	r3, r0, #6
    161c:	428b      	cmp	r3, r1
    161e:	d301      	bcc.n	1624 <__udivsi3+0xb4>
    1620:	018b      	lsls	r3, r1, #6
    1622:	1ac0      	subs	r0, r0, r3
    1624:	4152      	adcs	r2, r2
    1626:	0943      	lsrs	r3, r0, #5
    1628:	428b      	cmp	r3, r1
    162a:	d301      	bcc.n	1630 <__udivsi3+0xc0>
    162c:	014b      	lsls	r3, r1, #5
    162e:	1ac0      	subs	r0, r0, r3
    1630:	4152      	adcs	r2, r2
    1632:	0903      	lsrs	r3, r0, #4
    1634:	428b      	cmp	r3, r1
    1636:	d301      	bcc.n	163c <__udivsi3+0xcc>
    1638:	010b      	lsls	r3, r1, #4
    163a:	1ac0      	subs	r0, r0, r3
    163c:	4152      	adcs	r2, r2
    163e:	08c3      	lsrs	r3, r0, #3
    1640:	428b      	cmp	r3, r1
    1642:	d301      	bcc.n	1648 <__udivsi3+0xd8>
    1644:	00cb      	lsls	r3, r1, #3
    1646:	1ac0      	subs	r0, r0, r3
    1648:	4152      	adcs	r2, r2
    164a:	0883      	lsrs	r3, r0, #2
    164c:	428b      	cmp	r3, r1
    164e:	d301      	bcc.n	1654 <__udivsi3+0xe4>
    1650:	008b      	lsls	r3, r1, #2
    1652:	1ac0      	subs	r0, r0, r3
    1654:	4152      	adcs	r2, r2
    1656:	0843      	lsrs	r3, r0, #1
    1658:	428b      	cmp	r3, r1
    165a:	d301      	bcc.n	1660 <__udivsi3+0xf0>
    165c:	004b      	lsls	r3, r1, #1
    165e:	1ac0      	subs	r0, r0, r3
    1660:	4152      	adcs	r2, r2
    1662:	1a41      	subs	r1, r0, r1
    1664:	d200      	bcs.n	1668 <__udivsi3+0xf8>
    1666:	4601      	mov	r1, r0
    1668:	4152      	adcs	r2, r2
    166a:	4610      	mov	r0, r2
    166c:	4770      	bx	lr
    166e:	e7ff      	b.n	1670 <__udivsi3+0x100>
    1670:	b501      	push	{r0, lr}
    1672:	2000      	movs	r0, #0
    1674:	f000 f806 	bl	1684 <__aeabi_idiv0>
    1678:	bd02      	pop	{r1, pc}
    167a:	46c0      	nop			; (mov r8, r8)

0000167c <__aeabi_uidivmod>:
    167c:	2900      	cmp	r1, #0
    167e:	d0f7      	beq.n	1670 <__udivsi3+0x100>
    1680:	e776      	b.n	1570 <__udivsi3>
    1682:	4770      	bx	lr

00001684 <__aeabi_idiv0>:
    1684:	4770      	bx	lr
    1686:	46c0      	nop			; (mov r8, r8)

00001688 <__libc_init_array>:
    1688:	b570      	push	{r4, r5, r6, lr}
    168a:	2600      	movs	r6, #0
    168c:	4d0c      	ldr	r5, [pc, #48]	; (16c0 <__libc_init_array+0x38>)
    168e:	4c0d      	ldr	r4, [pc, #52]	; (16c4 <__libc_init_array+0x3c>)
    1690:	1b64      	subs	r4, r4, r5
    1692:	10a4      	asrs	r4, r4, #2
    1694:	42a6      	cmp	r6, r4
    1696:	d109      	bne.n	16ac <__libc_init_array+0x24>
    1698:	2600      	movs	r6, #0
    169a:	f000 f89f 	bl	17dc <_init>
    169e:	4d0a      	ldr	r5, [pc, #40]	; (16c8 <__libc_init_array+0x40>)
    16a0:	4c0a      	ldr	r4, [pc, #40]	; (16cc <__libc_init_array+0x44>)
    16a2:	1b64      	subs	r4, r4, r5
    16a4:	10a4      	asrs	r4, r4, #2
    16a6:	42a6      	cmp	r6, r4
    16a8:	d105      	bne.n	16b6 <__libc_init_array+0x2e>
    16aa:	bd70      	pop	{r4, r5, r6, pc}
    16ac:	00b3      	lsls	r3, r6, #2
    16ae:	58eb      	ldr	r3, [r5, r3]
    16b0:	4798      	blx	r3
    16b2:	3601      	adds	r6, #1
    16b4:	e7ee      	b.n	1694 <__libc_init_array+0xc>
    16b6:	00b3      	lsls	r3, r6, #2
    16b8:	58eb      	ldr	r3, [r5, r3]
    16ba:	4798      	blx	r3
    16bc:	3601      	adds	r6, #1
    16be:	e7f2      	b.n	16a6 <__libc_init_array+0x1e>
    16c0:	000017e8 	.word	0x000017e8
    16c4:	000017e8 	.word	0x000017e8
    16c8:	000017e8 	.word	0x000017e8
    16cc:	000017ec 	.word	0x000017ec
    16d0:	682f2e2e 	.word	0x682f2e2e
    16d4:	732f6c61 	.word	0x732f6c61
    16d8:	682f6372 	.word	0x682f6372
    16dc:	695f6c61 	.word	0x695f6c61
    16e0:	6d5f6332 	.word	0x6d5f6332
    16e4:	6e79735f 	.word	0x6e79735f
    16e8:	00632e63 	.word	0x00632e63
    16ec:	682f2e2e 	.word	0x682f2e2e
    16f0:	732f6c61 	.word	0x732f6c61
    16f4:	682f6372 	.word	0x682f6372
    16f8:	695f6c61 	.word	0x695f6c61
    16fc:	00632e6f 	.word	0x00632e6f
    1700:	682f2e2e 	.word	0x682f2e2e
    1704:	732f6c61 	.word	0x732f6c61
    1708:	682f6372 	.word	0x682f6372
    170c:	735f6c61 	.word	0x735f6c61
    1710:	6d5f6970 	.word	0x6d5f6970
    1714:	6e79735f 	.word	0x6e79735f
    1718:	00632e63 	.word	0x00632e63
    171c:	682f2e2e 	.word	0x682f2e2e
    1720:	732f6c61 	.word	0x732f6c61
    1724:	682f6372 	.word	0x682f6372
    1728:	745f6c61 	.word	0x745f6c61
    172c:	72656d69 	.word	0x72656d69
    1730:	0000632e 	.word	0x0000632e
    1734:	682f2e2e 	.word	0x682f2e2e
    1738:	752f6c61 	.word	0x752f6c61
    173c:	736c6974 	.word	0x736c6974
    1740:	6372732f 	.word	0x6372732f
    1744:	6974752f 	.word	0x6974752f
    1748:	6c5f736c 	.word	0x6c5f736c
    174c:	2e747369 	.word	0x2e747369
    1750:	00000063 	.word	0x00000063
    1754:	682f2e2e 	.word	0x682f2e2e
    1758:	722f6c70 	.word	0x722f6c70
    175c:	682f6374 	.word	0x682f6374
    1760:	725f6c70 	.word	0x725f6c70
    1764:	632e6374 	.word	0x632e6374
    1768:	00000000 	.word	0x00000000

0000176c <_i2cms>:
    176c:	00000003 00200014 00000100 000000ff     ...... .........
    177c:	00d70000 000f4240 682f2e2e 732f6c70     ....@B..../hpl/s
    178c:	6f637265 70682f6d 65735f6c 6d6f6372     ercom/hpl_sercom
    179c:	0000632e                                .c..

000017a0 <required>:
    17a0:	000101ec 060090c2 00910a1f 800a0000     ................
    17b0:	03000000 00000093 00000000 00000000     ................
	...

000017d0 <threshold>:
    17d0:	000000c8                                ....

000017d4 <delay>:
    17d4:	000007d0                                ....

000017d8 <target>:
    17d8:	00000000                                ....

000017dc <_init>:
    17dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    17de:	46c0      	nop			; (mov r8, r8)
    17e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    17e2:	bc08      	pop	{r3}
    17e4:	469e      	mov	lr, r3
    17e6:	4770      	bx	lr

000017e8 <__init_array_start>:
    17e8:	000000dd 	.word	0x000000dd

000017ec <_fini>:
    17ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    17ee:	46c0      	nop			; (mov r8, r8)
    17f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    17f2:	bc08      	pop	{r3}
    17f4:	469e      	mov	lr, r3
    17f6:	4770      	bx	lr

000017f8 <__fini_array_start>:
    17f8:	000000b5 	.word	0x000000b5
