// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "xfMat2hlsStrm9.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic xfMat2hlsStrm9::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic xfMat2hlsStrm9::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<5> xfMat2hlsStrm9::ap_ST_fsm_state1 = "1";
const sc_lv<5> xfMat2hlsStrm9::ap_ST_fsm_state2 = "10";
const sc_lv<5> xfMat2hlsStrm9::ap_ST_fsm_state3 = "100";
const sc_lv<5> xfMat2hlsStrm9::ap_ST_fsm_pp0_stage0 = "1000";
const sc_lv<5> xfMat2hlsStrm9::ap_ST_fsm_state6 = "10000";
const bool xfMat2hlsStrm9::ap_const_boolean_1 = true;
const sc_lv<32> xfMat2hlsStrm9::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> xfMat2hlsStrm9::ap_const_lv32_3 = "11";
const bool xfMat2hlsStrm9::ap_const_boolean_0 = false;
const sc_lv<1> xfMat2hlsStrm9::ap_const_lv1_1 = "1";
const sc_lv<32> xfMat2hlsStrm9::ap_const_lv32_1 = "1";
const sc_lv<32> xfMat2hlsStrm9::ap_const_lv32_2 = "10";
const sc_lv<1> xfMat2hlsStrm9::ap_const_lv1_0 = "0";
const sc_lv<30> xfMat2hlsStrm9::ap_const_lv30_1 = "1";
const sc_lv<30> xfMat2hlsStrm9::ap_const_lv30_0 = "000000000000000000000000000000";
const sc_lv<32> xfMat2hlsStrm9::ap_const_lv32_1C = "11100";
const sc_lv<32> xfMat2hlsStrm9::ap_const_lv32_1F = "11111";
const sc_lv<8> xfMat2hlsStrm9::ap_const_lv8_FF = "11111111";
const sc_lv<8> xfMat2hlsStrm9::ap_const_lv8_0 = "00000000";
const sc_lv<32> xfMat2hlsStrm9::ap_const_lv32_4 = "100";

xfMat2hlsStrm9::xfMat2hlsStrm9(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( dstStrm_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_3_i_i_i_i_reg_282 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( dstStrm_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_3_i_i_i_i_reg_282 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( dstStrm_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_3_i_i_i_i_reg_282 );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( srcMat_rows_out_full_n );
    sensitive << ( srcMat_cols_out_full_n );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( dstPtr_V_offset_out_full_n );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter1);
    sensitive << ( dstStrm_V_V_full_n );
    sensitive << ( tmp_3_i_i_i_i_reg_282 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state4);
    sensitive << ( tmp_3_i_i_i_i_fu_227_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_3_i_i_i_i_reg_282 );
    sensitive << ( indvars_iv_i_i_i_i_reg_138 );
    sensitive << ( idx_out_i_i_i_i_reg_150 );

    SC_METHOD(thread_ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_3_i_i_i_i_reg_282 );
    sensitive << ( indvars_iv_i_i_i_i_reg_138 );
    sensitive << ( indvars_iv_next_i_i_s_reg_291 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_dstPtr_V_offset_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dstPtr_V_offset_empty_n );

    SC_METHOD(thread_dstPtr_V_offset_out_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( dstPtr_V_offset_out_full_n );

    SC_METHOD(thread_dstPtr_V_offset_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( srcMat_rows_out_full_n );
    sensitive << ( srcMat_cols_out_full_n );
    sensitive << ( dstPtr_V_offset_dout );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( dstPtr_V_offset_out_full_n );

    SC_METHOD(thread_dstPtr_V_offset_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( srcMat_rows_out_full_n );
    sensitive << ( srcMat_cols_out_full_n );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( dstPtr_V_offset_out_full_n );

    SC_METHOD(thread_dstPtr_V_offset_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( srcMat_rows_out_full_n );
    sensitive << ( srcMat_cols_out_full_n );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( dstPtr_V_offset_out_full_n );

    SC_METHOD(thread_dstStrm_V_V_blk_n);
    sensitive << ( dstStrm_V_V_full_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp_3_i_i_i_i_reg_282 );

    SC_METHOD(thread_dstStrm_V_V_din);
    sensitive << ( srcMat_data_V_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_3_i_i_i_i_reg_282 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_dstStrm_V_V_write);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_3_i_i_i_i_reg_282 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_idx_out_cast_i_i_i_i_fu_223_p1);
    sensitive << ( ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4 );

    SC_METHOD(thread_indvars_iv_next_i_i_s_fu_237_p2);
    sensitive << ( ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_loop_count_cast_i_i_s_fu_219_p1);
    sensitive << ( loop_count_fu_212_p3 );

    SC_METHOD(thread_loop_count_fu_212_p3);
    sensitive << ( tmp_2_reg_272 );
    sensitive << ( p_neg_t_i_i_i_i_fu_206_p2 );
    sensitive << ( tmp_4_cast_i_i_i_i_fu_178_p1 );

    SC_METHOD(thread_p_lshr_cast_i_i_i_i_fu_202_p1);
    sensitive << ( tmp_1_i_i_i_fu_192_p4 );

    SC_METHOD(thread_p_neg_i_i_i_i_fu_186_p2);
    sensitive << ( tmp_1_fu_181_p2 );

    SC_METHOD(thread_p_neg_t_i_i_i_i_fu_206_p2);
    sensitive << ( p_lshr_cast_i_i_i_i_fu_202_p1 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_srcMat_cols_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_cols_empty_n );

    SC_METHOD(thread_srcMat_cols_out_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_cols_out_full_n );

    SC_METHOD(thread_srcMat_cols_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_dout );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( srcMat_rows_out_full_n );
    sensitive << ( srcMat_cols_out_full_n );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( dstPtr_V_offset_out_full_n );

    SC_METHOD(thread_srcMat_cols_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( srcMat_rows_out_full_n );
    sensitive << ( srcMat_cols_out_full_n );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( dstPtr_V_offset_out_full_n );

    SC_METHOD(thread_srcMat_cols_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( srcMat_rows_out_full_n );
    sensitive << ( srcMat_cols_out_full_n );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( dstPtr_V_offset_out_full_n );

    SC_METHOD(thread_srcMat_data_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( tmp_6_i_i_i_i_fu_232_p1 );

    SC_METHOD(thread_srcMat_data_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_srcMat_rows_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_empty_n );

    SC_METHOD(thread_srcMat_rows_out_blk_n);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_out_full_n );

    SC_METHOD(thread_srcMat_rows_out_din);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_dout );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( srcMat_rows_out_full_n );
    sensitive << ( srcMat_cols_out_full_n );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( dstPtr_V_offset_out_full_n );

    SC_METHOD(thread_srcMat_rows_out_write);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( srcMat_rows_out_full_n );
    sensitive << ( srcMat_cols_out_full_n );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( dstPtr_V_offset_out_full_n );

    SC_METHOD(thread_srcMat_rows_read);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( srcMat_rows_out_full_n );
    sensitive << ( srcMat_cols_out_full_n );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( dstPtr_V_offset_out_full_n );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp_1_fu_181_p2);
    sensitive << ( tmp_i_i_i_i_reg_262 );

    SC_METHOD(thread_tmp_1_i_i_i_fu_192_p4);
    sensitive << ( p_neg_i_i_i_i_fu_186_p2 );

    SC_METHOD(thread_tmp_3_i_i_i_i_fu_227_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( loop_count_cast_i_i_s_reg_277 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( idx_out_cast_i_i_i_i_fu_223_p1 );

    SC_METHOD(thread_tmp_4_cast_i_i_i_i_fu_178_p1);
    sensitive << ( tmp_reg_267 );

    SC_METHOD(thread_tmp_6_i_i_i_i_fu_232_p1);
    sensitive << ( ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4 );

    SC_METHOD(thread_tmp_fu_166_p1);
    sensitive << ( tmp_i_i_i_i_fu_162_p2 );

    SC_METHOD(thread_tmp_i_i_i_i_fu_162_p2);
    sensitive << ( rows_reg_252 );
    sensitive << ( cols_reg_257 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( srcMat_rows_empty_n );
    sensitive << ( srcMat_cols_empty_n );
    sensitive << ( srcMat_rows_out_full_n );
    sensitive << ( srcMat_cols_out_full_n );
    sensitive << ( dstPtr_V_offset_empty_n );
    sensitive << ( dstPtr_V_offset_out_full_n );
    sensitive << ( tmp_3_i_i_i_i_fu_227_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "00001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "xfMat2hlsStrm9_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, srcMat_rows_dout, "(port)srcMat_rows_dout");
    sc_trace(mVcdFile, srcMat_rows_empty_n, "(port)srcMat_rows_empty_n");
    sc_trace(mVcdFile, srcMat_rows_read, "(port)srcMat_rows_read");
    sc_trace(mVcdFile, srcMat_cols_dout, "(port)srcMat_cols_dout");
    sc_trace(mVcdFile, srcMat_cols_empty_n, "(port)srcMat_cols_empty_n");
    sc_trace(mVcdFile, srcMat_cols_read, "(port)srcMat_cols_read");
    sc_trace(mVcdFile, srcMat_data_V_address0, "(port)srcMat_data_V_address0");
    sc_trace(mVcdFile, srcMat_data_V_ce0, "(port)srcMat_data_V_ce0");
    sc_trace(mVcdFile, srcMat_data_V_q0, "(port)srcMat_data_V_q0");
    sc_trace(mVcdFile, dstStrm_V_V_din, "(port)dstStrm_V_V_din");
    sc_trace(mVcdFile, dstStrm_V_V_full_n, "(port)dstStrm_V_V_full_n");
    sc_trace(mVcdFile, dstStrm_V_V_write, "(port)dstStrm_V_V_write");
    sc_trace(mVcdFile, srcMat_rows_out_din, "(port)srcMat_rows_out_din");
    sc_trace(mVcdFile, srcMat_rows_out_full_n, "(port)srcMat_rows_out_full_n");
    sc_trace(mVcdFile, srcMat_rows_out_write, "(port)srcMat_rows_out_write");
    sc_trace(mVcdFile, srcMat_cols_out_din, "(port)srcMat_cols_out_din");
    sc_trace(mVcdFile, srcMat_cols_out_full_n, "(port)srcMat_cols_out_full_n");
    sc_trace(mVcdFile, srcMat_cols_out_write, "(port)srcMat_cols_out_write");
    sc_trace(mVcdFile, dstPtr_V_offset_dout, "(port)dstPtr_V_offset_dout");
    sc_trace(mVcdFile, dstPtr_V_offset_empty_n, "(port)dstPtr_V_offset_empty_n");
    sc_trace(mVcdFile, dstPtr_V_offset_read, "(port)dstPtr_V_offset_read");
    sc_trace(mVcdFile, dstPtr_V_offset_out_din, "(port)dstPtr_V_offset_out_din");
    sc_trace(mVcdFile, dstPtr_V_offset_out_full_n, "(port)dstPtr_V_offset_out_full_n");
    sc_trace(mVcdFile, dstPtr_V_offset_out_write, "(port)dstPtr_V_offset_out_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, srcMat_rows_blk_n, "srcMat_rows_blk_n");
    sc_trace(mVcdFile, srcMat_cols_blk_n, "srcMat_cols_blk_n");
    sc_trace(mVcdFile, dstStrm_V_V_blk_n, "dstStrm_V_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, tmp_3_i_i_i_i_reg_282, "tmp_3_i_i_i_i_reg_282");
    sc_trace(mVcdFile, srcMat_rows_out_blk_n, "srcMat_rows_out_blk_n");
    sc_trace(mVcdFile, srcMat_cols_out_blk_n, "srcMat_cols_out_blk_n");
    sc_trace(mVcdFile, dstPtr_V_offset_blk_n, "dstPtr_V_offset_blk_n");
    sc_trace(mVcdFile, dstPtr_V_offset_out_blk_n, "dstPtr_V_offset_out_blk_n");
    sc_trace(mVcdFile, indvars_iv_i_i_i_i_reg_138, "indvars_iv_i_i_i_i_reg_138");
    sc_trace(mVcdFile, idx_out_i_i_i_i_reg_150, "idx_out_i_i_i_i_reg_150");
    sc_trace(mVcdFile, rows_reg_252, "rows_reg_252");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, cols_reg_257, "cols_reg_257");
    sc_trace(mVcdFile, tmp_i_i_i_i_fu_162_p2, "tmp_i_i_i_i_fu_162_p2");
    sc_trace(mVcdFile, tmp_i_i_i_i_reg_262, "tmp_i_i_i_i_reg_262");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, tmp_fu_166_p1, "tmp_fu_166_p1");
    sc_trace(mVcdFile, tmp_reg_267, "tmp_reg_267");
    sc_trace(mVcdFile, tmp_2_reg_272, "tmp_2_reg_272");
    sc_trace(mVcdFile, loop_count_cast_i_i_s_fu_219_p1, "loop_count_cast_i_i_s_fu_219_p1");
    sc_trace(mVcdFile, loop_count_cast_i_i_s_reg_277, "loop_count_cast_i_i_s_reg_277");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, tmp_3_i_i_i_i_fu_227_p2, "tmp_3_i_i_i_i_fu_227_p2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter0, "ap_block_state4_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter1, "ap_block_state5_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvars_iv_next_i_i_s_fu_237_p2, "indvars_iv_next_i_i_s_fu_237_p2");
    sc_trace(mVcdFile, indvars_iv_next_i_i_s_reg_291, "indvars_iv_next_i_i_s_reg_291");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state4, "ap_condition_pp0_exit_iter0_state4");
    sc_trace(mVcdFile, ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4, "ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4");
    sc_trace(mVcdFile, ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4, "ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4");
    sc_trace(mVcdFile, tmp_6_i_i_i_i_fu_232_p1, "tmp_6_i_i_i_i_fu_232_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, tmp_1_fu_181_p2, "tmp_1_fu_181_p2");
    sc_trace(mVcdFile, p_neg_i_i_i_i_fu_186_p2, "p_neg_i_i_i_i_fu_186_p2");
    sc_trace(mVcdFile, tmp_1_i_i_i_fu_192_p4, "tmp_1_i_i_i_fu_192_p4");
    sc_trace(mVcdFile, p_lshr_cast_i_i_i_i_fu_202_p1, "p_lshr_cast_i_i_i_i_fu_202_p1");
    sc_trace(mVcdFile, p_neg_t_i_i_i_i_fu_206_p2, "p_neg_t_i_i_i_i_fu_206_p2");
    sc_trace(mVcdFile, tmp_4_cast_i_i_i_i_fu_178_p1, "tmp_4_cast_i_i_i_i_fu_178_p1");
    sc_trace(mVcdFile, loop_count_fu_212_p3, "loop_count_fu_212_p3");
    sc_trace(mVcdFile, idx_out_cast_i_i_i_i_fu_223_p1, "idx_out_cast_i_i_i_i_fu_223_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

xfMat2hlsStrm9::~xfMat2hlsStrm9() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void xfMat2hlsStrm9::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state4.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state4.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state4.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        idx_out_i_i_i_i_reg_150 = ap_const_lv30_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(tmp_3_i_i_i_i_reg_282.read(), ap_const_lv1_1) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        idx_out_i_i_i_i_reg_150 = indvars_iv_i_i_i_i_reg_138.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        indvars_iv_i_i_i_i_reg_138 = ap_const_lv30_1;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(tmp_3_i_i_i_i_reg_282.read(), ap_const_lv1_1) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        indvars_iv_i_i_i_i_reg_138 = indvars_iv_next_i_i_s_reg_291.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_out_full_n.read())))) {
        cols_reg_257 = srcMat_cols_dout.read();
        rows_reg_252 = srcMat_rows_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_3_i_i_i_i_fu_227_p2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        indvars_iv_next_i_i_s_reg_291 = indvars_iv_next_i_i_s_fu_237_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        loop_count_cast_i_i_s_reg_277 = loop_count_cast_i_i_s_fu_219_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        tmp_2_reg_272 = tmp_i_i_i_i_fu_162_p2.read().range(28, 28);
        tmp_i_i_i_i_reg_262 = tmp_i_i_i_i_fu_162_p2.read();
        tmp_reg_267 = tmp_fu_166_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_3_i_i_i_i_reg_282 = tmp_3_i_i_i_i_fu_227_p2.read();
    }
}

void xfMat2hlsStrm9::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[3];
}

void xfMat2hlsStrm9::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void xfMat2hlsStrm9::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void xfMat2hlsStrm9::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void xfMat2hlsStrm9::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[4];
}

void xfMat2hlsStrm9::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void xfMat2hlsStrm9::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(tmp_3_i_i_i_i_reg_282.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, dstStrm_V_V_full_n.read()));
}

void xfMat2hlsStrm9::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(tmp_3_i_i_i_i_reg_282.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, dstStrm_V_V_full_n.read()));
}

void xfMat2hlsStrm9::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(tmp_3_i_i_i_i_reg_282.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, dstStrm_V_V_full_n.read()));
}

void xfMat2hlsStrm9::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_out_full_n.read()));
}

void xfMat2hlsStrm9::thread_ap_block_state4_pp0_stage0_iter0() {
    ap_block_state4_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void xfMat2hlsStrm9::thread_ap_block_state5_pp0_stage0_iter1() {
    ap_block_state5_pp0_stage0_iter1 = (esl_seteq<1,1,1>(tmp_3_i_i_i_i_reg_282.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, dstStrm_V_V_full_n.read()));
}

void xfMat2hlsStrm9::thread_ap_condition_pp0_exit_iter0_state4() {
    if (esl_seteq<1,1,1>(tmp_3_i_i_i_i_fu_227_p2.read(), ap_const_lv1_0)) {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void xfMat2hlsStrm9::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void xfMat2hlsStrm9::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(tmp_3_i_i_i_i_reg_282.read(), ap_const_lv1_1))) {
        ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4 = indvars_iv_i_i_i_i_reg_138.read();
    } else {
        ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4 = idx_out_i_i_i_i_reg_150.read();
    }
}

void xfMat2hlsStrm9::thread_ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(tmp_3_i_i_i_i_reg_282.read(), ap_const_lv1_1))) {
        ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4 = indvars_iv_next_i_i_s_reg_291.read();
    } else {
        ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4 = indvars_iv_i_i_i_i_reg_138.read();
    }
}

void xfMat2hlsStrm9::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void xfMat2hlsStrm9::thread_dstPtr_V_offset_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        dstPtr_V_offset_blk_n = dstPtr_V_offset_empty_n.read();
    } else {
        dstPtr_V_offset_blk_n = ap_const_logic_1;
    }
}

void xfMat2hlsStrm9::thread_dstPtr_V_offset_out_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        dstPtr_V_offset_out_blk_n = dstPtr_V_offset_out_full_n.read();
    } else {
        dstPtr_V_offset_out_blk_n = ap_const_logic_1;
    }
}

void xfMat2hlsStrm9::thread_dstPtr_V_offset_out_din() {
    dstPtr_V_offset_out_din = dstPtr_V_offset_dout.read();
}

void xfMat2hlsStrm9::thread_dstPtr_V_offset_out_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_out_full_n.read())))) {
        dstPtr_V_offset_out_write = ap_const_logic_1;
    } else {
        dstPtr_V_offset_out_write = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_dstPtr_V_offset_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_out_full_n.read())))) {
        dstPtr_V_offset_read = ap_const_logic_1;
    } else {
        dstPtr_V_offset_read = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_dstStrm_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(tmp_3_i_i_i_i_reg_282.read(), ap_const_lv1_1))) {
        dstStrm_V_V_blk_n = dstStrm_V_V_full_n.read();
    } else {
        dstStrm_V_V_blk_n = ap_const_logic_1;
    }
}

void xfMat2hlsStrm9::thread_dstStrm_V_V_din() {
    dstStrm_V_V_din = (!srcMat_data_V_q0.read()[0].is_01())? sc_lv<8>(): ((srcMat_data_V_q0.read()[0].to_bool())? ap_const_lv8_FF: ap_const_lv8_0);
}

void xfMat2hlsStrm9::thread_dstStrm_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(tmp_3_i_i_i_i_reg_282.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        dstStrm_V_V_write = ap_const_logic_1;
    } else {
        dstStrm_V_V_write = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_idx_out_cast_i_i_i_i_fu_223_p1() {
    idx_out_cast_i_i_i_i_fu_223_p1 = esl_zext<31,30>(ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4.read());
}

void xfMat2hlsStrm9::thread_indvars_iv_next_i_i_s_fu_237_p2() {
    indvars_iv_next_i_i_s_fu_237_p2 = (!ap_const_lv30_1.is_01() || !ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4.read().is_01())? sc_lv<30>(): (sc_biguint<30>(ap_const_lv30_1) + sc_biguint<30>(ap_phi_mux_indvars_iv_i_i_i_i_phi_fu_142_p4.read()));
}

void xfMat2hlsStrm9::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_loop_count_cast_i_i_s_fu_219_p1() {
    loop_count_cast_i_i_s_fu_219_p1 = esl_sext<31,30>(loop_count_fu_212_p3.read());
}

void xfMat2hlsStrm9::thread_loop_count_fu_212_p3() {
    loop_count_fu_212_p3 = (!tmp_2_reg_272.read()[0].is_01())? sc_lv<30>(): ((tmp_2_reg_272.read()[0].to_bool())? p_neg_t_i_i_i_i_fu_206_p2.read(): tmp_4_cast_i_i_i_i_fu_178_p1.read());
}

void xfMat2hlsStrm9::thread_p_lshr_cast_i_i_i_i_fu_202_p1() {
    p_lshr_cast_i_i_i_i_fu_202_p1 = esl_zext<30,29>(tmp_1_i_i_i_fu_192_p4.read());
}

void xfMat2hlsStrm9::thread_p_neg_i_i_i_i_fu_186_p2() {
    p_neg_i_i_i_i_fu_186_p2 = (!ap_const_lv32_0.is_01() || !tmp_1_fu_181_p2.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_0) - sc_biguint<32>(tmp_1_fu_181_p2.read()));
}

void xfMat2hlsStrm9::thread_p_neg_t_i_i_i_i_fu_206_p2() {
    p_neg_t_i_i_i_i_fu_206_p2 = (!ap_const_lv30_0.is_01() || !p_lshr_cast_i_i_i_i_fu_202_p1.read().is_01())? sc_lv<30>(): (sc_biguint<30>(ap_const_lv30_0) - sc_biguint<30>(p_lshr_cast_i_i_i_i_fu_202_p1.read()));
}

void xfMat2hlsStrm9::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void xfMat2hlsStrm9::thread_srcMat_cols_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        srcMat_cols_blk_n = srcMat_cols_empty_n.read();
    } else {
        srcMat_cols_blk_n = ap_const_logic_1;
    }
}

void xfMat2hlsStrm9::thread_srcMat_cols_out_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        srcMat_cols_out_blk_n = srcMat_cols_out_full_n.read();
    } else {
        srcMat_cols_out_blk_n = ap_const_logic_1;
    }
}

void xfMat2hlsStrm9::thread_srcMat_cols_out_din() {
    srcMat_cols_out_din = srcMat_cols_dout.read();
}

void xfMat2hlsStrm9::thread_srcMat_cols_out_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_out_full_n.read())))) {
        srcMat_cols_out_write = ap_const_logic_1;
    } else {
        srcMat_cols_out_write = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_srcMat_cols_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_out_full_n.read())))) {
        srcMat_cols_read = ap_const_logic_1;
    } else {
        srcMat_cols_read = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_srcMat_data_V_address0() {
    srcMat_data_V_address0 =  (sc_lv<20>) (tmp_6_i_i_i_i_fu_232_p1.read());
}

void xfMat2hlsStrm9::thread_srcMat_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        srcMat_data_V_ce0 = ap_const_logic_1;
    } else {
        srcMat_data_V_ce0 = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_srcMat_rows_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        srcMat_rows_blk_n = srcMat_rows_empty_n.read();
    } else {
        srcMat_rows_blk_n = ap_const_logic_1;
    }
}

void xfMat2hlsStrm9::thread_srcMat_rows_out_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        srcMat_rows_out_blk_n = srcMat_rows_out_full_n.read();
    } else {
        srcMat_rows_out_blk_n = ap_const_logic_1;
    }
}

void xfMat2hlsStrm9::thread_srcMat_rows_out_din() {
    srcMat_rows_out_din = srcMat_rows_dout.read();
}

void xfMat2hlsStrm9::thread_srcMat_rows_out_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_out_full_n.read())))) {
        srcMat_rows_out_write = ap_const_logic_1;
    } else {
        srcMat_rows_out_write = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_srcMat_rows_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_out_full_n.read())))) {
        srcMat_rows_read = ap_const_logic_1;
    } else {
        srcMat_rows_read = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_start_out() {
    start_out = real_start.read();
}

void xfMat2hlsStrm9::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void xfMat2hlsStrm9::thread_tmp_1_fu_181_p2() {
    tmp_1_fu_181_p2 = (!ap_const_lv32_3.is_01())? sc_lv<32>(): tmp_i_i_i_i_reg_262.read() << (unsigned short)ap_const_lv32_3.to_uint();
}

void xfMat2hlsStrm9::thread_tmp_1_i_i_i_fu_192_p4() {
    tmp_1_i_i_i_fu_192_p4 = p_neg_i_i_i_i_fu_186_p2.read().range(31, 3);
}

void xfMat2hlsStrm9::thread_tmp_3_i_i_i_i_fu_227_p2() {
    tmp_3_i_i_i_i_fu_227_p2 = (!idx_out_cast_i_i_i_i_fu_223_p1.read().is_01() || !loop_count_cast_i_i_s_reg_277.read().is_01())? sc_lv<1>(): (sc_bigint<31>(idx_out_cast_i_i_i_i_fu_223_p1.read()) < sc_bigint<31>(loop_count_cast_i_i_s_reg_277.read()));
}

void xfMat2hlsStrm9::thread_tmp_4_cast_i_i_i_i_fu_178_p1() {
    tmp_4_cast_i_i_i_i_fu_178_p1 = esl_zext<30,29>(tmp_reg_267.read());
}

void xfMat2hlsStrm9::thread_tmp_6_i_i_i_i_fu_232_p1() {
    tmp_6_i_i_i_i_fu_232_p1 = esl_zext<64,30>(ap_phi_mux_idx_out_i_i_i_i_phi_fu_154_p4.read());
}

void xfMat2hlsStrm9::thread_tmp_fu_166_p1() {
    tmp_fu_166_p1 = tmp_i_i_i_i_fu_162_p2.read().range(29-1, 0);
}

void xfMat2hlsStrm9::thread_tmp_i_i_i_i_fu_162_p2() {
    tmp_i_i_i_i_fu_162_p2 = (!rows_reg_252.read().is_01() || !cols_reg_257.read().is_01())? sc_lv<32>(): sc_bigint<32>(rows_reg_252.read()) * sc_bigint<32>(cols_reg_257.read());
}

void xfMat2hlsStrm9::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, dstPtr_V_offset_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_rows_out_full_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_empty_n.read()) || esl_seteq<1,1,1>(ap_const_logic_0, srcMat_cols_out_full_n.read())))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            ap_NS_fsm = ap_ST_fsm_state3;
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            break;
        case 8 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(tmp_3_i_i_i_i_fu_227_p2.read(), ap_const_lv1_0))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(tmp_3_i_i_i_i_fu_227_p2.read(), ap_const_lv1_0))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXXXX";
            break;
    }
}

}

