<html><body><samp><pre>
<!@TC:1567508270>
#Build: Synplify Pro (R) N-2018.03LR-SP1, Build 237R, Nov 12 2018
#install: C:\lscc\radiant\1.1\synpbase
#OS: Windows 7 6.1
#Hostname: IVAN-PC

# Tue Sep  3 03:57:50 2019

#Implementation: impl_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 251R, Built Nov 12 2018 09:21:44</a>

@N: : <!@TM:1567508329> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 251R, Built Nov 12 2018 09:21:44</a>

@N: : <!@TM:1567508329> | Running in 64-bit mode 
Pre Loading Built-In Library pmi ...
@N: : <!@TM:1567508329> | Can't find top module! 
Top entity isn't set yet!
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Tue Sep  3 03:57:50 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp2018q2p1, Build 254R, Built Nov 13 2018 09:33:57</a>

@N: : <!@TM:1567508329> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1567508329> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1567508329> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:343:13:343:26:@N:CG334:@XP_MSG">lscc_add_sub.v(343)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:363:13:363:25:@N:CG333:@XP_MSG">lscc_add_sub.v(363)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\1.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\1.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v:89:11:89:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(89)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v:98:11:98:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(98)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\1.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:136:13:136:26:@N:CG334:@XP_MSG">lscc_cntr.v(136)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:150:13:150:25:@N:CG333:@XP_MSG">lscc_cntr.v(150)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\1.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:331:21:331:34:@N:CG334:@XP_MSG">lscc_fifo.v(331)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:338:21:338:33:@N:CG333:@XP_MSG">lscc_fifo.v(338)</a><!@TM:1567508329> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:385:21:385:34:@N:CG334:@XP_MSG">lscc_fifo.v(385)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:392:21:392:33:@N:CG333:@XP_MSG">lscc_fifo.v(392)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\1.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_mac.v(91)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v:106:11:106:23:@N:CG333:@XP_MSG">pmi_mac.v(106)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:218:13:218:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(218)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:235:13:235:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(235)</a><!@TM:1567508329> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v:81:11:81:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(81)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v:90:11:90:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(90)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v:88:11:88:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(88)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v:97:11:97:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(97)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\1.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_mult.v(84)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_mult.v(93)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\1.1\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_dsp.v" (library work)
@I::"C:\development\FPGA\spin_clock_ice\pll\rtl\pll.v" (library work)
@I::"C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v" (library work)
@I::"C:\development\FPGA\spin_clock_ice\TLC5957.sv" (library work)
@I:"C:\development\FPGA\spin_clock_ice\TLC5957.sv":"C:\development\FPGA\spin_clock_ice\macros.sv" (library work)
@I::"C:\development\FPGA\spin_clock_ice\top.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1249:@XP_HELP">CG1249</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:67:6:67:17:@W:CG1249:@XP_MSG">top.sv(67)</a><!@TM:1567508329> | Redeclaration of implicit signal frame_pulse</font>
<font color=#A52A2A>@W:<a href="@W:CG1249:@XP_HELP">CG1249</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:68:6:68:21:@W:CG1249:@XP_MSG">top.sv(68)</a><!@TM:1567508329> | Redeclaration of implicit signal smi_nwe_falling</font>
<font color=#A52A2A>@W:<a href="@W:CG1249:@XP_HELP">CG1249</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:75:6:75:20:@W:CG1249:@XP_MSG">top.sv(75)</a><!@TM:1567508329> | Redeclaration of implicit signal write_finished</font>
<font color=#A52A2A>@W:<a href="@W:CG1249:@XP_HELP">CG1249</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:76:6:76:16:@W:CG1249:@XP_MSG">top.sv(76)</a><!@TM:1567508329> | Redeclaration of implicit signal skip_write</font>
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Process completed successfully.
# Tue Sep  3 03:57:50 2019

###########################################################]
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1567508329> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1567508329> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\1.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:343:13:343:26:@N:CG334:@XP_MSG">lscc_add_sub.v(343)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\adder_subtractor\rtl\lscc_add_sub.v:363:13:363:25:@N:CG333:@XP_MSG">lscc_add_sub.v(363)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\1.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\1.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v:89:11:89:24:@N:CG334:@XP_MSG">pmi_complex_mult.v(89)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_complex_mult.v:98:11:98:23:@N:CG333:@XP_MSG">pmi_complex_mult.v(98)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\1.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:136:13:136:26:@N:CG334:@XP_MSG">lscc_cntr.v(136)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\counter\rtl\lscc_cntr.v:150:13:150:25:@N:CG333:@XP_MSG">lscc_cntr.v(150)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\1.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:331:21:331:34:@N:CG334:@XP_MSG">lscc_fifo.v(331)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:338:21:338:33:@N:CG333:@XP_MSG">lscc_fifo.v(338)</a><!@TM:1567508329> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:385:21:385:34:@N:CG334:@XP_MSG">lscc_fifo.v(385)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\fifo\rtl\lscc_fifo.v:392:21:392:33:@N:CG333:@XP_MSG">lscc_fifo.v(392)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\1.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v:91:11:91:24:@N:CG334:@XP_MSG">pmi_mac.v(91)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mac.v:106:11:106:23:@N:CG333:@XP_MSG">pmi_mac.v(106)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:218:13:218:26:@N:CG334:@XP_MSG">lscc_mult_add_sub_sum.v(218)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\..\common\mult_add_sub_sum\rtl\lscc_mult_add_sub_sum.v:235:13:235:25:@N:CG333:@XP_MSG">lscc_mult_add_sub_sum.v(235)</a><!@TM:1567508329> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v:81:11:81:24:@N:CG334:@XP_MSG">pmi_multaddsubsum.v(81)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsubsum.v:90:11:90:23:@N:CG333:@XP_MSG">pmi_multaddsubsum.v(90)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v:88:11:88:24:@N:CG334:@XP_MSG">pmi_multaddsub.v(88)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_multaddsub.v:97:11:97:23:@N:CG333:@XP_MSG">pmi_multaddsub.v(97)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\1.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v:84:11:84:24:@N:CG334:@XP_MSG">pmi_mult.v(84)</a><!@TM:1567508329> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="C:\lscc\radiant\1.1\ip\pmi\pmi_mult.v:93:11:93:23:@N:CG333:@XP_MSG">pmi_mult.v(93)</a><!@TM:1567508329> | Read directive translate_on.
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\1.1\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\1.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@I:"C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\1.1\ip\pmi\pmi_dsp.v" (library work)
@I::"C:\development\FPGA\spin_clock_ice\pll\rtl\pll.v" (library work)
@I::"C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v" (library work)
@I::"C:\development\FPGA\spin_clock_ice\TLC5957.sv" (library work)
@I:"C:\development\FPGA\spin_clock_ice\TLC5957.sv":"C:\development\FPGA\spin_clock_ice\macros.sv" (library work)
@I::"C:\development\FPGA\spin_clock_ice\top.sv" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1249:@XP_HELP">CG1249</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:67:6:67:17:@W:CG1249:@XP_MSG">top.sv(67)</a><!@TM:1567508329> | Redeclaration of implicit signal frame_pulse</font>
<font color=#A52A2A>@W:<a href="@W:CG1249:@XP_HELP">CG1249</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:68:6:68:21:@W:CG1249:@XP_MSG">top.sv(68)</a><!@TM:1567508329> | Redeclaration of implicit signal smi_nwe_falling</font>
<font color=#A52A2A>@W:<a href="@W:CG1249:@XP_HELP">CG1249</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:75:6:75:20:@W:CG1249:@XP_MSG">top.sv(75)</a><!@TM:1567508329> | Redeclaration of implicit signal write_finished</font>
<font color=#A52A2A>@W:<a href="@W:CG1249:@XP_HELP">CG1249</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:76:6:76:16:@W:CG1249:@XP_MSG">top.sv(76)</a><!@TM:1567508329> | Redeclaration of implicit signal skip_write</font>
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:3:0:3:7:@N:CG364:@XP_MSG">TLC5957.sv(3)</a><!@TM:1567508329> | Synthesizing module work_C:\lscc\radiant\1.1\ip\pmi\pmi_iCE40UP.v_unit in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v:795:7:795:12:@N:CG364:@XP_MSG">ice40up.v(795)</a><!@TM:1567508329> | Synthesizing module HSOSC in library work.
Running optimization stage 1 on HSOSC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v:438:7:438:12:@N:CG364:@XP_MSG">ice40up.v(438)</a><!@TM:1567508329> | Synthesizing module PLL_B in library work.
Running optimization stage 1 on PLL_B .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\development\FPGA\spin_clock_ice\pll\rtl\pll.v:75:7:75:25:@N:CG364:@XP_MSG">pll.v(75)</a><!@TM:1567508329> | Synthesizing module pll_ipgen_lscc_pll in library work.

	DIVR=8'b00110000
	DIVF=16'b0011001000110001
	DIVQ=8'b00110101
	FEEDBACK_PATH=48'b010100110100100101001101010100000100110001000101
	FILTER_RANGE=8'b00110100
	DELAY_ADJUSTMENT_MODE_FEEDBACK=40'b0100011001001001010110000100010101000100
	FDA_FEEDBACK=8'b00110000
	DELAY_ADJUSTMENT_MODE_RELATIVE=40'b0100011001001001010110000100010101000100
	FDA_RELATIVE=8'b00110000
	SHIFTREG_DIV_MODE=8'b00110000
	PLLOUT_SELECT_PORTA=48'b010001110100010101001110010000110100110001001011
	PLLOUT_SELECT_PORTB=48'b010001110100010101001110010000110100110001001011
	EXTERNAL_DIVIDE_FACTOR=32'b01001110010011110100111001000101
	ENABLE_ICEGATE_PORTA=8'b00110000
	ENABLE_ICEGATE_PORTB=8'b00110000
	FREQUENCY_PIN_REFERENCECLK=72'b001101000011100000101110001100000011000000110000001100000011000000110000
   Generated name = pll_ipgen_lscc_pll_Z1_layer0
Running optimization stage 1 on pll_ipgen_lscc_pll_Z1_layer0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\development\FPGA\spin_clock_ice\pll\rtl\pll.v:10:7:10:10:@N:CG364:@XP_MSG">pll.v(10)</a><!@TM:1567508329> | Synthesizing module pll in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\development\FPGA\spin_clock_ice\pll\rtl\pll.v:18:308:18:309:@W:CG781:@XP_MSG">pll.v(18)</a><!@TM:1567508329> | Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="C:\development\FPGA\spin_clock_ice\pll\rtl\pll.v:18:318:18:319:@W:CG781:@XP_MSG">pll.v(18)</a><!@TM:1567508329> | Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on pll .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:82:7:82:34:@N:CG364:@XP_MSG">smi_fifo.v(82)</a><!@TM:1567508329> | Synthesizing module smi_fifo_ipgen_lscc_fifo_dc in library work.

	IMPLEMENTATION=24'b010001010100001001010010
	WADDR_DEPTH=32'b00000000000000000010000000000000
	WADDR_WIDTH=32'b00000000000000000000000000001101
	WDATA_WIDTH=32'b00000000000000000000000000001000
	RADDR_DEPTH=32'b00000000000000000010000000000000
	RADDR_WIDTH=32'b00000000000000000000000000001101
	RDATA_WIDTH=32'b00000000000000000000000000001000
	REGMODE=40'b0110111001101111011100100110010101100111
	RESETMODE=32'b01110011011110010110111001100011
	ENABLE_ALMOST_FULL_FLAG=32'b01010100010100100101010101000101
	ENABLE_ALMOST_EMPTY_FLAG=32'b01010100010100100101010101000101
	INIT_FILE=32'b01101110011011110110111001100101
	INIT_MODE=32'b01101110011011110110111001100101
	INIT_FILE_FORMAT=48'b011000100110100101101110011000010111001001111001
	ALMOST_FULL_ASSERTION=104'b01110011011101000110000101110100011010010110001100101101011100110110100101101110011001110110110001100101
	ALMOST_FULL_ASSERT_LVL=32'b00000000000000000000100000000001
	ALMOST_FULL_DEASSERT_LVL=32'b00000000000000000000100000000000
	ALMOST_EMPTY_ASSERTION=104'b01110011011101000110000101110100011010010110001100101101011100110110100101101110011001110110110001100101
	ALMOST_EMPTY_ASSERT_LVL=32'b00000000000000000000000010111111
	ALMOST_EMPTY_DEASSERT_LVL=32'b00000000000000000000000011000000
	ENABLE_DATA_COUNT_WR=40'b0100011001000001010011000101001101000101
	ENABLE_DATA_COUNT_RD=40'b0100011001000001010011000101001101000101
	FAMILY=56'b01101001010000110100010100110100001100000101010101010000
	G_WADDR_WIDTH=32'b00000000000000000000000000010100
	G_RADDR_WIDTH=32'b00000000000000000000000000010100
	CMP_WIDTH=32'b00000000000000000000000000001110
   Generated name = smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:956:7:956:35:@N:CG364:@XP_MSG">smi_fifo.v(956)</a><!@TM:1567508329> | Synthesizing module smi_fifo_ipgen_lscc_fifo_mem in library work.

	_FCODE_ICE_=32'b00000000000000000000000000000010
	_FCODE_COMMON_=32'b00000000000000000000000000000000
	FAMILY=56'b01101001010000110100010100110100001100000101010101010000
	FAMILY_CODE=32'b00000000000000000000000000000010
	WADDR_DEPTH=32'b00000000000000000010000000000000
	WADDR_WIDTH=32'b00000000000000000000000000001101
	WDATA_WIDTH=32'b00000000000000000000000000001000
	RADDR_DEPTH=32'b00000000000000000010000000000000
	RADDR_WIDTH=32'b00000000000000000000000000001101
	RDATA_WIDTH=32'b00000000000000000000000000001000
	REGMODE=40'b0110111001101111011100100110010101100111
	GSR=48'b011001010110111001100001011000100110110001100101
	RESETMODE=32'b01110011011110010110111001100011
	RESET_RELEASE=32'b01110011011110010110111001100011
	INIT_FILE=32'b01101110011011110110111001100101
	INIT_FILE_FORMAT=48'b011000100110100101101110011000010111001001111001
	MODULE_TYPE=48'b011100100110000101101101010111110110010001110000
	INIT_MODE=32'b01101110011011110110111001100101
	BYTE_ENABLE=32'b00000000000000000000000000000000
	BYTE_SIZE=32'b00000000000000000000000000001000
	BYTE_WIDTH=32'b00000000000000000000000000000001
	PIPELINES=32'b00000000000000000000000000000000
	ECC_ENABLE=1'b0
	INIT_VALUE_00=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_01=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_02=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_03=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_04=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_05=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_06=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_07=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_08=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_09=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_10=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_11=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_12=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_13=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_14=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_15=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_16=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_17=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_18=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_19=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_20=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_21=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_22=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_23=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_24=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_25=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_26=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_27=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_28=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_29=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_30=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_31=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_32=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_33=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_34=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_35=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_36=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_37=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_38=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_39=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	IS_BYTE_ENABLE=1'b0
	IS_GSR_EN=64'b0000000001000101010011100100000101000010010011000100010101000100
	IS_ECC=56'b01000100010010010101001101000001010000100100110001000101
	STRING_LENGTH=32'b00000000000000000000000001000010
   Generated name = smi_fifo_ipgen_lscc_fifo_mem_Z3_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:2070:7:2070:40:@N:CG364:@XP_MSG">smi_fifo.v(2070)</a><!@TM:1567508329> | Synthesizing module smi_fifo_ipgen_lscc_fifo_mem_core in library work.

	_FCODE_ICE_=32'b00000000000000000000000000000010
	_FCODE_COMMON_=32'b00000000000000000000000000000000
	FAMILY=56'b01101001010000110100010100110100001100000101010101010000
	FAMILY_CODE=32'b00000000000000000000000000000010
	DATA_WIDTH_W=32'b00000000000000000000000000001000
	ADDR_WIDTH_W=32'b00000000000000000000000000001001
	DATA_WIDTH_R=32'b00000000000000000000000000001000
	ADDR_WIDTH_R=32'b00000000000000000000000000001001
	REGMODE=40'b0110111001101111011100100110010101100111
	GSR=56'b01100101011011100110000101100010011011000110010101100100
	RESETMODE=32'b01110011011110010110111001100011
	RESET_RELEASE=32'b01110011011110010110111001100011
	INIT_FILE=32'b01101110011011110110111001100101
	INIT_FILE_FORMAT=48'b011000100110100101101110011000010111001001111001
	INIT_MODE=32'b01101110011011110110111001100101
	BYTE_ENABLE=32'b00000000000000000000000000000000
	BYTE_WIDTH=32'b00000000000000000000000000000001
	ECC_ENABLE=64'b0110010001101001011100110110000101100010011011000110010101100100
	CSDECODE_W=32'b00000000000000000000000000000000
	CSDECODE_R=32'b00000000000000000000000000000000
	OPTIMIZATION=40'b0111001101110000011001010110010101100100
	INIT_VALUE_00=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_01=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_02=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_03=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_04=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_05=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_06=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_07=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_08=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_09=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_0F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_10=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_11=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_12=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_13=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_14=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_15=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_16=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_17=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_18=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_19=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_1F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_20=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_21=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_22=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_23=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_24=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_25=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_26=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_27=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_28=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_29=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_2F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_30=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_31=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_32=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_33=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_34=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_35=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_36=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_37=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_38=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_39=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3A=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3B=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3C=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3D=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3E=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	INIT_VALUE_3F=528'b001100000111100000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
   Generated name = smi_fifo_ipgen_lscc_fifo_mem_core_Z4_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\radiant\1.1\synpbase\lib\generic\ice40up.v:703:7:703:12:@N:CG364:@XP_MSG">ice40up.v(703)</a><!@TM:1567508329> | Synthesizing module PDP4K in library work.
Running optimization stage 1 on PDP4K .......
Running optimization stage 1 on smi_fifo_ipgen_lscc_fifo_mem_core_Z4_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:988:19:988:22:@W:CG133:@XP_MSG">smi_fifo.v(988)</a><!@TM:1567508329> | Object i_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:988:24:988:27:@W:CG133:@XP_MSG">smi_fifo.v(988)</a><!@TM:1567508329> | Object i_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on smi_fifo_ipgen_lscc_fifo_mem_Z3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:1172:36:1172:42:@W:CL271:@XP_MSG">smi_fifo.v(1172)</a><!@TM:1567508329> | Pruning unused bits 8 to 0 of NON_MIX.genblk2._nreg.rd_addr_0_r[12:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:116:15:116:17:@W:CG133:@XP_MSG">smi_fifo.v(116)</a><!@TM:1567508329> | Object i1 is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:656:16:656:22:@W:CL271:@XP_MSG">smi_fifo.v(656)</a><!@TM:1567508329> | Pruning unused bits 19 to 16 of genblk14.wp_sync1_r[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:656:16:656:22:@W:CL271:@XP_MSG">smi_fifo.v(656)</a><!@TM:1567508329> | Pruning unused bits 19 to 16 of genblk14.wp_sync2_r[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:529:16:529:22:@W:CL271:@XP_MSG">smi_fifo.v(529)</a><!@TM:1567508329> | Pruning unused bits 19 to 16 of rd_encode_sync.rd_grey_sync_r[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:343:16:343:22:@W:CL271:@XP_MSG">smi_fifo.v(343)</a><!@TM:1567508329> | Pruning unused bits 19 to 16 of genblk5.rp_sync1_r[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:343:16:343:22:@W:CL271:@XP_MSG">smi_fifo.v(343)</a><!@TM:1567508329> | Pruning unused bits 19 to 16 of genblk5.rp_sync2_r[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:216:16:216:22:@W:CL271:@XP_MSG">smi_fifo.v(216)</a><!@TM:1567508329> | Pruning unused bits 19 to 16 of wr_encode_sync.wr_grey_sync_r[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:10:7:10:15:@N:CG364:@XP_MSG">smi_fifo.v(10)</a><!@TM:1567508329> | Synthesizing module smi_fifo in library work.
Running optimization stage 1 on smi_fifo .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:5:7:5:14:@N:CG364:@XP_MSG">TLC5957.sv(5)</a><!@TM:1567508329> | Synthesizing module TLC5957 in library work.
Running optimization stage 1 on TLC5957 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register dummy. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register cvt_color[10:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_after_read_state[31] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL279:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning register bits 31 to 3 of tlc_after_read_state[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:3:7:3:10:@N:CG364:@XP_MSG">top.sv(3)</a><!@TM:1567508329> | Synthesizing module top in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:5:14:5:24:@W:CG360:@XP_MSG">top.sv(5)</a><!@TM:1567508329> | Removing wire tlc_sclk_o, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:45:6:45:15:@W:CG360:@XP_MSG">top.sv(45)</a><!@TM:1567508329> | Removing wire fifo_full, as there is no assignment to it.</font>
Running optimization stage 1 on top .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:5:14:5:24:@W:CL318:@XP_MSG">top.sv(5)</a><!@TM:1567508329> | *Output tlc_sclk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:78:1:78:7:@W:CL271:@XP_MSG">top.sv(78)</a><!@TM:1567508329> | Pruning unused bits 8 to 0 of smi_cdc[0][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:78:1:78:7:@W:CL271:@XP_MSG">top.sv(78)</a><!@TM:1567508329> | Pruning unused bits 8 to 0 of smi_cdc[1][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:78:1:78:7:@W:CL271:@XP_MSG">top.sv(78)</a><!@TM:1567508329> | Pruning unused bits 8 to 0 of smi_cdc[2][10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Running optimization stage 2 on top .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:78:1:78:7:@N:CL135:@XP_MSG">top.sv(78)</a><!@TM:1567508329> | Found sequential shift smi_cdc with address depth of 3 words and data bit width of 2.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:78:1:78:7:@N:CL189:@XP_MSG">top.sv(78)</a><!@TM:1567508329> | Register bit write_counter[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:78:1:78:7:@N:CL189:@XP_MSG">top.sv(78)</a><!@TM:1567508329> | Register bit write_counter[17] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:78:1:78:7:@W:CL279:@XP_MSG">top.sv(78)</a><!@TM:1567508329> | Pruning register bits 17 to 16 of write_counter[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:3:11:3:16:@N:CL159:@XP_MSG">top.sv(3)</a><!@TM:1567508329> | Input clk_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\top.sv:4:16:4:28:@N:CL159:@XP_MSG">top.sv(4)</a><!@TM:1567508329> | Input smi_noe_i_pi is unused.
Running optimization stage 2 on TLC5957 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2111]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2110]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2109]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2108]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2107]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2106]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2105]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2104]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2103]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2102]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2101]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2100]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2099]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2098]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2097]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2096]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2095]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2094]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2093]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2092]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2091]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2090]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2089]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2088]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2087]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2086]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2085]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2084]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2083]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2082]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2081]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2080]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2079]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2078]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2077]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2076]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2075]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2074]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2073]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2072]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2071]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2070]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2069]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2068]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2067]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2066]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2065]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2064]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2063]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2062]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2061]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2060]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2059]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2058]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2057]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2056]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2055]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2054]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2053]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2052]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2051]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2050]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2049]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2048]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2047]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2046]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2045]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2044]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2043]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2042]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2041]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2040]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2039]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2038]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2037]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2036]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2035]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2034]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2033]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2032]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2031]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2030]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2029]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2028]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2027]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2026]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2025]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2024]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2023]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2022]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2021]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2020]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2019]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2018]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2017]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2016]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2015]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL169:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning unused register data[2014]. Make sure that there are no unused intermediate registers.</font>

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\development\FPGA\spin_clock_ice\impl_1\synlog\spin_clock_impl_1_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL201:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Trying to extract state machine for register tlc_state.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@N:CL189:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Register bit tlc_state[31] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:47:1:47:7:@W:CL279:@XP_MSG">TLC5957.sv(47)</a><!@TM:1567508329> | Pruning register bits 31 to 3 of tlc_state[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:5:35:5:45:@N:CL159:@XP_MSG">TLC5957.sv(5)</a><!@TM:1567508329> | Input fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\TLC5957.sv:5:114:5:117:@N:CL159:@XP_MSG">TLC5957.sv(5)</a><!@TM:1567508329> | Input sin is unused.
Running optimization stage 2 on smi_fifo .......
Running optimization stage 2 on PDP4K .......
Running optimization stage 2 on smi_fifo_ipgen_lscc_fifo_mem_core_Z4_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:2082:10:2082:15:@N:CL159:@XP_MSG">smi_fifo.v(2082)</a><!@TM:1567508329> | Input rst_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:2085:10:2085:25:@N:CL159:@XP_MSG">smi_fifo.v(2085)</a><!@TM:1567508329> | Input rd_out_clk_en_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:2091:31:2091:36:@N:CL159:@XP_MSG">smi_fifo.v(2091)</a><!@TM:1567508329> | Input ben_i is unused.
Running optimization stage 2 on smi_fifo_ipgen_lscc_fifo_mem_Z3_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:976:31:976:36:@N:CL159:@XP_MSG">smi_fifo.v(976)</a><!@TM:1567508329> | Input ben_i is unused.
Running optimization stage 2 on smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:529:16:529:22:@W:CL260:@XP_MSG">smi_fifo.v(529)</a><!@TM:1567508329> | Pruning register bit 15 of rd_encode_sync.rd_grey_sync_r[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:216:16:216:22:@W:CL260:@XP_MSG">smi_fifo.v(216)</a><!@TM:1567508329> | Pruning register bit 15 of wr_encode_sync.wr_grey_sync_r[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:216:16:216:22:@N:CL189:@XP_MSG">smi_fifo.v(216)</a><!@TM:1567508329> | Register bit wr_encode_sync.wr_grey_sync_r[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:529:16:529:22:@N:CL189:@XP_MSG">smi_fifo.v(529)</a><!@TM:1567508329> | Register bit rd_encode_sync.rd_grey_sync_r[14] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:529:16:529:22:@W:CL260:@XP_MSG">smi_fifo.v(529)</a><!@TM:1567508329> | Pruning register bit 14 of rd_encode_sync.rd_grey_sync_r[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:216:16:216:22:@W:CL260:@XP_MSG">smi_fifo.v(216)</a><!@TM:1567508329> | Pruning register bit 14 of wr_encode_sync.wr_grey_sync_r[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:656:16:656:22:@W:CL260:@XP_MSG">smi_fifo.v(656)</a><!@TM:1567508329> | Pruning register bit 15 of genblk14.wp_sync1_r[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:343:16:343:22:@W:CL260:@XP_MSG">smi_fifo.v(343)</a><!@TM:1567508329> | Pruning register bit 15 of genblk5.rp_sync1_r[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:343:16:343:22:@N:CL189:@XP_MSG">smi_fifo.v(343)</a><!@TM:1567508329> | Register bit genblk5.rp_sync1_r[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:656:16:656:22:@N:CL189:@XP_MSG">smi_fifo.v(656)</a><!@TM:1567508329> | Register bit genblk14.wp_sync1_r[14] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:656:16:656:22:@W:CL260:@XP_MSG">smi_fifo.v(656)</a><!@TM:1567508329> | Pruning register bit 15 of genblk14.wp_sync2_r[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:656:16:656:22:@W:CL260:@XP_MSG">smi_fifo.v(656)</a><!@TM:1567508329> | Pruning register bit 14 of genblk14.wp_sync1_r[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:343:16:343:22:@W:CL260:@XP_MSG">smi_fifo.v(343)</a><!@TM:1567508329> | Pruning register bit 15 of genblk5.rp_sync2_r[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:343:16:343:22:@W:CL260:@XP_MSG">smi_fifo.v(343)</a><!@TM:1567508329> | Pruning register bit 14 of genblk5.rp_sync1_r[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:343:16:343:22:@W:CL190:@XP_MSG">smi_fifo.v(343)</a><!@TM:1567508329> | Optimizing register bit genblk5.rp_sync2_r[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:656:16:656:22:@W:CL190:@XP_MSG">smi_fifo.v(656)</a><!@TM:1567508329> | Optimizing register bit genblk14.wp_sync2_r[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:343:16:343:22:@W:CL260:@XP_MSG">smi_fifo.v(343)</a><!@TM:1567508329> | Pruning register bit 14 of genblk5.rp_sync2_r[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:656:16:656:22:@W:CL260:@XP_MSG">smi_fifo.v(656)</a><!@TM:1567508329> | Pruning register bit 14 of genblk14.wp_sync2_r[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:95:32:95:48:@N:CL159:@XP_MSG">smi_fifo.v(95)</a><!@TM:1567508329> | Input almost_full_th_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:96:32:96:52:@N:CL159:@XP_MSG">smi_fifo.v(96)</a><!@TM:1567508329> | Input almost_full_clr_th_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:97:32:97:49:@N:CL159:@XP_MSG">smi_fifo.v(97)</a><!@TM:1567508329> | Input almost_empty_th_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:98:32:98:53:@N:CL159:@XP_MSG">smi_fifo.v(98)</a><!@TM:1567508329> | Input almost_empty_clr_th_i is unused.
Running optimization stage 2 on pll .......
Running optimization stage 2 on pll_ipgen_lscc_pll_Z1_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\pll\rtl\pll.v:85:10:85:20:@N:CL159:@XP_MSG">pll.v(85)</a><!@TM:1567508329> | Input feedback_i is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\development\FPGA\spin_clock_ice\pll\rtl\pll.v:86:16:86:31:@N:CL159:@XP_MSG">pll.v(86)</a><!@TM:1567508329> | Input dynamic_delay_i is unused.
Running optimization stage 2 on PLL_B .......
Running optimization stage 2 on HSOSC .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\development\FPGA\spin_clock_ice\impl_1\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:58s; Memory used current: 543MB peak: 675MB)


Process completed successfully.
# Tue Sep  3 03:58:48 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 251R, Built Nov 12 2018 09:21:44</a>

@N: : <!@TM:1567508329> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep  3 03:58:48 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:58s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:58s realtime, 0h:00m:58s cputime

Process completed successfully.
# Tue Sep  3 03:58:48 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1567508270>

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Database state : C:\development\FPGA\spin_clock_ice\impl_1\synwork\|impl_1
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 251R, Built Nov 12 2018 09:21:44</a>

@N: : <!@TM:1567508330> | Running in 64-bit mode 
File C:\development\FPGA\spin_clock_ice\impl_1\synwork\spin_clock_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep  3 03:58:50 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1567508270>
# Tue Sep  3 03:58:50 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1
<a name=mapperReport6></a>Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 030R, Built Feb 27 2019 10:02:28</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1567508331> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1567508331> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1_scck.rpt:@XP_FILE">spin_clock_impl_1_scck.rpt</a>
Printing clock  summary report in "C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1567508331> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1567508331> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1567508331> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1567508331> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1567508331> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1567508331> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\development\fpga\spin_clock_ice\top.sv:5:14:5:24:@N:MO111:@XP_MSG">top.sv(5)</a><!@TM:1567508331> | Tristate driver tlc_sclk_o (in view: work.top(verilog)) on net tlc_sclk_o (in view: work.top(verilog)) has its enable tied to GND.
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start                                                     Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                     Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                    1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                                                            
0 -       pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     87.0 MHz      11.490        inferred     Autoconstr_clkgroup_0     851  
============================================================================================================================================



Clock Load Summary
***********************

                                                          Clock     Source                                          Clock Pin       Non-clock Pin     Non-clock Pin
Clock                                                     Load      Pin                                             Seq Example     Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                    0         -                                               -               -                 -            
                                                                                                                                                                   
pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     851       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE(PLL_B)     busy_o_pi.C     -                 -            
===================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:2561:22:2561:28:@W:MT530:@XP_MSG">smi_fifo.v(2561)</a><!@TM:1567508331> | Found inferred clock pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock which controls 851 sequential elements including color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[13\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0. This clock has no specified timing constraint which may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport8></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 851 clock pin(s) of sequential element(s)
0 instances converted, 851 sequential instances remain driven by gated/generated clocks

======================================================================== Gated/Generated Clocks =========================================================================
Clock Tree ID     Driving Element                          Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:C:\development\FPGA\spin_clock_ice\impl_1\synwork\spin_clock_impl_1_prem.srm@|S:my_pll.lscc_pll_inst.u_PLL_B.OUTCORE@|E:smi_cdc_2_[10]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE     PLL_B                  851                    smi_cdc_2_[10]      Gated/generated clock conversion not enabled
=========================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1567508331> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\development\fpga\spin_clock_ice\top.sv:5:14:5:24:@N:MO111:@XP_MSG">top.sv(5)</a><!@TM:1567508331> | Tristate driver tlc_sclk_o (in view: work.top(verilog)) on net tlc_sclk_o (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1567508331> | Writing default property annotation file C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 53MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep  3 03:58:51 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1567508270>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1567508270>
# Tue Sep  3 03:58:51 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03LR-SP1
Install: C:\lscc\radiant\1.1\synpbase
OS: Windows 6.1

Hostname: IVAN-PC

Implementation : impl_1
<a name=mapperReport9></a>Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 030R, Built Feb 27 2019 10:02:28</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1567508357> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1567508357> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1567508357> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1567508357> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1567508357> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\development\fpga\spin_clock_ice\top.sv:5:14:5:24:@N:MO111:@XP_MSG">top.sv(5)</a><!@TM:1567508357> | Tristate driver tlc_sclk_o (in view: work.top(verilog)) on net tlc_sclk_o (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1567508357> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:37:39:37:66:@W:FA239:@XP_MSG">tlc5957.sv(37)</a><!@TM:1567508357> | ROM bit_offset[8:4] (in view: work.TLC5957(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:37:39:37:66:@W:FA239:@XP_MSG">tlc5957.sv(37)</a><!@TM:1567508357> | ROM bit_offset[8:4] (in view: work.TLC5957(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:37:39:37:66:@N:MO106:@XP_MSG">tlc5957.sv(37)</a><!@TM:1567508357> | Found ROM bit_offset[8:4] (in view: work.TLC5957(verilog)) with 11 words by 5 bits.
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:1172:36:1172:42:@W:FX1039:@XP_MSG">smi_fifo.v(1172)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.EBR.u_fifo_mem0.NON_MIX.genblk2._nreg.rd_addr_0_r[12:9] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:431:24:431:30:@W:FX1039:@XP_MSG">smi_fifo.v(431)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.afull_flag_impl.sync.afull_flag_r is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:744:24:744:30:@W:FX1039:@XP_MSG">smi_fifo.v(744)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.aempty_flag_impl.sync.aempty_flag_r is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:308:16:308:22:@W:FX1039:@XP_MSG">smi_fifo.v(308)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.full_r is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:621:16:621:22:@W:FX1039:@XP_MSG">smi_fifo.v(621)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.empty_r is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:656:16:656:22:@W:FX1039:@XP_MSG">smi_fifo.v(656)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.genblk14.wp_sync1_r[13:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:343:16:343:22:@W:FX1039:@XP_MSG">smi_fifo.v(343)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.genblk5.rp_sync1_r[13:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:529:16:529:22:@W:FX1039:@XP_MSG">smi_fifo.v(529)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.rd_encode_sync.rd_grey_sync_r[13:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:216:16:216:22:@W:FX1039:@XP_MSG">smi_fifo.v(216)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.wr_encode_sync.wr_grey_sync_r[13:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:621:16:621:22:@W:FX1039:@XP_MSG">smi_fifo.v(621)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.rd_addr_r[13:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:308:16:308:22:@W:FX1039:@XP_MSG">smi_fifo.v(308)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.wr_addr_r[13:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:656:16:656:22:@W:FX1039:@XP_MSG">smi_fifo.v(656)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.genblk14.wp_sync2_r[13:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:343:16:343:22:@W:FX1039:@XP_MSG">smi_fifo.v(343)</a><!@TM:1567508357> | User-specified initial value defined for instance color_fifo.lscc_fifo_dc_inst.genblk5.rp_sync2_r[13:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.sout is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[543] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[542] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[541] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[540] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[539] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[538] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[537] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[536] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[535] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[534] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[533] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[532] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[531] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[530] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[529] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[528] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[495] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[494] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[493] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[492] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[491] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[490] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[489] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[488] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[487] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[486] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[485] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[484] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[483] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[482] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[481] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[480] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[447] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[446] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[445] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[444] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[443] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[442] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[441] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[440] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[439] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[438] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[437] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[436] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[435] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[434] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[433] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[432] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[399] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[398] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[397] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[396] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[395] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[394] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[393] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[392] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[391] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[390] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[389] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[388] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[387] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[386] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[385] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[384] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[351] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[350] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[349] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[348] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[347] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[346] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[345] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[344] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[343] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[342] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[341] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[340] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[339] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[338] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[337] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[336] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[303] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[302] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[301] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[300] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[299] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@W:FX1039:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | User-specified initial value defined for instance tlc0.data[298] is being ignored. </font>

Only the first 100 messages of id 'FX1039' are reported. To see all messages use 'report_messages -log C:\development\FPGA\spin_clock_ice\impl_1\synlog\spin_clock_impl_1_fpga_mapper.srr -id FX1039' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1039} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1567508357> | Found 13 by 13 bit equality operator ('==') full_nxt_r7 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog)) 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1567508357> | Found 14 by 14 bit equality operator ('==') un1_sync_wr_controller\.wr_addr_r_2 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog)) 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1567508357> | Found 13 by 13 bit equality operator ('==') empty_nxt_r8 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog)) 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <!@TM:1567508357> | Found 14 by 14 bit equality operator ('==') empty_nxt_r4 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog)) 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:300:29:300:64:@N:MF179:@XP_MSG">smi_fifo.v(300)</a><!@TM:1567508357> | Found 13 by 13 bit equality operator ('==') un1_bin_val_1 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:613:29:613:64:@N:MF179:@XP_MSG">smi_fifo.v(613)</a><!@TM:1567508357> | Found 13 by 13 bit equality operator ('==') un1_bin_val_2 (in view: work.smi_fifo_ipgen_lscc_fifo_dc_Z2_layer0(verilog))
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:216:16:216:22:@W:BN132:@XP_MSG">smi_fifo.v(216)</a><!@TM:1567508357> | Removing instance color_fifo.lscc_fifo_dc_inst.wr_encode_sync.wr_grey_sync_r[3] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.wr_addr_r[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:216:16:216:22:@W:BN132:@XP_MSG">smi_fifo.v(216)</a><!@TM:1567508357> | Removing instance color_fifo.lscc_fifo_dc_inst.wr_encode_sync.wr_grey_sync_r[7] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.wr_addr_r[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:216:16:216:22:@W:BN132:@XP_MSG">smi_fifo.v(216)</a><!@TM:1567508357> | Removing instance color_fifo.lscc_fifo_dc_inst.wr_encode_sync.wr_grey_sync_r[11] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.wr_addr_r[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:216:16:216:22:@W:BN132:@XP_MSG">smi_fifo.v(216)</a><!@TM:1567508357> | Removing instance color_fifo.lscc_fifo_dc_inst.wr_encode_sync.wr_grey_sync_r[13] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.sync_wr_controller.wr_addr_r[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:621:16:621:22:@W:BN132:@XP_MSG">smi_fifo.v(621)</a><!@TM:1567508357> | Removing instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.rd_addr_r[3] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.rd_encode_sync.rd_grey_sync_r[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:621:16:621:22:@W:BN132:@XP_MSG">smi_fifo.v(621)</a><!@TM:1567508357> | Removing instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.rd_addr_r[7] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.rd_encode_sync.rd_grey_sync_r[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:621:16:621:22:@W:BN132:@XP_MSG">smi_fifo.v(621)</a><!@TM:1567508357> | Removing instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.rd_addr_r[11] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.rd_encode_sync.rd_grey_sync_r[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:621:16:621:22:@W:BN132:@XP_MSG">smi_fifo.v(621)</a><!@TM:1567508357> | Removing instance color_fifo.lscc_fifo_dc_inst.sync_rd_controller.rd_addr_r[13] because it is equivalent to instance color_fifo.lscc_fifo_dc_inst.rd_encode_sync.rd_grey_sync_r[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 153MB)


Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 186MB peak: 187MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 163MB peak: 188MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 164MB peak: 188MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 169MB peak: 188MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 168MB peak: 188MB)

<font color=#A52A2A>@W:<a href="@W:FX553:@XP_HELP">FX553</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:125:16:125:33:@W:FX553:@XP_MSG">tlc5957.sv(125)</a><!@TM:1567508357> | Could not implement Block ROM for tlc0.cvt_color_2[10:0].</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:125:16:125:33:@N:MO106:@XP_MSG">tlc5957.sv(125)</a><!@TM:1567508357> | Found ROM tlc0.cvt_color_2[10:0] (in view: work.top(verilog)) with 256 words by 11 bits.

Finished preparing to map (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 170MB peak: 188MB)


Finished technology mapping (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 203MB peak: 247MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		   -13.71ns		4436 /       811
   2		0h:00m:18s		   -13.71ns		4234 /       811
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v:1172:36:1172:42:@N:FX271:@XP_MSG">smi_fifo.v(1172)</a><!@TM:1567508357> | Replicating instance color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r[12] (in view: work.top(verilog)) with 56 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:20s		   -13.71ns		4242 /       814
   4		0h:00m:20s		   -10.94ns		4242 /       814
   5		0h:00m:20s		   -10.94ns		4242 /       814


   6		0h:00m:21s		   -10.94ns		4243 /       814
   7		0h:00m:21s		   -10.94ns		4259 /       814
   8		0h:00m:22s		   -10.94ns		4259 /       814
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\development\fpga\spin_clock_ice\tlc5957.sv:47:1:47:7:@A:BN291:@XP_MSG">tlc5957.sv(47)</a><!@TM:1567508357> | Boundary register tlc0.sout (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 216MB peak: 247MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 217MB peak: 247MB)


Start Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 182MB peak: 247MB)

Writing Analyst data base C:\development\FPGA\spin_clock_ice\impl_1\synwork\spin_clock_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 215MB peak: 247MB)

Writing Verilog Simulation files

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 211MB peak: 247MB)


Start final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 211MB peak: 247MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\development\fpga\spin_clock_ice\top.sv:37:7:37:15:@W:MT246:@XP_MSG">top.sv(37)</a><!@TM:1567508357> | Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\development\fpga\spin_clock_ice\pll\rtl\pll.v:138:69:138:76:@W:MT246:@XP_MSG">pll.v(138)</a><!@TM:1567508357> | Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1567508357> | Found inferred clock pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock with period 24.28ns. Please declare a user-defined clock on net my_pll.lscc_pll_inst.sys_clk.</font> 


<a name=timingReport10></a>##### START OF TIMING REPORT #####[</a>
<a name=11></a># Timing Report written on Tue Sep  3 03:59:16 2019</a>
#


Top view:               top
Requested Frequency:    41.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1567508357> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1567508357> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary12></a>Performance Summary</a>
*******************


Worst slack in design: -4.284

                                                          Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                            Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------
pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     41.2 MHz      35.0 MHz      24.276        28.561        -4.284     inferred     Autoconstr_clkgroup_0
System                                                    159.4 MHz     135.5 MHz     6.272         7.378         -1.107     system       system_clkgroup      
===============================================================================================================================================================





<a name=clockRelationships13></a>Clock Relationships</a>
*******************

Clocks                                                                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                               Ending                                                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                 System                                                 |  6.272       -1.107  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                 pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  24.277      -4.159  |  No paths    -      |  No paths    -      |  No paths    -    
pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  System                                                 |  24.277      10.552  |  No paths    -      |  No paths    -      |  No paths    -    
pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  24.277      -4.284  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo14></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport15></a>Detailed Report for Clock: pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock</a>
====================================



<a name=startingSlack16></a>Starting Points with Worst Slack</a>
********************************

                                                                                                Starting                                                                                               Arrival           
Instance                                                                                        Reference                                                 Type        Pin     Net                      Time        Slack 
                                                                                                Clock                                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1      pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r_12_rep1      0.796       -4.284
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep2      pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r_12_rep2      0.796       -4.253
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_fast[12]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r_fast[12]     0.796       -4.181
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r[11]          pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r[11]          0.796       -4.139
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r[12]          pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r[12]          0.796       -2.448
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r[10]          pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r[10]          0.796       -2.252
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r[9]           pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       rd_addr_0_r[9]           0.796       1.441 
tlc0.data[16]                                                                                   pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       data[16]                 0.796       3.670 
tlc0.data[20]                                                                                   pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       data[20]                 0.796       3.681 
tlc0.data[24]                                                                                   pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       data[24]                 0.796       3.681 
=========================================================================================================================================================================================================================


<a name=endingSlack17></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                                                                      Required           
Instance           Reference                                                 Type        Pin     Net             Time         Slack 
                   Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
tlc0.data[336]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[336]     24.122       -4.284
tlc0.data[337]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[337]     24.122       -4.284
tlc0.data[338]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[338]     24.122       -4.284
tlc0.data[339]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[339]     24.122       -4.284
tlc0.data[340]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[340]     24.122       -4.284
tlc0.data[341]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[341]     24.122       -4.284
tlc0.data[342]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[342]     24.122       -4.284
tlc0.data[343]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[343]     24.122       -4.284
tlc0.data[344]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[344]     24.122       -4.284
tlc0.data[345]     pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       data_9[345]     24.122       -4.284
====================================================================================================================================



<a name=worstPaths18></a>Worst Path Information</a>
<a href="C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srr:srsfC:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srs:fp:178719:186951:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.284

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1 / Q
    Ending point:                            tlc0.data[336] / D
    The start point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1                                           FD1P3DZ     Q        Out     0.796     0.796       -         
rd_addr_0_r_12_rep1                                                                                                                  Net         -        -       1.599     -           5         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        C        In      -         2.395       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z        Out     0.558     2.953       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A        In      -         4.324       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z        Out     0.661     4.986       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D        In      -         6.356       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z        Out     0.465     6.822       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -        -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B        In      -         8.193       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z        Out     0.589     8.782       -         
tlc_data[0]                                                                                                                          Net         -        -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A        In      -         10.153      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z        Out     0.661     10.814      -         
m177                                                                                                                                 Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A        In      -         12.185      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z        Out     0.661     12.847      -         
m184_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C        In      -         14.218      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z        Out     0.558     14.776      -         
m184_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A        In      -         16.147      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z        Out     0.661     16.808      -         
m185_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A        In      -         18.179      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z        Out     0.661     18.841      -         
m196_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B        In      -         20.212      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z        Out     0.589     20.801      -         
cvt_color_2[4]                                                                                                                       Net         -        -       1.371     -           291       
tlc0.data_RNO_3[336]                                                                                                                 LUT4        A        In      -         22.172      -         
tlc0.data_RNO_3[336]                                                                                                                 LUT4        Z        Out     0.661     22.834      -         
N_2238                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        A        In      -         24.205      -         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        Z        Out     0.661     24.866      -         
N_2244                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO[336]                                                                                                                   LUT4        A        In      -         26.237      -         
tlc0.data_RNO[336]                                                                                                                   LUT4        Z        Out     0.661     26.899      -         
data_9[336]                                                                                                                          Net         -        -       1.507     -           1         
tlc0.data[336]                                                                                                                       FD1P3DZ     D        In      -         28.406      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.561 is 9.003(31.5%) logic and 19.558(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.284

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1 / Q
    Ending point:                            tlc0.data[343] / D
    The start point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1                                           FD1P3DZ     Q        Out     0.796     0.796       -         
rd_addr_0_r_12_rep1                                                                                                                  Net         -        -       1.599     -           5         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        C        In      -         2.395       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z        Out     0.558     2.953       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A        In      -         4.324       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z        Out     0.661     4.986       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D        In      -         6.356       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z        Out     0.465     6.822       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -        -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B        In      -         8.193       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z        Out     0.589     8.782       -         
tlc_data[0]                                                                                                                          Net         -        -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A        In      -         10.153      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z        Out     0.661     10.814      -         
m177                                                                                                                                 Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A        In      -         12.185      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z        Out     0.661     12.847      -         
m184_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C        In      -         14.218      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z        Out     0.558     14.776      -         
m184_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A        In      -         16.147      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z        Out     0.661     16.808      -         
m185_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A        In      -         18.179      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z        Out     0.661     18.841      -         
m196_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B        In      -         20.212      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z        Out     0.589     20.801      -         
cvt_color_2[4]                                                                                                                       Net         -        -       1.371     -           291       
tlc0.data_RNO_3[343]                                                                                                                 LUT4        A        In      -         22.172      -         
tlc0.data_RNO_3[343]                                                                                                                 LUT4        Z        Out     0.661     22.834      -         
N_1824                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO_0[343]                                                                                                                 LUT4        A        In      -         24.205      -         
tlc0.data_RNO_0[343]                                                                                                                 LUT4        Z        Out     0.661     24.866      -         
N_1830                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO[343]                                                                                                                   LUT4        A        In      -         26.237      -         
tlc0.data_RNO[343]                                                                                                                   LUT4        Z        Out     0.661     26.899      -         
data_9[343]                                                                                                                          Net         -        -       1.507     -           1         
tlc0.data[343]                                                                                                                       FD1P3DZ     D        In      -         28.406      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.561 is 9.003(31.5%) logic and 19.558(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.284

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1 / Q
    Ending point:                            tlc0.data[351] / D
    The start point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1                                           FD1P3DZ     Q        Out     0.796     0.796       -         
rd_addr_0_r_12_rep1                                                                                                                  Net         -        -       1.599     -           5         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        C        In      -         2.395       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z        Out     0.558     2.953       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A        In      -         4.324       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z        Out     0.661     4.986       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D        In      -         6.356       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z        Out     0.465     6.822       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -        -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B        In      -         8.193       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z        Out     0.589     8.782       -         
tlc_data[0]                                                                                                                          Net         -        -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A        In      -         10.153      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z        Out     0.661     10.814      -         
m177                                                                                                                                 Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A        In      -         12.185      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z        Out     0.661     12.847      -         
m184_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C        In      -         14.218      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z        Out     0.558     14.776      -         
m184_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A        In      -         16.147      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z        Out     0.661     16.808      -         
m185_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A        In      -         18.179      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z        Out     0.661     18.841      -         
m196_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B        In      -         20.212      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z        Out     0.589     20.801      -         
cvt_color_2[4]                                                                                                                       Net         -        -       1.371     -           291       
tlc0.data_RNO_3[351]                                                                                                                 LUT4        A        In      -         22.172      -         
tlc0.data_RNO_3[351]                                                                                                                 LUT4        Z        Out     0.661     22.834      -         
N_1968                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO_0[351]                                                                                                                 LUT4        A        In      -         24.205      -         
tlc0.data_RNO_0[351]                                                                                                                 LUT4        Z        Out     0.661     24.866      -         
N_1974                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO[351]                                                                                                                   LUT4        A        In      -         26.237      -         
tlc0.data_RNO[351]                                                                                                                   LUT4        Z        Out     0.661     26.899      -         
data_9[351]                                                                                                                          Net         -        -       1.507     -           1         
tlc0.data[351]                                                                                                                       FD1P3DZ     D        In      -         28.406      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.561 is 9.003(31.5%) logic and 19.558(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.284

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1 / Q
    Ending point:                            tlc0.data[342] / D
    The start point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1                                           FD1P3DZ     Q        Out     0.796     0.796       -         
rd_addr_0_r_12_rep1                                                                                                                  Net         -        -       1.599     -           5         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        C        In      -         2.395       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z        Out     0.558     2.953       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A        In      -         4.324       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z        Out     0.661     4.986       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D        In      -         6.356       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z        Out     0.465     6.822       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -        -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B        In      -         8.193       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z        Out     0.589     8.782       -         
tlc_data[0]                                                                                                                          Net         -        -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A        In      -         10.153      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z        Out     0.661     10.814      -         
m177                                                                                                                                 Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A        In      -         12.185      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z        Out     0.661     12.847      -         
m184_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C        In      -         14.218      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z        Out     0.558     14.776      -         
m184_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A        In      -         16.147      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z        Out     0.661     16.808      -         
m185_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A        In      -         18.179      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z        Out     0.661     18.841      -         
m196_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B        In      -         20.212      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z        Out     0.589     20.801      -         
cvt_color_2[4]                                                                                                                       Net         -        -       1.371     -           291       
tlc0.data_RNO_3[342]                                                                                                                 LUT4        A        In      -         22.172      -         
tlc0.data_RNO_3[342]                                                                                                                 LUT4        Z        Out     0.661     22.834      -         
N_1806                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO_0[342]                                                                                                                 LUT4        A        In      -         24.205      -         
tlc0.data_RNO_0[342]                                                                                                                 LUT4        Z        Out     0.661     24.866      -         
N_1812                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO[342]                                                                                                                   LUT4        A        In      -         26.237      -         
tlc0.data_RNO[342]                                                                                                                   LUT4        Z        Out     0.661     26.899      -         
data_9[342]                                                                                                                          Net         -        -       1.507     -           1         
tlc0.data[342]                                                                                                                       FD1P3DZ     D        In      -         28.406      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.561 is 9.003(31.5%) logic and 19.558(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.406
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.284

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1 / Q
    Ending point:                            tlc0.data[347] / D
    The start point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_12_rep1                                           FD1P3DZ     Q        Out     0.796     0.796       -         
rd_addr_0_r_12_rep1                                                                                                                  Net         -        -       1.599     -           5         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        C        In      -         2.395       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z        Out     0.558     2.953       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A        In      -         4.324       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z        Out     0.661     4.986       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -        -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D        In      -         6.356       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z        Out     0.465     6.822       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -        -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B        In      -         8.193       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z        Out     0.589     8.782       -         
tlc_data[0]                                                                                                                          Net         -        -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A        In      -         10.153      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z        Out     0.661     10.814      -         
m177                                                                                                                                 Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A        In      -         12.185      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z        Out     0.661     12.847      -         
m184_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C        In      -         14.218      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z        Out     0.558     14.776      -         
m184_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A        In      -         16.147      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z        Out     0.661     16.808      -         
m185_ns                                                                                                                              Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A        In      -         18.179      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z        Out     0.661     18.841      -         
m196_ns_1                                                                                                                            Net         -        -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B        In      -         20.212      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z        Out     0.589     20.801      -         
cvt_color_2[4]                                                                                                                       Net         -        -       1.371     -           291       
tlc0.data_RNO_3[347]                                                                                                                 LUT4        A        In      -         22.172      -         
tlc0.data_RNO_3[347]                                                                                                                 LUT4        Z        Out     0.661     22.834      -         
N_1896                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO_0[347]                                                                                                                 LUT4        A        In      -         24.205      -         
tlc0.data_RNO_0[347]                                                                                                                 LUT4        Z        Out     0.661     24.866      -         
N_1902                                                                                                                               Net         -        -       1.371     -           1         
tlc0.data_RNO[347]                                                                                                                   LUT4        A        In      -         26.237      -         
tlc0.data_RNO[347]                                                                                                                   LUT4        Z        Out     0.661     26.899      -         
data_9[347]                                                                                                                          Net         -        -       1.507     -           1         
tlc0.data[347]                                                                                                                       FD1P3DZ     D        In      -         28.406      -         
==================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.561 is 9.003(31.5%) logic and 19.558(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport19></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack20></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                             Starting                                              Arrival           
Instance                                                                                                                     Reference     Type      Pin       Net                 Time        Slack 
                                                                                                                             Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_11[0]     0.000       -4.159
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_11[0]     0.000       -4.159
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[4\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_5[0]      0.000       -4.148
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_13[0]     0.000       -4.148
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_13[0]     0.000       -4.148
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[4\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_5[0]      0.000       -4.148
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[9\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_2[0]      0.000       -4.128
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[9\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_2[0]      0.000       -4.128
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[5\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_7[0]      0.000       -4.117
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[1\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0     System        PDP4K     DO[0]     act_out_w_12[0]     0.000       -4.117
=====================================================================================================================================================================================================


<a name=endingSlack21></a>Ending Points with Worst Slack</a>
******************************

                   Starting                                          Required           
Instance           Reference     Type        Pin     Net             Time         Slack 
                   Clock                                                                
----------------------------------------------------------------------------------------
tlc0.data[336]     System        FD1P3DZ     D       data_9[336]     24.122       -4.159
tlc0.data[337]     System        FD1P3DZ     D       data_9[337]     24.122       -4.159
tlc0.data[338]     System        FD1P3DZ     D       data_9[338]     24.122       -4.159
tlc0.data[339]     System        FD1P3DZ     D       data_9[339]     24.122       -4.159
tlc0.data[340]     System        FD1P3DZ     D       data_9[340]     24.122       -4.159
tlc0.data[341]     System        FD1P3DZ     D       data_9[341]     24.122       -4.159
tlc0.data[342]     System        FD1P3DZ     D       data_9[342]     24.122       -4.159
tlc0.data[343]     System        FD1P3DZ     D       data_9[343]     24.122       -4.159
tlc0.data[344]     System        FD1P3DZ     D       data_9[344]     24.122       -4.159
tlc0.data[345]     System        FD1P3DZ     D       data_9[345]     24.122       -4.159
========================================================================================



<a name=worstPaths22></a>Worst Path Information</a>
<a href="C:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srr:srsfC:\development\FPGA\spin_clock_ice\impl_1\spin_clock_impl_1.srs:fp:234237:242511:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.159

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0 / DO[0]
    Ending point:                            tlc0.data[336] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin       Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0             PDP4K       DO[0]     Out     0.000     0.000       -         
act_out_w_11[0]                                                                                                                      Net         -         -       2.259     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        A         In      -         2.259       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z         Out     0.661     2.921       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A         In      -         4.292       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z         Out     0.569     4.860       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D         In      -         6.231       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z         Out     0.465     6.696       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -         -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B         In      -         8.067       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z         Out     0.589     8.656       -         
tlc_data[0]                                                                                                                          Net         -         -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A         In      -         10.027      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z         Out     0.661     10.689      -         
m177                                                                                                                                 Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A         In      -         12.060      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z         Out     0.661     12.721      -         
m184_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C         In      -         14.092      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z         Out     0.558     14.650      -         
m184_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A         In      -         16.021      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z         Out     0.661     16.683      -         
m185_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A         In      -         18.054      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z         Out     0.661     18.715      -         
m196_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B         In      -         20.086      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z         Out     0.589     20.676      -         
cvt_color_2[4]                                                                                                                       Net         -         -       1.371     -           291       
tlc0.data_RNO_3[336]                                                                                                                 LUT4        A         In      -         22.047      -         
tlc0.data_RNO_3[336]                                                                                                                 LUT4        Z         Out     0.661     22.708      -         
N_2238                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        A         In      -         24.079      -         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        Z         Out     0.661     24.741      -         
N_2244                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO[336]                                                                                                                   LUT4        A         In      -         26.112      -         
tlc0.data_RNO[336]                                                                                                                   LUT4        Z         Out     0.661     26.773      -         
data_9[336]                                                                                                                          Net         -         -       1.507     -           1         
tlc0.data[336]                                                                                                                       FD1P3DZ     D         In      -         28.280      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.435 is 8.217(28.9%) logic and 20.218(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.159

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0 / DO[0]
    Ending point:                            tlc0.data[336] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin       Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0             PDP4K       DO[0]     Out     0.000     0.000       -         
act_out_w_11[0]                                                                                                                      Net         -         -       2.259     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        A         In      -         2.259       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z         Out     0.661     2.921       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A         In      -         4.292       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z         Out     0.569     4.860       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D         In      -         6.231       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z         Out     0.465     6.696       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -         -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B         In      -         8.067       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z         Out     0.589     8.656       -         
tlc_data[0]                                                                                                                          Net         -         -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A         In      -         10.027      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z         Out     0.661     10.689      -         
m177                                                                                                                                 Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A         In      -         12.060      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z         Out     0.661     12.721      -         
m184_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C         In      -         14.092      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z         Out     0.558     14.650      -         
m184_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A         In      -         16.021      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z         Out     0.661     16.683      -         
m185_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A         In      -         18.054      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z         Out     0.661     18.715      -         
m196_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B         In      -         20.086      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z         Out     0.589     20.676      -         
cvt_color_2[4]                                                                                                                       Net         -         -       1.371     -           291       
tlc0.data_RNO_3[336]                                                                                                                 LUT4        A         In      -         22.047      -         
tlc0.data_RNO_3[336]                                                                                                                 LUT4        Z         Out     0.661     22.708      -         
N_2238                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        A         In      -         24.079      -         
tlc0.data_RNO_0[336]                                                                                                                 LUT4        Z         Out     0.661     24.741      -         
N_2244                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO[336]                                                                                                                   LUT4        A         In      -         26.112      -         
tlc0.data_RNO[336]                                                                                                                   LUT4        Z         Out     0.661     26.773      -         
data_9[336]                                                                                                                          Net         -         -       1.507     -           1         
tlc0.data[336]                                                                                                                       FD1P3DZ     D         In      -         28.280      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.435 is 8.217(28.9%) logic and 20.218(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.159

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0 / DO[0]
    Ending point:                            tlc0.data[343] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin       Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0             PDP4K       DO[0]     Out     0.000     0.000       -         
act_out_w_11[0]                                                                                                                      Net         -         -       2.259     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        A         In      -         2.259       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z         Out     0.661     2.921       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A         In      -         4.292       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z         Out     0.569     4.860       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D         In      -         6.231       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z         Out     0.465     6.696       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -         -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B         In      -         8.067       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z         Out     0.589     8.656       -         
tlc_data[0]                                                                                                                          Net         -         -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A         In      -         10.027      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z         Out     0.661     10.689      -         
m177                                                                                                                                 Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A         In      -         12.060      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z         Out     0.661     12.721      -         
m184_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C         In      -         14.092      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z         Out     0.558     14.650      -         
m184_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A         In      -         16.021      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z         Out     0.661     16.683      -         
m185_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A         In      -         18.054      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z         Out     0.661     18.715      -         
m196_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B         In      -         20.086      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z         Out     0.589     20.676      -         
cvt_color_2[4]                                                                                                                       Net         -         -       1.371     -           291       
tlc0.data_RNO_3[343]                                                                                                                 LUT4        A         In      -         22.047      -         
tlc0.data_RNO_3[343]                                                                                                                 LUT4        Z         Out     0.661     22.708      -         
N_1824                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO_0[343]                                                                                                                 LUT4        A         In      -         24.079      -         
tlc0.data_RNO_0[343]                                                                                                                 LUT4        Z         Out     0.661     24.741      -         
N_1830                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO[343]                                                                                                                   LUT4        A         In      -         26.112      -         
tlc0.data_RNO[343]                                                                                                                   LUT4        Z         Out     0.661     26.773      -         
data_9[343]                                                                                                                          Net         -         -       1.507     -           1         
tlc0.data[343]                                                                                                                       FD1P3DZ     D         In      -         28.280      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.435 is 8.217(28.9%) logic and 20.218(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.159

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0 / DO[0]
    Ending point:                            tlc0.data[351] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin       Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0             PDP4K       DO[0]     Out     0.000     0.000       -         
act_out_w_11[0]                                                                                                                      Net         -         -       2.259     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        A         In      -         2.259       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z         Out     0.661     2.921       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A         In      -         4.292       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z         Out     0.569     4.860       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D         In      -         6.231       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z         Out     0.465     6.696       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -         -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B         In      -         8.067       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z         Out     0.589     8.656       -         
tlc_data[0]                                                                                                                          Net         -         -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A         In      -         10.027      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z         Out     0.661     10.689      -         
m177                                                                                                                                 Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A         In      -         12.060      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z         Out     0.661     12.721      -         
m184_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C         In      -         14.092      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z         Out     0.558     14.650      -         
m184_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A         In      -         16.021      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z         Out     0.661     16.683      -         
m185_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A         In      -         18.054      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z         Out     0.661     18.715      -         
m196_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B         In      -         20.086      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z         Out     0.589     20.676      -         
cvt_color_2[4]                                                                                                                       Net         -         -       1.371     -           291       
tlc0.data_RNO_3[351]                                                                                                                 LUT4        A         In      -         22.047      -         
tlc0.data_RNO_3[351]                                                                                                                 LUT4        Z         Out     0.661     22.708      -         
N_1968                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO_0[351]                                                                                                                 LUT4        A         In      -         24.079      -         
tlc0.data_RNO_0[351]                                                                                                                 LUT4        Z         Out     0.661     24.741      -         
N_1974                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO[351]                                                                                                                   LUT4        A         In      -         26.112      -         
tlc0.data_RNO[351]                                                                                                                   LUT4        Z         Out     0.661     26.773      -         
data_9[351]                                                                                                                          Net         -         -       1.507     -           1         
tlc0.data[351]                                                                                                                       FD1P3DZ     D         In      -         28.280      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.435 is 8.217(28.9%) logic and 20.218(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      24.276
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.122

    - Propagation time:                      28.280
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.159

    Number of logic level(s):                13
    Starting point:                          color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0 / DO[0]
    Ending point:                            tlc0.data[342] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] on pin CK

Instance / Net                                                                                                                                   Pin       Pin               Arrival     No. of    
Name                                                                                                                                 Type        Name      Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[8\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0             PDP4K       DO[0]     Out     0.000     0.000       -         
act_out_w_11[0]                                                                                                                      Net         -         -       2.259     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        A         In      -         2.259       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0_RNIJQ4U     LUT4        Z         Out     0.661     2.921       -         
u_mem0_RNIJQ4U                                                                                                                       Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        A         In      -         4.292       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIKRL82[10]                                      LUT4        Z         Out     0.569     4.860       -         
rd_data_o_7_ns_1[0]                                                                                                                  Net         -         -       1.371     -           1         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        D         In      -         6.231       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNIR0744[10]                                      LUT4        Z         Out     0.465     6.696       -         
rd_addr_0_r_RNIR0744[10]                                                                                                             Net         -         -       1.371     -           2         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        B         In      -         8.067       -         
color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.genblk2\._nreg\.rd_addr_0_r_RNINV0K8[9]                                       LUT4        Z         Out     0.589     8.656       -         
tlc_data[0]                                                                                                                          Net         -         -       1.371     -           82        
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        A         In      -         10.027      -         
tlc0.cvt_color_2_10_0_.m177                                                                                                          LUT4        Z         Out     0.661     10.689      -         
m177                                                                                                                                 Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        A         In      -         12.060      -         
tlc0.cvt_color_2_10_0_.m184_ns_1                                                                                                     LUT4        Z         Out     0.661     12.721      -         
m184_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        C         In      -         14.092      -         
tlc0.cvt_color_2_10_0_.m184_ns                                                                                                       LUT4        Z         Out     0.558     14.650      -         
m184_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        A         In      -         16.021      -         
tlc0.cvt_color_2_10_0_.m185_ns                                                                                                       LUT4        Z         Out     0.661     16.683      -         
m185_ns                                                                                                                              Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        A         In      -         18.054      -         
tlc0.cvt_color_2_10_0_.m196_ns_1                                                                                                     LUT4        Z         Out     0.661     18.715      -         
m196_ns_1                                                                                                                            Net         -         -       1.371     -           1         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        B         In      -         20.086      -         
tlc0.cvt_color_2_10_0_.m196_ns                                                                                                       LUT4        Z         Out     0.589     20.676      -         
cvt_color_2[4]                                                                                                                       Net         -         -       1.371     -           291       
tlc0.data_RNO_3[342]                                                                                                                 LUT4        A         In      -         22.047      -         
tlc0.data_RNO_3[342]                                                                                                                 LUT4        Z         Out     0.661     22.708      -         
N_1806                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO_0[342]                                                                                                                 LUT4        A         In      -         24.079      -         
tlc0.data_RNO_0[342]                                                                                                                 LUT4        Z         Out     0.661     24.741      -         
N_1812                                                                                                                               Net         -         -       1.371     -           1         
tlc0.data_RNO[342]                                                                                                                   LUT4        A         In      -         26.112      -         
tlc0.data_RNO[342]                                                                                                                   LUT4        Z         Out     0.661     26.773      -         
data_9[342]                                                                                                                          Net         -         -       1.507     -           1         
tlc0.data[342]                                                                                                                       FD1P3DZ     D         In      -         28.280      -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 28.435 is 8.217(28.9%) logic and 20.218(71.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 211MB peak: 247MB)


Finished timing report (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 211MB peak: 247MB)

---------------------------------------
<a name=resourceUsage23></a>Resource Usage Report for top </a>

Mapping to part: ice40up5ksg48high-performance_1.2v
Cell usage:
CCU2_B          169 uses
FD1P3DZ         622 uses
FD1P3IZ         188 uses
FD1P3JZ         4 uses
GND             22 uses
HSOSC           1 use
INV             63 uses
PDP4K           16 uses
PLL_B           1 use
VCC             22 uses
LUT4            4423 uses

I/O ports: 20
I/O primitives: 17
IB             11 uses
OB             5 uses
OBZ_B          1 use

I/O Register bits:                  0
Register bits not including I/Os:   814 of 5280 (15%)

RAM/ROM usage summary
Block Rams : 16 of 30 (53%)

Total load per clock:
   pll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock: 846

@S |Mapping Summary:
Total  LUTs: 4423 (83%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 4423 = 4423 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 37MB peak: 247MB)

Process took 0h:00m:25s realtime, 0h:00m:25s cputime
# Tue Sep  3 03:59:17 2019

###########################################################]

</pre></samp></body></html>
