# compile vhdl design source files
vhdl xil_defaultlib  "../../../test.srcs/sources_1/new/test.vhd"
vhdl xil_defaultlib  "../../../test.srcs/sim_1/new/test_test.vhd"

# Do not sort compile order
nosort
