#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffea42d830 .scope module, "ALU" "ALU" 2 34;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 5 "f"
    .port_info 3 /OUTPUT 4 "y"
o0x7fe52f3300d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffea451f50_0 .net "a", 3 0, o0x7fe52f3300d8;  0 drivers
o0x7fe52f330108 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffea452050_0 .net "b", 3 0, o0x7fe52f330108;  0 drivers
o0x7fe52f330138 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffea452130_0 .net "f", 4 0, o0x7fe52f330138;  0 drivers
v0x7fffea4521f0_0 .net "y", 3 0, L_0x7fffea459b30;  1 drivers
L_0x7fffea459b30 .ufunc TD_ALU.mainALU, 4, o0x7fe52f3300d8, o0x7fe52f330108, o0x7fe52f330138 (v0x7fffea433ad0_0, v0x7fffea430f40_0, v0x7fffea42e3b0_0) v0x7fffea42b7f0_0 S_0x7fffea432f50;
S_0x7fffea432f50 .scope function, "mainALU" "mainALU" 2 42, 2 42 0, S_0x7fffea42d830;
 .timescale 0 0;
v0x7fffea433ad0_0 .var "a", 3 0;
v0x7fffea430f40_0 .var "b", 3 0;
v0x7fffea42e3b0_0 .var "f", 4 0;
v0x7fffea42b7f0_0 .var "mainALU", 3 0;
TD_ALU.mainALU ;
    %load/vec4 v0x7fffea42e3b0_0;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fffea433ad0_0;
    %load/vec4 v0x7fffea430f40_0;
    %add;
    %store/vec4 v0x7fffea42b7f0_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffea42e3b0_0;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7fffea433ad0_0;
    %load/vec4 v0x7fffea430f40_0;
    %sub;
    %store/vec4 v0x7fffea42b7f0_0, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffea42b7f0_0, 0, 4;
T_0.3 ;
T_0.1 ;
    %end;
S_0x7fffea42b280 .scope module, "FA4b5b" "FA4b5b" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "mo"
    .port_info 3 /OUTPUT 5 "c"
o0x7fe52f3303a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffea45a560 .functor XOR 1, L_0x7fffea45a4c0, o0x7fe52f3303a8, C4<0>, C4<0>;
L_0x7fffea45ae80 .functor XOR 1, L_0x7fffea45ad60, o0x7fe52f3303a8, C4<0>, C4<0>;
L_0x7fffea45b780 .functor XOR 1, L_0x7fffea45b6a0, o0x7fe52f3303a8, C4<0>, C4<0>;
L_0x7fffea45c160 .functor XOR 1, L_0x7fffea45bfe0, o0x7fe52f3303a8, C4<0>, C4<0>;
v0x7fffea4551f0_0 .net *"_s11", 0 0, L_0x7fffea45ad60;  1 drivers
v0x7fffea4552f0_0 .net *"_s19", 0 0, L_0x7fffea45b6a0;  1 drivers
v0x7fffea4553d0_0 .net *"_s27", 0 0, L_0x7fffea45bfe0;  1 drivers
v0x7fffea455490_0 .net *"_s3", 0 0, L_0x7fffea45a4c0;  1 drivers
o0x7fe52f330dc8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffea455570_0 .net "a", 3 0, o0x7fe52f330dc8;  0 drivers
o0x7fe52f330df8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffea455650_0 .net "b", 3 0, o0x7fe52f330df8;  0 drivers
v0x7fffea455730_0 .net "c", 4 0, L_0x7fffea45c290;  1 drivers
v0x7fffea455810_0 .net "c1", 0 0, L_0x7fffea45a2d0;  1 drivers
v0x7fffea455900_0 .net "c2", 0 0, L_0x7fffea45ab20;  1 drivers
v0x7fffea455a30_0 .net "c3", 0 0, L_0x7fffea45b460;  1 drivers
v0x7fffea455b20_0 .net "mo", 0 0, o0x7fe52f3303a8;  0 drivers
L_0x7fffea45a390 .part o0x7fe52f330dc8, 0, 1;
L_0x7fffea45a4c0 .part o0x7fe52f330df8, 0, 1;
L_0x7fffea45ac30 .part o0x7fe52f330dc8, 1, 1;
L_0x7fffea45ad60 .part o0x7fe52f330df8, 1, 1;
L_0x7fffea45b570 .part o0x7fe52f330dc8, 2, 1;
L_0x7fffea45b6a0 .part o0x7fe52f330df8, 2, 1;
L_0x7fffea45be20 .part o0x7fe52f330dc8, 3, 1;
L_0x7fffea45bfe0 .part o0x7fe52f330df8, 3, 1;
LS_0x7fffea45c290_0_0 .concat8 [ 1 1 1 1], L_0x7fffea459d90, L_0x7fffea45a6d0, L_0x7fffea45aff0, L_0x7fffea45b8f0;
LS_0x7fffea45c290_0_4 .concat8 [ 1 0 0 0], L_0x7fffea45bd10;
L_0x7fffea45c290 .concat8 [ 4 1 0 0], LS_0x7fffea45c290_0_0, LS_0x7fffea45c290_0_4;
S_0x7fffea452380 .scope module, "f1" "FA" 2 15, 2 1 0, S_0x7fffea42b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffea459c90 .functor XOR 1, L_0x7fffea45a390, L_0x7fffea45a560, C4<0>, C4<0>;
L_0x7fffea459d90 .functor XOR 1, L_0x7fffea459c90, o0x7fe52f3303a8, C4<0>, C4<0>;
L_0x7fffea459ed0 .functor AND 1, L_0x7fffea45a390, L_0x7fffea45a560, C4<1>, C4<1>;
L_0x7fffea459fe0 .functor AND 1, L_0x7fffea45a560, o0x7fe52f3303a8, C4<1>, C4<1>;
L_0x7fffea45a080 .functor OR 1, L_0x7fffea459ed0, L_0x7fffea459fe0, C4<0>, C4<0>;
L_0x7fffea45a190 .functor AND 1, o0x7fe52f3303a8, L_0x7fffea45a390, C4<1>, C4<1>;
L_0x7fffea45a2d0 .functor OR 1, L_0x7fffea45a080, L_0x7fffea45a190, C4<0>, C4<0>;
v0x7fffea4525f0_0 .net *"_s0", 0 0, L_0x7fffea459c90;  1 drivers
v0x7fffea4526f0_0 .net *"_s10", 0 0, L_0x7fffea45a190;  1 drivers
v0x7fffea4527d0_0 .net *"_s4", 0 0, L_0x7fffea459ed0;  1 drivers
v0x7fffea4528c0_0 .net *"_s6", 0 0, L_0x7fffea459fe0;  1 drivers
v0x7fffea4529a0_0 .net *"_s8", 0 0, L_0x7fffea45a080;  1 drivers
v0x7fffea452ad0_0 .net "a", 0 0, L_0x7fffea45a390;  1 drivers
v0x7fffea452b90_0 .net "b", 0 0, L_0x7fffea45a560;  1 drivers
v0x7fffea452c50_0 .net "ci", 0 0, o0x7fe52f3303a8;  alias, 0 drivers
v0x7fffea452d10_0 .net "co", 0 0, L_0x7fffea45a2d0;  alias, 1 drivers
v0x7fffea452dd0_0 .net "s", 0 0, L_0x7fffea459d90;  1 drivers
S_0x7fffea452f30 .scope module, "f2" "FA" 2 16, 2 1 0, S_0x7fffea42b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffea45a660 .functor XOR 1, L_0x7fffea45ac30, L_0x7fffea45ae80, C4<0>, C4<0>;
L_0x7fffea45a6d0 .functor XOR 1, L_0x7fffea45a660, L_0x7fffea45a2d0, C4<0>, C4<0>;
L_0x7fffea45a800 .functor AND 1, L_0x7fffea45ac30, L_0x7fffea45ae80, C4<1>, C4<1>;
L_0x7fffea45a8c0 .functor AND 1, L_0x7fffea45ae80, L_0x7fffea45a2d0, C4<1>, C4<1>;
L_0x7fffea45a960 .functor OR 1, L_0x7fffea45a800, L_0x7fffea45a8c0, C4<0>, C4<0>;
L_0x7fffea45aa70 .functor AND 1, L_0x7fffea45a2d0, L_0x7fffea45ac30, C4<1>, C4<1>;
L_0x7fffea45ab20 .functor OR 1, L_0x7fffea45a960, L_0x7fffea45aa70, C4<0>, C4<0>;
v0x7fffea453150_0 .net *"_s0", 0 0, L_0x7fffea45a660;  1 drivers
v0x7fffea453230_0 .net *"_s10", 0 0, L_0x7fffea45aa70;  1 drivers
v0x7fffea453310_0 .net *"_s4", 0 0, L_0x7fffea45a800;  1 drivers
v0x7fffea453400_0 .net *"_s6", 0 0, L_0x7fffea45a8c0;  1 drivers
v0x7fffea4534e0_0 .net *"_s8", 0 0, L_0x7fffea45a960;  1 drivers
v0x7fffea453610_0 .net "a", 0 0, L_0x7fffea45ac30;  1 drivers
v0x7fffea4536d0_0 .net "b", 0 0, L_0x7fffea45ae80;  1 drivers
v0x7fffea453790_0 .net "ci", 0 0, L_0x7fffea45a2d0;  alias, 1 drivers
v0x7fffea453830_0 .net "co", 0 0, L_0x7fffea45ab20;  alias, 1 drivers
v0x7fffea4538d0_0 .net "s", 0 0, L_0x7fffea45a6d0;  1 drivers
S_0x7fffea453a60 .scope module, "f3" "FA" 2 17, 2 1 0, S_0x7fffea42b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffea45af80 .functor XOR 1, L_0x7fffea45b570, L_0x7fffea45b780, C4<0>, C4<0>;
L_0x7fffea45aff0 .functor XOR 1, L_0x7fffea45af80, L_0x7fffea45ab20, C4<0>, C4<0>;
L_0x7fffea45b140 .functor AND 1, L_0x7fffea45b570, L_0x7fffea45b780, C4<1>, C4<1>;
L_0x7fffea45b200 .functor AND 1, L_0x7fffea45b780, L_0x7fffea45ab20, C4<1>, C4<1>;
L_0x7fffea45b2a0 .functor OR 1, L_0x7fffea45b140, L_0x7fffea45b200, C4<0>, C4<0>;
L_0x7fffea45b3b0 .functor AND 1, L_0x7fffea45ab20, L_0x7fffea45b570, C4<1>, C4<1>;
L_0x7fffea45b460 .functor OR 1, L_0x7fffea45b2a0, L_0x7fffea45b3b0, C4<0>, C4<0>;
v0x7fffea453c90_0 .net *"_s0", 0 0, L_0x7fffea45af80;  1 drivers
v0x7fffea453d70_0 .net *"_s10", 0 0, L_0x7fffea45b3b0;  1 drivers
v0x7fffea453e50_0 .net *"_s4", 0 0, L_0x7fffea45b140;  1 drivers
v0x7fffea453f40_0 .net *"_s6", 0 0, L_0x7fffea45b200;  1 drivers
v0x7fffea454020_0 .net *"_s8", 0 0, L_0x7fffea45b2a0;  1 drivers
v0x7fffea454150_0 .net "a", 0 0, L_0x7fffea45b570;  1 drivers
v0x7fffea454210_0 .net "b", 0 0, L_0x7fffea45b780;  1 drivers
v0x7fffea4542d0_0 .net "ci", 0 0, L_0x7fffea45ab20;  alias, 1 drivers
v0x7fffea454370_0 .net "co", 0 0, L_0x7fffea45b460;  alias, 1 drivers
v0x7fffea4544a0_0 .net "s", 0 0, L_0x7fffea45aff0;  1 drivers
S_0x7fffea454630 .scope module, "f4" "FA" 2 18, 2 1 0, S_0x7fffea42b280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffea45b880 .functor XOR 1, L_0x7fffea45be20, L_0x7fffea45c160, C4<0>, C4<0>;
L_0x7fffea45b8f0 .functor XOR 1, L_0x7fffea45b880, L_0x7fffea45b460, C4<0>, C4<0>;
L_0x7fffea45b9f0 .functor AND 1, L_0x7fffea45be20, L_0x7fffea45c160, C4<1>, C4<1>;
L_0x7fffea45bab0 .functor AND 1, L_0x7fffea45c160, L_0x7fffea45b460, C4<1>, C4<1>;
L_0x7fffea45bb50 .functor OR 1, L_0x7fffea45b9f0, L_0x7fffea45bab0, C4<0>, C4<0>;
L_0x7fffea45bc60 .functor AND 1, L_0x7fffea45b460, L_0x7fffea45be20, C4<1>, C4<1>;
L_0x7fffea45bd10 .functor OR 1, L_0x7fffea45bb50, L_0x7fffea45bc60, C4<0>, C4<0>;
v0x7fffea454830_0 .net *"_s0", 0 0, L_0x7fffea45b880;  1 drivers
v0x7fffea454930_0 .net *"_s10", 0 0, L_0x7fffea45bc60;  1 drivers
v0x7fffea454a10_0 .net *"_s4", 0 0, L_0x7fffea45b9f0;  1 drivers
v0x7fffea454b00_0 .net *"_s6", 0 0, L_0x7fffea45bab0;  1 drivers
v0x7fffea454be0_0 .net *"_s8", 0 0, L_0x7fffea45bb50;  1 drivers
v0x7fffea454d10_0 .net "a", 0 0, L_0x7fffea45be20;  1 drivers
v0x7fffea454dd0_0 .net "b", 0 0, L_0x7fffea45c160;  1 drivers
v0x7fffea454e90_0 .net "ci", 0 0, L_0x7fffea45b460;  alias, 1 drivers
v0x7fffea454f30_0 .net "co", 0 0, L_0x7fffea45bd10;  1 drivers
v0x7fffea455060_0 .net "s", 0 0, L_0x7fffea45b8f0;  1 drivers
S_0x7fffea433590 .scope module, "fa4b4b_test" "fa4b4b_test" 2 68;
 .timescale 0 0;
v0x7fffea4597c0_0 .var "a", 3 0;
v0x7fffea4598a0_0 .var "b", 3 0;
v0x7fffea459940_0 .net "c", 3 0, L_0x7fffea45e630;  1 drivers
v0x7fffea459a40_0 .var "m", 0 0;
S_0x7fffea455c20 .scope module, "f44" "FA4b4b" 2 73, 2 21 0, S_0x7fffea433590;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "mo"
    .port_info 3 /OUTPUT 4 "c"
L_0x7fffea45cb60 .functor XOR 1, L_0x7fffea45ca70, v0x7fffea459a40_0, C4<0>, C4<0>;
L_0x7fffea45d3b0 .functor XOR 1, L_0x7fffea45d310, v0x7fffea459a40_0, C4<0>, C4<0>;
L_0x7fffea45dd50 .functor XOR 1, L_0x7fffea45dbe0, v0x7fffea459a40_0, C4<0>, C4<0>;
L_0x7fffea45e530 .functor XOR 1, L_0x7fffea45e440, v0x7fffea459a40_0, C4<0>, C4<0>;
v0x7fffea458d90_0 .net *"_s11", 0 0, L_0x7fffea45d310;  1 drivers
v0x7fffea458e90_0 .net *"_s19", 0 0, L_0x7fffea45dbe0;  1 drivers
v0x7fffea458f70_0 .net *"_s27", 0 0, L_0x7fffea45e440;  1 drivers
v0x7fffea459030_0 .net *"_s3", 0 0, L_0x7fffea45ca70;  1 drivers
v0x7fffea459110_0 .net "a", 3 0, v0x7fffea4597c0_0;  1 drivers
v0x7fffea459240_0 .net "b", 3 0, v0x7fffea4598a0_0;  1 drivers
v0x7fffea459320_0 .net "c", 3 0, L_0x7fffea45e630;  alias, 1 drivers
RS_0x7fe52f331098 .resolv tri, L_0x7fffea45c7f0, L_0x7fffea45e180;
v0x7fffea459400_0 .net8 "c1", 0 0, RS_0x7fe52f331098;  2 drivers
v0x7fffea4594a0_0 .net "c2", 0 0, L_0x7fffea45d0d0;  1 drivers
v0x7fffea4595d0_0 .net "c3", 0 0, L_0x7fffea45d910;  1 drivers
v0x7fffea4596c0_0 .net "mo", 0 0, v0x7fffea459a40_0;  1 drivers
L_0x7fffea45c940 .part v0x7fffea4597c0_0, 0, 1;
L_0x7fffea45ca70 .part v0x7fffea4598a0_0, 0, 1;
L_0x7fffea45d1e0 .part v0x7fffea4597c0_0, 1, 1;
L_0x7fffea45d310 .part v0x7fffea4598a0_0, 1, 1;
L_0x7fffea45da20 .part v0x7fffea4597c0_0, 2, 1;
L_0x7fffea45dbe0 .part v0x7fffea4598a0_0, 2, 1;
L_0x7fffea45e3a0 .part v0x7fffea4597c0_0, 3, 1;
L_0x7fffea45e440 .part v0x7fffea4598a0_0, 3, 1;
L_0x7fffea45e630 .concat8 [ 1 1 1 1], L_0x7fffea45c440, L_0x7fffea45ccd0, L_0x7fffea45d520, L_0x7fffea45dec0;
S_0x7fffea455e80 .scope module, "f1" "FA" 2 28, 2 1 0, S_0x7fffea455c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffea45c3d0 .functor XOR 1, L_0x7fffea45c940, L_0x7fffea45cb60, C4<0>, C4<0>;
L_0x7fffea45c440 .functor XOR 1, L_0x7fffea45c3d0, v0x7fffea459a40_0, C4<0>, C4<0>;
L_0x7fffea45c500 .functor AND 1, L_0x7fffea45c940, L_0x7fffea45cb60, C4<1>, C4<1>;
L_0x7fffea45c610 .functor AND 1, L_0x7fffea45cb60, v0x7fffea459a40_0, C4<1>, C4<1>;
L_0x7fffea45c680 .functor OR 1, L_0x7fffea45c500, L_0x7fffea45c610, C4<0>, C4<0>;
L_0x7fffea45c740 .functor AND 1, v0x7fffea459a40_0, L_0x7fffea45c940, C4<1>, C4<1>;
L_0x7fffea45c7f0 .functor OR 1, L_0x7fffea45c680, L_0x7fffea45c740, C4<0>, C4<0>;
v0x7fffea4560f0_0 .net *"_s0", 0 0, L_0x7fffea45c3d0;  1 drivers
v0x7fffea4561f0_0 .net *"_s10", 0 0, L_0x7fffea45c740;  1 drivers
v0x7fffea4562d0_0 .net *"_s4", 0 0, L_0x7fffea45c500;  1 drivers
v0x7fffea456390_0 .net *"_s6", 0 0, L_0x7fffea45c610;  1 drivers
v0x7fffea456470_0 .net *"_s8", 0 0, L_0x7fffea45c680;  1 drivers
v0x7fffea4565a0_0 .net "a", 0 0, L_0x7fffea45c940;  1 drivers
v0x7fffea456660_0 .net "b", 0 0, L_0x7fffea45cb60;  1 drivers
v0x7fffea456720_0 .net "ci", 0 0, v0x7fffea459a40_0;  alias, 1 drivers
v0x7fffea4567e0_0 .net8 "co", 0 0, RS_0x7fe52f331098;  alias, 2 drivers
v0x7fffea456930_0 .net "s", 0 0, L_0x7fffea45c440;  1 drivers
S_0x7fffea456a90 .scope module, "f2" "FA" 2 29, 2 1 0, S_0x7fffea455c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffea45cc60 .functor XOR 1, L_0x7fffea45d1e0, L_0x7fffea45d3b0, C4<0>, C4<0>;
L_0x7fffea45ccd0 .functor XOR 1, L_0x7fffea45cc60, RS_0x7fe52f331098, C4<0>, C4<0>;
L_0x7fffea45cd90 .functor AND 1, L_0x7fffea45d1e0, L_0x7fffea45d3b0, C4<1>, C4<1>;
L_0x7fffea45cea0 .functor AND 1, L_0x7fffea45d3b0, RS_0x7fe52f331098, C4<1>, C4<1>;
L_0x7fffea45cf10 .functor OR 1, L_0x7fffea45cd90, L_0x7fffea45cea0, C4<0>, C4<0>;
L_0x7fffea45d020 .functor AND 1, RS_0x7fe52f331098, L_0x7fffea45d1e0, C4<1>, C4<1>;
L_0x7fffea45d0d0 .functor OR 1, L_0x7fffea45cf10, L_0x7fffea45d020, C4<0>, C4<0>;
v0x7fffea456cb0_0 .net *"_s0", 0 0, L_0x7fffea45cc60;  1 drivers
v0x7fffea456d90_0 .net *"_s10", 0 0, L_0x7fffea45d020;  1 drivers
v0x7fffea456e70_0 .net *"_s4", 0 0, L_0x7fffea45cd90;  1 drivers
v0x7fffea456f60_0 .net *"_s6", 0 0, L_0x7fffea45cea0;  1 drivers
v0x7fffea457040_0 .net *"_s8", 0 0, L_0x7fffea45cf10;  1 drivers
v0x7fffea457170_0 .net "a", 0 0, L_0x7fffea45d1e0;  1 drivers
v0x7fffea457230_0 .net "b", 0 0, L_0x7fffea45d3b0;  1 drivers
v0x7fffea4572f0_0 .net8 "ci", 0 0, RS_0x7fe52f331098;  alias, 2 drivers
v0x7fffea457390_0 .net "co", 0 0, L_0x7fffea45d0d0;  alias, 1 drivers
v0x7fffea4574c0_0 .net "s", 0 0, L_0x7fffea45ccd0;  1 drivers
S_0x7fffea457650 .scope module, "f3" "FA" 2 30, 2 1 0, S_0x7fffea455c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffea45d4b0 .functor XOR 1, L_0x7fffea45da20, L_0x7fffea45dd50, C4<0>, C4<0>;
L_0x7fffea45d520 .functor XOR 1, L_0x7fffea45d4b0, L_0x7fffea45d0d0, C4<0>, C4<0>;
L_0x7fffea45d620 .functor AND 1, L_0x7fffea45da20, L_0x7fffea45dd50, C4<1>, C4<1>;
L_0x7fffea45d6e0 .functor AND 1, L_0x7fffea45dd50, L_0x7fffea45d0d0, C4<1>, C4<1>;
L_0x7fffea45d750 .functor OR 1, L_0x7fffea45d620, L_0x7fffea45d6e0, C4<0>, C4<0>;
L_0x7fffea45d860 .functor AND 1, L_0x7fffea45d0d0, L_0x7fffea45da20, C4<1>, C4<1>;
L_0x7fffea45d910 .functor OR 1, L_0x7fffea45d750, L_0x7fffea45d860, C4<0>, C4<0>;
v0x7fffea457880_0 .net *"_s0", 0 0, L_0x7fffea45d4b0;  1 drivers
v0x7fffea457960_0 .net *"_s10", 0 0, L_0x7fffea45d860;  1 drivers
v0x7fffea457a40_0 .net *"_s4", 0 0, L_0x7fffea45d620;  1 drivers
v0x7fffea457b30_0 .net *"_s6", 0 0, L_0x7fffea45d6e0;  1 drivers
v0x7fffea457c10_0 .net *"_s8", 0 0, L_0x7fffea45d750;  1 drivers
v0x7fffea457d40_0 .net "a", 0 0, L_0x7fffea45da20;  1 drivers
v0x7fffea457e00_0 .net "b", 0 0, L_0x7fffea45dd50;  1 drivers
v0x7fffea457ec0_0 .net "ci", 0 0, L_0x7fffea45d0d0;  alias, 1 drivers
v0x7fffea457f60_0 .net "co", 0 0, L_0x7fffea45d910;  alias, 1 drivers
v0x7fffea458090_0 .net "s", 0 0, L_0x7fffea45d520;  1 drivers
S_0x7fffea458220 .scope module, "f4" "FA" 2 31, 2 1 0, S_0x7fffea455c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "ci"
    .port_info 3 /OUTPUT 1 "s"
    .port_info 4 /OUTPUT 1 "co"
L_0x7fffea45de50 .functor XOR 1, L_0x7fffea45e3a0, L_0x7fffea45e530, C4<0>, C4<0>;
L_0x7fffea45dec0 .functor XOR 1, L_0x7fffea45de50, L_0x7fffea45d910, C4<0>, C4<0>;
L_0x7fffea45df30 .functor AND 1, L_0x7fffea45e3a0, L_0x7fffea45e530, C4<1>, C4<1>;
L_0x7fffea45dfa0 .functor AND 1, L_0x7fffea45e530, L_0x7fffea45d910, C4<1>, C4<1>;
L_0x7fffea45e010 .functor OR 1, L_0x7fffea45df30, L_0x7fffea45dfa0, C4<0>, C4<0>;
L_0x7fffea45e0d0 .functor AND 1, L_0x7fffea45d910, L_0x7fffea45e3a0, C4<1>, C4<1>;
L_0x7fffea45e180 .functor OR 1, L_0x7fffea45e010, L_0x7fffea45e0d0, C4<0>, C4<0>;
v0x7fffea458420_0 .net *"_s0", 0 0, L_0x7fffea45de50;  1 drivers
v0x7fffea458520_0 .net *"_s10", 0 0, L_0x7fffea45e0d0;  1 drivers
v0x7fffea458600_0 .net *"_s4", 0 0, L_0x7fffea45df30;  1 drivers
v0x7fffea4586f0_0 .net *"_s6", 0 0, L_0x7fffea45dfa0;  1 drivers
v0x7fffea4587d0_0 .net *"_s8", 0 0, L_0x7fffea45e010;  1 drivers
v0x7fffea458900_0 .net "a", 0 0, L_0x7fffea45e3a0;  1 drivers
v0x7fffea4589c0_0 .net "b", 0 0, L_0x7fffea45e530;  1 drivers
v0x7fffea458a80_0 .net "ci", 0 0, L_0x7fffea45d910;  alias, 1 drivers
v0x7fffea458b20_0 .net8 "co", 0 0, RS_0x7fe52f331098;  alias, 2 drivers
v0x7fffea458c50_0 .net "s", 0 0, L_0x7fffea45dec0;  1 drivers
    .scope S_0x7fffea433590;
T_1 ;
    %vpi_call 2 76 "$dumpfile", "div.vcd" {0 0 0};
    %vpi_call 2 77 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 78 "$monitor", "%4t a:%d b:%d m:%d c:%d", $time, v0x7fffea4597c0_0, v0x7fffea4598a0_0, v0x7fffea459a40_0, v0x7fffea459940_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffea459a40_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffea4597c0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffea4598a0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffea4597c0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fffea4598a0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffea4597c0_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fffea4598a0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fffea4597c0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fffea4598a0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/mnt/c/Users/kouki/Projects/verilog_test/examX/alu.v";
