<stg><name>convDSPOpt.4</name>


<trans_list>

<trans id="691" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="5" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="13" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="32">
<![CDATA[
entry:0  %firPartialRes0_V_0_3 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_0_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="32">
<![CDATA[
entry:1  %firPartialRes0_V_1_3 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_1_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="32">
<![CDATA[
entry:2  %firPartialRes0_V_2_3 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_2_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="32">
<![CDATA[
entry:3  %firPartialRes0_V_3_3 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_3_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="17" op_0_bw="32">
<![CDATA[
entry:4  %firPartialRes0_V_4_3 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_4_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="32">
<![CDATA[
entry:5  %firPartialRes0_V_5_3 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_5_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="32">
<![CDATA[
entry:6  %firPartialRes0_V_6_3 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_6_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="32">
<![CDATA[
entry:7  %firPartialRes0_V_7_3 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_7_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="32">
<![CDATA[
entry:8  %firPartialRes1_0_V_3 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="32">
<![CDATA[
entry:9  %firPartialRes1_1_V_3 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="32">
<![CDATA[
entry:10  %firPartialRes1_2_V_2 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes1_2_V_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="32">
<![CDATA[
entry:11  %firPartialRes1_3_V_2 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes1_3_V_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="32">
<![CDATA[
entry:12  %firPartialRes1_4_V_1 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes1_4_V_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="32">
<![CDATA[
entry:13  %firPartialRes1_5_V_1 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes1_5_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="32">
<![CDATA[
entry:14  %firPartialRes1_6_V_1 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes1_6_V_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="32">
<![CDATA[
entry:15  %firPartialRes1_7_V_1 = alloca i17

]]></Node>
<StgValue><ssdm name="firPartialRes1_7_V_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="32">
<![CDATA[
entry:16  %outPartialArr0_0_V_3 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="32">
<![CDATA[
entry:17  %outPartialArr0_1_V_3 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="32">
<![CDATA[
entry:18  %outPartialArr0_2_V_2 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr0_2_V_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="32">
<![CDATA[
entry:19  %outPartialArr0_3_V_2 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr0_3_V_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="32">
<![CDATA[
entry:20  %outPartialArr0_4_V_1 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr0_4_V_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="32">
<![CDATA[
entry:21  %outPartialArr0_5_V_1 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr0_5_V_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="32">
<![CDATA[
entry:22  %outPartialArr0_6_V_1 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr0_6_V_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="32">
<![CDATA[
entry:23  %outPartialArr0_7_V_1 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr0_7_V_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="32">
<![CDATA[
entry:24  %outPartialArr1_V_0_3 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_0_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="32">
<![CDATA[
entry:25  %outPartialArr1_V_1_3 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_1_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="32">
<![CDATA[
entry:26  %outPartialArr1_V_2_3 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_2_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="17" op_0_bw="32">
<![CDATA[
entry:27  %outPartialArr1_V_3_3 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_3_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="17" op_0_bw="32">
<![CDATA[
entry:28  %outPartialArr1_V_4_3 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_4_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="32">
<![CDATA[
entry:29  %outPartialArr1_V_5_3 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_5_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="32">
<![CDATA[
entry:30  %outPartialArr1_V_6_3 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_6_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="32">
<![CDATA[
entry:31  %outPartialArr1_V_7_3 = alloca i17

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_7_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35  %reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)

]]></Node>
<StgValue><ssdm name="reps_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36  %shl_ln392 = shl i32 %reps_read, 5

]]></Node>
<StgValue><ssdm name="shl_ln392"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37  %shl_ln392_3 = shl i32 %reps_read, 3

]]></Node>
<StgValue><ssdm name="shl_ln392_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38  %add_ln392 = add i32 %shl_ln392, %shl_ln392_3

]]></Node>
<StgValue><ssdm name="add_ln392"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="44" op_0_bw="32">
<![CDATA[
entry:39  %cast128 = zext i32 %add_ln392 to i44

]]></Node>
<StgValue><ssdm name="cast128"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:40  %bound130 = mul i44 3936, %cast128

]]></Node>
<StgValue><ssdm name="bound130"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecInterface(i64* %vec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:33  call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:40  %bound130 = mul i44 3936, %cast128

]]></Node>
<StgValue><ssdm name="bound130"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
entry:41  br label %.preheader324.i

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="44" op_0_bw="44" op_1_bw="0" op_2_bw="44" op_3_bw="0">
<![CDATA[
.preheader324.i:0  %indvar_flatten311 = phi i44 [ 0, %entry ], [ %add_ln392_3, %hls_label_37_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten311"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader324.i:1  %indvar_flatten93 = phi i13 [ 0, %entry ], [ %select_ln393_83, %hls_label_37_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten93"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader324.i:2  %peIdx_0_i = phi i4 [ 0, %entry ], [ %select_ln393_82, %hls_label_37_end ]

]]></Node>
<StgValue><ssdm name="peIdx_0_i"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader324.i:3  %indvar_flatten = phi i10 [ 0, %entry ], [ %select_ln394_3, %hls_label_37_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader324.i:5  %infoldIdx_0_i = phi i4 [ 0, %entry ], [ %infoldIdx, %hls_label_37_end ]

]]></Node>
<StgValue><ssdm name="infoldIdx_0_i"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="4">
<![CDATA[
.preheader324.i:6  %trunc_ln404 = trunc i4 %peIdx_0_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln404"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="4">
<![CDATA[
.preheader324.i:12  %zext_ln458 = zext i4 %peIdx_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln458"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:13  %conv_2_inc_new_V_0_a = getelementptr [8 x i11]* @conv_2_inc_new_V_0, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_0_a"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:14  %conv_2_inc_new_V_0_l = load i11* %conv_2_inc_new_V_0_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_0_l"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:15  %conv_2_bias_new_V_0_s = getelementptr [8 x i21]* @conv_2_bias_new_V_0, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_0_s"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="21" op_0_bw="3">
<![CDATA[
.preheader324.i:16  %conv_2_bias_new_V_0_1 = load i21* %conv_2_bias_new_V_0_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_0_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:17  %conv_2_inc_new_V_1_a = getelementptr [8 x i11]* @conv_2_inc_new_V_1, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_1_a"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:18  %conv_2_inc_new_V_1_l = load i11* %conv_2_inc_new_V_1_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_1_l"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:19  %conv_2_bias_new_V_1_s = getelementptr [8 x i20]* @conv_2_bias_new_V_1, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_1_s"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="20" op_0_bw="3">
<![CDATA[
.preheader324.i:20  %conv_2_bias_new_V_1_1 = load i20* %conv_2_bias_new_V_1_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_1_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:21  %conv_2_inc_new_V_2_a = getelementptr [8 x i11]* @conv_2_inc_new_V_2, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_2_a"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:22  %conv_2_inc_new_V_2_l = load i11* %conv_2_inc_new_V_2_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_2_l"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:23  %conv_2_bias_new_V_2_s = getelementptr [8 x i21]* @conv_2_bias_new_V_2, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_2_s"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="21" op_0_bw="3">
<![CDATA[
.preheader324.i:24  %conv_2_bias_new_V_2_1 = load i21* %conv_2_bias_new_V_2_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_2_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:25  %conv_2_inc_new_V_3_a = getelementptr [8 x i11]* @conv_2_inc_new_V_3, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_3_a"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:26  %conv_2_inc_new_V_3_l = load i11* %conv_2_inc_new_V_3_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_3_l"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:27  %conv_2_bias_new_V_3_s = getelementptr [8 x i21]* @conv_2_bias_new_V_3, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_3_s"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="21" op_0_bw="3">
<![CDATA[
.preheader324.i:28  %conv_2_bias_new_V_3_1 = load i21* %conv_2_bias_new_V_3_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_3_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:29  %conv_2_inc_new_V_4_a = getelementptr [8 x i11]* @conv_2_inc_new_V_4, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_4_a"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:30  %conv_2_inc_new_V_4_l = load i11* %conv_2_inc_new_V_4_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_4_l"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:31  %conv_2_bias_new_V_4_s = getelementptr [8 x i20]* @conv_2_bias_new_V_4, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_4_s"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="20" op_0_bw="3">
<![CDATA[
.preheader324.i:32  %conv_2_bias_new_V_4_1 = load i20* %conv_2_bias_new_V_4_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_4_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:33  %conv_2_inc_new_V_5_a = getelementptr [8 x i11]* @conv_2_inc_new_V_5, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_5_a"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:34  %conv_2_inc_new_V_5_l = load i11* %conv_2_inc_new_V_5_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_5_l"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:35  %conv_2_bias_new_V_5_s = getelementptr [8 x i21]* @conv_2_bias_new_V_5, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_5_s"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="21" op_0_bw="3">
<![CDATA[
.preheader324.i:36  %conv_2_bias_new_V_5_1 = load i21* %conv_2_bias_new_V_5_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_5_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:37  %conv_2_inc_new_V_6_a = getelementptr [8 x i12]* @conv_2_inc_new_V_6, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_6_a"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="3">
<![CDATA[
.preheader324.i:38  %conv_2_inc_new_V_6_l = load i12* %conv_2_inc_new_V_6_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_6_l"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:39  %conv_2_bias_new_V_6_s = getelementptr [8 x i21]* @conv_2_bias_new_V_6, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_6_s"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="21" op_0_bw="3">
<![CDATA[
.preheader324.i:40  %conv_2_bias_new_V_6_1 = load i21* %conv_2_bias_new_V_6_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_6_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:41  %conv_2_inc_new_V_7_a = getelementptr [8 x i10]* @conv_2_inc_new_V_7, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_7_a"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="3">
<![CDATA[
.preheader324.i:42  %conv_2_inc_new_V_7_l = load i10* %conv_2_inc_new_V_7_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_7_l"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:43  %conv_2_bias_new_V_7_s = getelementptr [8 x i20]* @conv_2_bias_new_V_7, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_7_s"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="20" op_0_bw="3">
<![CDATA[
.preheader324.i:44  %conv_2_bias_new_V_7_1 = load i20* %conv_2_bias_new_V_7_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_7_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader324.i:45  %icmp_ln392 = icmp eq i44 %indvar_flatten311, %bound130

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
.preheader324.i:46  %add_ln392_3 = add i44 1, %indvar_flatten311

]]></Node>
<StgValue><ssdm name="add_ln392_3"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_37_begin:32  %icmp_ln393 = icmp eq i13 %indvar_flatten93, 3936

]]></Node>
<StgValue><ssdm name="icmp_ln393"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_37_begin:33  %select_ln393 = select i1 %icmp_ln393, i4 0, i4 %peIdx_0_i

]]></Node>
<StgValue><ssdm name="select_ln393"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:51  %xor_ln393 = xor i1 %icmp_ln393, true

]]></Node>
<StgValue><ssdm name="xor_ln393"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_37_begin:54  %icmp_ln395 = icmp eq i4 %infoldIdx_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:55  %and_ln393_9 = and i1 %icmp_ln395, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393_9"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_37_begin:56  %icmp_ln394 = icmp eq i10 %indvar_flatten, 492

]]></Node>
<StgValue><ssdm name="icmp_ln394"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:57  %and_ln393_10 = and i1 %icmp_ln394, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393_10"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_37_begin:58  %peIdx = add i4 1, %select_ln393

]]></Node>
<StgValue><ssdm name="peIdx"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:59  %or_ln393 = or i1 %and_ln393_10, %icmp_ln393

]]></Node>
<StgValue><ssdm name="or_ln393"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="4">
<![CDATA[
hls_label_37_begin:61  %trunc_ln404_3 = trunc i4 %peIdx to i3

]]></Node>
<StgValue><ssdm name="trunc_ln404_3"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:127  %xor_ln393_3 = xor i1 %icmp_ln394, true

]]></Node>
<StgValue><ssdm name="xor_ln393_3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:128  %or_ln393_3 = or i1 %icmp_ln393, %xor_ln393_3

]]></Node>
<StgValue><ssdm name="or_ln393_3"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:130  %and_ln393_12 = and i1 %and_ln393_9, %or_ln393_3

]]></Node>
<StgValue><ssdm name="and_ln393_12"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_37_begin:131  %select_ln393_82 = select i1 %and_ln393_10, i4 %peIdx, i4 %select_ln393

]]></Node>
<StgValue><ssdm name="select_ln393_82"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:133  %or_ln399 = or i1 %and_ln393_12, %and_ln393_10

]]></Node>
<StgValue><ssdm name="or_ln399"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:134  %or_ln399_3 = or i1 %or_ln399, %icmp_ln393

]]></Node>
<StgValue><ssdm name="or_ln399_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_37_begin:135  %select_ln399 = select i1 %or_ln399_3, i4 0, i4 %infoldIdx_0_i

]]></Node>
<StgValue><ssdm name="select_ln399"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_37_begin:140  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50006)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_37_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50006, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_37_end:1  %infoldIdx = add i4 %select_ln399, 1

]]></Node>
<StgValue><ssdm name="infoldIdx"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_37_end:2  %add_ln394_3 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln394_3"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_37_end:3  %select_ln394_3 = select i1 %or_ln393, i10 1, i10 %add_ln394_3

]]></Node>
<StgValue><ssdm name="select_ln394_3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_37_end:4  %add_ln393_3 = add i13 %indvar_flatten93, 1

]]></Node>
<StgValue><ssdm name="add_ln393_3"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
hls_label_37_end:5  %select_ln393_83 = select i1 %icmp_ln393, i13 1, i13 %add_ln393_3

]]></Node>
<StgValue><ssdm name="select_ln393_83"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
hls_label_37_end:6  br label %.preheader324.i

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader324.i:4  %w_0_i = phi i7 [ 0, %entry ], [ %select_ln394, %hls_label_37_end ]

]]></Node>
<StgValue><ssdm name="w_0_i"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader324.i:7  %shl_ln7 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln404, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="7">
<![CDATA[
.preheader324.i:8  %zext_ln404 = zext i7 %shl_ln7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader324.i:9  %shl_ln404_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln404, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln404_6"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="5">
<![CDATA[
.preheader324.i:10  %zext_ln404_7 = zext i5 %shl_ln404_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln404_7"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader324.i:11  %sub_ln404 = sub i8 %zext_ln404, %zext_ln404_7

]]></Node>
<StgValue><ssdm name="sub_ln404"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:14  %conv_2_inc_new_V_0_l = load i11* %conv_2_inc_new_V_0_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_0_l"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="21" op_0_bw="3">
<![CDATA[
.preheader324.i:16  %conv_2_bias_new_V_0_1 = load i21* %conv_2_bias_new_V_0_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_0_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:18  %conv_2_inc_new_V_1_l = load i11* %conv_2_inc_new_V_1_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_1_l"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="20" op_0_bw="3">
<![CDATA[
.preheader324.i:20  %conv_2_bias_new_V_1_1 = load i20* %conv_2_bias_new_V_1_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_1_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:22  %conv_2_inc_new_V_2_l = load i11* %conv_2_inc_new_V_2_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_2_l"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="21" op_0_bw="3">
<![CDATA[
.preheader324.i:24  %conv_2_bias_new_V_2_1 = load i21* %conv_2_bias_new_V_2_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_2_1"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:26  %conv_2_inc_new_V_3_l = load i11* %conv_2_inc_new_V_3_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_3_l"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="21" op_0_bw="3">
<![CDATA[
.preheader324.i:28  %conv_2_bias_new_V_3_1 = load i21* %conv_2_bias_new_V_3_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_3_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:30  %conv_2_inc_new_V_4_l = load i11* %conv_2_inc_new_V_4_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_4_l"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="20" op_0_bw="3">
<![CDATA[
.preheader324.i:32  %conv_2_bias_new_V_4_1 = load i20* %conv_2_bias_new_V_4_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_4_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="3">
<![CDATA[
.preheader324.i:34  %conv_2_inc_new_V_5_l = load i11* %conv_2_inc_new_V_5_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_5_l"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="21" op_0_bw="3">
<![CDATA[
.preheader324.i:36  %conv_2_bias_new_V_5_1 = load i21* %conv_2_bias_new_V_5_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_5_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="3">
<![CDATA[
.preheader324.i:38  %conv_2_inc_new_V_6_l = load i12* %conv_2_inc_new_V_6_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_6_l"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="21" op_0_bw="3">
<![CDATA[
.preheader324.i:40  %conv_2_bias_new_V_6_1 = load i21* %conv_2_bias_new_V_6_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_6_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="3">
<![CDATA[
.preheader324.i:42  %conv_2_inc_new_V_7_l = load i10* %conv_2_inc_new_V_7_a, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_7_l"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="20" op_0_bw="3">
<![CDATA[
.preheader324.i:44  %conv_2_bias_new_V_7_1 = load i20* %conv_2_bias_new_V_7_s, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_7_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader324.i:47  br i1 %icmp_ln392, label %.exit, label %hls_label_37_begin

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_37_begin:34  %select_ln393_47 = select i1 %icmp_ln393, i8 0, i8 %sub_ln404

]]></Node>
<StgValue><ssdm name="select_ln393_47"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_37_begin:52  %icmp_ln399 = icmp ne i7 %w_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:53  %and_ln393 = and i1 %icmp_ln399, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_37_begin:60  %select_ln393_64 = select i1 %or_ln393, i7 0, i7 %w_0_i

]]></Node>
<StgValue><ssdm name="select_ln393_64"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
hls_label_37_begin:62  %shl_ln404_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln404_3, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln404_mid1"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="7">
<![CDATA[
hls_label_37_begin:63  %zext_ln404_8 = zext i7 %shl_ln404_mid1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln404_8"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_37_begin:64  %shl_ln404_6_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln404_3, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln404_6_mid1"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="5">
<![CDATA[
hls_label_37_begin:65  %zext_ln404_9 = zext i5 %shl_ln404_6_mid1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln404_9"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_37_begin:66  %sub_ln404_3 = sub i8 %zext_ln404_8, %zext_ln404_9

]]></Node>
<StgValue><ssdm name="sub_ln404_3"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_37_begin:67  %select_ln393_65 = select i1 %and_ln393_10, i8 %sub_ln404_3, i8 %select_ln393_47

]]></Node>
<StgValue><ssdm name="select_ln393_65"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="4">
<![CDATA[
hls_label_37_begin:68  %zext_ln458_3 = zext i4 %peIdx to i64

]]></Node>
<StgValue><ssdm name="zext_ln458_3"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:69  %conv_2_inc_new_V_0_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_0, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_0_a_1"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:70  %conv_2_inc_new_V_0_l_1 = load i11* %conv_2_inc_new_V_0_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_0_l_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:71  %conv_2_bias_new_V_0_2 = getelementptr [8 x i21]* @conv_2_bias_new_V_0, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_0_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="21" op_0_bw="3">
<![CDATA[
hls_label_37_begin:72  %conv_2_bias_new_V_0_3 = load i21* %conv_2_bias_new_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_0_3"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:76  %conv_2_inc_new_V_1_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_1, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_1_a_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:77  %conv_2_inc_new_V_1_l_1 = load i11* %conv_2_inc_new_V_1_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_1_l_1"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:78  %conv_2_bias_new_V_1_2 = getelementptr [8 x i20]* @conv_2_bias_new_V_1, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_1_2"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="20" op_0_bw="3">
<![CDATA[
hls_label_37_begin:79  %conv_2_bias_new_V_1_3 = load i20* %conv_2_bias_new_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_1_3"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:84  %conv_2_inc_new_V_2_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_2, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_2_a_1"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:85  %conv_2_inc_new_V_2_l_1 = load i11* %conv_2_inc_new_V_2_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_2_l_1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:86  %conv_2_bias_new_V_2_2 = getelementptr [8 x i21]* @conv_2_bias_new_V_2, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_2_2"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="21" op_0_bw="3">
<![CDATA[
hls_label_37_begin:87  %conv_2_bias_new_V_2_3 = load i21* %conv_2_bias_new_V_2_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_2_3"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:91  %conv_2_inc_new_V_3_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_3, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_3_a_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:92  %conv_2_inc_new_V_3_l_1 = load i11* %conv_2_inc_new_V_3_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_3_l_1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:93  %conv_2_bias_new_V_3_2 = getelementptr [8 x i21]* @conv_2_bias_new_V_3, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_3_2"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="21" op_0_bw="3">
<![CDATA[
hls_label_37_begin:94  %conv_2_bias_new_V_3_3 = load i21* %conv_2_bias_new_V_3_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_3_3"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:98  %conv_2_inc_new_V_4_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_4, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_4_a_1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:99  %conv_2_inc_new_V_4_l_1 = load i11* %conv_2_inc_new_V_4_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_4_l_1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:100  %conv_2_bias_new_V_4_2 = getelementptr [8 x i20]* @conv_2_bias_new_V_4, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_4_2"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="20" op_0_bw="3">
<![CDATA[
hls_label_37_begin:101  %conv_2_bias_new_V_4_3 = load i20* %conv_2_bias_new_V_4_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_4_3"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:106  %conv_2_inc_new_V_5_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_5, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_5_a_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:107  %conv_2_inc_new_V_5_l_1 = load i11* %conv_2_inc_new_V_5_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_5_l_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:108  %conv_2_bias_new_V_5_2 = getelementptr [8 x i21]* @conv_2_bias_new_V_5, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_5_2"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="21" op_0_bw="3">
<![CDATA[
hls_label_37_begin:109  %conv_2_bias_new_V_5_3 = load i21* %conv_2_bias_new_V_5_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_5_3"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:113  %conv_2_inc_new_V_6_a_1 = getelementptr [8 x i12]* @conv_2_inc_new_V_6, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_6_a_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="3">
<![CDATA[
hls_label_37_begin:114  %conv_2_inc_new_V_6_l_1 = load i12* %conv_2_inc_new_V_6_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_6_l_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:116  %conv_2_bias_new_V_6_2 = getelementptr [8 x i21]* @conv_2_bias_new_V_6, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_6_2"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="21" op_0_bw="3">
<![CDATA[
hls_label_37_begin:117  %conv_2_bias_new_V_6_3 = load i21* %conv_2_bias_new_V_6_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_6_3"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:119  %conv_2_inc_new_V_7_a_1 = getelementptr [8 x i10]* @conv_2_inc_new_V_7, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_7_a_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="3">
<![CDATA[
hls_label_37_begin:120  %conv_2_inc_new_V_7_l_1 = load i10* %conv_2_inc_new_V_7_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_7_l_1"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:121  %conv_2_bias_new_V_7_2 = getelementptr [8 x i20]* @conv_2_bias_new_V_7, i64 0, i64 %zext_ln458_3

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_7_2"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="20" op_0_bw="3">
<![CDATA[
hls_label_37_begin:122  %conv_2_bias_new_V_7_3 = load i20* %conv_2_bias_new_V_7_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_7_3"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:129  %and_ln393_11 = and i1 %and_ln393, %or_ln393_3

]]></Node>
<StgValue><ssdm name="and_ln393_11"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_37_begin:132  %w = add i7 2, %select_ln393_64

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_37_begin:136  %icmp_ln399_5 = icmp ne i7 %w, 0

]]></Node>
<StgValue><ssdm name="icmp_ln399_5"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_37_begin:137  %select_ln399_3 = select i1 %and_ln393_12, i1 %icmp_ln399_5, i1 %and_ln393_11

]]></Node>
<StgValue><ssdm name="select_ln399_3"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_37_begin:138  %select_ln394 = select i1 %and_ln393_12, i7 %w, i7 %select_ln393_64

]]></Node>
<StgValue><ssdm name="select_ln394"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="4">
<![CDATA[
hls_label_37_begin:139  %zext_ln395 = zext i4 %select_ln399 to i8

]]></Node>
<StgValue><ssdm name="zext_ln395"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_37_begin:143  %icmp_ln399_6 = icmp eq i4 %select_ln399, -5

]]></Node>
<StgValue><ssdm name="icmp_ln399_6"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_37_begin:144  %o_out = and i1 %icmp_ln399_6, %select_ln399_3

]]></Node>
<StgValue><ssdm name="o_out"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_37_begin:170  %add_ln404 = add i8 %select_ln393_65, %zext_ln395

]]></Node>
<StgValue><ssdm name="add_ln404"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="8">
<![CDATA[
hls_label_37_begin:171  %sext_ln404 = sext i8 %add_ln404 to i32

]]></Node>
<StgValue><ssdm name="sext_ln404"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="32">
<![CDATA[
hls_label_37_begin:172  %zext_ln404_10 = zext i32 %sext_ln404 to i64

]]></Node>
<StgValue><ssdm name="zext_ln404_10"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:173  %conv_2_w_new_V_0_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_0_2, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_0_2_a"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:174  %conv_2_w_new_V_0_2_l = load i32* %conv_2_w_new_V_0_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_0_2_l"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:175  %conv_2_w_new_V_0_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_0_1, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_0_1_a"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:176  %conv_2_w_new_V_0_1_l = load i32* %conv_2_w_new_V_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_0_1_l"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:177  %conv_2_w_new_V_0_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_0_0, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_0_0_a"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:178  %conv_2_w_new_V_0_0_l = load i32* %conv_2_w_new_V_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_0_0_l"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:188  %conv_2_w_new_V_1_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_1_2, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_1_2_a"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:189  %conv_2_w_new_V_1_2_l = load i32* %conv_2_w_new_V_1_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_1_2_l"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:190  %conv_2_w_new_V_1_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_1_1, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_1_1_a"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:191  %conv_2_w_new_V_1_1_l = load i32* %conv_2_w_new_V_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_1_1_l"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:192  %conv_2_w_new_V_1_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_1_0, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_1_0_a"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:193  %conv_2_w_new_V_1_0_l = load i32* %conv_2_w_new_V_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_1_0_l"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:203  %conv_2_w_new_V_2_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_2_2, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_2_2_a"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:204  %conv_2_w_new_V_2_2_l = load i32* %conv_2_w_new_V_2_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_2_2_l"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:205  %conv_2_w_new_V_2_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_2_1, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_2_1_a"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:206  %conv_2_w_new_V_2_1_l = load i32* %conv_2_w_new_V_2_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_2_1_l"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:207  %conv_2_w_new_V_2_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_2_0, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_2_0_a"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:208  %conv_2_w_new_V_2_0_l = load i32* %conv_2_w_new_V_2_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_2_0_l"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:218  %conv_2_w_new_V_3_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_3_2, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_3_2_a"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:219  %conv_2_w_new_V_3_2_l = load i32* %conv_2_w_new_V_3_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_3_2_l"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:220  %conv_2_w_new_V_3_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_3_1, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_3_1_a"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:221  %conv_2_w_new_V_3_1_l = load i32* %conv_2_w_new_V_3_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_3_1_l"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:222  %conv_2_w_new_V_3_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_3_0, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_3_0_a"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:223  %conv_2_w_new_V_3_0_l = load i32* %conv_2_w_new_V_3_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_3_0_l"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:233  %conv_2_w_new_V_4_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_4_2, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_4_2_a"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:234  %conv_2_w_new_V_4_2_l = load i32* %conv_2_w_new_V_4_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_4_2_l"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:235  %conv_2_w_new_V_4_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_4_1, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_4_1_a"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:236  %conv_2_w_new_V_4_1_l = load i32* %conv_2_w_new_V_4_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_4_1_l"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:237  %conv_2_w_new_V_4_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_4_0, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_4_0_a"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:238  %conv_2_w_new_V_4_0_l = load i32* %conv_2_w_new_V_4_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_4_0_l"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:248  %conv_2_w_new_V_5_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_5_2, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_5_2_a"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:249  %conv_2_w_new_V_5_2_l = load i32* %conv_2_w_new_V_5_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_5_2_l"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:250  %conv_2_w_new_V_5_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_5_1, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_5_1_a"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:251  %conv_2_w_new_V_5_1_l = load i32* %conv_2_w_new_V_5_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_5_1_l"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:252  %conv_2_w_new_V_5_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_5_0, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_5_0_a"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:253  %conv_2_w_new_V_5_0_l = load i32* %conv_2_w_new_V_5_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_5_0_l"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:263  %conv_2_w_new_V_6_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_6_2, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_6_2_a"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:264  %conv_2_w_new_V_6_2_l = load i32* %conv_2_w_new_V_6_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_6_2_l"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:265  %conv_2_w_new_V_6_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_6_1, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_6_1_a"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:266  %conv_2_w_new_V_6_1_l = load i32* %conv_2_w_new_V_6_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_6_1_l"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:267  %conv_2_w_new_V_6_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_6_0, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_6_0_a"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:268  %conv_2_w_new_V_6_0_l = load i32* %conv_2_w_new_V_6_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_6_0_l"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:278  %conv_2_w_new_V_7_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_7_2, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_7_2_a"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:279  %conv_2_w_new_V_7_2_l = load i32* %conv_2_w_new_V_7_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_7_2_l"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:280  %conv_2_w_new_V_7_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_7_1, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_7_1_a"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:281  %conv_2_w_new_V_7_1_l = load i32* %conv_2_w_new_V_7_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_7_1_l"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_37_begin:282  %conv_2_w_new_V_7_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_7_0, i64 0, i64 %zext_ln404_10

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_7_0_a"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:283  %conv_2_w_new_V_7_0_l = load i32* %conv_2_w_new_V_7_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_7_0_l"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_37_begin:461  br i1 %o_out, label %.preheader.0.i, label %hls_label_37_end

]]></Node>
<StgValue><ssdm name="br_ln451"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="250" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_37_begin:35  %select_ln393_48 = select i1 %icmp_ln393, i21 -81546, i21 %conv_2_bias_new_V_0_1

]]></Node>
<StgValue><ssdm name="select_ln393_48"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:36  %select_ln393_49 = select i1 %icmp_ln393, i11 580, i11 %conv_2_inc_new_V_0_l

]]></Node>
<StgValue><ssdm name="select_ln393_49"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_37_begin:37  %select_ln393_50 = select i1 %icmp_ln393, i20 -202528, i20 %conv_2_bias_new_V_1_1

]]></Node>
<StgValue><ssdm name="select_ln393_50"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:38  %select_ln393_51 = select i1 %icmp_ln393, i11 717, i11 %conv_2_inc_new_V_1_l

]]></Node>
<StgValue><ssdm name="select_ln393_51"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_37_begin:39  %select_ln393_52 = select i1 %icmp_ln393, i21 107873, i21 %conv_2_bias_new_V_2_1

]]></Node>
<StgValue><ssdm name="select_ln393_52"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:40  %select_ln393_53 = select i1 %icmp_ln393, i11 -111, i11 %conv_2_inc_new_V_2_l

]]></Node>
<StgValue><ssdm name="select_ln393_53"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_37_begin:41  %select_ln393_54 = select i1 %icmp_ln393, i21 460169, i21 %conv_2_bias_new_V_3_1

]]></Node>
<StgValue><ssdm name="select_ln393_54"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:42  %select_ln393_55 = select i1 %icmp_ln393, i11 759, i11 %conv_2_inc_new_V_3_l

]]></Node>
<StgValue><ssdm name="select_ln393_55"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_37_begin:43  %select_ln393_56 = select i1 %icmp_ln393, i20 80113, i20 %conv_2_bias_new_V_4_1

]]></Node>
<StgValue><ssdm name="select_ln393_56"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:44  %select_ln393_57 = select i1 %icmp_ln393, i11 -982, i11 %conv_2_inc_new_V_4_l

]]></Node>
<StgValue><ssdm name="select_ln393_57"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_37_begin:45  %select_ln393_58 = select i1 %icmp_ln393, i21 -114782, i21 %conv_2_bias_new_V_5_1

]]></Node>
<StgValue><ssdm name="select_ln393_58"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:46  %select_ln393_59 = select i1 %icmp_ln393, i11 -992, i11 %conv_2_inc_new_V_5_l

]]></Node>
<StgValue><ssdm name="select_ln393_59"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_37_begin:47  %select_ln393_60 = select i1 %icmp_ln393, i12 1032, i12 %conv_2_inc_new_V_6_l

]]></Node>
<StgValue><ssdm name="select_ln393_60"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_37_begin:48  %select_ln393_61 = select i1 %icmp_ln393, i21 71335, i21 %conv_2_bias_new_V_6_1

]]></Node>
<StgValue><ssdm name="select_ln393_61"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_37_begin:49  %select_ln393_62 = select i1 %icmp_ln393, i20 354139, i20 %conv_2_bias_new_V_7_1

]]></Node>
<StgValue><ssdm name="select_ln393_62"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_37_begin:50  %select_ln393_63 = select i1 %icmp_ln393, i10 -314, i10 %conv_2_inc_new_V_7_l

]]></Node>
<StgValue><ssdm name="select_ln393_63"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:70  %conv_2_inc_new_V_0_l_1 = load i11* %conv_2_inc_new_V_0_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_0_l_1"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="21" op_0_bw="3">
<![CDATA[
hls_label_37_begin:72  %conv_2_bias_new_V_0_3 = load i21* %conv_2_bias_new_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_0_3"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_37_begin:73  %select_ln393_66 = select i1 %and_ln393_10, i21 %conv_2_bias_new_V_0_3, i21 %select_ln393_48

]]></Node>
<StgValue><ssdm name="select_ln393_66"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:74  %select_ln393_67 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_0_l_1, i11 %select_ln393_49

]]></Node>
<StgValue><ssdm name="select_ln393_67"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:77  %conv_2_inc_new_V_1_l_1 = load i11* %conv_2_inc_new_V_1_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_1_l_1"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="20" op_0_bw="3">
<![CDATA[
hls_label_37_begin:79  %conv_2_bias_new_V_1_3 = load i20* %conv_2_bias_new_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_1_3"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_37_begin:80  %select_ln393_68 = select i1 %and_ln393_10, i20 %conv_2_bias_new_V_1_3, i20 %select_ln393_50

]]></Node>
<StgValue><ssdm name="select_ln393_68"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:82  %select_ln393_69 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_1_l_1, i11 %select_ln393_51

]]></Node>
<StgValue><ssdm name="select_ln393_69"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:85  %conv_2_inc_new_V_2_l_1 = load i11* %conv_2_inc_new_V_2_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_2_l_1"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="21" op_0_bw="3">
<![CDATA[
hls_label_37_begin:87  %conv_2_bias_new_V_2_3 = load i21* %conv_2_bias_new_V_2_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_2_3"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_37_begin:88  %select_ln393_70 = select i1 %and_ln393_10, i21 %conv_2_bias_new_V_2_3, i21 %select_ln393_52

]]></Node>
<StgValue><ssdm name="select_ln393_70"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:89  %select_ln393_71 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_2_l_1, i11 %select_ln393_53

]]></Node>
<StgValue><ssdm name="select_ln393_71"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:92  %conv_2_inc_new_V_3_l_1 = load i11* %conv_2_inc_new_V_3_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_3_l_1"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="21" op_0_bw="3">
<![CDATA[
hls_label_37_begin:94  %conv_2_bias_new_V_3_3 = load i21* %conv_2_bias_new_V_3_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_3_3"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_37_begin:95  %select_ln393_72 = select i1 %and_ln393_10, i21 %conv_2_bias_new_V_3_3, i21 %select_ln393_54

]]></Node>
<StgValue><ssdm name="select_ln393_72"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:96  %select_ln393_73 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_3_l_1, i11 %select_ln393_55

]]></Node>
<StgValue><ssdm name="select_ln393_73"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:99  %conv_2_inc_new_V_4_l_1 = load i11* %conv_2_inc_new_V_4_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_4_l_1"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="20" op_0_bw="3">
<![CDATA[
hls_label_37_begin:101  %conv_2_bias_new_V_4_3 = load i20* %conv_2_bias_new_V_4_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_4_3"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_37_begin:102  %select_ln393_74 = select i1 %and_ln393_10, i20 %conv_2_bias_new_V_4_3, i20 %select_ln393_56

]]></Node>
<StgValue><ssdm name="select_ln393_74"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:104  %select_ln393_75 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_4_l_1, i11 %select_ln393_57

]]></Node>
<StgValue><ssdm name="select_ln393_75"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="3">
<![CDATA[
hls_label_37_begin:107  %conv_2_inc_new_V_5_l_1 = load i11* %conv_2_inc_new_V_5_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_5_l_1"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="21" op_0_bw="3">
<![CDATA[
hls_label_37_begin:109  %conv_2_bias_new_V_5_3 = load i21* %conv_2_bias_new_V_5_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_5_3"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_37_begin:110  %select_ln393_76 = select i1 %and_ln393_10, i21 %conv_2_bias_new_V_5_3, i21 %select_ln393_58

]]></Node>
<StgValue><ssdm name="select_ln393_76"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_37_begin:111  %select_ln393_77 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_5_l_1, i11 %select_ln393_59

]]></Node>
<StgValue><ssdm name="select_ln393_77"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="3">
<![CDATA[
hls_label_37_begin:114  %conv_2_inc_new_V_6_l_1 = load i12* %conv_2_inc_new_V_6_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_6_l_1"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_37_begin:115  %select_ln393_78 = select i1 %and_ln393_10, i12 %conv_2_inc_new_V_6_l_1, i12 %select_ln393_60

]]></Node>
<StgValue><ssdm name="select_ln393_78"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="21" op_0_bw="3">
<![CDATA[
hls_label_37_begin:117  %conv_2_bias_new_V_6_3 = load i21* %conv_2_bias_new_V_6_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_6_3"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
hls_label_37_begin:118  %select_ln393_79 = select i1 %and_ln393_10, i21 %conv_2_bias_new_V_6_3, i21 %select_ln393_61

]]></Node>
<StgValue><ssdm name="select_ln393_79"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="3">
<![CDATA[
hls_label_37_begin:120  %conv_2_inc_new_V_7_l_1 = load i10* %conv_2_inc_new_V_7_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_2_inc_new_V_7_l_1"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="20" op_0_bw="3">
<![CDATA[
hls_label_37_begin:122  %conv_2_bias_new_V_7_3 = load i20* %conv_2_bias_new_V_7_2, align 4

]]></Node>
<StgValue><ssdm name="conv_2_bias_new_V_7_3"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_37_begin:123  %select_ln393_80 = select i1 %and_ln393_10, i20 %conv_2_bias_new_V_7_3, i20 %select_ln393_62

]]></Node>
<StgValue><ssdm name="select_ln393_80"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_37_begin:125  %select_ln393_81 = select i1 %and_ln393_10, i10 %conv_2_inc_new_V_7_l_1, i10 %select_ln393_63

]]></Node>
<StgValue><ssdm name="select_ln393_81"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_37_begin:145  %tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %vec_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="64">
<![CDATA[
hls_label_37_begin:146  %trunc_ln647 = trunc i64 %tmp_V to i4

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:147  %p_Result_74_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 32, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_74_i_i"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:149  %p_Result_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_1_i_i"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:150  %p_Result_74_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 36, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_74_1_i_i"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:152  %p_Result_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_2_i_i"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:153  %p_Result_74_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 40, i32 43)

]]></Node>
<StgValue><ssdm name="p_Result_74_2_i_i"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:155  %p_Result_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_i_i"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:156  %p_Result_74_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 44, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_74_3_i_i"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:158  %p_Result_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_4_i_i"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:159  %p_Result_74_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 48, i32 51)

]]></Node>
<StgValue><ssdm name="p_Result_74_4_i_i"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:161  %p_Result_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_5_i_i"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:162  %p_Result_74_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 52, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_74_5_i_i"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:164  %p_Result_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_6_i_i"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:165  %p_Result_74_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 56, i32 59)

]]></Node>
<StgValue><ssdm name="p_Result_74_6_i_i"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:167  %p_Result_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_7_i_i"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:168  %p_Result_74_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 60, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_74_7_i_i"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:174  %conv_2_w_new_V_0_2_l = load i32* %conv_2_w_new_V_0_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_0_2_l"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:176  %conv_2_w_new_V_0_1_l = load i32* %conv_2_w_new_V_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_0_1_l"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:178  %conv_2_w_new_V_0_0_l = load i32* %conv_2_w_new_V_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_0_0_l"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:179  %call_ret33_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_0_2_l, i32 %conv_2_w_new_V_0_1_l, i32 %conv_2_w_new_V_0_0_l)

]]></Node>
<StgValue><ssdm name="call_ret33_i"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:180  %wpacks_0_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_0_0_V"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:181  %wpacks_0_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_0_1_V"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:182  %wpacks_0_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_0_2_V"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:183  %wpacks_0_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_0_3_V"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:184  %wpacks_0_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_0_4_V"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:185  %wpacks_0_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_0_5_V"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:186  %wpacks_0_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_0_6_V"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:187  %wpacks_0_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_0_7_V"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:189  %conv_2_w_new_V_1_2_l = load i32* %conv_2_w_new_V_1_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_1_2_l"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:191  %conv_2_w_new_V_1_1_l = load i32* %conv_2_w_new_V_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_1_1_l"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:193  %conv_2_w_new_V_1_0_l = load i32* %conv_2_w_new_V_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_1_0_l"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:194  %call_ret34_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_1_2_l, i32 %conv_2_w_new_V_1_1_l, i32 %conv_2_w_new_V_1_0_l)

]]></Node>
<StgValue><ssdm name="call_ret34_i"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:195  %wpacks_1_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_1_0_V"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:196  %wpacks_1_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_1_1_V"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:197  %wpacks_1_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_1_2_V"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:198  %wpacks_1_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_1_3_V"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:199  %wpacks_1_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_1_4_V"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:200  %wpacks_1_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_1_5_V"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:201  %wpacks_1_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_1_6_V"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:202  %wpacks_1_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_1_7_V"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:204  %conv_2_w_new_V_2_2_l = load i32* %conv_2_w_new_V_2_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_2_2_l"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:206  %conv_2_w_new_V_2_1_l = load i32* %conv_2_w_new_V_2_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_2_1_l"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:208  %conv_2_w_new_V_2_0_l = load i32* %conv_2_w_new_V_2_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_2_0_l"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:209  %call_ret35_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_2_2_l, i32 %conv_2_w_new_V_2_1_l, i32 %conv_2_w_new_V_2_0_l)

]]></Node>
<StgValue><ssdm name="call_ret35_i"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:210  %wpacks_2_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_2_0_V"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:211  %wpacks_2_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_2_1_V"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:212  %wpacks_2_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_2_2_V"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:213  %wpacks_2_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_2_3_V"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:214  %wpacks_2_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_2_4_V"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:215  %wpacks_2_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_2_5_V"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:216  %wpacks_2_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_2_6_V"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:217  %wpacks_2_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_2_7_V"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:219  %conv_2_w_new_V_3_2_l = load i32* %conv_2_w_new_V_3_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_3_2_l"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:221  %conv_2_w_new_V_3_1_l = load i32* %conv_2_w_new_V_3_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_3_1_l"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:223  %conv_2_w_new_V_3_0_l = load i32* %conv_2_w_new_V_3_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_3_0_l"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:224  %call_ret36_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_3_2_l, i32 %conv_2_w_new_V_3_1_l, i32 %conv_2_w_new_V_3_0_l)

]]></Node>
<StgValue><ssdm name="call_ret36_i"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:225  %wpacks_3_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_3_0_V"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:226  %wpacks_3_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_3_1_V"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:227  %wpacks_3_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_3_2_V"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:228  %wpacks_3_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_3_3_V"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:229  %wpacks_3_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_3_4_V"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:230  %wpacks_3_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_3_5_V"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:231  %wpacks_3_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_3_6_V"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:232  %wpacks_3_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_3_7_V"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:234  %conv_2_w_new_V_4_2_l = load i32* %conv_2_w_new_V_4_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_4_2_l"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:236  %conv_2_w_new_V_4_1_l = load i32* %conv_2_w_new_V_4_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_4_1_l"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:238  %conv_2_w_new_V_4_0_l = load i32* %conv_2_w_new_V_4_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_4_0_l"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:239  %call_ret37_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_4_2_l, i32 %conv_2_w_new_V_4_1_l, i32 %conv_2_w_new_V_4_0_l)

]]></Node>
<StgValue><ssdm name="call_ret37_i"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:240  %wpacks_4_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_4_0_V"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:241  %wpacks_4_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_4_1_V"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:242  %wpacks_4_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_4_2_V"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:243  %wpacks_4_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_4_3_V"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:244  %wpacks_4_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_4_4_V"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:245  %wpacks_4_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_4_5_V"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:246  %wpacks_4_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_4_6_V"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:247  %wpacks_4_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_4_7_V"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:249  %conv_2_w_new_V_5_2_l = load i32* %conv_2_w_new_V_5_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_5_2_l"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:251  %conv_2_w_new_V_5_1_l = load i32* %conv_2_w_new_V_5_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_5_1_l"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:253  %conv_2_w_new_V_5_0_l = load i32* %conv_2_w_new_V_5_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_5_0_l"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:254  %call_ret38_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_5_2_l, i32 %conv_2_w_new_V_5_1_l, i32 %conv_2_w_new_V_5_0_l)

]]></Node>
<StgValue><ssdm name="call_ret38_i"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:255  %wpacks_5_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_5_0_V"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:256  %wpacks_5_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_5_1_V"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:257  %wpacks_5_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_5_2_V"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:258  %wpacks_5_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_5_3_V"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:259  %wpacks_5_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_5_4_V"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:260  %wpacks_5_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_5_5_V"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:261  %wpacks_5_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_5_6_V"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:262  %wpacks_5_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_5_7_V"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:264  %conv_2_w_new_V_6_2_l = load i32* %conv_2_w_new_V_6_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_6_2_l"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:266  %conv_2_w_new_V_6_1_l = load i32* %conv_2_w_new_V_6_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_6_1_l"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:268  %conv_2_w_new_V_6_0_l = load i32* %conv_2_w_new_V_6_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_6_0_l"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:269  %call_ret39_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_6_2_l, i32 %conv_2_w_new_V_6_1_l, i32 %conv_2_w_new_V_6_0_l)

]]></Node>
<StgValue><ssdm name="call_ret39_i"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:270  %wpacks_6_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_6_0_V"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:271  %wpacks_6_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_6_1_V"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:272  %wpacks_6_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_6_2_V"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:273  %wpacks_6_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_6_3_V"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:274  %wpacks_6_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_6_4_V"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:275  %wpacks_6_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_6_5_V"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:276  %wpacks_6_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_6_6_V"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:277  %wpacks_6_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_6_7_V"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:279  %conv_2_w_new_V_7_2_l = load i32* %conv_2_w_new_V_7_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_7_2_l"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:281  %conv_2_w_new_V_7_1_l = load i32* %conv_2_w_new_V_7_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_7_1_l"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="7">
<![CDATA[
hls_label_37_begin:283  %conv_2_w_new_V_7_0_l = load i32* %conv_2_w_new_V_7_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_2_w_new_V_7_0_l"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_37_begin:284  %call_ret40_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_7_2_l, i32 %conv_2_w_new_V_7_1_l, i32 %conv_2_w_new_V_7_0_l)

]]></Node>
<StgValue><ssdm name="call_ret40_i"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:285  %wpacks_7_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_7_0_V"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:286  %wpacks_7_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_7_1_V"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:287  %wpacks_7_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_7_2_V"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:288  %wpacks_7_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_7_3_V"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:289  %wpacks_7_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_7_4_V"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:290  %wpacks_7_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_7_5_V"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:291  %wpacks_7_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_7_6_V"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="26" op_0_bw="208">
<![CDATA[
hls_label_37_begin:292  %wpacks_7_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_7_7_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_37_begin:148  %ipack_0_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_i_i, i7 0, i4 %trunc_ln647)

]]></Node>
<StgValue><ssdm name="ipack_0_V"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_37_begin:151  %ipack_1_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_1_i_i, i7 0, i4 %p_Result_1_i_i)

]]></Node>
<StgValue><ssdm name="ipack_1_V"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_37_begin:154  %ipack_2_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_2_i_i, i7 0, i4 %p_Result_2_i_i)

]]></Node>
<StgValue><ssdm name="ipack_2_V"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_37_begin:157  %ipack_3_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_3_i_i, i7 0, i4 %p_Result_3_i_i)

]]></Node>
<StgValue><ssdm name="ipack_3_V"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_37_begin:160  %ipack_4_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_4_i_i, i7 0, i4 %p_Result_4_i_i)

]]></Node>
<StgValue><ssdm name="ipack_4_V"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_37_begin:163  %ipack_5_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_5_i_i, i7 0, i4 %p_Result_5_i_i)

]]></Node>
<StgValue><ssdm name="ipack_5_V"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_37_begin:166  %ipack_6_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_6_i_i, i7 0, i4 %p_Result_6_i_i)

]]></Node>
<StgValue><ssdm name="ipack_6_V"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_37_begin:169  %ipack_7_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_7_i_i, i7 0, i4 %p_Result_7_i_i)

]]></Node>
<StgValue><ssdm name="ipack_7_V"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:293  %call_ret4 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:310  %call_ret5 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:327  %call_ret6 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:344  %call_ret7 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:361  %call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_4_0_V, i26 %wpacks_4_1_V, i26 %wpacks_4_2_V, i26 %wpacks_4_3_V, i26 %wpacks_4_4_V, i26 %wpacks_4_5_V, i26 %wpacks_4_6_V, i26 %wpacks_4_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:378  %call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_5_0_V, i26 %wpacks_5_1_V, i26 %wpacks_5_2_V, i26 %wpacks_5_3_V, i26 %wpacks_5_4_V, i26 %wpacks_5_5_V, i26 %wpacks_5_6_V, i26 %wpacks_5_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:395  %call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_6_0_V, i26 %wpacks_6_1_V, i26 %wpacks_6_2_V, i26 %wpacks_6_3_V, i26 %wpacks_6_4_V, i26 %wpacks_6_5_V, i26 %wpacks_6_6_V, i26 %wpacks_6_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:412  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_7_0_V, i26 %wpacks_7_1_V, i26 %wpacks_7_2_V, i26 %wpacks_7_3_V, i26 %wpacks_7_4_V, i26 %wpacks_7_5_V, i26 %wpacks_7_6_V, i26 %wpacks_7_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="427" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:293  %call_ret4 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:310  %call_ret5 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:327  %call_ret6 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:344  %call_ret7 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:361  %call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_4_0_V, i26 %wpacks_4_1_V, i26 %wpacks_4_2_V, i26 %wpacks_4_3_V, i26 %wpacks_4_4_V, i26 %wpacks_4_5_V, i26 %wpacks_4_6_V, i26 %wpacks_4_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:378  %call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_5_0_V, i26 %wpacks_5_1_V, i26 %wpacks_5_2_V, i26 %wpacks_5_3_V, i26 %wpacks_5_4_V, i26 %wpacks_5_5_V, i26 %wpacks_5_6_V, i26 %wpacks_5_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:395  %call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_6_0_V, i26 %wpacks_6_1_V, i26 %wpacks_6_2_V, i26 %wpacks_6_3_V, i26 %wpacks_6_4_V, i26 %wpacks_6_5_V, i26 %wpacks_6_6_V, i26 %wpacks_6_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:412  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_7_0_V, i26 %wpacks_7_1_V, i26 %wpacks_7_2_V, i26 %wpacks_7_3_V, i26 %wpacks_7_4_V, i26 %wpacks_7_5_V, i26 %wpacks_7_6_V, i26 %wpacks_7_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="435" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:293  %call_ret4 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:310  %call_ret5 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:327  %call_ret6 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:344  %call_ret7 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:361  %call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_4_0_V, i26 %wpacks_4_1_V, i26 %wpacks_4_2_V, i26 %wpacks_4_3_V, i26 %wpacks_4_4_V, i26 %wpacks_4_5_V, i26 %wpacks_4_6_V, i26 %wpacks_4_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:378  %call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_5_0_V, i26 %wpacks_5_1_V, i26 %wpacks_5_2_V, i26 %wpacks_5_3_V, i26 %wpacks_5_4_V, i26 %wpacks_5_5_V, i26 %wpacks_5_6_V, i26 %wpacks_5_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:395  %call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_6_0_V, i26 %wpacks_6_1_V, i26 %wpacks_6_2_V, i26 %wpacks_6_3_V, i26 %wpacks_6_4_V, i26 %wpacks_6_5_V, i26 %wpacks_6_6_V, i26 %wpacks_6_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:412  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_7_0_V, i26 %wpacks_7_1_V, i26 %wpacks_7_2_V, i26 %wpacks_7_3_V, i26 %wpacks_7_4_V, i26 %wpacks_7_5_V, i26 %wpacks_7_6_V, i26 %wpacks_7_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="443" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:0  %firPartialRes0_V_0_3_3 = load i17* %firPartialRes0_V_0_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_0_3_3"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:1  %firPartialRes0_V_1_3_3 = load i17* %firPartialRes0_V_1_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_1_3_3"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:2  %firPartialRes0_V_2_3_2 = load i17* %firPartialRes0_V_2_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_2_3_2"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:3  %firPartialRes0_V_3_3_2 = load i17* %firPartialRes0_V_3_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_3_3_2"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:4  %firPartialRes0_V_4_3_1 = load i17* %firPartialRes0_V_4_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_4_3_1"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:5  %firPartialRes0_V_5_3_1 = load i17* %firPartialRes0_V_5_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_5_3_1"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:6  %firPartialRes0_V_6_3_1 = load i17* %firPartialRes0_V_6_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_6_3_1"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:7  %firPartialRes0_V_7_3_1 = load i17* %firPartialRes0_V_7_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_7_3_1"/></StgValue>
</operation>

<operation id="451" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:8  %firPartialRes1_0_V_s = load i17* %firPartialRes1_0_V_3

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V_s"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:9  %firPartialRes1_1_V_s = load i17* %firPartialRes1_1_V_3

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V_s"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:10  %firPartialRes1_2_V_s = load i17* %firPartialRes1_2_V_2

]]></Node>
<StgValue><ssdm name="firPartialRes1_2_V_s"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:11  %firPartialRes1_3_V_s = load i17* %firPartialRes1_3_V_2

]]></Node>
<StgValue><ssdm name="firPartialRes1_3_V_s"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:12  %firPartialRes1_4_V_s = load i17* %firPartialRes1_4_V_1

]]></Node>
<StgValue><ssdm name="firPartialRes1_4_V_s"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:13  %firPartialRes1_5_V_s = load i17* %firPartialRes1_5_V_1

]]></Node>
<StgValue><ssdm name="firPartialRes1_5_V_s"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:14  %firPartialRes1_6_V_s = load i17* %firPartialRes1_6_V_1

]]></Node>
<StgValue><ssdm name="firPartialRes1_6_V_s"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:15  %firPartialRes1_7_V_s = load i17* %firPartialRes1_7_V_1

]]></Node>
<StgValue><ssdm name="firPartialRes1_7_V_s"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:16  %outPartialArr0_0_V_s = load i17* %outPartialArr0_0_V_3

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V_s"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:17  %outPartialArr0_1_V_s = load i17* %outPartialArr0_1_V_3

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V_s"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:18  %outPartialArr0_2_V_s = load i17* %outPartialArr0_2_V_2

]]></Node>
<StgValue><ssdm name="outPartialArr0_2_V_s"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:19  %outPartialArr0_3_V_s = load i17* %outPartialArr0_3_V_2

]]></Node>
<StgValue><ssdm name="outPartialArr0_3_V_s"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:20  %outPartialArr0_4_V_s = load i17* %outPartialArr0_4_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr0_4_V_s"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:21  %outPartialArr0_5_V_s = load i17* %outPartialArr0_5_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr0_5_V_s"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:22  %outPartialArr0_6_V_s = load i17* %outPartialArr0_6_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr0_6_V_s"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:23  %outPartialArr0_7_V_s = load i17* %outPartialArr0_7_V_1

]]></Node>
<StgValue><ssdm name="outPartialArr0_7_V_s"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:24  %outPartialArr1_V_0_3_2 = load i17* %outPartialArr1_V_0_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_0_3_2"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:25  %outPartialArr1_V_1_3_2 = load i17* %outPartialArr1_V_1_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_1_3_2"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:26  %outPartialArr1_V_2_3_1 = load i17* %outPartialArr1_V_2_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_2_3_1"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:27  %outPartialArr1_V_3_3_1 = load i17* %outPartialArr1_V_3_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_3_3_1"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:28  %outPartialArr1_V_4_3_1 = load i17* %outPartialArr1_V_4_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_4_3_1"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:29  %outPartialArr1_V_5_3_1 = load i17* %outPartialArr1_V_5_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_5_3_1"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:30  %outPartialArr1_V_6_3_1 = load i17* %outPartialArr1_V_6_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_6_3_1"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="17" op_0_bw="17">
<![CDATA[
hls_label_37_begin:31  %outPartialArr1_V_7_3_1 = load i17* %outPartialArr1_V_7_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_7_3_1"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_37_begin:142  %o_clear = icmp eq i4 %select_ln399, 0

]]></Node>
<StgValue><ssdm name="o_clear"/></StgValue>
</operation>

<operation id="476" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:293  %call_ret4 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="477" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:294  %firPartial0_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_i"/></StgValue>
</operation>

<operation id="478" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:295  %firPartial1_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_i"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:296  %firPartial2_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret4, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_i"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:297  %firPartial3_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret4, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_i"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:298  %sext_ln68 = sext i16 %firPartial0_V_0_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:299  %sext_ln68_107 = sext i16 %firPartial1_V_0_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_107"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:300  %firPartialRes0_0_V = sext i16 %firPartial2_V_0_i to i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_0_V"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:301  %sext_ln68_109 = sext i16 %firPartial3_V_0_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_109"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:302  %firPartialRes0_0_V_3 = add i17 %firPartialRes0_V_0_3_3, %firPartialRes0_0_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_0_V_3"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:303  %add_ln700 = add i17 %firPartialRes1_0_V_s, %sext_ln68_109

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:304  %select_ln398 = select i1 %o_clear, i17 %firPartialRes1_0_V_s, i17 %outPartialArr1_V_0_3_2

]]></Node>
<StgValue><ssdm name="select_ln398"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:305  %add_ln398 = add i17 %select_ln398, %sext_ln68_107

]]></Node>
<StgValue><ssdm name="add_ln398"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:306  %select_ln398_23 = select i1 %o_clear, i17 %firPartialRes0_V_0_3_3, i17 %outPartialArr0_0_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_23"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:307  %select_ln398_24 = select i1 %o_clear, i17 %firPartialRes0_0_V, i17 %firPartialRes0_0_V_3

]]></Node>
<StgValue><ssdm name="select_ln398_24"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:308  %firPartialRes1_0_V = select i1 %o_clear, i17 %sext_ln68_109, i17 %add_ln700

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:309  %outPartialArr0_0_V = add i17 %select_ln398_23, %sext_ln68

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:310  %call_ret5 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:311  %firPartial0_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret5, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_1_i"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:312  %firPartial1_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret5, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_1_i"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:313  %firPartial2_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret5, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_1_i"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:314  %firPartial3_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret5, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_1_i"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:315  %sext_ln68_110 = sext i16 %firPartial0_V_0_1_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_110"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:316  %sext_ln68_111 = sext i16 %firPartial1_V_0_1_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_111"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:317  %firPartialRes0_1_V = sext i16 %firPartial2_V_0_1_i to i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_1_V"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:318  %sext_ln68_113 = sext i16 %firPartial3_V_0_1_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_113"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:319  %firPartialRes0_1_V_3 = add i17 %firPartialRes0_V_1_3_3, %firPartialRes0_1_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_1_V_3"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:320  %add_ln700_113 = add i17 %firPartialRes1_1_V_s, %sext_ln68_113

]]></Node>
<StgValue><ssdm name="add_ln700_113"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:321  %select_ln398_26 = select i1 %o_clear, i17 %firPartialRes1_1_V_s, i17 %outPartialArr1_V_1_3_2

]]></Node>
<StgValue><ssdm name="select_ln398_26"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:322  %add_ln398_2 = add i17 %select_ln398_26, %sext_ln68_111

]]></Node>
<StgValue><ssdm name="add_ln398_2"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:323  %select_ln398_27 = select i1 %o_clear, i17 %firPartialRes0_V_1_3_3, i17 %outPartialArr0_1_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_27"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:324  %select_ln398_28 = select i1 %o_clear, i17 %firPartialRes0_1_V, i17 %firPartialRes0_1_V_3

]]></Node>
<StgValue><ssdm name="select_ln398_28"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:325  %firPartialRes1_1_V = select i1 %o_clear, i17 %sext_ln68_113, i17 %add_ln700_113

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:326  %outPartialArr0_1_V = add i17 %select_ln398_27, %sext_ln68_110

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V"/></StgValue>
</operation>

<operation id="510" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:327  %call_ret6 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="511" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:328  %firPartial0_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret6, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_2_i"/></StgValue>
</operation>

<operation id="512" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:329  %firPartial1_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret6, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_2_i"/></StgValue>
</operation>

<operation id="513" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:330  %firPartial2_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret6, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_2_i"/></StgValue>
</operation>

<operation id="514" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:331  %firPartial3_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret6, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_2_i"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:332  %sext_ln68_114 = sext i16 %firPartial0_V_0_2_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_114"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:333  %sext_ln68_115 = sext i16 %firPartial1_V_0_2_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_115"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:334  %firPartialRes0_2_V = sext i16 %firPartial2_V_0_2_i to i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_2_V"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:335  %sext_ln68_117 = sext i16 %firPartial3_V_0_2_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_117"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:336  %firPartialRes0_2_V_2 = add i17 %firPartialRes0_V_2_3_2, %firPartialRes0_2_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_2_V_2"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:337  %add_ln700_115 = add i17 %firPartialRes1_2_V_s, %sext_ln68_117

]]></Node>
<StgValue><ssdm name="add_ln700_115"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:338  %select_ln398_30 = select i1 %o_clear, i17 %firPartialRes1_2_V_s, i17 %outPartialArr1_V_2_3_1

]]></Node>
<StgValue><ssdm name="select_ln398_30"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:339  %add_ln398_3 = add i17 %select_ln398_30, %sext_ln68_115

]]></Node>
<StgValue><ssdm name="add_ln398_3"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:340  %select_ln398_31 = select i1 %o_clear, i17 %firPartialRes0_V_2_3_2, i17 %outPartialArr0_2_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_31"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:341  %select_ln398_32 = select i1 %o_clear, i17 %firPartialRes0_2_V, i17 %firPartialRes0_2_V_2

]]></Node>
<StgValue><ssdm name="select_ln398_32"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:342  %firPartialRes1_2_V = select i1 %o_clear, i17 %sext_ln68_117, i17 %add_ln700_115

]]></Node>
<StgValue><ssdm name="firPartialRes1_2_V"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:343  %outPartialArr0_2_V = add i17 %select_ln398_31, %sext_ln68_114

]]></Node>
<StgValue><ssdm name="outPartialArr0_2_V"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:344  %call_ret7 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:345  %firPartial0_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret7, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_3_i"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:346  %firPartial1_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret7, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_3_i"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:347  %firPartial2_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret7, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_3_i"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:348  %firPartial3_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret7, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_3_i"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:349  %sext_ln68_118 = sext i16 %firPartial0_V_0_3_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_118"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:350  %sext_ln68_119 = sext i16 %firPartial1_V_0_3_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_119"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:351  %firPartialRes0_3_V = sext i16 %firPartial2_V_0_3_i to i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_3_V"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:352  %sext_ln68_121 = sext i16 %firPartial3_V_0_3_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_121"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:353  %firPartialRes0_3_V_2 = add i17 %firPartialRes0_V_3_3_2, %firPartialRes0_3_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_3_V_2"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:354  %add_ln700_117 = add i17 %firPartialRes1_3_V_s, %sext_ln68_121

]]></Node>
<StgValue><ssdm name="add_ln700_117"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:355  %select_ln398_34 = select i1 %o_clear, i17 %firPartialRes1_3_V_s, i17 %outPartialArr1_V_3_3_1

]]></Node>
<StgValue><ssdm name="select_ln398_34"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:356  %add_ln398_4 = add i17 %select_ln398_34, %sext_ln68_119

]]></Node>
<StgValue><ssdm name="add_ln398_4"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:357  %select_ln398_35 = select i1 %o_clear, i17 %firPartialRes0_V_3_3_2, i17 %outPartialArr0_3_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_35"/></StgValue>
</operation>

<operation id="541" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:358  %select_ln398_36 = select i1 %o_clear, i17 %firPartialRes0_3_V, i17 %firPartialRes0_3_V_2

]]></Node>
<StgValue><ssdm name="select_ln398_36"/></StgValue>
</operation>

<operation id="542" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:359  %firPartialRes1_3_V = select i1 %o_clear, i17 %sext_ln68_121, i17 %add_ln700_117

]]></Node>
<StgValue><ssdm name="firPartialRes1_3_V"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:360  %outPartialArr0_3_V = add i17 %select_ln398_35, %sext_ln68_118

]]></Node>
<StgValue><ssdm name="outPartialArr0_3_V"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:361  %call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_4_0_V, i26 %wpacks_4_1_V, i26 %wpacks_4_2_V, i26 %wpacks_4_3_V, i26 %wpacks_4_4_V, i26 %wpacks_4_5_V, i26 %wpacks_4_6_V, i26 %wpacks_4_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:362  %firPartial0_V_0_4_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_4_i"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:363  %firPartial1_V_0_4_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_4_i"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:364  %firPartial2_V_0_4_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_4_i"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:365  %firPartial3_V_0_4_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_4_i"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:366  %sext_ln68_122 = sext i16 %firPartial0_V_0_4_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_122"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:367  %sext_ln68_123 = sext i16 %firPartial1_V_0_4_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_123"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:368  %firPartialRes0_4_V = sext i16 %firPartial2_V_0_4_i to i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_4_V"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:369  %sext_ln68_125 = sext i16 %firPartial3_V_0_4_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_125"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:370  %firPartialRes0_4_V_1 = add i17 %firPartialRes0_V_4_3_1, %firPartialRes0_4_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_4_V_1"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:371  %add_ln700_119 = add i17 %firPartialRes1_4_V_s, %sext_ln68_125

]]></Node>
<StgValue><ssdm name="add_ln700_119"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:372  %select_ln398_38 = select i1 %o_clear, i17 %firPartialRes1_4_V_s, i17 %outPartialArr1_V_4_3_1

]]></Node>
<StgValue><ssdm name="select_ln398_38"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:373  %add_ln398_5 = add i17 %select_ln398_38, %sext_ln68_123

]]></Node>
<StgValue><ssdm name="add_ln398_5"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:374  %select_ln398_39 = select i1 %o_clear, i17 %firPartialRes0_V_4_3_1, i17 %outPartialArr0_4_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_39"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:375  %select_ln398_40 = select i1 %o_clear, i17 %firPartialRes0_4_V, i17 %firPartialRes0_4_V_1

]]></Node>
<StgValue><ssdm name="select_ln398_40"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:376  %firPartialRes1_4_V = select i1 %o_clear, i17 %sext_ln68_125, i17 %add_ln700_119

]]></Node>
<StgValue><ssdm name="firPartialRes1_4_V"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:377  %outPartialArr0_4_V = add i17 %select_ln398_39, %sext_ln68_122

]]></Node>
<StgValue><ssdm name="outPartialArr0_4_V"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:378  %call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_5_0_V, i26 %wpacks_5_1_V, i26 %wpacks_5_2_V, i26 %wpacks_5_3_V, i26 %wpacks_5_4_V, i26 %wpacks_5_5_V, i26 %wpacks_5_6_V, i26 %wpacks_5_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:379  %firPartial0_V_0_5_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_5_i"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:380  %firPartial1_V_0_5_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_5_i"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:381  %firPartial2_V_0_5_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_5_i"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:382  %firPartial3_V_0_5_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_5_i"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:383  %sext_ln68_126 = sext i16 %firPartial0_V_0_5_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_126"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:384  %sext_ln68_127 = sext i16 %firPartial1_V_0_5_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_127"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:385  %firPartialRes0_5_V = sext i16 %firPartial2_V_0_5_i to i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_5_V"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:386  %sext_ln68_129 = sext i16 %firPartial3_V_0_5_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_129"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:387  %firPartialRes0_5_V_1 = add i17 %firPartialRes0_V_5_3_1, %firPartialRes0_5_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_5_V_1"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:388  %add_ln700_121 = add i17 %firPartialRes1_5_V_s, %sext_ln68_129

]]></Node>
<StgValue><ssdm name="add_ln700_121"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:389  %select_ln398_42 = select i1 %o_clear, i17 %firPartialRes1_5_V_s, i17 %outPartialArr1_V_5_3_1

]]></Node>
<StgValue><ssdm name="select_ln398_42"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:390  %add_ln398_6 = add i17 %select_ln398_42, %sext_ln68_127

]]></Node>
<StgValue><ssdm name="add_ln398_6"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:391  %select_ln398_43 = select i1 %o_clear, i17 %firPartialRes0_V_5_3_1, i17 %outPartialArr0_5_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_43"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:392  %select_ln398_44 = select i1 %o_clear, i17 %firPartialRes0_5_V, i17 %firPartialRes0_5_V_1

]]></Node>
<StgValue><ssdm name="select_ln398_44"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:393  %firPartialRes1_5_V = select i1 %o_clear, i17 %sext_ln68_129, i17 %add_ln700_121

]]></Node>
<StgValue><ssdm name="firPartialRes1_5_V"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:394  %outPartialArr0_5_V = add i17 %select_ln398_43, %sext_ln68_126

]]></Node>
<StgValue><ssdm name="outPartialArr0_5_V"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:395  %call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_6_0_V, i26 %wpacks_6_1_V, i26 %wpacks_6_2_V, i26 %wpacks_6_3_V, i26 %wpacks_6_4_V, i26 %wpacks_6_5_V, i26 %wpacks_6_6_V, i26 %wpacks_6_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:396  %firPartial0_V_0_6_i = extractvalue { i16, i16, i16, i16 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_6_i"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:397  %firPartial1_V_0_6_i = extractvalue { i16, i16, i16, i16 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_6_i"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:398  %firPartial2_V_0_6_i = extractvalue { i16, i16, i16, i16 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_6_i"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:399  %firPartial3_V_0_6_i = extractvalue { i16, i16, i16, i16 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_6_i"/></StgValue>
</operation>

<operation id="583" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:400  %sext_ln68_130 = sext i16 %firPartial0_V_0_6_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_130"/></StgValue>
</operation>

<operation id="584" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:401  %sext_ln68_131 = sext i16 %firPartial1_V_0_6_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_131"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:402  %firPartialRes0_6_V = sext i16 %firPartial2_V_0_6_i to i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_6_V"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:403  %sext_ln68_133 = sext i16 %firPartial3_V_0_6_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_133"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:404  %firPartialRes0_6_V_1 = add i17 %firPartialRes0_V_6_3_1, %firPartialRes0_6_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_6_V_1"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:405  %add_ln700_123 = add i17 %firPartialRes1_6_V_s, %sext_ln68_133

]]></Node>
<StgValue><ssdm name="add_ln700_123"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:406  %select_ln398_46 = select i1 %o_clear, i17 %firPartialRes1_6_V_s, i17 %outPartialArr1_V_6_3_1

]]></Node>
<StgValue><ssdm name="select_ln398_46"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:407  %add_ln398_7 = add i17 %select_ln398_46, %sext_ln68_131

]]></Node>
<StgValue><ssdm name="add_ln398_7"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:408  %select_ln398_47 = select i1 %o_clear, i17 %firPartialRes0_V_6_3_1, i17 %outPartialArr0_6_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_47"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:409  %select_ln398_48 = select i1 %o_clear, i17 %firPartialRes0_6_V, i17 %firPartialRes0_6_V_1

]]></Node>
<StgValue><ssdm name="select_ln398_48"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:410  %firPartialRes1_6_V = select i1 %o_clear, i17 %sext_ln68_133, i17 %add_ln700_123

]]></Node>
<StgValue><ssdm name="firPartialRes1_6_V"/></StgValue>
</operation>

<operation id="594" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:411  %outPartialArr0_6_V = add i17 %select_ln398_47, %sext_ln68_130

]]></Node>
<StgValue><ssdm name="outPartialArr0_6_V"/></StgValue>
</operation>

<operation id="595" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_37_begin:412  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_7_0_V, i26 %wpacks_7_1_V, i26 %wpacks_7_2_V, i26 %wpacks_7_3_V, i26 %wpacks_7_4_V, i26 %wpacks_7_5_V, i26 %wpacks_7_6_V, i26 %wpacks_7_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="596" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:413  %firPartial0_V_0_7_i = extractvalue { i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_7_i"/></StgValue>
</operation>

<operation id="597" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:414  %firPartial1_V_0_7_i = extractvalue { i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_7_i"/></StgValue>
</operation>

<operation id="598" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:415  %firPartial2_V_0_7_i = extractvalue { i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_7_i"/></StgValue>
</operation>

<operation id="599" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="64">
<![CDATA[
hls_label_37_begin:416  %firPartial3_V_0_7_i = extractvalue { i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_7_i"/></StgValue>
</operation>

<operation id="600" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:417  %sext_ln68_134 = sext i16 %firPartial0_V_0_7_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_134"/></StgValue>
</operation>

<operation id="601" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:418  %sext_ln68_135 = sext i16 %firPartial1_V_0_7_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_135"/></StgValue>
</operation>

<operation id="602" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:419  %firPartialRes0_7_V = sext i16 %firPartial2_V_0_7_i to i17

]]></Node>
<StgValue><ssdm name="firPartialRes0_7_V"/></StgValue>
</operation>

<operation id="603" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="17" op_0_bw="16">
<![CDATA[
hls_label_37_begin:420  %sext_ln68_137 = sext i16 %firPartial3_V_0_7_i to i17

]]></Node>
<StgValue><ssdm name="sext_ln68_137"/></StgValue>
</operation>

<operation id="604" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:421  %firPartialRes0_7_V_1 = add i17 %firPartialRes0_V_7_3_1, %firPartialRes0_7_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_7_V_1"/></StgValue>
</operation>

<operation id="605" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:422  %add_ln700_125 = add i17 %firPartialRes1_7_V_s, %sext_ln68_137

]]></Node>
<StgValue><ssdm name="add_ln700_125"/></StgValue>
</operation>

<operation id="606" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:423  %select_ln398_50 = select i1 %o_clear, i17 %firPartialRes1_7_V_s, i17 %outPartialArr1_V_7_3_1

]]></Node>
<StgValue><ssdm name="select_ln398_50"/></StgValue>
</operation>

<operation id="607" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:424  %add_ln398_8 = add i17 %select_ln398_50, %sext_ln68_135

]]></Node>
<StgValue><ssdm name="add_ln398_8"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:425  %select_ln398_51 = select i1 %o_clear, i17 %firPartialRes0_V_7_3_1, i17 %outPartialArr0_7_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_51"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:426  %select_ln398_52 = select i1 %o_clear, i17 %firPartialRes0_7_V, i17 %firPartialRes0_7_V_1

]]></Node>
<StgValue><ssdm name="select_ln398_52"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:427  %firPartialRes1_7_V = select i1 %o_clear, i17 %sext_ln68_137, i17 %add_ln700_125

]]></Node>
<StgValue><ssdm name="firPartialRes1_7_V"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_37_begin:428  %outPartialArr0_7_V = add i17 %select_ln398_51, %sext_ln68_134

]]></Node>
<StgValue><ssdm name="outPartialArr0_7_V"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:429  store i17 %add_ln398_8, i17* %outPartialArr1_V_7_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:430  store i17 %add_ln398_7, i17* %outPartialArr1_V_6_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:431  store i17 %add_ln398_6, i17* %outPartialArr1_V_5_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:432  store i17 %add_ln398_5, i17* %outPartialArr1_V_4_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:433  store i17 %add_ln398_4, i17* %outPartialArr1_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:434  store i17 %add_ln398_3, i17* %outPartialArr1_V_2_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:435  store i17 %add_ln398_2, i17* %outPartialArr1_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:436  store i17 %add_ln398, i17* %outPartialArr1_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:437  store i17 %outPartialArr0_7_V, i17* %outPartialArr0_7_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:438  store i17 %outPartialArr0_6_V, i17* %outPartialArr0_6_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:439  store i17 %outPartialArr0_5_V, i17* %outPartialArr0_5_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:440  store i17 %outPartialArr0_4_V, i17* %outPartialArr0_4_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:441  store i17 %outPartialArr0_3_V, i17* %outPartialArr0_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:442  store i17 %outPartialArr0_2_V, i17* %outPartialArr0_2_V_2

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:443  store i17 %outPartialArr0_1_V, i17* %outPartialArr0_1_V_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:444  store i17 %outPartialArr0_0_V, i17* %outPartialArr0_0_V_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:445  store i17 %firPartialRes1_7_V, i17* %firPartialRes1_7_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:446  store i17 %firPartialRes1_6_V, i17* %firPartialRes1_6_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:447  store i17 %firPartialRes1_5_V, i17* %firPartialRes1_5_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="631" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:448  store i17 %firPartialRes1_4_V, i17* %firPartialRes1_4_V_1

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="632" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:449  store i17 %firPartialRes1_3_V, i17* %firPartialRes1_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:450  store i17 %firPartialRes1_2_V, i17* %firPartialRes1_2_V_2

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="634" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:451  store i17 %firPartialRes1_1_V, i17* %firPartialRes1_1_V_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:452  store i17 %firPartialRes1_0_V, i17* %firPartialRes1_0_V_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:453  store i17 %select_ln398_52, i17* %firPartialRes0_V_7_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:454  store i17 %select_ln398_48, i17* %firPartialRes0_V_6_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:455  store i17 %select_ln398_44, i17* %firPartialRes0_V_5_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="639" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:456  store i17 %select_ln398_40, i17* %firPartialRes0_V_4_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="640" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:457  store i17 %select_ln398_36, i17* %firPartialRes0_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="641" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:458  store i17 %select_ln398_32, i17* %firPartialRes0_V_2_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="642" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:459  store i17 %select_ln398_28, i17* %firPartialRes0_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="643" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="17">
<![CDATA[
hls_label_37_begin:460  store i17 %select_ln398_24, i17* %firPartialRes0_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="644" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="11">
<![CDATA[
hls_label_37_begin:75  %zext_ln393 = zext i11 %select_ln393_67 to i12

]]></Node>
<StgValue><ssdm name="zext_ln393"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="21" op_0_bw="20">
<![CDATA[
hls_label_37_begin:81  %sext_ln393 = sext i20 %select_ln393_68 to i21

]]></Node>
<StgValue><ssdm name="sext_ln393"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="11">
<![CDATA[
hls_label_37_begin:83  %zext_ln393_6 = zext i11 %select_ln393_69 to i12

]]></Node>
<StgValue><ssdm name="zext_ln393_6"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="11">
<![CDATA[
hls_label_37_begin:90  %zext_ln393_7 = zext i11 %select_ln393_71 to i12

]]></Node>
<StgValue><ssdm name="zext_ln393_7"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="11">
<![CDATA[
hls_label_37_begin:97  %zext_ln393_8 = zext i11 %select_ln393_73 to i12

]]></Node>
<StgValue><ssdm name="zext_ln393_8"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="21" op_0_bw="20">
<![CDATA[
hls_label_37_begin:103  %sext_ln393_11 = sext i20 %select_ln393_74 to i21

]]></Node>
<StgValue><ssdm name="sext_ln393_11"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="11">
<![CDATA[
hls_label_37_begin:105  %zext_ln393_9 = zext i11 %select_ln393_75 to i12

]]></Node>
<StgValue><ssdm name="zext_ln393_9"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="11">
<![CDATA[
hls_label_37_begin:112  %zext_ln393_10 = zext i11 %select_ln393_77 to i12

]]></Node>
<StgValue><ssdm name="zext_ln393_10"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="21" op_0_bw="20">
<![CDATA[
hls_label_37_begin:124  %sext_ln393_12 = sext i20 %select_ln393_80 to i21

]]></Node>
<StgValue><ssdm name="sext_ln393_12"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="10">
<![CDATA[
hls_label_37_begin:126  %zext_ln393_11 = zext i10 %select_ln393_81 to i12

]]></Node>
<StgValue><ssdm name="zext_ln393_11"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_37_begin:141  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln396"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:0  %p_024_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_0_V, i12 %zext_ln393, i21 %select_ln393_66)

]]></Node>
<StgValue><ssdm name="p_024_i"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:1  %p_020_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398, i12 %zext_ln393, i21 %select_ln393_66)

]]></Node>
<StgValue><ssdm name="p_020_i"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:2  %p_024_1_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_1_V, i12 %zext_ln393_6, i21 %sext_ln393)

]]></Node>
<StgValue><ssdm name="p_024_1_i"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:3  %p_020_1_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_2, i12 %zext_ln393_6, i21 %sext_ln393)

]]></Node>
<StgValue><ssdm name="p_020_1_i"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:4  %p_024_2_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_2_V, i12 %zext_ln393_7, i21 %select_ln393_70)

]]></Node>
<StgValue><ssdm name="p_024_2_i"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:5  %p_020_2_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_3, i12 %zext_ln393_7, i21 %select_ln393_70)

]]></Node>
<StgValue><ssdm name="p_020_2_i"/></StgValue>
</operation>

<operation id="661" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:6  %p_024_3_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_3_V, i12 %zext_ln393_8, i21 %select_ln393_72)

]]></Node>
<StgValue><ssdm name="p_024_3_i"/></StgValue>
</operation>

<operation id="662" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:7  %p_020_3_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_4, i12 %zext_ln393_8, i21 %select_ln393_72)

]]></Node>
<StgValue><ssdm name="p_020_3_i"/></StgValue>
</operation>

<operation id="663" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:8  %p_024_4_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_4_V, i12 %zext_ln393_9, i21 %sext_ln393_11)

]]></Node>
<StgValue><ssdm name="p_024_4_i"/></StgValue>
</operation>

<operation id="664" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:9  %p_020_4_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_5, i12 %zext_ln393_9, i21 %sext_ln393_11)

]]></Node>
<StgValue><ssdm name="p_020_4_i"/></StgValue>
</operation>

<operation id="665" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:10  %p_024_5_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_5_V, i12 %zext_ln393_10, i21 %select_ln393_76)

]]></Node>
<StgValue><ssdm name="p_024_5_i"/></StgValue>
</operation>

<operation id="666" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:11  %p_020_5_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_6, i12 %zext_ln393_10, i21 %select_ln393_76)

]]></Node>
<StgValue><ssdm name="p_020_5_i"/></StgValue>
</operation>

<operation id="667" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:12  %p_024_6_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_6_V, i12 %select_ln393_78, i21 %select_ln393_79)

]]></Node>
<StgValue><ssdm name="p_024_6_i"/></StgValue>
</operation>

<operation id="668" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:13  %p_020_6_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_7, i12 %select_ln393_78, i21 %select_ln393_79)

]]></Node>
<StgValue><ssdm name="p_020_6_i"/></StgValue>
</operation>

<operation id="669" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:14  %p_024_7_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_7_V, i12 %zext_ln393_11, i21 %sext_ln393_12)

]]></Node>
<StgValue><ssdm name="p_024_7_i"/></StgValue>
</operation>

<operation id="670" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:15  %p_020_7_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_8, i12 %zext_ln393_11, i21 %sext_ln393_12)

]]></Node>
<StgValue><ssdm name="p_020_7_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="671" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:0  %p_024_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_0_V, i12 %zext_ln393, i21 %select_ln393_66)

]]></Node>
<StgValue><ssdm name="p_024_i"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:1  %p_020_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398, i12 %zext_ln393, i21 %select_ln393_66)

]]></Node>
<StgValue><ssdm name="p_020_i"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:2  %p_024_1_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_1_V, i12 %zext_ln393_6, i21 %sext_ln393)

]]></Node>
<StgValue><ssdm name="p_024_1_i"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:3  %p_020_1_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_2, i12 %zext_ln393_6, i21 %sext_ln393)

]]></Node>
<StgValue><ssdm name="p_020_1_i"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:4  %p_024_2_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_2_V, i12 %zext_ln393_7, i21 %select_ln393_70)

]]></Node>
<StgValue><ssdm name="p_024_2_i"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:5  %p_020_2_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_3, i12 %zext_ln393_7, i21 %select_ln393_70)

]]></Node>
<StgValue><ssdm name="p_020_2_i"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:6  %p_024_3_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_3_V, i12 %zext_ln393_8, i21 %select_ln393_72)

]]></Node>
<StgValue><ssdm name="p_024_3_i"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:7  %p_020_3_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_4, i12 %zext_ln393_8, i21 %select_ln393_72)

]]></Node>
<StgValue><ssdm name="p_020_3_i"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:8  %p_024_4_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_4_V, i12 %zext_ln393_9, i21 %sext_ln393_11)

]]></Node>
<StgValue><ssdm name="p_024_4_i"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:9  %p_020_4_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_5, i12 %zext_ln393_9, i21 %sext_ln393_11)

]]></Node>
<StgValue><ssdm name="p_020_4_i"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:10  %p_024_5_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_5_V, i12 %zext_ln393_10, i21 %select_ln393_76)

]]></Node>
<StgValue><ssdm name="p_024_5_i"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:11  %p_020_5_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_6, i12 %zext_ln393_10, i21 %select_ln393_76)

]]></Node>
<StgValue><ssdm name="p_020_5_i"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:12  %p_024_6_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_6_V, i12 %select_ln393_78, i21 %select_ln393_79)

]]></Node>
<StgValue><ssdm name="p_024_6_i"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:13  %p_020_6_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_7, i12 %select_ln393_78, i21 %select_ln393_79)

]]></Node>
<StgValue><ssdm name="p_020_6_i"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:14  %p_024_7_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_7_V, i12 %zext_ln393_11, i21 %sext_ln393_12)

]]></Node>
<StgValue><ssdm name="p_024_7_i"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="12" op_3_bw="21">
<![CDATA[
.preheader.0.i:15  %p_020_7_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_8, i12 %zext_ln393_11, i21 %sext_ln393_12)

]]></Node>
<StgValue><ssdm name="p_020_7_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="687" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4" op_16_bw="4">
<![CDATA[
.preheader.0.i:16  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %p_020_7_i, i4 %p_020_6_i, i4 %p_020_5_i, i4 %p_020_4_i, i4 %p_020_3_i, i4 %p_020_2_i, i4 %p_020_1_i, i4 %p_020_i, i4 %p_024_7_i, i4 %p_024_6_i, i4 %p_024_5_i, i4 %p_024_4_i, i4 %p_024_3_i, i4 %p_024_2_i, i4 %p_024_1_i, i4 %p_024_i)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="688" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0.i:17  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %p_Result_s)

]]></Node>
<StgValue><ssdm name="write_ln466"/></StgValue>
</operation>

<operation id="689" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.i:18  br label %hls_label_37_end

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="690" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln503"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
