/*
 * Nexell PLL helper functions for clock drivers.
 * Copyright (C) 2018 Nexell .
 * Youngbok Park<ybpark@nxell.co.kr>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#ifndef __NXP3220_CLOCK_INIT
#define __NXP3220_CLOCK_INIT

#include <dt-bindings/clock/nxp3220-clk.h>

static struct clk_cmu_dev cmu_src[] = {
	CMU_INIT_SRC(SRC_SYS_0_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x200, 0, -1, 0, 0),
	CMU_INIT_SRC(SRC_SYS_0_HSIF_AXI_CLK,		0, CMU_TYPE_MAINDIV,
		     0x400, 0, -1, 1, 0),
	CMU_INIT_SRC(SRC_CPU_BACKUP_0_CLK,		0, CMU_TYPE_MAINDIV,
		     0x600, 0, -1, 2, 0),
	CMU_INIT_SRC(SRC_CSSYS_0_HCLK_CLK,		0, CMU_TYPE_MAINDIV,
		     0x800, 0, -1, 3, 0),
	CMU_INIT_SRC(SRC_CSSYS_0_SCAN_CLK,		0, CMU_TYPE_MAINDIV,
		     0xA00, 0, -1, 4, 0),
	CMU_INIT_SRC(SRC_BLK_CMU_0_APB_CLK,		0, CMU_TYPE_MAINDIV,
		     0xC00, 0, -1, 5, 0),
	CMU_INIT_SRC(SRC_VIP_PADPLACE_0_SCAN_CLK,	0, CMU_TYPE_MAINDIV,
		     0xE00, 0, -1, 6, 0),
	CMU_INIT_SRC(SRC_PADOUT_0_AXI_CLK,		0, CMU_TYPE_MAINDIV,
		     0x1000, 0, -1, 7, 0),
	CMU_INIT_SRC(SRC_PADOUT_1_AXI_CLK,		0, CMU_TYPE_MAINDIV,
		     0x1200, 0, -1, 8, 0),
	CMU_INIT_SRC(SRC_PADOUT_2_AXI_CLK,		0, CMU_TYPE_MAINDIV,
		     0x1400, 0, -1, 9, 0),
	CMU_INIT_SRC(SRC_PADOUT_3_AXI_CLK,		0, CMU_TYPE_MAINDIV,
		     0x1600, 0, -1, 10, 0),
	CMU_INIT_SRC(SRC_PADOUT_4_AXI_CLK,		0, CMU_TYPE_MAINDIV,
		     0x1800, 0, -1, 11, 0),
	CMU_INIT_SRC(SRC_HPM_SYS_0_HPM_CLK,		0, CMU_TYPE_MAINDIV,
		     0x1A00, 0, -1, 12, 0),
	CMU_INIT_SRC(SRC_UART_0_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x1C00, 0, -1, 13, 0),
	CMU_INIT_SRC(SRC_UART_0_APB_CLK,		0, CMU_TYPE_MAINDIV,
		     0x1E00, 0, -1, 14, 0),
	CMU_INIT_SRC(SRC_I2S_0_SCAN_CLK,		0, CMU_TYPE_MAINDIV,
		     0x2000, 0, -1, 15, 0),
	CMU_INIT_SRC(SRC_I2S_0_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x2200, 0, -1, 16, 0),
	CMU_INIT_SRC(SRC_I2S_1_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x2000, 0, -1, 17, 0),
	CMU_INIT_SRC(SRC_I2S_2_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x2600, 0, -1, 18, 0),
	CMU_INIT_SRC(SRC_I2S_3_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x2800, 0, -1, 19, 0),
	CMU_INIT_SRC(SRC_I2C_0_APB_CLK,			0, CMU_TYPE_MAINDIV,
		     0x2A00, 0, -1, 20, 0),
	CMU_INIT_SRC(SRC_MP2TSI_0_SCAN_CLK,		0, CMU_TYPE_MAINDIV,
		     0x2C00, 0, -1, 21, 0),
	CMU_INIT_SRC(SRC_SDMMC_0_SCAN_CLK,		0, CMU_TYPE_MAINDIV,
		     0x2E00, 0, -1, 22, 0),
	CMU_INIT_SRC(SRC_SDMMC_0_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x3000, 0, -1, 23, 0),
	CMU_INIT_SRC(SRC_SDMMC_1_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x3200, 0, -1, 24, 0),
	CMU_INIT_SRC(SRC_SDMMC_2_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x3400, 0, -1, 25, 0),
	CMU_INIT_SRC(SRC_SPI_0_APB_CLK,			0, CMU_TYPE_MAINDIV,
		     0x3600, 0, -1, 26, 0),
	CMU_INIT_SRC(SRC_SPI_0_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x3800, 0, -1, 27, 0),
	CMU_INIT_SRC(SRC_PDM_0_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x3A00, 0, -1, 28, 0),
	CMU_INIT_SRC(SRC_PDM_0_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x3C00, 0, -1, 29, 0),
	CMU_INIT_SRC(SRC_PWM_0_APB_CLK,			0, CMU_TYPE_MAINDIV,
		     0x3E00, 0, -1, 30, 0),
	CMU_INIT_SRC(SRC_PWM_0_TCLK0_CLK,		0, CMU_TYPE_MAINDIV,
		     0x4000, 0, -1, 31, 0),
	CMU_INIT_SRC(SRC_PWM_0_TCLK1_CLK,		0, CMU_TYPE_MAINDIV,
		     0x4200, 0, -1, 32, 0),
	CMU_INIT_SRC(SRC_PWM_0_TCLK2_CLK,		0, CMU_TYPE_MAINDIV,
		     0x4400, 0, -1, 33, 0),
	CMU_INIT_SRC(SRC_PWM_0_TCLK3_CLK,		0, CMU_TYPE_MAINDIV,
		     0x4600, 0, -1, 34, 0),
	CMU_INIT_SRC(SRC_CAN_0_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x4800, 0, -1, 35, 0),
	CMU_INIT_SRC(SRC_CAN_1_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x4A00, 0, -1, 36, 0),
	CMU_INIT_SRC(SRC_TIMER_0_APB_CLK,		0, CMU_TYPE_MAINDIV,
		     0x4C00, 0, -1, 37, 0),
	CMU_INIT_SRC(SRC_TIMER_0_TCLK0_CLK,		0, CMU_TYPE_MAINDIV,
		     0x4E00, 0, -1, 38, 0),
	CMU_INIT_SRC(SRC_TIMER_0_TCLK1_CLK,		0, CMU_TYPE_MAINDIV,
		     0x5000, 0, -1, 39, 0),
	CMU_INIT_SRC(SRC_TIMER_0_TCLK2_CLK,		0, CMU_TYPE_MAINDIV,
		     0x5200, 0, -1, 40, 0),
	CMU_INIT_SRC(SRC_TIMER_0_TCLK3_CLK,		0, CMU_TYPE_MAINDIV,
		     0x5400, 0, -1, 41, 0),
	CMU_INIT_SRC(SRC_SECURE_TIMER_0_APB_CLK,	0, CMU_TYPE_MAINDIV,
		     0x5600, 0, -1, 42, 0),
	CMU_INIT_SRC(SRC_SECURE_TIMER_0_TCLK0_CLK,	0, CMU_TYPE_MAINDIV,
		     0x5800, 0, -1, 43, 0),
	CMU_INIT_SRC(SRC_SECURE_TIMER_0_TCLK1_CLK,	0, CMU_TYPE_MAINDIV,
		     0x5A00, 0, -1, 44, 0),
	CMU_INIT_SRC(SRC_SECURE_TIMER_0_TCLK2_CLK,	0, CMU_TYPE_MAINDIV,
		     0x5C00, 0, -1, 45, 0),
	CMU_INIT_SRC(SRC_SECURE_TIMER_0_TCLK3_CLK,	0, CMU_TYPE_MAINDIV,
		     0x5E00, 0, -1, 46, 0),
	CMU_INIT_SRC(SRC_SMC_0_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x6000, 0, -1, 47, 0),
	CMU_INIT_SRC(SRC_SPDIFTX_0_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x6200, 0, -1, 48, 0),
	CMU_INIT_SRC(SRC_GMAC_RGMII_0_TX_CLK_CLK,	0, CMU_TYPE_MAINDIV,
		     0x6400, 0, -1, 49, 0),
	CMU_INIT_SRC(SRC_GMAC_RGMII_0_PTP_REF_CLK,	0, CMU_TYPE_MAINDIV,
		     0x6600, 0, -1, 50, 0),
	CMU_INIT_SRC(SRC_GMAC_RGMII_0_SCAN_CLK,		0, CMU_TYPE_MAINDIV,
		     0x6800, 0, -1, 51, 0),
	CMU_INIT_SRC(SRC_GMAC_RMII_0_PTP_REF_CLK,	0, CMU_TYPE_MAINDIV,
		     0x6A00, 0, -1, 52, 0),
	CMU_INIT_SRC(SRC_GMAC_RMII_0_SCAN_RMII_CLK,	0, CMU_TYPE_MAINDIV,
		     0x6C00, 0, -1, 53, 0),
	CMU_INIT_SRC(SRC_NANDC_0_AXI_CLK,		0, CMU_TYPE_MAINDIV,
		     0x6E00, 0, -1, 54, 0),
	CMU_INIT_SRC(SRC_MM_0_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x7000, 0, -1, 55, 0),
	CMU_INIT_SRC(SRC_VIP_0_PADOUT0_CLK,		0, CMU_TYPE_MAINDIV,
		     0x7200, 0, -1, 56, 0),
	CMU_INIT_SRC(SRC_VIP_0_PADOUT1_CLK,		0, CMU_TYPE_MAINDIV,
		     0x7400, 0, -1, 57, 0),
	CMU_INIT_SRC(SRC_DPC_0_X2_CLK,			0, CMU_TYPE_MAINDIV,
		     0x7600, 0, -1, 58, 0),
	CMU_INIT_SRC(SRC_LVDS_0_VCLK_CLK,		0, CMU_TYPE_MAINDIV,
		     0x7800, 0, -1, 59, 0),
	CMU_INIT_SRC(SRC_CODA960_0_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x7A00, 0, -1, 60, 0),
	CMU_INIT_SRC(SRC_USB_0_AHB_CLK,			0, CMU_TYPE_MAINDIV,
		     0x7C00, 0, -1, 61, 0),
};

static struct clk_cmu_dev cmu_sys[] = {
	CMU_INIT_SYS(SYS_0_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x200, 0, SRC_SYS_0_AXI_CLK, 0, 1),
	CMU_INIT_SYS(SYS_BUS_0_AXI_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 1, SYS_0_AXI_CLK, 0, 1),
	CMU_INIT_SYS(ETC_BUS_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 2, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(FSYS_BUS_0_AXI_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 3, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(DMA_BUS_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 4, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(CFG_BUS_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 5, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(AXISRAM_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 6, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(MP2TSI_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 7, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(MP2TSI_1_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 8, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(TOP_BIST_CLK_0_333MHZ_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 9, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(DMA_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 10, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(SSS_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 11, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(DMA_1_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 12, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(SDMA_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 13, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(SDMA_1_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 14, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(MDMA_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 15, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(AXIM_SDMMC_0_AXI_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 16, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(AXIM_SDMMC_1_AXI_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 17, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(AXIM_SDMMC_2_AXI_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 18, SYS_0_AXI_CLK, 0, 0),
	CMU_INIT_SYS(SYS_0_APB_CLK,			0, CMU_TYPE_SUBDIV0,
		     0x200, 19, SYS_0_AXI_CLK, 0, 1),
	CMU_INIT_SYS(DPC_PADPLACE_0_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 20, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(I2S_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 21, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(I2S_1_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 22, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(I2S_2_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 23, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(I2S_3_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 24, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(MP2TSI_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 25, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(MP2TSI_1_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 26, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(WDT_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 27, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(WDT_0_POR_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 28, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(SECURE_WDT_0_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 29, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(SECURE_WDT_0_POR_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 30, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(SYSREG_SYS_0_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 31, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(ECID_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 32, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(SYSCTRLTOP_0_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 33, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(CAN_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 34, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(CAN_1_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 35, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(TMU_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 36, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(DMA_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 37, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(SSS_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 38, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(DMA_1_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 39, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(SMC_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 40, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(GPIO_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 41, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(SDMA_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 42, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(GPIO_1_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 43, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(SDMA_1_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 44, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(GPIO_2_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 45, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(GPIO_3_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 46, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(GPIO_4_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 47, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(ADC_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 48, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(MDMA_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 49, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(DUMMY_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 50, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(SPDIFTX_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 51, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(SPDIFRX_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x200, 52, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(AXIM_SDMMC_0_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 53, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(AXIM_SDMMC_1_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 54, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(AXIM_SDMMC_2_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 55, SYS_0_APB_CLK, 0, 0),
	CMU_INIT_SYS(SYS_0_HSIF_AXI_CLK,		0, CMU_TYPE_MAINDIV,
		     0x400, 0, SRC_SYS_0_HSIF_AXI_CLK, 1, 0),
	CMU_INIT_SYS(BLK_HSIF_DATA_BUS_0_AXI_CLK,	0, CMU_TYPE_ONLYGATE,
		     0x400, 1, SYS_0_HSIF_AXI_CLK, 1, 0),
	CMU_INIT_SYS(SDMMC_0_AHB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x400, 2, SYS_0_HSIF_AXI_CLK, 1, 0),
	CMU_INIT_SYS(SDMMC_1_AHB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x400, 3, SYS_0_HSIF_AXI_CLK, 1, 0),
	CMU_INIT_SYS(SDMMC_2_AHB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x400, 4, SYS_0_HSIF_AXI_CLK, 1, 0),
	CMU_INIT_SYS(GMAC_RGMII_0_AXI_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x400, 5, SYS_0_HSIF_AXI_CLK, 1, 0),
	CMU_INIT_SYS(GMAC_RMII_0_AXI_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x400, 6, SYS_0_HSIF_AXI_CLK, 1, 0),
	CMU_INIT_SYS(SYS_0_HSIF_APB_CLK,		0, CMU_TYPE_SUBDIV0,
		     0x400, 7, SYS_0_HSIF_AXI_CLK, 1, 0),
	CMU_INIT_SYS(BLK_HSIF_DATA_BUS_0_APB_CLK,	0, CMU_TYPE_ONLYGATE,
		     0x400, 8, SYS_0_HSIF_APB_CLK, 1, 0),
	CMU_INIT_SYS(HSIF_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x400, 9, SYS_0_HSIF_APB_CLK, 1, 0),
	CMU_INIT_SYS(SYSREG_HSIF_0_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x400, 10, SYS_0_HSIF_APB_CLK, 1, 0),
	CMU_INIT_SYS(GMAC_RGMII_0_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x400, 11, SYS_0_HSIF_APB_CLK, 1, 0),
	CMU_INIT_SYS(GMAC_RMII_0_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x400, 12, SYS_0_HSIF_APB_CLK, 1, 0),
	CMU_INIT_SYS(NANDC_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x400, 13, SYS_0_HSIF_APB_CLK, 1, 0),
	CMU_INIT_SYS(CPU_BACKUP_0_CLK,			0, CMU_TYPE_MAINDIV,
		     0x600, 0, SRC_CPU_BACKUP_0_CLK, 2, 0),
	CMU_INIT_SYS(CSSYS_0_HCLK_CLK,			0, CMU_TYPE_MAINDIV,
		     0x800, 0, SRC_CSSYS_0_HCLK_CLK, 3, 0),
	CMU_INIT_SYS(CSSYS_0_SCAN_CLK,			0, CMU_TYPE_MAINDIV,
		     0xA00, 0, SRC_CSSYS_0_SCAN_CLK, 4, 0),
	CMU_INIT_SYS(BLK_CMU_0_APB_CLK,			0, CMU_TYPE_MAINDIV,
		     0xC00, 0, SRC_BLK_CMU_0_APB_CLK, 5, 0),
	CMU_INIT_SYS(VIP_PADPLACE_0_SCAN_CLK,		0, CMU_TYPE_MAINDIV,
		     0xE00, 0, SRC_VIP_PADPLACE_0_SCAN_CLK, 6, 0),
	CMU_INIT_SYS(PADOUT_0_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x1000, 0, SRC_PADOUT_0_AXI_CLK, 7, 0),
	CMU_INIT_SYS(PADOUT_1_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x1200, 0, SRC_PADOUT_1_AXI_CLK, 8, 0),
	CMU_INIT_SYS(PADOUT_2_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x1400, 0, SRC_PADOUT_2_AXI_CLK, 9, 0),
	CMU_INIT_SYS(PADOUT_3_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x1600, 0, SRC_PADOUT_3_AXI_CLK, 10, 0),
	CMU_INIT_SYS(PADOUT_4_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x1800, 0, SRC_PADOUT_4_AXI_CLK, 11, 0),
	CMU_INIT_SYS(HPM_SYS_0_HPM_CLK,			0, CMU_TYPE_MAINDIV,
		     0x1A00, 0, SRC_HPM_SYS_0_HPM_CLK, 12, 0),
	CMU_INIT_SYS(UART_0_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x1C00, 0, SRC_UART_0_CORE_CLK, 13, 0),
	CMU_INIT_SYS(UART_1_CORE_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1C00, 1, UART_0_CORE_CLK, 13, 0),
	CMU_INIT_SYS(UART_2_CORE_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1C00, 2, UART_0_CORE_CLK, 13, 0),
	CMU_INIT_SYS(UART_3_CORE_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1C00, 3, UART_0_CORE_CLK, 13, 0),
	CMU_INIT_SYS(UART_4_CORE_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1C00, 4, UART_0_CORE_CLK, 13, 0),
	CMU_INIT_SYS(UART_5_CORE_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1C00, 5, UART_0_CORE_CLK, 13, 0),
	CMU_INIT_SYS(UART_6_CORE_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1C00, 6, UART_0_CORE_CLK, 13, 0),
	CMU_INIT_SYS(UART_0_APB_CLK,			0, CMU_TYPE_MAINDIV,
		     0x1E00, 0, SRC_UART_0_APB_CLK, 14, 0),
	CMU_INIT_SYS(UART_1_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1E00, 1, UART_0_APB_CLK, 14, 0),
	CMU_INIT_SYS(UART_2_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1E00, 2, UART_0_APB_CLK, 14, 0),
	CMU_INIT_SYS(UART_3_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1E00, 3, UART_0_APB_CLK, 14, 0),
	CMU_INIT_SYS(UART_4_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1E00, 4, UART_0_APB_CLK, 14, 0),
	CMU_INIT_SYS(UART_5_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1E00, 5, UART_0_APB_CLK, 14, 0),
	CMU_INIT_SYS(UART_6_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x1E00, 6, UART_0_APB_CLK, 14, 0),
	CMU_INIT_SYS(I2S_0_SCAN_CLK,			0, CMU_TYPE_MAINDIV,
		     0x2000, 0, SRC_I2S_0_SCAN_CLK, 15, 0),
	CMU_INIT_SYS(I2S_1_SCAN_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x2000, 1, I2S_0_SCAN_CLK, 15, 0),
	CMU_INIT_SYS(I2S_2_SCAN_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x2000, 2, I2S_0_SCAN_CLK, 15, 0),
	CMU_INIT_SYS(I2S_3_SCAN_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x2000, 3, I2S_0_SCAN_CLK, 15, 0),
	CMU_INIT_SYS(I2S_0_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x2200, 0, SRC_I2S_0_CORE_CLK, 16, 0),
	CMU_INIT_SYS(I2S_1_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x2400, 0, SRC_I2S_1_CORE_CLK, 17, 0),
	CMU_INIT_SYS(I2S_2_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x2600, 0, SRC_I2S_2_CORE_CLK, 18, 0),
	CMU_INIT_SYS(I2S_3_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x2800, 0, SRC_I2S_3_CORE_CLK, 19, 0),
	CMU_INIT_SYS(I2C_0_APB_CLK,			0, CMU_TYPE_MAINDIV,
		     0x2A00, 0, SRC_I2C_0_APB_CLK, 20, 0),
	CMU_INIT_SYS(I2C_1_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x2A00, 1, I2C_0_APB_CLK, 20, 0),
	CMU_INIT_SYS(I2C_2_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x2A00, 2, I2C_0_APB_CLK, 20, 0),
	CMU_INIT_SYS(I2C_3_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x2A00, 3, I2C_0_APB_CLK, 20, 0),
	CMU_INIT_SYS(I2C_4_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x2A00, 4, I2C_0_APB_CLK, 20, 0),
	CMU_INIT_SYS(MP2TSI_0_SCAN_CLK,			0, CMU_TYPE_MAINDIV,
		     0x2C00, 0, SRC_MP2TSI_0_SCAN_CLK, 21, 0),
	CMU_INIT_SYS(MP2TSI_1_SCAN_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x2C00, 1, MP2TSI_0_SCAN_CLK, 21, 0),
	CMU_INIT_SYS(SDMMC_0_SCAN_CLK,			0, CMU_TYPE_MAINDIV,
		     0x2E00, 0, SRC_SDMMC_0_SCAN_CLK, 22, 0),
	CMU_INIT_SYS(SDMMC_1_SCAN_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x2E00, 1, SDMMC_0_SCAN_CLK, 22, 0),
	CMU_INIT_SYS(SDMMC_2_SCAN_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x2E00, 2, SDMMC_0_SCAN_CLK, 22, 0),
	CMU_INIT_SYS(SDMMC_0_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x3000, 0, SRC_SDMMC_0_CORE_CLK, 23, 0),
	CMU_INIT_SYS(SDMMC_1_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x3200, 0, SRC_SDMMC_1_CORE_CLK, 24, 0),
	CMU_INIT_SYS(SDMMC_2_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x3400, 0, SRC_SDMMC_2_CORE_CLK, 25, 0),
	CMU_INIT_SYS(SPI_0_APB_CLK,			0, CMU_TYPE_MAINDIV,
		     0x3600, 0, SRC_SPI_0_APB_CLK, 26, 0),
	CMU_INIT_SYS(SPI_1_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x3600, 1, SPI_0_APB_CLK, 26, 0),
	CMU_INIT_SYS(SPI_2_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x3600, 2, SPI_0_APB_CLK, 26, 0),
	CMU_INIT_SYS(SPI_0_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x3800, 0, SRC_SPI_0_CORE_CLK, 27, 0),
	CMU_INIT_SYS(SPI_1_CORE_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x3800, 1, SPI_0_CORE_CLK, 27, 0),
	CMU_INIT_SYS(SPI_2_CORE_CLK,			0, CMU_TYPE_ONLYGATE,
		     0x3800, 2, SPI_0_CORE_CLK, 27, 0),
	CMU_INIT_SYS(PDM_0_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x3A00, 0, SRC_PDM_0_AXI_CLK, 28, 0),
	CMU_INIT_SYS(PDM_0_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x3C00, 0, SRC_PDM_0_CORE_CLK, 29, 0),
	CMU_INIT_SYS(PWM_0_APB_CLK,			0, CMU_TYPE_MAINDIV,
		     0x3E00, 0, SRC_PWM_0_APB_CLK, 30, 0),
	CMU_INIT_SYS(PWM_0_TCLK0_CLK,			0, CMU_TYPE_MAINDIV,
		     0x4000, 0, SRC_PWM_0_TCLK0_CLK, 31, 0),
	CMU_INIT_SYS(PWM_0_TCLK1_CLK,			0, CMU_TYPE_MAINDIV,
		     0x4200, 0, SRC_PWM_0_TCLK1_CLK, 32, 0),
	CMU_INIT_SYS(PWM_0_TCLK2_CLK,			0, CMU_TYPE_MAINDIV,
		     0x4400, 0, SRC_PWM_0_TCLK2_CLK, 33, 0),
	CMU_INIT_SYS(PWM_0_TCLK3_CLK,			0, CMU_TYPE_MAINDIV,
		     0x4600, 0, SRC_PWM_0_TCLK3_CLK, 34, 0),
	CMU_INIT_SYS(CAN_0_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x4800, 0, SRC_CAN_0_CORE_CLK, 35, 0),
	CMU_INIT_SYS(CAN_1_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		     0x4A00, 0, SRC_CAN_1_CORE_CLK, 36, 0),
	CMU_INIT_SYS(TIMER_0_APB_CLK,			0, CMU_TYPE_MAINDIV,
		     0x4C00, 0, SRC_TIMER_0_APB_CLK, 37, 0),
	CMU_INIT_SYS(TIMER_0_TCLK0_CLK,			0, CMU_TYPE_MAINDIV,
		     0x4E00, 0, SRC_TIMER_0_TCLK0_CLK, 38, 0),
	CMU_INIT_SYS(TIMER_0_TCLK1_CLK,			0, CMU_TYPE_MAINDIV,
		     0x5000, 0, SRC_TIMER_0_TCLK1_CLK, 39, 0),
	CMU_INIT_SYS(TIMER_0_TCLK2_CLK,			0, CMU_TYPE_MAINDIV,
		     0x5200, 0, SRC_TIMER_0_TCLK2_CLK, 40, 0),
	CMU_INIT_SYS(TIMER_0_TCLK3_CLK,			0, CMU_TYPE_MAINDIV,
		     0x5400, 0, SRC_TIMER_0_TCLK3_CLK, 41, 0),
	CMU_INIT_SYS(SECURE_TIMER_0_APB_CLK,		0, CMU_TYPE_MAINDIV,
		     0x5600, 0, SRC_SECURE_TIMER_0_APB_CLK, 42, 0),
	CMU_INIT_SYS(SECURE_TIMER_0_TCLK0_CLK,		0, CMU_TYPE_MAINDIV,
		     0x5800, 0, SRC_SECURE_TIMER_0_TCLK0_CLK, 43, 0),
	CMU_INIT_SYS(SECURE_TIMER_0_TCLK1_CLK,		0, CMU_TYPE_MAINDIV,
		     0x5A00, 0, SRC_SECURE_TIMER_0_TCLK1_CLK, 44, 0),
	CMU_INIT_SYS(SECURE_TIMER_0_TCLK2_CLK,		0, CMU_TYPE_MAINDIV,
		     0x5C00, 0, SRC_SECURE_TIMER_0_TCLK2_CLK, 45, 0),
	CMU_INIT_SYS(SECURE_TIMER_0_TCLK3_CLK,		0, CMU_TYPE_MAINDIV,
		     0x5E00, 0, SRC_SECURE_TIMER_0_TCLK3_CLK, 46, 0),
	CMU_INIT_SYS(SMC_0_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x6000, 0, SRC_SMC_0_AXI_CLK, 47, 0),
	CMU_INIT_SYS(SPDIFTX_0_CORE_CLK,		0, CMU_TYPE_MAINDIV,
		     0x6200, 0, SRC_SPDIFTX_0_CORE_CLK, 48, 0),
	CMU_INIT_SYS(GMAC_RGMII_0_TX_CLK_CLK,		0, CMU_TYPE_MAINDIV,
		     0x6400, 0, SRC_GMAC_RGMII_0_TX_CLK_CLK, 49, 0),
	CMU_INIT_SYS(GMAC_RGMII_0_PTP_REF_CLK,		0, CMU_TYPE_MAINDIV,
		     0x6600, 0, SRC_GMAC_RGMII_0_PTP_REF_CLK, 50, 0),
	CMU_INIT_SYS(GMAC_RGMII_0_SCAN_CLK,		0, CMU_TYPE_MAINDIV,
		     0x6800, 0, SRC_GMAC_RGMII_0_SCAN_CLK, 51, 0),
	CMU_INIT_SYS(GMAC_RMII_0_PTP_REF_CLK,		0, CMU_TYPE_MAINDIV,
		     0x6A00, 0, SRC_GMAC_RMII_0_PTP_REF_CLK, 52, 0),
	CMU_INIT_SYS(GMAC_RMII_0_SCAN_RMII_CLK,		0, CMU_TYPE_MAINDIV,
		     0x6C00, 0, SRC_GMAC_RMII_0_SCAN_RMII_CLK, 53, 0),
	CMU_INIT_SYS(GMAC_RMII_0_SCAN_TRXCLK_CLK,	0, CMU_TYPE_SUBDIV0,
		     0x6C00, 1, GMAC_RMII_0_SCAN_RMII_CLK, 53, 0),
	CMU_INIT_SYS(NANDC_0_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		     0x6E00, 0, SRC_NANDC_0_AXI_CLK, 54, 0),
};

static struct clk_cmu_dev cmu_mm[] = {
	CMU_INIT_MM(MM_0_AXI_CLK,			0, CMU_TYPE_MAINDIV,
		    0x200, 0, SRC_MM_0_AXI_CLK, 0, 1),
	CMU_INIT_MM(BLK_MM_BIST_CLK_0_333MHZ_CLK,	0, CMU_TYPE_ONLYGATE,
		    0x200, 1, MM_0_AXI_CLK, 0, 0),
	CMU_INIT_MM(ROTATOR_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		    0x200, 2, MM_0_AXI_CLK, 0, 0),
	CMU_INIT_MM(G2D_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		    0x200, 3, MM_0_AXI_CLK, 0, 0),
	CMU_INIT_MM(DEINTERLACE_0_AXI_CLK,		0, CMU_TYPE_ONLYGATE,
		    0x200, 4, MM_0_AXI_CLK, 0, 0),
	CMU_INIT_MM(VIP_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		    0x200, 5, MM_0_AXI_CLK, 0, 0),
	CMU_INIT_MM(DPC_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		    0x200, 6, MM_0_AXI_CLK, 0, 0),
	CMU_INIT_MM(CODA960_0_AXI_CLK,			0, CMU_TYPE_ONLYGATE,
		    0x200, 7, MM_0_AXI_CLK, 0, 0),
	CMU_INIT_MM(MM_0_APB_CLK,			0, CMU_TYPE_SUBDIV0,
		    0x200, 8, MM_0_AXI_CLK, 0, 1),
	CMU_INIT_MM(SYSREG_MM_0_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		    0x200, 9, MM_0_APB_CLK, 0, 0),
	CMU_INIT_MM(DEINTERLACE_0_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		    0x200, 10, MM_0_APB_CLK, 0, 0),
	CMU_INIT_MM(VIP_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		    0x200, 11, MM_0_APB_CLK, 0, 0),
	CMU_INIT_MM(LVDS_0_PHY_CLK,			0, CMU_TYPE_ONLYGATE,
		    0x200, 12, MM_0_APB_CLK, 0, 0),
	CMU_INIT_MM(CODA960_0_APB_CLK,			0, CMU_TYPE_ONLYGATE,
		    0x200, 13, MM_0_APB_CLK, 0, 0),
	CMU_INIT_MM(VIP_0_PADOUT0_CLK,			0, CMU_TYPE_MAINDIV,
		    0x400, 0, SRC_VIP_0_PADOUT0_CLK, 1, 0),
	CMU_INIT_MM(VIP_0_PADOUT1_CLK,			0, CMU_TYPE_MAINDIV,
		    0x600, 0, SRC_VIP_0_PADOUT1_CLK, 2, 0),
	CMU_INIT_MM(DPC_0_X2_CLK,			0, CMU_TYPE_MAINDIV,
		    0x800, 0, SRC_DPC_0_X2_CLK, 3, 0),
	CMU_INIT_MM(DPC_0_X1_CLK,			0, CMU_TYPE_SUBDIV1,
		    0x800, 1, DPC_0_X2_CLK, 3, 0),
	CMU_INIT_MM(LVDS_0_VCLK_CLK,			0, CMU_TYPE_MAINDIV,
		    0xA00, 0, SRC_LVDS_0_VCLK_CLK, 4, 0),
	CMU_INIT_MM(CODA960_0_CORE_CLK,			0, CMU_TYPE_MAINDIV,
		    0xC00, 0, SRC_CODA960_0_CORE_CLK, 5, 0),
};

static struct clk_cmu_dev cmu_usb[] = {
	CMU_INIT_USB(USB_0_AHB_CLK,			0, CMU_TYPE_MAINDIV,
		     0x200,	0, SRC_USB_0_AHB_CLK, 0, 1),
	CMU_INIT_USB(BLK_USB_BIST_CLK_0_250MHZ_CLK,	0, CMU_TYPE_ONLYGATE,
		     0x200,	1, USB_0_AHB_CLK, 0, 0),
	CMU_INIT_USB(SYSREG_USB_0_APB_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200, 2, USB_0_AHB_CLK, 0, 0),
	CMU_INIT_USB(USB20HOST_0_AHB_CLK,		 0, CMU_TYPE_ONLYGATE,
		     0x200,	3, USB_0_AHB_CLK, 0, 0),
	CMU_INIT_USB(USB20OTG_0_AHB_CLK,		0, CMU_TYPE_ONLYGATE,
		     0x200,	4, USB_0_AHB_CLK, 0, 0),
};
#endif
