gs vcmpngesd xmm1,xmm3,qword [rax]
gs vcmpngesd xmm1,xmm3,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm1,xmm3,qword [rbx + 8 * rdx]
vcmpngesd xmm1,xmm7,qword [rax]
vcmpngesd xmm1,xmm7,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm1,xmm7,qword [rbx + 8 * rdx]
vcmpngesd xmm1,xmm10,qword [rax]
gs vcmpngesd xmm1,xmm10,qword [r15 + 2 * rdi + 0x72]
gs vcmpngesd xmm1,xmm10,qword [rbx + 8 * rdx]
gs vcmpngesd xmm6,xmm3,qword [rax]
gs vcmpngesd xmm6,xmm3,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm6,xmm3,qword [rbx + 8 * rdx]
gs vcmpngesd xmm6,xmm7,qword [rax]
vcmpngesd xmm6,xmm7,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm6,xmm7,qword [rbx + 8 * rdx]
gs vcmpngesd xmm6,xmm10,qword [rax]
vcmpngesd xmm6,xmm10,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm6,xmm10,qword [rbx + 8 * rdx]
vcmpngesd xmm14,xmm3,qword [rax]
vcmpngesd xmm14,xmm3,qword [r15 + 2 * rdi + 0x72]
gs vcmpngesd xmm14,xmm3,qword [rbx + 8 * rdx]
gs vcmpngesd xmm14,xmm7,qword [rax]
vcmpngesd xmm14,xmm7,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm14,xmm7,qword [rbx + 8 * rdx]
vcmpngesd xmm14,xmm10,qword [rax]
gs vcmpngesd xmm14,xmm10,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm14,xmm10,qword [rbx + 8 * rdx]
vcmpngesd xmm10,xmm8,qword [ebp]
gs vcmpngesd xmm10,xmm8,qword [r15d + 2 * edi + 0x72]
gs a32 vcmpngesd xmm10,xmm8,qword [ebx + 8 * edx]
a32 vcmpngesd xmm10,xmm4,qword [ebp]
a32 vcmpngesd xmm10,xmm4,qword [r15d + 2 * edi + 0x72]
gs vcmpngesd xmm10,xmm4,qword [ebx + 8 * edx]
a32 vcmpngesd xmm10,xmm10,qword [ebp]
gs vcmpngesd xmm10,xmm10,qword [r15d + 2 * edi + 0x72]
a32 gs vcmpngesd xmm10,xmm10,qword [ebx + 8 * edx]
vcmpngesd xmm5,xmm8,qword [ebp]
a32 gs vcmpngesd xmm5,xmm8,qword [r15d + 2 * edi + 0x72]
a32 vcmpngesd xmm5,xmm8,qword [ebx + 8 * edx]
gs a32 vcmpngesd xmm5,xmm4,qword [ebp]
a32 vcmpngesd xmm5,xmm4,qword [r15d + 2 * edi + 0x72]
gs vcmpngesd xmm5,xmm4,qword [ebx + 8 * edx]
gs vcmpngesd xmm5,xmm10,qword [ebp]
a32 vcmpngesd xmm5,xmm10,qword [r15d + 2 * edi + 0x72]
a32 vcmpngesd xmm5,xmm10,qword [ebx + 8 * edx]
a32 gs vcmpngesd xmm14,xmm8,qword [ebp]
a32 gs vcmpngesd xmm14,xmm8,qword [r15d + 2 * edi + 0x72]
gs a32 vcmpngesd xmm14,xmm8,qword [ebx + 8 * edx]
vcmpngesd xmm14,xmm4,qword [ebp]
vcmpngesd xmm14,xmm4,qword [r15d + 2 * edi + 0x72]
a32 vcmpngesd xmm14,xmm4,qword [ebx + 8 * edx]
gs a32 vcmpngesd xmm14,xmm10,qword [ebp]
a32 vcmpngesd xmm14,xmm10,qword [r15d + 2 * edi + 0x72]
gs a32 vcmpngesd xmm14,xmm10,qword [ebx + 8 * edx]
gs vcmpngesd xmm13,xmm14,qword [rbp]
vcmpngesd xmm13,xmm14,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm13,xmm14,qword [rsp]
gs vcmpngesd xmm13,xmm2,qword [rbp]
gs vcmpngesd xmm13,xmm2,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm13,xmm2,qword [rsp]
gs vcmpngesd xmm13,xmm8,qword [rbp]
vcmpngesd xmm13,xmm8,qword [r15 + 2 * rdi + 0x72]
gs vcmpngesd xmm13,xmm8,qword [rsp]
gs vcmpngesd xmm11,xmm14,qword [rbp]
gs vcmpngesd xmm11,xmm14,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm11,xmm14,qword [rsp]
vcmpngesd xmm11,xmm2,qword [rbp]
vcmpngesd xmm11,xmm2,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm11,xmm2,qword [rsp]
gs vcmpngesd xmm11,xmm8,qword [rbp]
vcmpngesd xmm11,xmm8,qword [r15 + 2 * rdi + 0x72]
gs vcmpngesd xmm11,xmm8,qword [rsp]
vcmpngesd xmm4,xmm14,qword [rbp]
gs vcmpngesd xmm4,xmm14,qword [r15 + 2 * rdi + 0x72]
gs vcmpngesd xmm4,xmm14,qword [rsp]
gs vcmpngesd xmm4,xmm2,qword [rbp]
vcmpngesd xmm4,xmm2,qword [r15 + 2 * rdi + 0x72]
vcmpngesd xmm4,xmm2,qword [rsp]
vcmpngesd xmm4,xmm8,qword [rbp]
gs vcmpngesd xmm4,xmm8,qword [r15 + 2 * rdi + 0x72]
gs vcmpngesd xmm4,xmm8,qword [rsp]
gs a32 vcmpngesd xmm4,xmm6,qword [ebx + 8 * edx]
gs a32 vcmpngesd xmm4,xmm6,qword [eax]
a32 gs vcmpngesd xmm4,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF]
a32 vcmpngesd xmm4,xmm0,qword [ebx + 8 * edx]
gs vcmpngesd xmm4,xmm0,qword [eax]
gs vcmpngesd xmm4,xmm0,qword [r14d + 1 * edx + 0x7FFFFFFF]
a32 vcmpngesd xmm4,xmm12,qword [ebx + 8 * edx]
gs vcmpngesd xmm4,xmm12,qword [eax]
gs vcmpngesd xmm4,xmm12,qword [r14d + 1 * edx + 0x7FFFFFFF]
gs a32 vcmpngesd xmm11,xmm6,qword [ebx + 8 * edx]
gs a32 vcmpngesd xmm11,xmm6,qword [eax]
a32 vcmpngesd xmm11,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF]
a32 vcmpngesd xmm11,xmm0,qword [ebx + 8 * edx]
vcmpngesd xmm11,xmm0,qword [eax]
gs a32 vcmpngesd xmm11,xmm0,qword [r14d + 1 * edx + 0x7FFFFFFF]
vcmpngesd xmm11,xmm12,qword [ebx + 8 * edx]
a32 gs vcmpngesd xmm11,xmm12,qword [eax]
a32 vcmpngesd xmm11,xmm12,qword [r14d + 1 * edx + 0x7FFFFFFF]
gs a32 vcmpngesd xmm9,xmm6,qword [ebx + 8 * edx]
gs a32 vcmpngesd xmm9,xmm6,qword [eax]
vcmpngesd xmm9,xmm6,qword [r14d + 1 * edx + 0x7FFFFFFF]
vcmpngesd xmm9,xmm0,qword [ebx + 8 * edx]
gs vcmpngesd xmm9,xmm0,qword [eax]
a32 gs vcmpngesd xmm9,xmm0,qword [r14d + 1 * edx + 0x7FFFFFFF]
gs a32 vcmpngesd xmm9,xmm12,qword [ebx + 8 * edx]
gs a32 vcmpngesd xmm9,xmm12,qword [eax]
a32 vcmpngesd xmm9,xmm12,qword [r14d + 1 * edx + 0x7FFFFFFF]
gs vcmpngesd xmm1,xmm3,xmm1
a32 vcmpngesd xmm1,xmm3,xmm6
a32 vcmpngesd xmm1,xmm3,xmm11
gs vcmpngesd xmm1,xmm14,xmm1
a32 gs vcmpngesd xmm1,xmm14,xmm6
gs vcmpngesd xmm1,xmm14,xmm11
a32 gs vcmpngesd xmm1,xmm8,xmm1
a32 vcmpngesd xmm1,xmm8,xmm6
vcmpngesd xmm1,xmm8,xmm11
gs a32 vcmpngesd xmm11,xmm3,xmm1
gs a32 vcmpngesd xmm11,xmm3,xmm6
vcmpngesd xmm11,xmm3,xmm11
gs vcmpngesd xmm11,xmm14,xmm1
vcmpngesd xmm11,xmm14,xmm6
a32 vcmpngesd xmm11,xmm14,xmm11
gs vcmpngesd xmm11,xmm8,xmm1
a32 vcmpngesd xmm11,xmm8,xmm6
vcmpngesd xmm11,xmm8,xmm11
gs vcmpngesd xmm15,xmm3,xmm1
a32 gs vcmpngesd xmm15,xmm3,xmm6
gs a32 vcmpngesd xmm15,xmm3,xmm11
a32 vcmpngesd xmm15,xmm14,xmm1
a32 gs vcmpngesd xmm15,xmm14,xmm6
a32 gs vcmpngesd xmm15,xmm14,xmm11
gs vcmpngesd xmm15,xmm8,xmm1
gs a32 vcmpngesd xmm15,xmm8,xmm6
a32 vcmpngesd xmm15,xmm8,xmm11
gs a32 vcmpngesd xmm8,xmm8,xmm8
a32 vcmpngesd xmm8,xmm8,xmm0
gs a32 vcmpngesd xmm8,xmm8,xmm12
gs vcmpngesd xmm8,xmm15,xmm8
a32 gs vcmpngesd xmm8,xmm15,xmm0
a32 gs vcmpngesd xmm8,xmm15,xmm12
a32 gs vcmpngesd xmm8,xmm4,xmm8
vcmpngesd xmm8,xmm4,xmm0
gs vcmpngesd xmm8,xmm4,xmm12
a32 gs vcmpngesd xmm4,xmm8,xmm8
a32 vcmpngesd xmm4,xmm8,xmm0
gs a32 vcmpngesd xmm4,xmm8,xmm12
a32 gs vcmpngesd xmm4,xmm15,xmm8
vcmpngesd xmm4,xmm15,xmm0
a32 gs vcmpngesd xmm4,xmm15,xmm12
a32 vcmpngesd xmm4,xmm4,xmm8
a32 vcmpngesd xmm4,xmm4,xmm0
gs a32 vcmpngesd xmm4,xmm4,xmm12
gs vcmpngesd xmm3,xmm8,xmm8
vcmpngesd xmm3,xmm8,xmm0
a32 gs vcmpngesd xmm3,xmm8,xmm12
vcmpngesd xmm3,xmm15,xmm8
gs a32 vcmpngesd xmm3,xmm15,xmm0
a32 gs vcmpngesd xmm3,xmm15,xmm12
vcmpngesd xmm3,xmm4,xmm8
a32 gs vcmpngesd xmm3,xmm4,xmm0
vcmpngesd xmm3,xmm4,xmm12
