# config.mk
PLATFORM = 
DESIGN_NAME = SystolicArray
DESIGN_NICKNAME = 
CORE_UTILIZATION = 
PLACE_DENSITY = 

# constraint.sdc
clk_period = 

# generate_files
submodules = PE
connection = systolic_array