# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 11:33:42 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 11:33:42 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 11:33:42 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 11:33:42 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 11:33:42 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 11:33:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 11:33:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:33:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 11:33:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 11:33:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 11:33:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 11:33:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 11:33:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 11:33:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:33:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 11:33:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 11:33:45 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 11:33:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:33:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 11:33:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 11:33:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 11:33:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 11:33:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 11:33:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 11:33:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 11:33:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 11:33:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 11:33:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 11:33:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 11:33:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 11:33:50 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 3us
run 500ns
run 500ns
run 500ns
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/LO/BusMuxIn
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/LO/enable
restart
run 4.5us
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/simulation/modelsim/control_tb
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:54 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 11:44:55 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 11:44:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 11:44:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 11:44:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 11:44:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 11:44:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 11:44:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:44:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 11:44:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 11:44:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 11:44:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 11:44:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 11:44:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 11:44:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:44:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 11:44:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 11:44:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 11:44:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:44:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:58 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 11:44:58 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:58 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 11:44:58 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:58 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 11:44:58 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:58 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 11:44:58 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:58 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 11:44:58 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:58 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 11:44:58 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:58 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 11:44:59 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:59 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 11:44:59 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:59 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 11:44:59 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:59 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 11:44:59 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:59 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 11:44:59 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 11:45:01 on Mar 31,2025, Elapsed time: 0:11:11
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 11:45:01 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4.5us
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/ALU/mul_unit/RA
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/ALU/mul_unit/RB
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/ALU/mul_unit/product
restart
run 4.5us
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/ALU/mul_unit/RZ
restart
run 4.5us
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/RZHi/BusMuxIn
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/RZHi/enable
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/RZLo/BusMuxIn
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/RZLo/enable
restart
run 4.5us
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/simulation/modelsim/control_tb
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:10:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:10:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:10:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:10:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:10:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:10:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:10:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:10:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:10:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:10:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:10:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:10:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:10:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:10:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:10:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:10:31 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:10:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:10:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:10:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:10:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:10:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:10:32 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:10:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:10:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:10:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:10:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:10:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:10:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:10:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:10:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:10:35 on Mar 31,2025, Elapsed time: 0:25:34
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:10:35 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
# ** Error: (vish-4014) No objects found matching '/control_unit_tb/Phase3_DUT/RZHi/BusMuxIn'.
# Executing ONERROR command at macro ./control_tb line 76
# ** Error: (vish-4014) No objects found matching '/control_unit_tb/Phase3_DUT/RZHi/enable'.
# Executing ONERROR command at macro ./control_tb line 77
# ** Error: (vish-4014) No objects found matching '/control_unit_tb/Phase3_DUT/RZLo/BusMuxIn'.
# Executing ONERROR command at macro ./control_tb line 78
# ** Error: (vish-4014) No objects found matching '/control_unit_tb/Phase3_DUT/RZLo/enable'.
# Executing ONERROR command at macro ./control_tb line 79
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:27 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:11:27 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:27 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:11:28 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:11:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:11:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:11:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:11:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:11:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:11:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:11:29 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:11:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:11:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:11:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:11:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:11:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:11:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:11:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:11:34 on Mar 31,2025, Elapsed time: 0:00:59
# Errors: 12, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:11:34 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:13:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:13:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:13:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:13:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:13:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:13:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:13:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:13:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:13:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:13:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:13:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:13:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:13:48 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:13:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:13:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:13:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:13:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:13:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:13:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:13:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:13:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:13:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:13:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:13:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:13:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:13:50 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:13:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:13:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:13:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:13:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:13:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:13:52 on Mar 31,2025, Elapsed time: 0:02:18
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:13:52 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4.5us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:15:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:15:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:15:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:15:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:15:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:15:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:15:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:15:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:15:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:15:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:15:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:15:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:15:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:15:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:15:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:15:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:15:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:15:49 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:15:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:15:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:15:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:15:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:15:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:15:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:15:50 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:15:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:15:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:15:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:15:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:15:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:15:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:15:53 on Mar 31,2025, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:15:53 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4.5us
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/R7/BusMuxIn
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/R7/enable
restart
run 5us
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/ALU/div_unit/RA
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/ALU/div_unit/RB
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/ALU/div_unit/RZ
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/HI/BusMuxIn
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/HI/enable
restart
run 4.5us
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/simulation/modelsim/control_tb
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:58 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:35:59 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:59 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:35:59 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:59 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:35:59 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:59 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:35:59 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:59 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:35:59 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:59 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:35:59 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:59 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:35:59 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:59 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:36:00 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:00 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:36:00 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:00 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:36:00 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:00 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:36:00 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:00 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:36:00 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:00 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:36:00 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:00 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:36:00 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:01 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:36:01 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:01 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:36:01 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:01 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:36:01 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:01 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:36:01 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:01 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:36:01 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:01 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:36:01 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:01 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:36:01 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:02 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:36:02 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:02 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:36:02 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:02 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:36:02 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:02 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:36:02 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:02 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:36:02 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:02 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:36:02 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:02 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:36:03 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:03 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:36:03 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:03 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:36:03 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:36:05 on Mar 31,2025, Elapsed time: 0:20:12
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:36:05 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4.5us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:42:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:42:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:42:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:42:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:42:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:42:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:42:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:42:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:42:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:42:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:42:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:42:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:42:50 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:42:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:42:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:42:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:42:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:42:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:42:51 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:42:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:42:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:42:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:42:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:42:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:42:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:52 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:42:52 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:52 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:42:52 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:52 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:42:52 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:52 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:42:52 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:52 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:42:52 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:42:54 on Mar 31,2025, Elapsed time: 0:06:49
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:42:55 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4.5us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:38 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:46:38 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:38 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:46:38 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:38 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:46:38 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:38 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:46:38 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:38 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:46:39 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:46:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:46:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:46:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:46:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:46:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:39 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:46:39 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:46:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:46:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:46:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:46:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:46:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:40 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:46:40 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:41 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:46:41 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:41 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:46:41 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:41 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:46:41 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:41 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:46:41 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:41 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:46:41 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:41 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:46:41 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:41 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:46:42 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:46:42 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:46:42 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:46:42 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:46:42 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:46:42 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:46:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:46:43 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:46:45 on Mar 31,2025, Elapsed time: 0:03:50
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:46:45 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4.5us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:49:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:49:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:49:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:49:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:49:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:49:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:49:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:49:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:49:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:49:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:49:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:49:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:49:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:49:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:49:50 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:49:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:49:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:49:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:49:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:49:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:49:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:49:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:49:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:49:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:49:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:49:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:49:51 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:51 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:49:52 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:52 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:49:52 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:49:52 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:49:52 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:49:54 on Mar 31,2025, Elapsed time: 0:03:09
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:49:54 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4.5us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:53 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:51:53 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:53 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:51:53 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:54 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:51:54 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:54 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:51:54 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:54 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:51:54 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:54 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:51:54 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:54 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:51:54 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:54 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:51:54 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:54 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:51:55 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:51:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:51:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:51:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:51:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:51:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:55 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:51:55 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:51:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:51:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:51:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:51:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:51:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:51:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:56 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:51:56 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:51:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:51:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:51:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:51:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:51:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:57 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:51:57 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:51:58 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:58 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:51:58 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:52:00 on Mar 31,2025, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:52:00 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4.5us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:56:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:56:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:56:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:56:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:56:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:56:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:56:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:56:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:56:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:56:34 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:56:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:56:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:56:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:56:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:56:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:56:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:35 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:56:35 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:35 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:56:35 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:35 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:56:35 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:35 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:56:35 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:35 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:56:35 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:35 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:56:35 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:35 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:56:36 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:36 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:56:36 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:36 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:56:36 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:36 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:56:36 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:36 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:56:36 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:36 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:56:36 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:36 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:56:37 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:37 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:56:37 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:56:39 on Mar 31,2025, Elapsed time: 0:04:39
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:56:39 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4.5us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 12:59:29 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 12:59:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 12:59:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 12:59:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 12:59:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 12:59:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 12:59:30 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 12:59:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 12:59:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 12:59:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 12:59:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 12:59:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 12:59:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 12:59:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:59:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 12:59:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 12:59:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 12:59:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:59:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 12:59:32 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 12:59:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 12:59:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 12:59:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 12:59:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 12:59:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:59:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 12:59:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 12:59:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 12:59:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:59:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:59:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 12:59:35 on Mar 31,2025, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 12:59:35 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4.5us
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:42 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:03:43 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:03:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:03:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:03:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:03:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:03:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:43 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:03:43 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:03:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:03:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:03:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:03:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:03:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:03:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:44 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:03:44 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:03:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:03:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:03:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:03:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:03:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 13:03:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:45 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 13:03:45 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 13:03:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 13:03:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 13:03:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:03:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:03:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 13:03:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:46 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 13:03:46 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 13:03:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 13:03:47 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 13:03:49 on Mar 31,2025, Elapsed time: 0:04:14
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 13:03:49 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 4.5us
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/R10/BusMuxIn
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/R11/BusMuxIn
add wave -position insertpoint sim:/control_unit_tb/Phase3_DUT/R12/*
add wave -position insertpoint sim:/control_unit_tb/Phase3_DUT/R13/*
run 500ns
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:11:30 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:11:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:31 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:11:31 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 13:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:32 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 13:11:32 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 13:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 13:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 13:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 13:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:33 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 13:11:33 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 13:11:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:34 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 13:11:34 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 13:11:36 on Mar 31,2025, Elapsed time: 0:07:47
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 13:11:36 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart 
run 5us
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/R10/BusMuxIn
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/R11/BusMuxIn
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/R12/BusMuxIn
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/R13/BusMuxIn
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/R14/BusMuxIn
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/R15/BusMuxIn
restart
run 5us
run 500ns
add wave -position insertpoint  \
sim:/control_unit_tb/Phase3_DUT/R8/BusMuxIn
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/simulation/modelsim/control_tb
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:47 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:28:48 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:28:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:28:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:28:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:28:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:28:48 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:48 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:28:49 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:28:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:28:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:28:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:28:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:28:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:49 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:28:49 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:28:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:28:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:28:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:28:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:28:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:50 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# ** Error: (vlog-13057) C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v(15): Expecting numeric digits.
# End time: 13:28:50 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./cpu_phase2_run_msim_rtl_verilog.do line 26
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}"
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:17 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:29:17 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:17 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:29:17 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:17 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:29:17 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:17 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:29:17 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:17 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:29:17 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:17 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:29:17 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:18 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:29:18 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:18 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:29:18 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:18 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:29:18 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:18 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:29:18 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:18 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:29:18 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:18 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:29:18 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:19 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:29:19 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:19 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:29:19 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:19 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:29:19 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:19 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:29:19 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:19 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:29:19 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:19 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:29:19 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:19 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:29:20 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:20 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 13:29:20 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:20 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 13:29:20 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:20 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 13:29:20 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:20 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 13:29:20 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:20 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 13:29:20 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:20 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:29:20 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:21 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# ** Error: (vlog-13069) C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v(372): near "end": syntax error, unexpected end, expecting ';'.
# End time: 13:29:21 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./cpu_phase2_run_msim_rtl_verilog.do line 33
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_uni..."
do cpu_phase2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:26 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/subtraction.v 
# -- Compiling module subtraction
# 
# Top level modules:
# 	subtraction
# End time: 13:30:26 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:26 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shr_bits.v 
# -- Compiling module shr_bits
# 
# Top level modules:
# 	shr_bits
# End time: 13:30:26 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:26 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shra_bits.v 
# -- Compiling module shra_bits
# 
# Top level modules:
# 	shra_bits
# End time: 13:30:26 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:26 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shl_bits.v 
# -- Compiling module shl_bits
# 
# Top level modules:
# 	shl_bits
# End time: 13:30:26 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:26 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/shla_bits.v 
# -- Compiling module shla_bits
# 
# Top level modules:
# 	shla_bits
# End time: 13:30:26 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:27 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ror_bits.v 
# -- Compiling module ror_bits
# 
# Top level modules:
# 	ror_bits
# End time: 13:30:27 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:27 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/rol_bits.v 
# -- Compiling module rol_bits
# 
# Top level modules:
# 	rol_bits
# End time: 13:30:27 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:27 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:30:27 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:27 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/or_bits.v 
# -- Compiling module or_bits
# 
# Top level modules:
# 	or_bits
# End time: 13:30:27 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:27 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/not_bits.v 
# -- Compiling module not_bits
# 
# Top level modules:
# 	not_bits
# End time: 13:30:27 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:27 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/negate_bits.v 
# -- Compiling module negate_bits
# 
# Top level modules:
# 	negate_bits
# End time: 13:30:27 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 13:30:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 13:30:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 13:30:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:30:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 13:30:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/booth_multiplier.v 
# -- Compiling module booth_multiplier
# 
# Top level modules:
# 	booth_multiplier
# End time: 13:30:28 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:28 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/and_bits.v 
# -- Compiling module and_bits
# 
# Top level modules:
# 	and_bits
# End time: 13:30:29 on Mar 31,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:30:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/addition.v 
# -- Compiling module addition
# -- Compiling module CLA16
# -- Compiling module CLA4
# 
# Top level modules:
# 	addition
# End time: 13:30:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_4_16.v 
# -- Compiling module decoder_4_16
# 
# Top level modules:
# 	decoder_4_16
# End time: 13:30:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/select_and_encode.v 
# -- Compiling module select_and_encode
# 
# Top level modules:
# 	select_and_encode
# End time: 13:30:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/con_logic.v 
# -- Compiling module con_logic
# 
# Top level modules:
# 	con_logic
# End time: 13:30:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:29 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/decoder_2_4.v 
# -- Compiling module decoder_2_4
# 
# Top level modules:
# 	decoder_2_4
# End time: 13:30:29 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ff_logic.v 
# -- Compiling module ff_logic
# 
# Top level modules:
# 	ff_logic
# End time: 13:30:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:30:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/pc_register.v 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 13:30:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/zero_register.v 
# -- Compiling module zero_register
# 
# Top level modules:
# 	zero_register
# End time: 13:30:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 13:30:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3 {C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:30 on Mar 31,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3" C:/intelFPGA_lite/18.1/elec374/cpu_project/phase3/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 13:30:30 on Mar 31,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# End time: 13:30:33 on Mar 31,2025, Elapsed time: 0:18:57
# Errors: 8, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 13:30:33 on Mar 31,2025
# Loading work.control_unit_tb
# Loading work.datapath
# Loading work.register
# Loading work.pc_register
# Loading work.zero_register
# Loading work.mux_2_1
# Loading work.encoder_32_5
# Loading work.bus
# Loading work.alu
# Loading work.booth_multiplier
# Loading work.negate_bits
# Loading work.not_bits
# Loading work.addition
# Loading work.CLA16
# Loading work.CLA4
# Loading work.division
# Loading work.subtraction
# Loading work.and_bits
# Loading work.or_bits
# Loading work.shr_bits
# Loading work.shra_bits
# Loading work.shl_bits
# Loading work.shla_bits
# Loading work.ror_bits
# Loading work.rol_bits
# Loading work.ram
# Loading work.select_and_encode
# Loading work.decoder_4_16
# Loading work.con_logic
# Loading work.decoder_2_4
# Loading work.ff_logic
# Loading work.control_unit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
do control_tb
restart
run 5us
run 500ns
run 500ns
add wave -position insertpoint  \
{sim:/control_unit_tb/Phase3_DUT/RAM/memory[82]}
add wave -position insertpoint  \
{sim:/control_unit_tb/Phase3_DUT/RAM/memory[84]}
# End time: 13:51:01 on Mar 31,2025, Elapsed time: 0:20:28
# Errors: 0, Warnings: 0
