Summary
Top-level Name,ram_true_dp_dc_16384x9

Clocks
Enabled,,\clkA,I/O,inf
Enabled,,\clkB,I/O,inf

Fabric Logic Element
Enabled,9,,\clkA,0.125,Very_High
Enabled,9,,\clkA,0.125,Typical
Enabled,19,,\clkB,0.125,Typical
Enabled,9,,\clkB,0.125,Very_High
Enabled,,24,\clkB,0.125,Typical,0.541667
Enabled,,24,\clkA,0.125,Typical,0.541667

BRAM
Enabled,4,36k TDP,\clkB,\clkA,36,36,0.500000,0.500000,0.500000,0.500000,0.125,0.125

DSP

I/O
Enabled,\clkA,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clkA
Enabled,\clkB,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clkA
Enabled,\weA,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clkA
Enabled,\weB,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clkA
Enabled,\dinA,9,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clkA
Enabled,\dinB,9,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clkA
Enabled,\doutA,9,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clkA
Enabled,\doutB,9,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clkB
Enabled,\addrA,14,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clkA
Enabled,\addrB,14,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clkA
