[submodule "common_blocks"]
	path = common_blocks
	url = git@github.com:NJValin/SystemVerilog-Modules.git
