<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 255 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1925363b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363b.v</a>
defines: 
time_elapsed: 8.064s
ram usage: 30828 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp1n2iex2f/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1925363b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363b.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1925363b.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363b.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1925363b.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363b.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1925363b.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363b.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:27
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:28, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:29
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:30
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:31
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:32
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:33, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1925363b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363b.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:3
    |vpiStmt:
    \_begin: , id:4, line:7
      |vpiFullName:work@top
      |vpiStmt:
      \_assignment: , id:11, line:8
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (rpass), id:5, line:8
          |vpiName:rpass
          |vpiFullName:work@top.rpass
        |vpiRhs:
        \_operation: , id:6, line:8
          |vpiOpType:34
          |vpiOperand:
          \_operation: , id:8, line:8
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (wid), id:7, line:8
              |vpiName:wid
            |vpiOperand:
            \_constant: , id:9, line:8
              |vpiConstType:7
              |vpiSize:32
              |INT:8
          |vpiOperand:
          \_constant: , id:10, line:8
            |vpiConstType:3
            |vpiSize:8
            |BIN:8&#39;b0
      |vpiStmt:
      \_assignment: , id:18, line:9
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (rfail), id:12, line:9
          |vpiName:rfail
          |vpiFullName:work@top.rfail
        |vpiRhs:
        \_operation: , id:13, line:9
          |vpiOpType:34
          |vpiOperand:
          \_operation: , id:15, line:9
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (wid), id:14, line:9
              |vpiName:wid
            |vpiOperand:
            \_constant: , id:16, line:9
              |vpiConstType:7
              |vpiSize:32
              |INT:16
          |vpiOperand:
          \_constant: , id:17, line:9
            |vpiConstType:3
            |vpiSize:8
            |BIN:8&#39;b0
  |vpiNet:
  \_logic_net: (rpass), id:34, line:4
    |vpiName:rpass
    |vpiFullName:work@top.rpass
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (rfail), id:35, line:5
    |vpiName:rfail
    |vpiFullName:work@top.rfail
    |vpiNetType:48
  |vpiParamAssign:
  \_param_assign: , id:1, line:2
    |vpiRhs:
    \_constant: , id:2, line:2
      |vpiConstType:7
      |vpiSize:32
      |INT:9
    |vpiLhs:
    \_parameter: (wid), id:0, line:2
      |vpiName:wid
  |vpiParameter:
  \_parameter: (wid), id:0, line:2
|uhdmtopModules:
\_module: work@top (work@top), id:36, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1925363b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1925363b.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiNet:
  \_logic_net: (rpass), id:22, line:4, parent:work@top
    |vpiName:rpass
    |vpiFullName:work@top.rpass
    |vpiNetType:48
    |vpiRange:
    \_range: , id:21
      |vpiLeftRange:
      \_constant: , id:19
        |INT:31
      |vpiRightRange:
      \_constant: , id:20
        |INT:0
  |vpiNet:
  \_logic_net: (rfail), id:26, line:5, parent:work@top
    |vpiName:rfail
    |vpiFullName:work@top.rfail
    |vpiNetType:48
    |vpiRange:
    \_range: , id:25
      |vpiLeftRange:
      \_constant: , id:23
        |INT:31
      |vpiRightRange:
      \_constant: , id:24
        |INT:0
  |vpiParameter:
  \_parameter: (wid), id:37, line:2
    |vpiName:wid
    |INT:9

Object: work_top of type 32 @ 1
Object:  of type 40 @ 2
Object: wid of type 41 @ 2
Object:  of type 7 @ 2
Object:  of type 24 @ 0
Object: work_top of type 4 @ 7
Object:  of type 3 @ 8
Object:  of type 39 @ 8
Object:  of type 39 @ 8
Object: wid of type 608 @ 8
Object:  of type 7 @ 8
Object:  of type 7 @ 8
Object: rpass of type 608 @ 8
Object:  of type 3 @ 9
Object:  of type 39 @ 9
Object:  of type 39 @ 9
Object: wid of type 608 @ 9
Object:  of type 7 @ 9
Object:  of type 7 @ 9
Object: rfail of type 608 @ 9
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 1
Object: rpass of type 36 @ 4
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: rfail of type 36 @ 5
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
%Warning-WIDTH: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 8 bits.
                      : ... In instance work_top
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates -56 bits.
                      : ... In instance work_top
%Warning-WIDTHCONCAT: More than a 8k bit replication is probably wrong: 4294967289
                            : ... In instance work_top
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>