Classic Timing Analyzer report for lab4
Mon Nov 02 17:44:55 2015
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                 ; To                                                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.119 ns                         ; T                                                                                    ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.365 ns                         ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 ; NotQ                                                                                 ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 4.869 ns                         ; clk                                                                                  ; NotQ                                                                                 ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.988 ns                        ; T                                                                                    ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 268.53 MHz ( period = 3.724 ns ) ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                      ;                                                                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                 ; To                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 268.53 MHz ( period = 3.724 ns ) ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25  ; clk        ; clk      ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; 397.46 MHz ( period = 2.516 ns ) ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25  ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 ; clk        ; clk      ; None                        ; None                      ; 0.398 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                        ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                   ; To Clock ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.119 ns   ; T    ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 ; clk      ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                          ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                 ; To   ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 6.365 ns   ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 ; NotQ ; clk        ;
; N/A   ; None         ; 6.118 ns   ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25  ; NotQ ; clk        ;
; N/A   ; None         ; 5.414 ns   ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25  ; Q    ; clk        ;
+-------+--------------+------------+--------------------------------------------------------------------------------------+------+------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 4.869 ns        ; clk  ; NotQ ;
+-------+-------------------+-----------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                               ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                   ; To Clock ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.988 ns ; T    ; JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40 ; clk      ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Mon Nov 02 17:44:55 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40" is a latch
    Warning: Node "JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: Clock "clk" has Internal fmax of 268.53 MHz between source register "JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40" and destination register "JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25" (period= 3.724 ns)
    Info: + Longest register to register delay is 0.535 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40'
        Info: 2: + IC(0.264 ns) + CELL(0.271 ns) = 0.535 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 3; REG Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25'
        Info: Total cell delay = 0.271 ns ( 50.65 % )
        Info: Total interconnect delay = 0.264 ns ( 49.35 % )
    Info: - Smallest clock skew is -0.271 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.282 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.021 ns) + CELL(0.150 ns) = 2.282 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 3; REG Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_7|z~25'
            Info: Total cell delay = 1.139 ns ( 49.91 % )
            Info: Total interconnect delay = 1.143 ns ( 50.09 % )
        Info: - Longest clock path from clock "clk" to source register is 2.553 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.022 ns) + CELL(0.420 ns) = 2.553 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40'
            Info: Total cell delay = 1.409 ns ( 55.19 % )
            Info: Total interconnect delay = 1.144 ns ( 44.81 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.056 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40" (data pin = "T", clock pin = "clk") is 5.119 ns
    Info: + Longest pin to register delay is 6.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'T'
        Info: 2: + IC(5.414 ns) + CELL(0.275 ns) = 6.541 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40'
        Info: Total cell delay = 1.127 ns ( 17.23 % )
        Info: Total interconnect delay = 5.414 ns ( 82.77 % )
    Info: + Micro setup delay of destination is 1.131 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.420 ns) = 2.553 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40'
        Info: Total cell delay = 1.409 ns ( 55.19 % )
        Info: Total interconnect delay = 1.144 ns ( 44.81 % )
Info: tco from clock "clk" to destination pin "NotQ" through register "JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40" is 6.365 ns
    Info: + Longest clock path from clock "clk" to source register is 2.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.420 ns) = 2.553 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40'
        Info: Total cell delay = 1.409 ns ( 55.19 % )
        Info: Total interconnect delay = 1.144 ns ( 44.81 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.812 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40'
        Info: 2: + IC(0.273 ns) + CELL(0.438 ns) = 0.711 ns; Loc. = LCCOMB_X1_Y5_N20; Fanout = 1; COMB Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0'
        Info: 3: + IC(0.459 ns) + CELL(2.642 ns) = 3.812 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'NotQ'
        Info: Total cell delay = 3.080 ns ( 80.80 % )
        Info: Total interconnect delay = 0.732 ns ( 19.20 % )
Info: Longest tpd from source pin "clk" to destination pin "NotQ" is 4.869 ns
    Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
    Info: 2: + IC(0.629 ns) + CELL(0.150 ns) = 1.768 ns; Loc. = LCCOMB_X1_Y5_N20; Fanout = 1; COMB Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Slave|MyNor:comb_8|z~0'
    Info: 3: + IC(0.459 ns) + CELL(2.642 ns) = 4.869 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'NotQ'
    Info: Total cell delay = 3.781 ns ( 77.65 % )
    Info: Total interconnect delay = 1.088 ns ( 22.35 % )
Info: th for register "JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40" (data pin = "T", clock pin = "clk") is -3.988 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.420 ns) = 2.553 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40'
        Info: Total cell delay = 1.409 ns ( 55.19 % )
        Info: Total interconnect delay = 1.144 ns ( 44.81 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_81; Fanout = 1; PIN Node = 'T'
        Info: 2: + IC(5.414 ns) + CELL(0.275 ns) = 6.541 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 2; REG Node = 'JKFlipFlopStruct:comb_4|DFlipFlopStruct:comb_9|DLatchStruct:Master|MyNor:comb_7|z~40'
        Info: Total cell delay = 1.127 ns ( 17.23 % )
        Info: Total interconnect delay = 5.414 ns ( 82.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Allocated 161 megabytes of memory during processing
    Info: Processing ended: Mon Nov 02 17:44:56 2015
    Info: Elapsed time: 00:00:01


