Protel Design System Design Rule Check
PCB File : F:\Prj\moo-moo-FOC\hardware\moo-moo-FOC\moo-moo-FOC.PcbDoc
Date     : 2022/11/14
Time     : 11:37:06

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (6.217mil < 10mil) Between Via (1000mil,980mil) from Top Layer to Bottom Layer And Via (1010mil,995mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (8.805mil < 10mil) Between Via (1010mil,995mil) from Top Layer to Bottom Layer And Via (1015mil,1015mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (4mil < 10mil) Between Via (1010mil,995mil) from Top Layer to Bottom Layer And Via (1025mil,990mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (8.805mil < 10mil) Between Via (1010mil,995mil) from Top Layer to Bottom Layer And Via (990mil,1000mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1036.339mil,747.402mil) from Top Layer to Bottom Layer And Via (1045mil,740mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (6.217mil < 10mil) Between Via (1330mil,60mil) from Top Layer to Bottom Layer And Via (1340mil,45mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (8.189mil < 10mil) Between Via (510mil,580mil) from Top Layer to Bottom Layer And Via (530mil,580mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (590mil,860mil) from Top Layer to Bottom Layer And Via (590mil,870mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (3.988mil < 10mil) Between Via (590mil,860mil) from Top Layer to Bottom Layer And Via (605.237mil,864.176mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (4.501mil < 10mil) Between Via (590mil,870mil) from Top Layer to Bottom Layer And Via (605.237mil,864.176mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (605.237mil,864.176mil) from Top Layer to Bottom Layer And Via (615mil,860mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (4.059mil < 10mil) Between Via (605.237mil,864.176mil) from Top Layer to Bottom Layer And Via (620mil,870mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (615mil,860mil) from Top Layer to Bottom Layer And Via (620mil,870mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (670mil,750mil) from Top Layer to Bottom Layer And Via (675mil,740mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (670mil,750mil) from Top Layer to Bottom Layer And Via (680mil,750mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (675mil,740mil) from Top Layer to Bottom Layer And Via (680mil,750mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (3.189mil < 10mil) Between Via (675mil,740mil) from Top Layer to Bottom Layer And Via (690mil,740mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (2.331mil < 10mil) Between Via (680mil,750mil) from Top Layer to Bottom Layer And Via (690mil,740mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (8.189mil < 10mil) Between Via (680mil,750mil) from Top Layer to Bottom Layer And Via (700mil,750mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (2.331mil < 10mil) Between Via (690mil,740mil) from Top Layer to Bottom Layer And Via (700mil,750mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (3.189mil < 10mil) Between Via (760mil,705mil) from Top Layer to Bottom Layer And Via (760mil,720mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (7.509mil < 10mil) Between Via (760mil,705mil) from Top Layer to Bottom Layer And Via (778.661mil,710mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.361mil < 10mil) Between Via (760mil,720mil) from Top Layer to Bottom Layer And Via (778.661mil,710mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.276mil < 10mil) Between Via (778.661mil,710mil) from Top Layer to Bottom Layer And Via (795mil,715mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (795mil,715mil) from Top Layer to Bottom Layer And Via (800mil,705mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (935mil,705mil) from Top Layer to Bottom Layer And Via (935mil,715mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (7.509mil < 10mil) Between Via (935mil,705mil) from Top Layer to Bottom Layer And Via (953.661mil,710mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (7.509mil < 10mil) Between Via (935mil,715mil) from Top Layer to Bottom Layer And Via (953.661mil,710mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (950mil,65mil) from Top Layer to Bottom Layer And Via (955mil,60mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (5.276mil < 10mil) Between Via (953.661mil,710mil) from Top Layer to Bottom Layer And Via (970mil,705mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.276mil < 10mil) Between Via (953.661mil,710mil) from Top Layer to Bottom Layer And Via (970mil,715mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (970mil,705mil) from Top Layer to Bottom Layer And Via (970mil,715mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :32

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.134mil < 10mil) Between Pad C1-2(765mil,574.655mil) on Top Layer And Via (805mil,575mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.801mil < 10mil) Between Pad C5-1(1316.491mil,430mil) on Top Layer And Pad J1-0(1380.866mil,489.764mil) on Top Layer [Top Solder] Mask Sliver [8.801mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.196mil < 10mil) Between Pad C5-2(1375.801mil,430mil) on Top Layer And Pad J1-0(1380.866mil,489.764mil) on Top Layer [Top Solder] Mask Sliver [7.196mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.807mil < 10mil) Between Pad C6-1(950mil,124.31mil) on Top Layer And Via (988.673mil,142.208mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.807mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.611mil < 10mil) Between Pad C7-1(550.345mil,580mil) on Top Layer And Via (510mil,580mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.611mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.628mil < 10mil) Between Pad J1-0(1380.866mil,710.236mil) on Top Layer And Pad J4-5(1352.99mil,779.015mil) on Top Layer [Top Solder] Mask Sliver [7.628mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-1(1239.134mil,659.055mil) on Top Layer And Pad J1-2(1239.138mil,619.685mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-2(1239.138mil,619.685mil) on Top Layer And Pad J1-3(1239.138mil,580.315mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J1-3(1239.138mil,580.315mil) on Top Layer And Pad J1-4(1239.134mil,540.945mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.016mil < 10mil) Between Pad J1-4(1239.134mil,540.945mil) on Top Layer And Via (1177.858mil,530mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.016mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.866mil < 10mil) Between Pad U1-1(1177.24mil,230.1mil) on Top Layer And Pad U1-2(1161.5mil,230.1mil) on Top Layer [Top Solder] Mask Sliver [3.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.663mil < 10mil) Between Pad U1-1(1177.24mil,230.1mil) on Top Layer And Pad U1-28(1205.1mil,202.24mil) on Top Layer [Top Solder] Mask Sliver [9.663mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-1(1177.24mil,230.1mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-10(1054.9mil,170.75mil) on Top Layer And Pad U1-11(1054.9mil,155mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-10(1054.9mil,170.75mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-10(1054.9mil,170.75mil) on Top Layer And Pad U1-9(1054.9mil,186.5mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-11(1054.9mil,155mil) on Top Layer And Pad U1-12(1054.9mil,139.25mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-11(1054.9mil,155mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-12(1054.9mil,139.25mil) on Top Layer And Pad U1-13(1054.9mil,123.5mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-12(1054.9mil,139.25mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.866mil < 10mil) Between Pad U1-13(1054.9mil,123.5mil) on Top Layer And Pad U1-14(1054.9mil,107.76mil) on Top Layer [Top Solder] Mask Sliver [3.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-13(1054.9mil,123.5mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.663mil < 10mil) Between Pad U1-14(1054.9mil,107.76mil) on Top Layer And Pad U1-15(1082.76mil,79.9mil) on Top Layer [Top Solder] Mask Sliver [9.663mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-14(1054.9mil,107.76mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.866mil < 10mil) Between Pad U1-15(1082.76mil,79.9mil) on Top Layer And Pad U1-16(1098.5mil,79.9mil) on Top Layer [Top Solder] Mask Sliver [3.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-15(1082.76mil,79.9mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-16(1098.5mil,79.9mil) on Top Layer And Pad U1-17(1114.25mil,79.9mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-16(1098.5mil,79.9mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-17(1114.25mil,79.9mil) on Top Layer And Pad U1-18(1130mil,79.9mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-17(1114.25mil,79.9mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-18(1130mil,79.9mil) on Top Layer And Pad U1-19(1145.75mil,79.9mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-18(1130mil,79.9mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-19(1145.75mil,79.9mil) on Top Layer And Pad U1-20(1161.5mil,79.9mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-19(1145.75mil,79.9mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-2(1161.5mil,230.1mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-2(1161.5mil,230.1mil) on Top Layer And Pad U1-3(1145.75mil,230.1mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.866mil < 10mil) Between Pad U1-20(1161.5mil,79.9mil) on Top Layer And Pad U1-21(1177.24mil,79.9mil) on Top Layer [Top Solder] Mask Sliver [3.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-20(1161.5mil,79.9mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.663mil < 10mil) Between Pad U1-21(1177.24mil,79.9mil) on Top Layer And Pad U1-22(1205.1mil,107.76mil) on Top Layer [Top Solder] Mask Sliver [9.663mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-21(1177.24mil,79.9mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.866mil < 10mil) Between Pad U1-22(1205.1mil,107.76mil) on Top Layer And Pad U1-23(1205.1mil,123.5mil) on Top Layer [Top Solder] Mask Sliver [3.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-22(1205.1mil,107.76mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.436mil < 10mil) Between Pad U1-22(1205.1mil,107.76mil) on Top Layer And Via (1229.017mil,85.799mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.436mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-23(1205.1mil,123.5mil) on Top Layer And Pad U1-24(1205.1mil,139.25mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-23(1205.1mil,123.5mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-24(1205.1mil,139.25mil) on Top Layer And Pad U1-25(1205.1mil,155mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-24(1205.1mil,139.25mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-25(1205.1mil,155mil) on Top Layer And Pad U1-26(1205.1mil,170.75mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-25(1205.1mil,155mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-26(1205.1mil,170.75mil) on Top Layer And Pad U1-27(1205.1mil,186.5mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-26(1205.1mil,170.75mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.866mil < 10mil) Between Pad U1-27(1205.1mil,186.5mil) on Top Layer And Pad U1-28(1205.1mil,202.24mil) on Top Layer [Top Solder] Mask Sliver [3.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-27(1205.1mil,186.5mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-28(1205.1mil,202.24mil) on Top Layer And Pad U1-29(1130mil,155mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-29(1130mil,155mil) on Top Layer And Pad U1-3(1145.75mil,230.1mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-29(1130mil,155mil) on Top Layer And Pad U1-4(1130mil,230.1mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-29(1130mil,155mil) on Top Layer And Pad U1-5(1114.25mil,230.1mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-29(1130mil,155mil) on Top Layer And Pad U1-6(1098.5mil,230.1mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-29(1130mil,155mil) on Top Layer And Pad U1-7(1082.76mil,230.1mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-29(1130mil,155mil) on Top Layer And Pad U1-8(1054.9mil,202.24mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.86mil < 10mil) Between Pad U1-29(1130mil,155mil) on Top Layer And Pad U1-9(1054.9mil,186.5mil) on Top Layer [Top Solder] Mask Sliver [4.86mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-3(1145.75mil,230.1mil) on Top Layer And Pad U1-4(1130mil,230.1mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-4(1130mil,230.1mil) on Top Layer And Pad U1-5(1114.25mil,230.1mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.876mil < 10mil) Between Pad U1-5(1114.25mil,230.1mil) on Top Layer And Pad U1-6(1098.5mil,230.1mil) on Top Layer [Top Solder] Mask Sliver [3.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.866mil < 10mil) Between Pad U1-6(1098.5mil,230.1mil) on Top Layer And Pad U1-7(1082.76mil,230.1mil) on Top Layer [Top Solder] Mask Sliver [3.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.663mil < 10mil) Between Pad U1-7(1082.76mil,230.1mil) on Top Layer And Pad U1-8(1054.9mil,202.24mil) on Top Layer [Top Solder] Mask Sliver [9.663mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.866mil < 10mil) Between Pad U1-8(1054.9mil,202.24mil) on Top Layer And Pad U1-9(1054.9mil,186.5mil) on Top Layer [Top Solder] Mask Sliver [3.866mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.591mil < 10mil) Between Pad U2-1(939.842mil,354.921mil) on Top Layer And Pad U2-2(965.433mil,354.921mil) on Top Layer [Top Solder] Mask Sliver [5.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.299mil < 10mil) Between Pad U2-1(939.842mil,354.921mil) on Top Layer And Via (965mil,365mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.591mil < 10mil) Between Pad U2-10(1170.158mil,354.921mil) on Top Layer And Pad U2-9(1144.566mil,354.921mil) on Top Layer [Top Solder] Mask Sliver [5.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.591mil < 10mil) Between Pad U2-11(1170.158mil,595.078mil) on Top Layer And Pad U2-12(1144.566mil,595.078mil) on Top Layer [Top Solder] Mask Sliver [5.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.59mil < 10mil) Between Pad U2-12(1144.566mil,595.078mil) on Top Layer And Pad U2-13(1118.976mil,595.078mil) on Top Layer [Top Solder] Mask Sliver [5.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.592mil < 10mil) Between Pad U2-12(1144.566mil,595.078mil) on Top Layer And Via (1170mil,620mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.592mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.591mil < 10mil) Between Pad U2-13(1118.976mil,595.078mil) on Top Layer And Pad U2-14(1093.386mil,595.078mil) on Top Layer [Top Solder] Mask Sliver [5.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.59mil < 10mil) Between Pad U2-14(1093.386mil,595.078mil) on Top Layer And Pad U2-15(1067.795mil,595.078mil) on Top Layer [Top Solder] Mask Sliver [5.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.542mil < 10mil) Between Pad U2-14(1093.386mil,595.078mil) on Top Layer And Via (1065mil,620mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.542mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.591mil < 10mil) Between Pad U2-15(1067.795mil,595.078mil) on Top Layer And Pad U2-16(1042.205mil,595.078mil) on Top Layer [Top Solder] Mask Sliver [5.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.952mil < 10mil) Between Pad U2-15(1067.795mil,595.078mil) on Top Layer And Via (1040mil,620mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.952mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.59mil < 10mil) Between Pad U2-16(1042.205mil,595.078mil) on Top Layer And Pad U2-17(1016.615mil,595.078mil) on Top Layer [Top Solder] Mask Sliver [5.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.732mil < 10mil) Between Pad U2-16(1042.205mil,595.078mil) on Top Layer And Via (1016.615mil,595.078mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.591mil < 10mil) Between Pad U2-17(1016.615mil,595.078mil) on Top Layer And Pad U2-18(991.024mil,595.078mil) on Top Layer [Top Solder] Mask Sliver [5.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.545mil < 10mil) Between Pad U2-17(1016.615mil,595.078mil) on Top Layer And Via (1040mil,620mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.545mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.407mil < 10mil) Between Pad U2-17(1016.615mil,595.078mil) on Top Layer And Via (990mil,625mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.407mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.59mil < 10mil) Between Pad U2-18(991.024mil,595.078mil) on Top Layer And Pad U2-19(965.433mil,595.078mil) on Top Layer [Top Solder] Mask Sliver [5.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.733mil < 10mil) Between Pad U2-18(991.024mil,595.078mil) on Top Layer And Via (1016.615mil,595.078mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.733mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.975mil < 10mil) Between Pad U2-18(991.024mil,595.078mil) on Top Layer And Via (964.19mil,574.19mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.975mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.591mil < 10mil) Between Pad U2-19(965.433mil,595.078mil) on Top Layer And Pad U2-20(939.842mil,595.078mil) on Top Layer [Top Solder] Mask Sliver [5.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.412mil < 10mil) Between Pad U2-19(965.433mil,595.078mil) on Top Layer And Via (990mil,625mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.412mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.59mil < 10mil) Between Pad U2-2(965.433mil,354.921mil) on Top Layer And Pad U2-3(991.024mil,354.921mil) on Top Layer [Top Solder] Mask Sliver [5.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.708mil < 10mil) Between Pad U2-2(965.433mil,354.921mil) on Top Layer And Via (990mil,345mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.708mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.49mil < 10mil) Between Pad U2-20(939.842mil,595.078mil) on Top Layer And Via (964.19mil,574.19mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.49mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.591mil < 10mil) Between Pad U2-3(991.024mil,354.921mil) on Top Layer And Pad U2-4(1016.615mil,354.921mil) on Top Layer [Top Solder] Mask Sliver [5.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.097mil < 10mil) Between Pad U2-3(991.024mil,354.921mil) on Top Layer And Via (1015mil,324mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.097mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.877mil < 10mil) Between Pad U2-3(991.024mil,354.921mil) on Top Layer And Via (1015mil,385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.877mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.165mil < 10mil) Between Pad U2-3(991.024mil,354.921mil) on Top Layer And Via (965mil,365mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.165mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.59mil < 10mil) Between Pad U2-4(1016.615mil,354.921mil) on Top Layer And Pad U2-5(1042.205mil,354.921mil) on Top Layer [Top Solder] Mask Sliver [5.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.527mil < 10mil) Between Pad U2-4(1016.615mil,354.921mil) on Top Layer And Via (1045mil,365mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.527mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.756mil < 10mil) Between Pad U2-4(1016.615mil,354.921mil) on Top Layer And Via (990mil,345mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.591mil < 10mil) Between Pad U2-5(1042.205mil,354.921mil) on Top Layer And Pad U2-6(1067.795mil,354.921mil) on Top Layer [Top Solder] Mask Sliver [5.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.213mil < 10mil) Between Pad U2-5(1042.205mil,354.921mil) on Top Layer And Via (1015mil,324mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.213mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.017mil < 10mil) Between Pad U2-5(1042.205mil,354.921mil) on Top Layer And Via (1015mil,385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.017mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.937mil < 10mil) Between Pad U2-5(1042.205mil,354.921mil) on Top Layer And Via (1070mil,345mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.59mil < 10mil) Between Pad U2-6(1067.795mil,354.921mil) on Top Layer And Pad U2-7(1093.386mil,354.921mil) on Top Layer [Top Solder] Mask Sliver [5.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.161mil < 10mil) Between Pad U2-6(1067.795mil,354.921mil) on Top Layer And Via (1072.165mil,300.211mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.161mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.591mil < 10mil) Between Pad U2-7(1093.386mil,354.921mil) on Top Layer And Pad U2-8(1118.976mil,354.921mil) on Top Layer [Top Solder] Mask Sliver [5.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.527mil < 10mil) Between Pad U2-7(1093.386mil,354.921mil) on Top Layer And Via (1070mil,345mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.527mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.59mil < 10mil) Between Pad U2-8(1118.976mil,354.921mil) on Top Layer And Pad U2-9(1144.566mil,354.921mil) on Top Layer [Top Solder] Mask Sliver [5.59mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.366mil < 10mil) Between Pad U2-8(1118.976mil,354.921mil) on Top Layer And Via (1115mil,305mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.366mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-1(512.756mil,507.402mil) on Top Layer And Pad U3-2(512.756mil,470mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U3-2(512.756mil,470mil) on Top Layer And Pad U3-3(512.756mil,432.599mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad U3-2(512.756mil,470mil) on Top Layer And Via (512.756mil,507.402mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U3-4(607.244mil,432.599mil) on Top Layer And Pad U3-5(607.244mil,470mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U3-5(607.244mil,470mil) on Top Layer And Pad U3-6(607.244mil,507.402mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U4-1(660.512mil,134.803mil) on Top Layer And Pad U4-2(660.512mil,97.401mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U4-2(660.512mil,97.401mil) on Top Layer And Pad U4-3(660.512mil,60mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.209mil < 10mil) Between Via (1000mil,980mil) from Top Layer to Bottom Layer And Via (1025mil,990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.209mil] / [Bottom Solder] Mask Sliver [1.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.548mil < 10mil) Between Via (1009.906mil,221.027mil) from Top Layer to Bottom Layer And Via (987.621mil,195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.548mil] / [Bottom Solder] Mask Sliver [8.548mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.209mil < 10mil) Between Via (1015mil,1015mil) from Top Layer to Bottom Layer And Via (1025mil,990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.209mil] / [Bottom Solder] Mask Sliver [1.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.438mil < 10mil) Between Via (1015mil,1015mil) from Top Layer to Bottom Layer And Via (990mil,1000mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.438mil] / [Bottom Solder] Mask Sliver [3.438mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.933mil < 10mil) Between Via (1015mil,324mil) from Top Layer to Bottom Layer And Via (990mil,345mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.933mil] / [Bottom Solder] Mask Sliver [6.933mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.459mil < 10mil) Between Via (1016.615mil,595.078mil) from Top Layer to Bottom Layer And Via (1040mil,620mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.459mil] / [Bottom Solder] Mask Sliver [8.459mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.299mil < 10mil) Between Via (1045mil,365mil) from Top Layer to Bottom Layer And Via (1070mil,345mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.299mil] / [Bottom Solder] Mask Sliver [6.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.91mil < 10mil) Between Via (1090.608mil,35.219mil) from Top Layer to Bottom Layer And Via (1119.172mil,24.172mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.91mil] / [Bottom Solder] Mask Sliver [4.91mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.031mil < 10mil) Between Via (1115mil,305mil) from Top Layer to Bottom Layer And Via (1134.152mil,280.946mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.031mil] / [Bottom Solder] Mask Sliver [5.031mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.188mil < 10mil) Between Via (1119.172mil,24.172mil) from Top Layer to Bottom Layer And Via (1146.583mil,29.395mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.187mil] / [Bottom Solder] Mask Sliver [2.187mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.492mil < 10mil) Between Via (1146.583mil,29.395mil) from Top Layer to Bottom Layer And Via (1172.789mil,28.985mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.492mil] / [Bottom Solder] Mask Sliver [0.492mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.697mil < 10mil) Between Via (1330mil,60mil) from Top Layer to Bottom Layer And Via (1360mil,65mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.697mil] / [Bottom Solder] Mask Sliver [4.697mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.568mil < 10mil) Between Via (1340mil,45mil) from Top Layer to Bottom Layer And Via (1360mil,65mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.568mil] / [Bottom Solder] Mask Sliver [2.568mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.309mil < 10mil) Between Via (1352.99mil,1030.985mil) from Top Layer to Bottom Layer And Via (1385mil,1030mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.309mil] / [Bottom Solder] Mask Sliver [6.309mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.284mil < 10mil) Between Via (180mil,115mil) from Top Layer to Bottom Layer And Via (210mil,115mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.284mil] / [Bottom Solder] Mask Sliver [4.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.284mil < 10mil) Between Via (385mil,355mil) from Top Layer to Bottom Layer And Via (415mil,355mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.284mil] / [Bottom Solder] Mask Sliver [4.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Via (590mil,860mil) from Top Layer to Bottom Layer And Via (620mil,870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.906mil] / [Bottom Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.209mil < 10mil) Between Via (590mil,870mil) from Top Layer to Bottom Layer And Via (615mil,860mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.209mil] / [Bottom Solder] Mask Sliver [1.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.284mil < 10mil) Between Via (590mil,870mil) from Top Layer to Bottom Layer And Via (620mil,870mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.284mil] / [Bottom Solder] Mask Sliver [4.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.284mil < 10mil) Between Via (670mil,750mil) from Top Layer to Bottom Layer And Via (700mil,750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.284mil] / [Bottom Solder] Mask Sliver [4.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.209mil < 10mil) Between Via (675mil,740mil) from Top Layer to Bottom Layer And Via (700mil,750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.209mil] / [Bottom Solder] Mask Sliver [1.209mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.639mil < 10mil) Between Via (760mil,720mil) from Top Layer to Bottom Layer And Via (795mil,715mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.639mil] / [Bottom Solder] Mask Sliver [9.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.284mil < 10mil) Between Via (935mil,705mil) from Top Layer to Bottom Layer And Via (970mil,705mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.284mil] / [Bottom Solder] Mask Sliver [9.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.284mil < 10mil) Between Via (935mil,715mil) from Top Layer to Bottom Layer And Via (970mil,715mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.284mil] / [Bottom Solder] Mask Sliver [9.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.299mil < 10mil) Between Via (965mil,365mil) from Top Layer to Bottom Layer And Via (990mil,345mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.299mil] / [Bottom Solder] Mask Sliver [6.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.229mil < 10mil) Between Via (983.48mil,167.363mil) from Top Layer to Bottom Layer And Via (987.621mil,195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.229mil] / [Bottom Solder] Mask Sliver [2.229mil]
Rule Violations :141

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.052mil < 10mil) Between Arc (1036.339mil,639.134mil) on Top Overlay And Pad U2-16(1042.205mil,595.078mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Arc (1177.24mil,255mil) on Top Overlay And Pad U1-1(1177.24mil,230.1mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Pad C10-1(440mil,445.69mil) on Top Layer And Text "C10" (426mil,470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(440mil,445.69mil) on Top Layer And Track (413.992mil,420.814mil)(413.992mil,458.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(440mil,445.69mil) on Top Layer And Track (413.992mil,420.814mil)(466.008mil,420.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(440mil,445.69mil) on Top Layer And Track (466.008mil,420.814mil)(466.008mil,458.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad C10-2(440mil,505mil) on Top Layer And Text "C10" (426mil,470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(440mil,505mil) on Top Layer And Track (413.992mil,492.125mil)(413.992mil,529.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(440mil,505mil) on Top Layer And Track (413.992mil,529.876mil)(466.008mil,529.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(440mil,505mil) on Top Layer And Track (466.008mil,492.125mil)(466.008mil,529.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.029mil < 10mil) Between Pad C1-1(765mil,515.345mil) on Top Layer And Text "C1" (758mil,540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.029mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(765mil,515.345mil) on Top Layer And Track (738.992mil,490.469mil)(738.992mil,528.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(765mil,515.345mil) on Top Layer And Track (738.992mil,490.469mil)(791.008mil,490.469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(765mil,515.345mil) on Top Layer And Track (791.008mil,490.469mil)(791.008mil,528.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad C11-1(825mil,125mil) on Top Layer And Text "C11" (813mil,90mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(825mil,125mil) on Top Layer And Track (798.992mil,112.125mil)(798.992mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(825mil,125mil) on Top Layer And Track (798.992mil,149.876mil)(851.008mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(825mil,125mil) on Top Layer And Track (851.008mil,112.125mil)(851.008mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Pad C11-2(825mil,65.69mil) on Top Layer And Text "C11" (813mil,90mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(825mil,65.69mil) on Top Layer And Track (798.992mil,40.814mil)(798.992mil,78.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(825mil,65.69mil) on Top Layer And Track (798.992mil,40.814mil)(851.008mil,40.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(825mil,65.69mil) on Top Layer And Track (851.008mil,40.814mil)(851.008mil,78.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.033mil < 10mil) Between Pad C1-2(765mil,574.655mil) on Top Layer And Text "C1" (758mil,540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(765mil,574.655mil) on Top Layer And Track (738.992mil,561.78mil)(738.992mil,599.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(765mil,574.655mil) on Top Layer And Track (738.992mil,599.531mil)(791.008mil,599.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(765mil,574.655mil) on Top Layer And Track (791.008mil,561.78mil)(791.008mil,599.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.033mil < 10mil) Between Pad C12-1(520mil,125mil) on Top Layer And Text "C12" (506mil,90.345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(520mil,125mil) on Top Layer And Track (493.992mil,112.125mil)(493.992mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(520mil,125mil) on Top Layer And Track (493.992mil,149.876mil)(546.008mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(520mil,125mil) on Top Layer And Track (546.008mil,112.125mil)(546.008mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.029mil < 10mil) Between Pad C12-2(520mil,65.69mil) on Top Layer And Text "C12" (506mil,90.345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.029mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(520mil,65.69mil) on Top Layer And Track (493.992mil,40.814mil)(493.992mil,78.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(520mil,65.69mil) on Top Layer And Track (493.992mil,40.814mil)(546.008mil,40.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-2(520mil,65.69mil) on Top Layer And Track (546.008mil,40.814mil)(546.008mil,78.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.564mil < 10mil) Between Pad C13-1(452.976mil,125mil) on Top Layer And Text "C13" (439mil,89.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(452.976mil,125mil) on Top Layer And Track (426.968mil,112.125mil)(426.968mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(452.976mil,125mil) on Top Layer And Track (426.968mil,149.876mil)(478.984mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(452.976mil,125mil) on Top Layer And Track (478.984mil,112.125mil)(478.984mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad C13-2(452.976mil,65.69mil) on Top Layer And Text "C13" (439mil,89.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(452.976mil,65.69mil) on Top Layer And Track (426.968mil,40.814mil)(426.968mil,78.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(452.976mil,65.69mil) on Top Layer And Track (426.968mil,40.814mil)(478.984mil,40.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(452.976mil,65.69mil) on Top Layer And Track (478.984mil,40.814mil)(478.984mil,78.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.564mil < 10mil) Between Pad C14-1(374.96mil,125mil) on Top Layer And Text "C14" (361mil,89.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(374.96mil,125mil) on Top Layer And Track (348.952mil,112.125mil)(348.952mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(374.96mil,125mil) on Top Layer And Track (348.952mil,149.876mil)(400.968mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(374.96mil,125mil) on Top Layer And Track (400.968mil,112.125mil)(400.968mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad C14-2(374.96mil,65.69mil) on Top Layer And Text "C14" (361mil,89.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(374.96mil,65.69mil) on Top Layer And Track (348.952mil,40.814mil)(348.952mil,78.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(374.96mil,65.69mil) on Top Layer And Track (348.952mil,40.814mil)(400.968mil,40.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(374.96mil,65.69mil) on Top Layer And Track (400.968mil,40.814mil)(400.968mil,78.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad C15-1(595mil,125mil) on Top Layer And Text "C15" (581mil,90mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(595mil,125mil) on Top Layer And Track (568.992mil,112.125mil)(568.992mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(595mil,125mil) on Top Layer And Track (568.992mil,149.876mil)(621.008mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(595mil,125mil) on Top Layer And Track (621.008mil,112.125mil)(621.008mil,149.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Pad C15-2(595mil,65.69mil) on Top Layer And Text "C15" (581mil,90mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-2(595mil,65.69mil) on Top Layer And Track (568.992mil,40.814mil)(568.992mil,78.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-2(595mil,65.69mil) on Top Layer And Track (568.992mil,40.814mil)(621.008mil,40.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-2(595mil,65.69mil) on Top Layer And Track (621.008mil,40.814mil)(621.008mil,78.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.029mil < 10mil) Between Pad C2-1(860mil,515.345mil) on Top Layer And Text "C2" (851mil,540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.029mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(860mil,515.345mil) on Top Layer And Track (833.992mil,490.469mil)(833.992mil,528.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(860mil,515.345mil) on Top Layer And Track (833.992mil,490.469mil)(886.008mil,490.469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(860mil,515.345mil) on Top Layer And Track (886.008mil,490.469mil)(886.008mil,528.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.033mil < 10mil) Between Pad C2-2(860mil,574.655mil) on Top Layer And Text "C2" (851mil,540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(860mil,574.655mil) on Top Layer And Track (833.992mil,561.78mil)(833.992mil,599.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(860mil,574.655mil) on Top Layer And Track (833.992mil,599.531mil)(886.008mil,599.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(860mil,574.655mil) on Top Layer And Track (886.008mil,561.78mil)(886.008mil,599.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.029mil < 10mil) Between Pad C3-1(670mil,520.345mil) on Top Layer And Text "C3" (661mil,545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.029mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(670mil,520.345mil) on Top Layer And Track (643.992mil,495.469mil)(643.992mil,533.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(670mil,520.345mil) on Top Layer And Track (643.992mil,495.469mil)(696.008mil,495.469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(670mil,520.345mil) on Top Layer And Track (696.008mil,495.469mil)(696.008mil,533.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.033mil < 10mil) Between Pad C3-2(670mil,579.655mil) on Top Layer And Text "C3" (661mil,545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(670mil,579.655mil) on Top Layer And Track (643.992mil,566.78mil)(643.992mil,604.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(670mil,579.655mil) on Top Layer And Track (643.992mil,604.531mil)(696.008mil,604.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(670mil,579.655mil) on Top Layer And Track (696.008mil,566.78mil)(696.008mil,604.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.047mil < 10mil) Between Pad C4-1(1375.801mil,300mil) on Top Layer And Text "C4" (1336.801mil,295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(1375.801mil,300mil) on Top Layer And Text "K1" (1286mil,289mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(1375.801mil,300mil) on Top Layer And Track (1362.926mil,273.992mil)(1400.677mil,273.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(1375.801mil,300mil) on Top Layer And Track (1362.926mil,326.008mil)(1400.677mil,326.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(1375.801mil,300mil) on Top Layer And Track (1400.677mil,273.992mil)(1400.677mil,326.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.684mil < 10mil) Between Pad C4-2(1316.491mil,300mil) on Top Layer And Text "C4" (1336.801mil,295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(1316.491mil,300mil) on Top Layer And Text "K1" (1286mil,289mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(1316.491mil,300mil) on Top Layer And Track (1291.615mil,273.992mil)(1291.615mil,326.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(1316.491mil,300mil) on Top Layer And Track (1291.615mil,273.992mil)(1329.366mil,273.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(1316.491mil,300mil) on Top Layer And Track (1291.615mil,326.008mil)(1329.366mil,326.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.374mil < 10mil) Between Pad C5-1(1316.491mil,430mil) on Top Layer And Text "C5" (1336.491mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(1316.491mil,430mil) on Top Layer And Track (1291.615mil,403.992mil)(1291.615mil,456.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(1316.491mil,430mil) on Top Layer And Track (1291.615mil,403.992mil)(1329.366mil,403.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-1(1316.491mil,430mil) on Top Layer And Track (1291.615mil,456.008mil)(1329.366mil,456.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.357mil < 10mil) Between Pad C5-2(1375.801mil,430mil) on Top Layer And Text "C5" (1336.491mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.357mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(1375.801mil,430mil) on Top Layer And Track (1362.926mil,403.992mil)(1400.677mil,403.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(1375.801mil,430mil) on Top Layer And Track (1362.926mil,456.008mil)(1400.677mil,456.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(1375.801mil,430mil) on Top Layer And Track (1400.677mil,403.992mil)(1400.677mil,456.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.688mil < 10mil) Between Pad C6-1(950mil,124.31mil) on Top Layer And Text "C6" (941mil,89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(950mil,124.31mil) on Top Layer And Track (923.992mil,111.435mil)(923.992mil,149.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(950mil,124.31mil) on Top Layer And Track (923.992mil,149.186mil)(976.008mil,149.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(950mil,124.31mil) on Top Layer And Track (976.008mil,111.435mil)(976.008mil,149.186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.375mil < 10mil) Between Pad C6-2(950mil,65mil) on Top Layer And Text "C6" (941mil,89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.375mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(950mil,65mil) on Top Layer And Track (923.992mil,40.124mil)(923.992mil,77.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(950mil,65mil) on Top Layer And Track (923.992mil,40.124mil)(976.008mil,40.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(950mil,65mil) on Top Layer And Track (976.008mil,40.124mil)(976.008mil,77.875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.03mil < 10mil) Between Pad C7-1(550.345mil,580mil) on Top Layer And Text "C7" (571mil,575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(550.345mil,580mil) on Top Layer And Track (525.469mil,553.992mil)(525.469mil,606.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(550.345mil,580mil) on Top Layer And Track (525.469mil,553.992mil)(563.22mil,553.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(550.345mil,580mil) on Top Layer And Track (525.469mil,606.008mil)(563.22mil,606.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.702mil < 10mil) Between Pad C7-2(609.655mil,580mil) on Top Layer And Text "C7" (571mil,575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.702mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(609.655mil,580mil) on Top Layer And Track (596.78mil,553.992mil)(634.531mil,553.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(609.655mil,580mil) on Top Layer And Track (596.78mil,606.008mil)(634.531mil,606.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(609.655mil,580mil) on Top Layer And Track (634.531mil,553.992mil)(634.531mil,606.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Pad C8-1(372.5mil,445.69mil) on Top Layer And Text "C8" (363mil,470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(372.5mil,445.69mil) on Top Layer And Track (346.492mil,420.814mil)(346.492mil,458.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(372.5mil,445.69mil) on Top Layer And Track (346.492mil,420.814mil)(398.508mil,420.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(372.5mil,445.69mil) on Top Layer And Track (398.508mil,420.814mil)(398.508mil,458.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad C8-2(372.5mil,505mil) on Top Layer And Text "C8" (363mil,470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(372.5mil,505mil) on Top Layer And Track (346.492mil,492.125mil)(346.492mil,529.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(372.5mil,505mil) on Top Layer And Track (346.492mil,529.876mil)(398.508mil,529.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(372.5mil,505mil) on Top Layer And Track (398.508mil,492.125mil)(398.508mil,529.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Pad C9-1(305mil,445.69mil) on Top Layer And Text "C9" (296mil,470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(305mil,445.69mil) on Top Layer And Track (278.992mil,420.814mil)(278.992mil,458.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(305mil,445.69mil) on Top Layer And Track (278.992mil,420.814mil)(331.008mil,420.814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(305mil,445.69mil) on Top Layer And Track (331.008mil,420.814mil)(331.008mil,458.565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad C9-2(305mil,505mil) on Top Layer And Text "C9" (296mil,470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(305mil,505mil) on Top Layer And Track (278.992mil,492.125mil)(278.992mil,529.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(305mil,505mil) on Top Layer And Track (278.992mil,529.876mil)(331.008mil,529.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(305mil,505mil) on Top Layer And Track (331.008mil,492.125mil)(331.008mil,529.876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D1-1(770mil,272.5mil) on Top Layer And Track (735mil,232.5mil)(735mil,297.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad D1-1(770mil,272.5mil) on Top Layer And Track (735mil,232.5mil)(805mil,232.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D1-1(770mil,272.5mil) on Top Layer And Track (805mil,232.5mil)(805mil,297.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D1-2(770mil,407.5mil) on Top Layer And Track (735mil,382.5mil)(735mil,435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D1-2(770mil,407.5mil) on Top Layer And Track (805mil,382.5mil)(805mil,435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D2-1(865mil,272.5mil) on Top Layer And Track (830mil,232.5mil)(830mil,297.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad D2-1(865mil,272.5mil) on Top Layer And Track (830mil,232.5mil)(900mil,232.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D2-1(865mil,272.5mil) on Top Layer And Track (900mil,232.5mil)(900mil,297.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D2-2(865mil,407.5mil) on Top Layer And Track (830mil,382.5mil)(830mil,435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D2-2(865mil,407.5mil) on Top Layer And Track (900mil,382.5mil)(900mil,435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D3-1(680mil,272.5mil) on Top Layer And Track (645mil,232.5mil)(645mil,297.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad D3-1(680mil,272.5mil) on Top Layer And Track (645mil,232.5mil)(715mil,232.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D3-1(680mil,272.5mil) on Top Layer And Track (715mil,232.5mil)(715mil,297.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D3-2(680mil,407.5mil) on Top Layer And Track (645mil,382.5mil)(645mil,435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D3-2(680mil,407.5mil) on Top Layer And Track (715mil,382.5mil)(715mil,435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.196mil < 10mil) Between Pad J1-0(1380.866mil,489.764mil) on Top Layer And Track (1362.926mil,456.008mil)(1400.677mil,456.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.196mil < 10mil) Between Pad J1-0(1380.866mil,489.764mil) on Top Layer And Track (1400.677mil,403.992mil)(1400.677mil,456.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.196mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.739mil < 10mil) Between Pad J1-0(1380.866mil,489.764mil) on Top Layer And Track (1415mil,530mil)(1415mil,670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.739mil < 10mil) Between Pad J1-0(1380.866mil,710.236mil) on Top Layer And Track (1415mil,530mil)(1415mil,670mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad J2-1(446.85mil,908.425mil) on Multi-Layer And Track (370mil,870.005mil)(400mil,870.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.227mil < 10mil) Between Pad J2-1(446.85mil,908.425mil) on Multi-Layer And Track (370mil,945.005mil)(395mil,945.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.227mil < 10mil) Between Pad J2-2(446.85mil,711.575mil) on Multi-Layer And Track (370mil,675.005mil)(395mil,675.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.227mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad J2-2(446.85mil,711.575mil) on Multi-Layer And Track (370mil,750.005mil)(400mil,750.005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.822mil < 10mil) Between Pad J2-3(53.151mil,593.465mil) on Multi-Layer And Track (-7.878mil,548.199mil)(109.869mil,548.199mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.091mil < 10mil) Between Pad J2-3(53.151mil,593.465mil) on Multi-Layer And Track (94.491mil,610.01mil)(251.85mil,610.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad J2-4(53.151mil,1026.535mil) on Multi-Layer And Track (-5.131mil,1071.821mil)(108.869mil,1071.821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.087mil < 10mil) Between Pad J2-4(53.151mil,1026.535mil) on Multi-Layer And Track (94.491mil,1010.01mil)(251.85mil,1010.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.089mil < 10mil) Between Pad J3-1(197.99mil,117mil) on Top Layer And Track (182.244mil,137.9mil)(182.244mil,145.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.921mil < 10mil) Between Pad J3-1(197.99mil,117mil) on Top Layer And Track (182.244mil,27.401mil)(182.244mil,98.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.877mil < 10mil) Between Pad J3-2(197.99mil,166.2mil) on Top Layer And Track (182.244mil,137.9mil)(182.244mil,145.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.877mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.871mil < 10mil) Between Pad J3-2(197.99mil,166.2mil) on Top Layer And Track (182.244mil,184.882mil)(182.244mil,192.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.871mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.833mil < 10mil) Between Pad J3-3(197.99mil,215.4mil) on Top Layer And Track (182.244mil,184.882mil)(182.244mil,192.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.089mil < 10mil) Between Pad J3-3(197.99mil,215.4mil) on Top Layer And Track (182.244mil,236.3mil)(182.244mil,243.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.089mil < 10mil) Between Pad J3-4(197.99mil,264.6mil) on Top Layer And Track (182.244mil,236.3mil)(182.244mil,243.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.089mil < 10mil) Between Pad J3-4(197.99mil,264.6mil) on Top Layer And Track (182.244mil,285.5mil)(182.244mil,295.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.871mil < 10mil) Between Pad J3-5(197.99mil,313.8mil) on Top Layer And Track (182.244mil,285.5mil)(182.244mil,295.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.871mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.089mil < 10mil) Between Pad J3-5(197.99mil,313.8mil) on Top Layer And Track (182.244mil,334.7mil)(182.244mil,342.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.089mil < 10mil) Between Pad J3-6(197.99mil,363mil) on Top Layer And Track (182.244mil,334.7mil)(182.244mil,342.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-6(197.99mil,363mil) on Top Layer And Track (182.244mil,373.858mil)(182.244mil,452.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad J3-7(72.01mil,40.2mil) on Top Layer And Track (140.165mil,27.401mil)(182.244mil,27.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.856mil < 10mil) Between Pad J3-7(72.01mil,40.2mil) on Top Layer And Track (24.764mil,74.646mil)(24.764mil,405.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.856mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad J3-8(72.01mil,439.8mil) on Top Layer And Track (142.874mil,452.599mil)(182.244mil,452.599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.856mil < 10mil) Between Pad J3-8(72.01mil,439.8mil) on Top Layer And Track (24.764mil,74.646mil)(24.764mil,405.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.856mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.089mil < 10mil) Between Pad J4-1(1227.01mil,954.195mil) on Top Layer And Track (1227.01mil,925.901mil)(1227.01mil,933.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.089mil < 10mil) Between Pad J4-1(1227.01mil,954.195mil) on Top Layer And Track (1227.01mil,975.095mil)(1227.01mil,1042.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.095mil < 10mil) Between Pad J4-2(1227.01mil,904.985mil) on Top Layer And Track (1227.01mil,876.695mil)(1227.01mil,884.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.105mil < 10mil) Between Pad J4-2(1227.01mil,904.985mil) on Top Layer And Track (1227.01mil,925.901mil)(1227.01mil,933.295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.105mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.089mil < 10mil) Between Pad J4-3(1227.01mil,855.795mil) on Top Layer And Track (1227.01mil,767.2mil)(1227.01mil,834.895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.089mil < 10mil) Between Pad J4-3(1227.01mil,855.795mil) on Top Layer And Track (1227.01mil,876.695mil)(1227.01mil,884.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad J4-4(1352.99mil,1030.985mil) on Top Layer And Track (1227.01mil,1042.794mil)(1284.835mil,1042.794mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.878mil < 10mil) Between Pad J4-4(1352.99mil,1030.985mil) on Top Layer And Track (1419.923mil,767.2mil)(1419.923mil,1042.793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad J4-5(1352.99mil,779.015mil) on Top Layer And Track (1227.01mil,767.2mil)(1284.835mil,767.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.878mil < 10mil) Between Pad J4-5(1352.99mil,779.015mil) on Top Layer And Track (1419.923mil,767.2mil)(1419.923mil,1042.793mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad K1-1(1340mil,58.976mil) on Top Layer And Track (1279.323mil,65.228mil)(1303.38mil,65.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad K1-1(1340mil,58.976mil) on Top Layer And Track (1376.62mil,65.228mil)(1400.677mil,65.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad K1-2(1340mil,231.024mil) on Top Layer And Track (1279.323mil,224.772mil)(1303.38mil,224.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.101mil < 10mil) Between Pad K1-2(1340mil,231.024mil) on Top Layer And Track (1376.62mil,224.772mil)(1400.677mil,224.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.787mil < 10mil) Between Pad L1-1(395mil,347.795mil) on Top Layer And Track (310mil,363.898mil)(335mil,363.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.787mil < 10mil) Between Pad L1-1(395mil,347.795mil) on Top Layer And Track (455mil,363.898mil)(480mil,363.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.787mil < 10mil) Between Pad L1-2(395mil,210mil) on Top Layer And Track (310mil,193.898mil)(335mil,193.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.787mil < 10mil) Between Pad L1-2(395mil,210mil) on Top Layer And Track (455mil,193.898mil)(480mil,193.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(1316.491mil,365mil) on Top Layer And Text "K1" (1286mil,289mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-1(1316.491mil,365mil) on Top Layer And Text "LED1" (1327.801mil,360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-1(1316.491mil,365mil) on Top Layer And Track (1291.615mil,338.992mil)(1291.615mil,391.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-1(1316.491mil,365mil) on Top Layer And Track (1291.615mil,338.992mil)(1329.366mil,338.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-1(1316.491mil,365mil) on Top Layer And Track (1291.615mil,391.008mil)(1329.366mil,391.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1375.801mil,365mil) on Top Layer And Text "K1" (1286mil,289mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LED1-2(1375.801mil,365mil) on Top Layer And Text "LED1" (1327.801mil,360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-2(1375.801mil,365mil) on Top Layer And Track (1362.926mil,338.992mil)(1400.677mil,338.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-2(1375.801mil,365mil) on Top Layer And Track (1362.926mil,391.008mil)(1400.677mil,391.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-2(1375.801mil,365mil) on Top Layer And Track (1400.677mil,338.992mil)(1400.677mil,391.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-1(650mil,1000mil) on Top Layer And Text "P1" (643mil,995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-1(830mil,1000mil) on Top Layer And Text "P2" (821mil,995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P3-1(1010mil,1000mil) on Top Layer And Text "P3" (1001mil,995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.998mil < 10mil) Between Pad Q1-3(778.661mil,710mil) on Top Layer And Text "Q1" (813mil,699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.829mil < 10mil) Between Pad Q2-3(786.831mil,865mil) on Top Layer And Text "Q2" (819mil,854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.829mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.998mil < 10mil) Between Pad Q3-3(953.661mil,710mil) on Top Layer And Text "Q3" (986mil,699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.998mil < 10mil) Between Pad Q4-3(968.661mil,865mil) on Top Layer And Text "Q4" (1001mil,854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.998mil < 10mil) Between Pad Q5-3(603.661mil,710mil) on Top Layer And Text "Q5" (636mil,699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.998mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.66mil < 10mil) Between Pad Q6-3(605mil,865mil) on Top Layer And Text "Q6" (637mil,854mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.66mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.033mil < 10mil) Between Pad R1-1(1245mil,429.655mil) on Top Layer And Text "R1" (1238mil,395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(1245mil,429.655mil) on Top Layer And Track (1218.992mil,416.78mil)(1218.992mil,454.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(1245mil,429.655mil) on Top Layer And Track (1218.992mil,454.531mil)(1271.008mil,454.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(1245mil,429.655mil) on Top Layer And Track (1271.008mil,416.78mil)(1271.008mil,454.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.029mil < 10mil) Between Pad R1-2(1245mil,370.345mil) on Top Layer And Text "R1" (1238mil,395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.029mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(1245mil,370.345mil) on Top Layer And Track (1218.992mil,345.469mil)(1218.992mil,383.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(1245mil,370.345mil) on Top Layer And Track (1218.992mil,345.469mil)(1271.008mil,345.469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(1245mil,370.345mil) on Top Layer And Track (1271.008mil,345.469mil)(1271.008mil,383.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.374mil < 10mil) Between Pad R3-1(535mil,375mil) on Top Layer And Text "R3" (555mil,370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(535mil,375mil) on Top Layer And Track (510.124mil,348.992mil)(510.124mil,401.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(535mil,375mil) on Top Layer And Track (510.124mil,348.992mil)(547.875mil,348.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(535mil,375mil) on Top Layer And Track (510.124mil,401.008mil)(547.875mil,401.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.357mil < 10mil) Between Pad R3-2(594.31mil,375mil) on Top Layer And Text "R3" (555mil,370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.357mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(594.31mil,375mil) on Top Layer And Track (581.435mil,348.992mil)(619.186mil,348.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(594.31mil,375mil) on Top Layer And Track (581.435mil,401.008mil)(619.186mil,401.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(594.31mil,375mil) on Top Layer And Track (619.186mil,348.992mil)(619.186mil,401.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.029mil < 10mil) Between Pad R4-1(530mil,245.345mil) on Top Layer And Text "R4" (521mil,270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.029mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(530mil,245.345mil) on Top Layer And Track (503.992mil,220.469mil)(503.992mil,258.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(530mil,245.345mil) on Top Layer And Track (503.992mil,220.469mil)(556.008mil,220.469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(530mil,245.345mil) on Top Layer And Track (556.008mil,220.469mil)(556.008mil,258.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.033mil < 10mil) Between Pad R4-2(530mil,304.655mil) on Top Layer And Text "R4" (521mil,270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(530mil,304.655mil) on Top Layer And Track (503.992mil,291.78mil)(503.992mil,329.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(530mil,304.655mil) on Top Layer And Track (503.992mil,329.531mil)(556.008mil,329.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(530mil,304.655mil) on Top Layer And Track (556.008mil,291.78mil)(556.008mil,329.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.033mil < 10mil) Between Pad R5-1(600mil,304.655mil) on Top Layer And Text "R5" (591mil,270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(600mil,304.655mil) on Top Layer And Track (573.992mil,291.78mil)(573.992mil,329.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(600mil,304.655mil) on Top Layer And Track (573.992mil,329.531mil)(626.008mil,329.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(600mil,304.655mil) on Top Layer And Track (626.008mil,291.78mil)(626.008mil,329.531mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.029mil < 10mil) Between Pad R5-2(600mil,245.345mil) on Top Layer And Text "R5" (591mil,270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.029mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(600mil,245.345mil) on Top Layer And Track (573.992mil,220.469mil)(573.992mil,258.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(600mil,245.345mil) on Top Layer And Track (573.992mil,220.469mil)(626.008mil,220.469mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(600mil,245.345mil) on Top Layer And Track (626.008mil,220.469mil)(626.008mil,258.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.977mil < 10mil) Between Pad U1-1(1177.24mil,230.1mil) on Top Layer And Track (1189.154mil,236.74mil)(1211.74mil,236.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.977mil < 10mil) Between Pad U1-14(1054.9mil,107.76mil) on Top Layer And Track (1048.26mil,73.26mil)(1048.26mil,95.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.977mil < 10mil) Between Pad U1-15(1082.76mil,79.9mil) on Top Layer And Track (1048.26mil,73.26mil)(1070.846mil,73.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.977mil < 10mil) Between Pad U1-21(1177.24mil,79.9mil) on Top Layer And Track (1189.154mil,73.26mil)(1211.74mil,73.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.977mil < 10mil) Between Pad U1-22(1205.1mil,107.76mil) on Top Layer And Track (1211.74mil,73.26mil)(1211.74mil,95.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.977mil < 10mil) Between Pad U1-28(1205.1mil,202.24mil) on Top Layer And Track (1211.74mil,214.154mil)(1211.74mil,236.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-29(1130mil,155mil) on Top Layer And Text "U1" (1123mil,153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.977mil < 10mil) Between Pad U1-7(1082.76mil,230.1mil) on Top Layer And Track (1048.26mil,236.74mil)(1070.846mil,236.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.977mil < 10mil) Between Pad U1-8(1054.9mil,202.24mil) on Top Layer And Track (1048.26mil,214.154mil)(1048.26mil,236.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.977mil]
Rule Violations :245

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (2.25mil < 10mil) Between Arc (365mil,283.898mil) on Top Overlay And Text "L1" (388mil,273mil) on Top Overlay Silk Text to Silk Clearance [2.25mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (395mil,283.898mil) on Top Overlay And Text "L1" (388mil,273mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.421mil < 10mil) Between Arc (425mil,283.898mil) on Top Overlay And Text "L1" (388mil,273mil) on Top Overlay Silk Text to Silk Clearance [3.421mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (1336.801mil,295mil) on Top Overlay And Text "K1" (1286mil,289mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.854mil < 10mil) Between Text "D1" (763mil,337mil) on Top Overlay And Track (738.3mil,355.6mil)(803.1mil,355.6mil) on Top Overlay Silk Text to Silk Clearance [0.854mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1" (763mil,337mil) on Top Overlay And Track (739.5mil,323.6mil)(771.5mil,355.6mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.65mil < 10mil) Between Text "D1" (763mil,337mil) on Top Overlay And Track (739.5mil,323.6mil)(801.2mil,323.6mil) on Top Overlay Silk Text to Silk Clearance [6.65mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D1" (763mil,337mil) on Top Overlay And Track (770.8mil,354mil)(801.2mil,323.6mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.854mil < 10mil) Between Text "D2" (856mil,337mil) on Top Overlay And Track (833.3mil,355.6mil)(898.1mil,355.6mil) on Top Overlay Silk Text to Silk Clearance [0.854mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (856mil,337mil) on Top Overlay And Track (834.5mil,323.6mil)(866.5mil,355.6mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.65mil < 10mil) Between Text "D2" (856mil,337mil) on Top Overlay And Track (834.5mil,323.6mil)(896.2mil,323.6mil) on Top Overlay Silk Text to Silk Clearance [6.65mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D2" (856mil,337mil) on Top Overlay And Track (865.8mil,354mil)(896.2mil,323.6mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.854mil < 10mil) Between Text "D3" (671mil,337mil) on Top Overlay And Track (648.3mil,355.6mil)(713.1mil,355.6mil) on Top Overlay Silk Text to Silk Clearance [0.854mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (671mil,337mil) on Top Overlay And Track (649.5mil,323.6mil)(681.5mil,355.6mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.65mil < 10mil) Between Text "D3" (671mil,337mil) on Top Overlay And Track (649.5mil,323.6mil)(711.2mil,323.6mil) on Top Overlay Silk Text to Silk Clearance [6.65mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "D3" (671mil,337mil) on Top Overlay And Track (680.8mil,354mil)(711.2mil,323.6mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.291mil < 10mil) Between Text "K1" (1286mil,289mil) on Top Overlay And Text "LED1" (1327.801mil,360mil) on Top Overlay Silk Text to Silk Clearance [4.291mil]
   Violation between Silk To Silk Clearance Constraint: (6.992mil < 10mil) Between Text "K1" (1286mil,289mil) on Top Overlay And Track (1218.992mil,345.469mil)(1271.008mil,345.469mil) on Top Overlay Silk Text to Silk Clearance [6.992mil]
   Violation between Silk To Silk Clearance Constraint: (6.992mil < 10mil) Between Text "K1" (1286mil,289mil) on Top Overlay And Track (1271.008mil,345.469mil)(1271.008mil,383.22mil) on Top Overlay Silk Text to Silk Clearance [6.992mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "K1" (1286mil,289mil) on Top Overlay And Track (1291.615mil,273.992mil)(1291.615mil,326.008mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.008mil < 10mil) Between Text "K1" (1286mil,289mil) on Top Overlay And Track (1291.615mil,273.992mil)(1329.366mil,273.992mil) on Top Overlay Silk Text to Silk Clearance [7.008mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "K1" (1286mil,289mil) on Top Overlay And Track (1291.615mil,326.008mil)(1329.366mil,326.008mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "K1" (1286mil,289mil) on Top Overlay And Track (1291.615mil,338.992mil)(1291.615mil,391.008mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "K1" (1286mil,289mil) on Top Overlay And Track (1291.615mil,338.992mil)(1329.366mil,338.992mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.008mil < 10mil) Between Text "K1" (1286mil,289mil) on Top Overlay And Track (1362.926mil,273.992mil)(1400.677mil,273.992mil) on Top Overlay Silk Text to Silk Clearance [7.008mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "K1" (1286mil,289mil) on Top Overlay And Track (1362.926mil,326.008mil)(1400.677mil,326.008mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "K1" (1286mil,289mil) on Top Overlay And Track (1362.926mil,338.992mil)(1400.677mil,338.992mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (551mil,472mil) on Top Overlay And Track (546.221mil,408.976mil)(546.221mil,531.024mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (551mil,472mil) on Top Overlay And Track (573.779mil,408.976mil)(573.779mil,531.024mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U4" (699mil,96mil) on Top Overlay And Track (695.945mil,36.378mil)(695.945mil,158.425mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U4" (699mil,96mil) on Top Overlay And Track (719.567mil,36.378mil)(719.567mil,158.425mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :31

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 449
Waived Violations : 0
Time Elapsed        : 00:00:02