//--------------------------------------------------------------------------------
// Auto-generated by LiteX (c213c4274) on 2025-02-27 00:37:18
//--------------------------------------------------------------------------------
#ifndef __GENERATED_MEM_H
#define __GENERATED_MEM_H

#ifndef ROM_BASE
#define ROM_BASE 0x00000000L
#define ROM_SIZE 0x0000f498
#endif

#ifndef SRAM_BASE
#define SRAM_BASE 0x10000000L
#define SRAM_SIZE 0x00009000
#endif

#ifndef HYPERRAM_BASE
#define HYPERRAM_BASE 0x20000000L
#define HYPERRAM_SIZE 0x007a1200
#endif

#ifndef CSR_BASE
#define CSR_BASE 0xf0000000L
#define CSR_SIZE 0x00010000
#endif

#ifndef MEM_REGIONS
#define MEM_REGIONS "ROM       0x00000000 0xf498 \nSRAM      0x10000000 0x9000 \nHYPERRAM  0x20000000 0x7a1200 \nCSR       0xf0000000 0x10000 "
#endif
#endif
