<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PCIe2OCP.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../gen/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="bridge.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="bridge.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="bridge.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bridge.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="bridge.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="bridge.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="bridge.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="bridge.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="bridge.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="bridge.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bridge.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="bridge.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="bridge.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="bridge.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="bridge.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="bridge.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="bridge.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="bridge.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="bridge.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bridge_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bridge_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="bridge_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bridge_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="bridge_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bridge_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="bridge_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="bridge_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="bridge_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bridge_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bridge_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="bridge_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="bridge_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bridge_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="bridge_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="bridge_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="bridge_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="bridge_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ocp_master_fsm_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ocp_master_fsm_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ocp_master_fsm_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ocp_master_fsm_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1397607692" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1397607692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397607692" xil_pn:in_ck="-1273370763013325608" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1397607692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../src/bridge.v"/>
      <outfile xil_pn:name="../src/ocp_master_fsm.v"/>
      <outfile xil_pn:name="../src/ocp_master_fsm_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1397607692" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3765512013722484668" xil_pn:start_ts="1397607692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397607692" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9055896489909782828" xil_pn:start_ts="1397607692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397607692" xil_pn:in_ck="-7537537204330506531" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="640157365704717612" xil_pn:start_ts="1397607692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../gen/FIFO.ngc"/>
      <outfile xil_pn:name="../gen/FIFO.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/PCIe.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/axi_basic_rx.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/axi_basic_rx_null_gen.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/axi_basic_rx_pipeline.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/axi_basic_top.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/axi_basic_tx.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/axi_basic_tx_pipeline.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/axi_basic_tx_thrtl_ctl.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/gtx_rx_valid_filter_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/gtx_tx_sync_rate_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/gtx_wrapper_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/pcie_2_0_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/pcie_bram_top_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/pcie_bram_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/pcie_brams_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/pcie_clocking_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/pcie_gtx_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/pcie_pipe_lane_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/pcie_pipe_misc_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/pcie_pipe_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/pcie_reset_delay_v6.v"/>
      <outfile xil_pn:name="../gen/PCIe/source/pcie_upconfig_fix_3451_v6.v"/>
    </transform>
    <transform xil_pn:end_ts="1397607693" xil_pn:in_ck="2839989672080641012" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1397607692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../gen/FIFO.v"/>
      <outfile xil_pn:name="../src/bridge.v"/>
      <outfile xil_pn:name="../src/ocp_master_fsm.v"/>
      <outfile xil_pn:name="../src/ocp_master_fsm_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1397607697" xil_pn:in_ck="1864347560074236433" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3905331372552601104" xil_pn:start_ts="1397607693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bridge_beh.prj"/>
      <outfile xil_pn:name="bridge_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1397607697" xil_pn:in_ck="-6331946024294231268" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4111059435521600595" xil_pn:start_ts="1397607697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bridge_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1396392031" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1396392031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396392031" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1919421822998127252" xil_pn:start_ts="1396392031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397607866" xil_pn:in_ck="-7537537204330506531" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="640157365704717612" xil_pn:start_ts="1397607866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396392031" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3765512013722484668" xil_pn:start_ts="1396392031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396392031" xil_pn:in_ck="-3543639257395842788" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-311711526559847569" xil_pn:start_ts="1396392031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396392031" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7025014630694248842" xil_pn:start_ts="1396392031">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1397608266" xil_pn:in_ck="1190153579840544416" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5147230450221353180" xil_pn:start_ts="1397608252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="bridge.lso"/>
      <outfile xil_pn:name="bridge.ngc"/>
      <outfile xil_pn:name="bridge.ngr"/>
      <outfile xil_pn:name="bridge.prj"/>
      <outfile xil_pn:name="bridge.stx"/>
      <outfile xil_pn:name="bridge.syr"/>
      <outfile xil_pn:name="bridge.xst"/>
      <outfile xil_pn:name="bridge_beh.prj"/>
      <outfile xil_pn:name="bridge_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1396980011" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5069202361348018927" xil_pn:start_ts="1396980011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1396980021" xil_pn:in_ck="4713264289680243" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3857220845315117430" xil_pn:start_ts="1396980011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1396980064" xil_pn:in_ck="4713264289680244" xil_pn:name="TRANEXT_map_virtex6" xil_pn:prop_ck="-8064276643144408623" xil_pn:start_ts="1396980021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1396980124" xil_pn:in_ck="195647434683937933" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-7437974624027853855" xil_pn:start_ts="1396980064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1396980124" xil_pn:in_ck="4713264289680112" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1396980108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
