
pNav32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c548  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013c8  0801c6d8  0801c6d8  0002c6d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801daa0  0801daa0  00030a20  2**0
                  CONTENTS
  4 .ARM          00000008  0801daa0  0801daa0  0002daa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801daa8  0801daa8  00030a20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000018  0801daa8  0801daa8  0002daa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801dac0  0801dac0  0002dac0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000a20  20000000  0801dac4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030a20  2**0
                  CONTENTS
 10 .bss          000158e0  20000a20  20000a20  00030a20  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20016300  20016300  00030a20  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030a20  2**0
                  CONTENTS, READONLY
 13 .debug_info   00033052  00000000  00000000  00030a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00007559  00000000  00000000  00063aa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002718  00000000  00000000  0006b000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000023f0  00000000  00000000  0006d718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002f144  00000000  00000000  0006fb08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00035627  00000000  00000000  0009ec4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f929d  00000000  00000000  000d4273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000083  00000000  00000000  001cd510  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000b194  00000000  00000000  001cd594  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000a20 	.word	0x20000a20
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801c6c0 	.word	0x0801c6c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000a24 	.word	0x20000a24
 80001cc:	0801c6c0 	.word	0x0801c6c0

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_d2f>:
 8000618:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800061c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000620:	bf24      	itt	cs
 8000622:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000626:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800062a:	d90d      	bls.n	8000648 <__aeabi_d2f+0x30>
 800062c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000630:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000634:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000638:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800063c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000640:	bf08      	it	eq
 8000642:	f020 0001 	biceq.w	r0, r0, #1
 8000646:	4770      	bx	lr
 8000648:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800064c:	d121      	bne.n	8000692 <__aeabi_d2f+0x7a>
 800064e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000652:	bfbc      	itt	lt
 8000654:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000658:	4770      	bxlt	lr
 800065a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800065e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000662:	f1c2 0218 	rsb	r2, r2, #24
 8000666:	f1c2 0c20 	rsb	ip, r2, #32
 800066a:	fa10 f30c 	lsls.w	r3, r0, ip
 800066e:	fa20 f002 	lsr.w	r0, r0, r2
 8000672:	bf18      	it	ne
 8000674:	f040 0001 	orrne.w	r0, r0, #1
 8000678:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800067c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000680:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000684:	ea40 000c 	orr.w	r0, r0, ip
 8000688:	fa23 f302 	lsr.w	r3, r3, r2
 800068c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000690:	e7cc      	b.n	800062c <__aeabi_d2f+0x14>
 8000692:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000696:	d107      	bne.n	80006a8 <__aeabi_d2f+0x90>
 8000698:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800069c:	bf1e      	ittt	ne
 800069e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80006a2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80006a6:	4770      	bxne	lr
 80006a8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80006ac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80006b0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop

080006b8 <__aeabi_ldivmod>:
 80006b8:	b97b      	cbnz	r3, 80006da <__aeabi_ldivmod+0x22>
 80006ba:	b972      	cbnz	r2, 80006da <__aeabi_ldivmod+0x22>
 80006bc:	2900      	cmp	r1, #0
 80006be:	bfbe      	ittt	lt
 80006c0:	2000      	movlt	r0, #0
 80006c2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80006c6:	e006      	blt.n	80006d6 <__aeabi_ldivmod+0x1e>
 80006c8:	bf08      	it	eq
 80006ca:	2800      	cmpeq	r0, #0
 80006cc:	bf1c      	itt	ne
 80006ce:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80006d2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80006d6:	f000 b9bf 	b.w	8000a58 <__aeabi_idiv0>
 80006da:	f1ad 0c08 	sub.w	ip, sp, #8
 80006de:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006e2:	2900      	cmp	r1, #0
 80006e4:	db09      	blt.n	80006fa <__aeabi_ldivmod+0x42>
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	db1a      	blt.n	8000720 <__aeabi_ldivmod+0x68>
 80006ea:	f000 f84d 	bl	8000788 <__udivmoddi4>
 80006ee:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006f6:	b004      	add	sp, #16
 80006f8:	4770      	bx	lr
 80006fa:	4240      	negs	r0, r0
 80006fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000700:	2b00      	cmp	r3, #0
 8000702:	db1b      	blt.n	800073c <__aeabi_ldivmod+0x84>
 8000704:	f000 f840 	bl	8000788 <__udivmoddi4>
 8000708:	f8dd e004 	ldr.w	lr, [sp, #4]
 800070c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000710:	b004      	add	sp, #16
 8000712:	4240      	negs	r0, r0
 8000714:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000718:	4252      	negs	r2, r2
 800071a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800071e:	4770      	bx	lr
 8000720:	4252      	negs	r2, r2
 8000722:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000726:	f000 f82f 	bl	8000788 <__udivmoddi4>
 800072a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800072e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000732:	b004      	add	sp, #16
 8000734:	4240      	negs	r0, r0
 8000736:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800073a:	4770      	bx	lr
 800073c:	4252      	negs	r2, r2
 800073e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000742:	f000 f821 	bl	8000788 <__udivmoddi4>
 8000746:	f8dd e004 	ldr.w	lr, [sp, #4]
 800074a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800074e:	b004      	add	sp, #16
 8000750:	4252      	negs	r2, r2
 8000752:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000756:	4770      	bx	lr

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000768:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800076c:	f000 b974 	b.w	8000a58 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f806 	bl	8000788 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__udivmoddi4>:
 8000788:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800078c:	9d08      	ldr	r5, [sp, #32]
 800078e:	4604      	mov	r4, r0
 8000790:	468e      	mov	lr, r1
 8000792:	2b00      	cmp	r3, #0
 8000794:	d14d      	bne.n	8000832 <__udivmoddi4+0xaa>
 8000796:	428a      	cmp	r2, r1
 8000798:	4694      	mov	ip, r2
 800079a:	d969      	bls.n	8000870 <__udivmoddi4+0xe8>
 800079c:	fab2 f282 	clz	r2, r2
 80007a0:	b152      	cbz	r2, 80007b8 <__udivmoddi4+0x30>
 80007a2:	fa01 f302 	lsl.w	r3, r1, r2
 80007a6:	f1c2 0120 	rsb	r1, r2, #32
 80007aa:	fa20 f101 	lsr.w	r1, r0, r1
 80007ae:	fa0c fc02 	lsl.w	ip, ip, r2
 80007b2:	ea41 0e03 	orr.w	lr, r1, r3
 80007b6:	4094      	lsls	r4, r2
 80007b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80007bc:	0c21      	lsrs	r1, r4, #16
 80007be:	fbbe f6f8 	udiv	r6, lr, r8
 80007c2:	fa1f f78c 	uxth.w	r7, ip
 80007c6:	fb08 e316 	mls	r3, r8, r6, lr
 80007ca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80007ce:	fb06 f107 	mul.w	r1, r6, r7
 80007d2:	4299      	cmp	r1, r3
 80007d4:	d90a      	bls.n	80007ec <__udivmoddi4+0x64>
 80007d6:	eb1c 0303 	adds.w	r3, ip, r3
 80007da:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80007de:	f080 811f 	bcs.w	8000a20 <__udivmoddi4+0x298>
 80007e2:	4299      	cmp	r1, r3
 80007e4:	f240 811c 	bls.w	8000a20 <__udivmoddi4+0x298>
 80007e8:	3e02      	subs	r6, #2
 80007ea:	4463      	add	r3, ip
 80007ec:	1a5b      	subs	r3, r3, r1
 80007ee:	b2a4      	uxth	r4, r4
 80007f0:	fbb3 f0f8 	udiv	r0, r3, r8
 80007f4:	fb08 3310 	mls	r3, r8, r0, r3
 80007f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80007fc:	fb00 f707 	mul.w	r7, r0, r7
 8000800:	42a7      	cmp	r7, r4
 8000802:	d90a      	bls.n	800081a <__udivmoddi4+0x92>
 8000804:	eb1c 0404 	adds.w	r4, ip, r4
 8000808:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800080c:	f080 810a 	bcs.w	8000a24 <__udivmoddi4+0x29c>
 8000810:	42a7      	cmp	r7, r4
 8000812:	f240 8107 	bls.w	8000a24 <__udivmoddi4+0x29c>
 8000816:	4464      	add	r4, ip
 8000818:	3802      	subs	r0, #2
 800081a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800081e:	1be4      	subs	r4, r4, r7
 8000820:	2600      	movs	r6, #0
 8000822:	b11d      	cbz	r5, 800082c <__udivmoddi4+0xa4>
 8000824:	40d4      	lsrs	r4, r2
 8000826:	2300      	movs	r3, #0
 8000828:	e9c5 4300 	strd	r4, r3, [r5]
 800082c:	4631      	mov	r1, r6
 800082e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000832:	428b      	cmp	r3, r1
 8000834:	d909      	bls.n	800084a <__udivmoddi4+0xc2>
 8000836:	2d00      	cmp	r5, #0
 8000838:	f000 80ef 	beq.w	8000a1a <__udivmoddi4+0x292>
 800083c:	2600      	movs	r6, #0
 800083e:	e9c5 0100 	strd	r0, r1, [r5]
 8000842:	4630      	mov	r0, r6
 8000844:	4631      	mov	r1, r6
 8000846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084a:	fab3 f683 	clz	r6, r3
 800084e:	2e00      	cmp	r6, #0
 8000850:	d14a      	bne.n	80008e8 <__udivmoddi4+0x160>
 8000852:	428b      	cmp	r3, r1
 8000854:	d302      	bcc.n	800085c <__udivmoddi4+0xd4>
 8000856:	4282      	cmp	r2, r0
 8000858:	f200 80f9 	bhi.w	8000a4e <__udivmoddi4+0x2c6>
 800085c:	1a84      	subs	r4, r0, r2
 800085e:	eb61 0303 	sbc.w	r3, r1, r3
 8000862:	2001      	movs	r0, #1
 8000864:	469e      	mov	lr, r3
 8000866:	2d00      	cmp	r5, #0
 8000868:	d0e0      	beq.n	800082c <__udivmoddi4+0xa4>
 800086a:	e9c5 4e00 	strd	r4, lr, [r5]
 800086e:	e7dd      	b.n	800082c <__udivmoddi4+0xa4>
 8000870:	b902      	cbnz	r2, 8000874 <__udivmoddi4+0xec>
 8000872:	deff      	udf	#255	; 0xff
 8000874:	fab2 f282 	clz	r2, r2
 8000878:	2a00      	cmp	r2, #0
 800087a:	f040 8092 	bne.w	80009a2 <__udivmoddi4+0x21a>
 800087e:	eba1 010c 	sub.w	r1, r1, ip
 8000882:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000886:	fa1f fe8c 	uxth.w	lr, ip
 800088a:	2601      	movs	r6, #1
 800088c:	0c20      	lsrs	r0, r4, #16
 800088e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000892:	fb07 1113 	mls	r1, r7, r3, r1
 8000896:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089a:	fb0e f003 	mul.w	r0, lr, r3
 800089e:	4288      	cmp	r0, r1
 80008a0:	d908      	bls.n	80008b4 <__udivmoddi4+0x12c>
 80008a2:	eb1c 0101 	adds.w	r1, ip, r1
 80008a6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80008aa:	d202      	bcs.n	80008b2 <__udivmoddi4+0x12a>
 80008ac:	4288      	cmp	r0, r1
 80008ae:	f200 80cb 	bhi.w	8000a48 <__udivmoddi4+0x2c0>
 80008b2:	4643      	mov	r3, r8
 80008b4:	1a09      	subs	r1, r1, r0
 80008b6:	b2a4      	uxth	r4, r4
 80008b8:	fbb1 f0f7 	udiv	r0, r1, r7
 80008bc:	fb07 1110 	mls	r1, r7, r0, r1
 80008c0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80008c4:	fb0e fe00 	mul.w	lr, lr, r0
 80008c8:	45a6      	cmp	lr, r4
 80008ca:	d908      	bls.n	80008de <__udivmoddi4+0x156>
 80008cc:	eb1c 0404 	adds.w	r4, ip, r4
 80008d0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80008d4:	d202      	bcs.n	80008dc <__udivmoddi4+0x154>
 80008d6:	45a6      	cmp	lr, r4
 80008d8:	f200 80bb 	bhi.w	8000a52 <__udivmoddi4+0x2ca>
 80008dc:	4608      	mov	r0, r1
 80008de:	eba4 040e 	sub.w	r4, r4, lr
 80008e2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80008e6:	e79c      	b.n	8000822 <__udivmoddi4+0x9a>
 80008e8:	f1c6 0720 	rsb	r7, r6, #32
 80008ec:	40b3      	lsls	r3, r6
 80008ee:	fa22 fc07 	lsr.w	ip, r2, r7
 80008f2:	ea4c 0c03 	orr.w	ip, ip, r3
 80008f6:	fa20 f407 	lsr.w	r4, r0, r7
 80008fa:	fa01 f306 	lsl.w	r3, r1, r6
 80008fe:	431c      	orrs	r4, r3
 8000900:	40f9      	lsrs	r1, r7
 8000902:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000906:	fa00 f306 	lsl.w	r3, r0, r6
 800090a:	fbb1 f8f9 	udiv	r8, r1, r9
 800090e:	0c20      	lsrs	r0, r4, #16
 8000910:	fa1f fe8c 	uxth.w	lr, ip
 8000914:	fb09 1118 	mls	r1, r9, r8, r1
 8000918:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800091c:	fb08 f00e 	mul.w	r0, r8, lr
 8000920:	4288      	cmp	r0, r1
 8000922:	fa02 f206 	lsl.w	r2, r2, r6
 8000926:	d90b      	bls.n	8000940 <__udivmoddi4+0x1b8>
 8000928:	eb1c 0101 	adds.w	r1, ip, r1
 800092c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000930:	f080 8088 	bcs.w	8000a44 <__udivmoddi4+0x2bc>
 8000934:	4288      	cmp	r0, r1
 8000936:	f240 8085 	bls.w	8000a44 <__udivmoddi4+0x2bc>
 800093a:	f1a8 0802 	sub.w	r8, r8, #2
 800093e:	4461      	add	r1, ip
 8000940:	1a09      	subs	r1, r1, r0
 8000942:	b2a4      	uxth	r4, r4
 8000944:	fbb1 f0f9 	udiv	r0, r1, r9
 8000948:	fb09 1110 	mls	r1, r9, r0, r1
 800094c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000950:	fb00 fe0e 	mul.w	lr, r0, lr
 8000954:	458e      	cmp	lr, r1
 8000956:	d908      	bls.n	800096a <__udivmoddi4+0x1e2>
 8000958:	eb1c 0101 	adds.w	r1, ip, r1
 800095c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000960:	d26c      	bcs.n	8000a3c <__udivmoddi4+0x2b4>
 8000962:	458e      	cmp	lr, r1
 8000964:	d96a      	bls.n	8000a3c <__udivmoddi4+0x2b4>
 8000966:	3802      	subs	r0, #2
 8000968:	4461      	add	r1, ip
 800096a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800096e:	fba0 9402 	umull	r9, r4, r0, r2
 8000972:	eba1 010e 	sub.w	r1, r1, lr
 8000976:	42a1      	cmp	r1, r4
 8000978:	46c8      	mov	r8, r9
 800097a:	46a6      	mov	lr, r4
 800097c:	d356      	bcc.n	8000a2c <__udivmoddi4+0x2a4>
 800097e:	d053      	beq.n	8000a28 <__udivmoddi4+0x2a0>
 8000980:	b15d      	cbz	r5, 800099a <__udivmoddi4+0x212>
 8000982:	ebb3 0208 	subs.w	r2, r3, r8
 8000986:	eb61 010e 	sbc.w	r1, r1, lr
 800098a:	fa01 f707 	lsl.w	r7, r1, r7
 800098e:	fa22 f306 	lsr.w	r3, r2, r6
 8000992:	40f1      	lsrs	r1, r6
 8000994:	431f      	orrs	r7, r3
 8000996:	e9c5 7100 	strd	r7, r1, [r5]
 800099a:	2600      	movs	r6, #0
 800099c:	4631      	mov	r1, r6
 800099e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009a2:	f1c2 0320 	rsb	r3, r2, #32
 80009a6:	40d8      	lsrs	r0, r3
 80009a8:	fa0c fc02 	lsl.w	ip, ip, r2
 80009ac:	fa21 f303 	lsr.w	r3, r1, r3
 80009b0:	4091      	lsls	r1, r2
 80009b2:	4301      	orrs	r1, r0
 80009b4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009b8:	fa1f fe8c 	uxth.w	lr, ip
 80009bc:	fbb3 f0f7 	udiv	r0, r3, r7
 80009c0:	fb07 3610 	mls	r6, r7, r0, r3
 80009c4:	0c0b      	lsrs	r3, r1, #16
 80009c6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80009ca:	fb00 f60e 	mul.w	r6, r0, lr
 80009ce:	429e      	cmp	r6, r3
 80009d0:	fa04 f402 	lsl.w	r4, r4, r2
 80009d4:	d908      	bls.n	80009e8 <__udivmoddi4+0x260>
 80009d6:	eb1c 0303 	adds.w	r3, ip, r3
 80009da:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80009de:	d22f      	bcs.n	8000a40 <__udivmoddi4+0x2b8>
 80009e0:	429e      	cmp	r6, r3
 80009e2:	d92d      	bls.n	8000a40 <__udivmoddi4+0x2b8>
 80009e4:	3802      	subs	r0, #2
 80009e6:	4463      	add	r3, ip
 80009e8:	1b9b      	subs	r3, r3, r6
 80009ea:	b289      	uxth	r1, r1
 80009ec:	fbb3 f6f7 	udiv	r6, r3, r7
 80009f0:	fb07 3316 	mls	r3, r7, r6, r3
 80009f4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009f8:	fb06 f30e 	mul.w	r3, r6, lr
 80009fc:	428b      	cmp	r3, r1
 80009fe:	d908      	bls.n	8000a12 <__udivmoddi4+0x28a>
 8000a00:	eb1c 0101 	adds.w	r1, ip, r1
 8000a04:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000a08:	d216      	bcs.n	8000a38 <__udivmoddi4+0x2b0>
 8000a0a:	428b      	cmp	r3, r1
 8000a0c:	d914      	bls.n	8000a38 <__udivmoddi4+0x2b0>
 8000a0e:	3e02      	subs	r6, #2
 8000a10:	4461      	add	r1, ip
 8000a12:	1ac9      	subs	r1, r1, r3
 8000a14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000a18:	e738      	b.n	800088c <__udivmoddi4+0x104>
 8000a1a:	462e      	mov	r6, r5
 8000a1c:	4628      	mov	r0, r5
 8000a1e:	e705      	b.n	800082c <__udivmoddi4+0xa4>
 8000a20:	4606      	mov	r6, r0
 8000a22:	e6e3      	b.n	80007ec <__udivmoddi4+0x64>
 8000a24:	4618      	mov	r0, r3
 8000a26:	e6f8      	b.n	800081a <__udivmoddi4+0x92>
 8000a28:	454b      	cmp	r3, r9
 8000a2a:	d2a9      	bcs.n	8000980 <__udivmoddi4+0x1f8>
 8000a2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000a30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000a34:	3801      	subs	r0, #1
 8000a36:	e7a3      	b.n	8000980 <__udivmoddi4+0x1f8>
 8000a38:	4646      	mov	r6, r8
 8000a3a:	e7ea      	b.n	8000a12 <__udivmoddi4+0x28a>
 8000a3c:	4620      	mov	r0, r4
 8000a3e:	e794      	b.n	800096a <__udivmoddi4+0x1e2>
 8000a40:	4640      	mov	r0, r8
 8000a42:	e7d1      	b.n	80009e8 <__udivmoddi4+0x260>
 8000a44:	46d0      	mov	r8, sl
 8000a46:	e77b      	b.n	8000940 <__udivmoddi4+0x1b8>
 8000a48:	3b02      	subs	r3, #2
 8000a4a:	4461      	add	r1, ip
 8000a4c:	e732      	b.n	80008b4 <__udivmoddi4+0x12c>
 8000a4e:	4630      	mov	r0, r6
 8000a50:	e709      	b.n	8000866 <__udivmoddi4+0xde>
 8000a52:	4464      	add	r4, ip
 8000a54:	3802      	subs	r0, #2
 8000a56:	e742      	b.n	80008de <__udivmoddi4+0x156>

08000a58 <__aeabi_idiv0>:
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a62:	463b      	mov	r3, r7
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
 8000a68:	605a      	str	r2, [r3, #4]
 8000a6a:	609a      	str	r2, [r3, #8]
 8000a6c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000a6e:	4b48      	ldr	r3, [pc, #288]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000a70:	4a48      	ldr	r2, [pc, #288]	; (8000b94 <MX_ADC1_Init+0x138>)
 8000a72:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000a74:	4b46      	ldr	r3, [pc, #280]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000a76:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000a7a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a7c:	4b44      	ldr	r3, [pc, #272]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000a82:	4b43      	ldr	r3, [pc, #268]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000a88:	4b41      	ldr	r3, [pc, #260]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a8e:	4b40      	ldr	r3, [pc, #256]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a96:	4b3e      	ldr	r3, [pc, #248]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a9c:	4b3c      	ldr	r3, [pc, #240]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000a9e:	4a3e      	ldr	r2, [pc, #248]	; (8000b98 <MX_ADC1_Init+0x13c>)
 8000aa0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000aa2:	4b3b      	ldr	r3, [pc, #236]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8000aa8:	4b39      	ldr	r3, [pc, #228]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000aaa:	2206      	movs	r2, #6
 8000aac:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000aae:	4b38      	ldr	r3, [pc, #224]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000ab6:	4b36      	ldr	r3, [pc, #216]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000abc:	4834      	ldr	r0, [pc, #208]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000abe:	f002 fc89 	bl	80033d4 <HAL_ADC_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000ac8:	f001 f9cc 	bl	8001e64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ad8:	463b      	mov	r3, r7
 8000ada:	4619      	mov	r1, r3
 8000adc:	482c      	ldr	r0, [pc, #176]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000ade:	f002 fdd7 	bl	8003690 <HAL_ADC_ConfigChannel>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000ae8:	f001 f9bc 	bl	8001e64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000aec:	2303      	movs	r3, #3
 8000aee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000af0:	2302      	movs	r3, #2
 8000af2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000af4:	463b      	mov	r3, r7
 8000af6:	4619      	mov	r1, r3
 8000af8:	4825      	ldr	r0, [pc, #148]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000afa:	f002 fdc9 	bl	8003690 <HAL_ADC_ConfigChannel>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d001      	beq.n	8000b08 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000b04:	f001 f9ae 	bl	8001e64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000b08:	2304      	movs	r3, #4
 8000b0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000b0c:	2303      	movs	r3, #3
 8000b0e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b10:	463b      	mov	r3, r7
 8000b12:	4619      	mov	r1, r3
 8000b14:	481e      	ldr	r0, [pc, #120]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000b16:	f002 fdbb 	bl	8003690 <HAL_ADC_ConfigChannel>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000b20:	f001 f9a0 	bl	8001e64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000b24:	2310      	movs	r3, #16
 8000b26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000b28:	2304      	movs	r3, #4
 8000b2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b2c:	463b      	mov	r3, r7
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4817      	ldr	r0, [pc, #92]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000b32:	f002 fdad 	bl	8003690 <HAL_ADC_ConfigChannel>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000b3c:	f001 f992 	bl	8001e64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000b40:	2311      	movs	r3, #17
 8000b42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000b44:	2305      	movs	r3, #5
 8000b46:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b48:	463b      	mov	r3, r7
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	4810      	ldr	r0, [pc, #64]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000b4e:	f002 fd9f 	bl	8003690 <HAL_ADC_ConfigChannel>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000b58:	f001 f984 	bl	8001e64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8000b5c:	2312      	movs	r3, #18
 8000b5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8000b60:	2306      	movs	r3, #6
 8000b62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b64:	463b      	mov	r3, r7
 8000b66:	4619      	mov	r1, r3
 8000b68:	4809      	ldr	r0, [pc, #36]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000b6a:	f002 fd91 	bl	8003690 <HAL_ADC_ConfigChannel>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000b74:	f001 f976 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)bufferAdc1Dma, hadc1.Init.NbrOfConversion);
 8000b78:	4b05      	ldr	r3, [pc, #20]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000b7a:	69db      	ldr	r3, [r3, #28]
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	4907      	ldr	r1, [pc, #28]	; (8000b9c <MX_ADC1_Init+0x140>)
 8000b80:	4803      	ldr	r0, [pc, #12]	; (8000b90 <MX_ADC1_Init+0x134>)
 8000b82:	f002 fc6b 	bl	800345c <HAL_ADC_Start_DMA>
  /* USER CODE END ADC1_Init 2 */

}
 8000b86:	bf00      	nop
 8000b88:	3710      	adds	r7, #16
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20000a3c 	.word	0x20000a3c
 8000b94:	40012000 	.word	0x40012000
 8000b98:	0f000001 	.word	0x0f000001
 8000b9c:	2000ad08 	.word	0x2000ad08

08000ba0 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ba6:	463b      	mov	r3, r7
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000bb2:	4b2c      	ldr	r3, [pc, #176]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000bb4:	4a2c      	ldr	r2, [pc, #176]	; (8000c68 <MX_ADC3_Init+0xc8>)
 8000bb6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000bb8:	4b2a      	ldr	r3, [pc, #168]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000bba:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000bbe:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000bc0:	4b28      	ldr	r3, [pc, #160]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ENABLE;
 8000bc6:	4b27      	ldr	r3, [pc, #156]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000bc8:	2201      	movs	r2, #1
 8000bca:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000bcc:	4b25      	ldr	r3, [pc, #148]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000bce:	2201      	movs	r2, #1
 8000bd0:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000bd2:	4b24      	ldr	r3, [pc, #144]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bda:	4b22      	ldr	r3, [pc, #136]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000be0:	4b20      	ldr	r3, [pc, #128]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000be2:	4a22      	ldr	r2, [pc, #136]	; (8000c6c <MX_ADC3_Init+0xcc>)
 8000be4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000be6:	4b1f      	ldr	r3, [pc, #124]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 2;
 8000bec:	4b1d      	ldr	r3, [pc, #116]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000bee:	2202      	movs	r2, #2
 8000bf0:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8000bf2:	4b1c      	ldr	r3, [pc, #112]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000bfa:	4b1a      	ldr	r3, [pc, #104]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000c00:	4818      	ldr	r0, [pc, #96]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000c02:	f002 fbe7 	bl	80033d4 <HAL_ADC_Init>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000c0c:	f001 f92a 	bl	8001e64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000c10:	230a      	movs	r3, #10
 8000c12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000c14:	2301      	movs	r3, #1
 8000c16:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000c1c:	463b      	mov	r3, r7
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4810      	ldr	r0, [pc, #64]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000c22:	f002 fd35 	bl	8003690 <HAL_ADC_ConfigChannel>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000c2c:	f001 f91a 	bl	8001e64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000c30:	230b      	movs	r3, #11
 8000c32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000c34:	2302      	movs	r3, #2
 8000c36:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000c38:	463b      	mov	r3, r7
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4809      	ldr	r0, [pc, #36]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000c3e:	f002 fd27 	bl	8003690 <HAL_ADC_ConfigChannel>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_ADC3_Init+0xac>
  {
    Error_Handler();
 8000c48:	f001 f90c 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */
  HAL_ADC_Start_DMA(&hadc3, (uint32_t*)bufferAdc3Dma, hadc3.Init.NbrOfConversion);
 8000c4c:	4b05      	ldr	r3, [pc, #20]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000c4e:	69db      	ldr	r3, [r3, #28]
 8000c50:	461a      	mov	r2, r3
 8000c52:	4907      	ldr	r1, [pc, #28]	; (8000c70 <MX_ADC3_Init+0xd0>)
 8000c54:	4803      	ldr	r0, [pc, #12]	; (8000c64 <MX_ADC3_Init+0xc4>)
 8000c56:	f002 fc01 	bl	800345c <HAL_ADC_Start_DMA>
  /* USER CODE END ADC3_Init 2 */

}
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	20000a84 	.word	0x20000a84
 8000c68:	40012200 	.word	0x40012200
 8000c6c:	0f000001 	.word	0x0f000001
 8000c70:	2000ad20 	.word	0x2000ad20

08000c74 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b08c      	sub	sp, #48	; 0x30
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c7c:	f107 031c 	add.w	r3, r7, #28
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	605a      	str	r2, [r3, #4]
 8000c86:	609a      	str	r2, [r3, #8]
 8000c88:	60da      	str	r2, [r3, #12]
 8000c8a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a5f      	ldr	r2, [pc, #380]	; (8000e10 <HAL_ADC_MspInit+0x19c>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d158      	bne.n	8000d48 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	61bb      	str	r3, [r7, #24]
 8000c9a:	4b5e      	ldr	r3, [pc, #376]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9e:	4a5d      	ldr	r2, [pc, #372]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000ca0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ca4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ca6:	4b5b      	ldr	r3, [pc, #364]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cae:	61bb      	str	r3, [r7, #24]
 8000cb0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	617b      	str	r3, [r7, #20]
 8000cb6:	4b57      	ldr	r3, [pc, #348]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	4a56      	ldr	r2, [pc, #344]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000cbc:	f043 0301 	orr.w	r3, r3, #1
 8000cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc2:	4b54      	ldr	r3, [pc, #336]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	f003 0301 	and.w	r3, r3, #1
 8000cca:	617b      	str	r3, [r7, #20]
 8000ccc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = PA0_MAIN_SUPPLY_Pin|PA3_M1_V_Pin|PA4_M2_V_Pin;
 8000cce:	2319      	movs	r3, #25
 8000cd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cda:	f107 031c 	add.w	r3, r7, #28
 8000cde:	4619      	mov	r1, r3
 8000ce0:	484d      	ldr	r0, [pc, #308]	; (8000e18 <HAL_ADC_MspInit+0x1a4>)
 8000ce2:	f003 fd71 	bl	80047c8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8000ce6:	4b4d      	ldr	r3, [pc, #308]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000ce8:	4a4d      	ldr	r2, [pc, #308]	; (8000e20 <HAL_ADC_MspInit+0x1ac>)
 8000cea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000cec:	4b4b      	ldr	r3, [pc, #300]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cf2:	4b4a      	ldr	r3, [pc, #296]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cf8:	4b48      	ldr	r3, [pc, #288]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000cfe:	4b47      	ldr	r3, [pc, #284]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000d00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d04:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d06:	4b45      	ldr	r3, [pc, #276]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000d08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d0c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000d0e:	4b43      	ldr	r3, [pc, #268]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000d10:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d14:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000d16:	4b41      	ldr	r3, [pc, #260]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000d18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d1c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d1e:	4b3f      	ldr	r3, [pc, #252]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000d24:	4b3d      	ldr	r3, [pc, #244]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d2a:	483c      	ldr	r0, [pc, #240]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000d2c:	f003 f94a 	bl	8003fc4 <HAL_DMA_Init>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000d36:	f001 f895 	bl	8001e64 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4a37      	ldr	r2, [pc, #220]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000d3e:	639a      	str	r2, [r3, #56]	; 0x38
 8000d40:	4a36      	ldr	r2, [pc, #216]	; (8000e1c <HAL_ADC_MspInit+0x1a8>)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000d46:	e05e      	b.n	8000e06 <HAL_ADC_MspInit+0x192>
  else if(adcHandle->Instance==ADC3)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a35      	ldr	r2, [pc, #212]	; (8000e24 <HAL_ADC_MspInit+0x1b0>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d159      	bne.n	8000e06 <HAL_ADC_MspInit+0x192>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000d52:	2300      	movs	r3, #0
 8000d54:	613b      	str	r3, [r7, #16]
 8000d56:	4b2f      	ldr	r3, [pc, #188]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d5a:	4a2e      	ldr	r2, [pc, #184]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000d5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d60:	6453      	str	r3, [r2, #68]	; 0x44
 8000d62:	4b2c      	ldr	r3, [pc, #176]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d6a:	613b      	str	r3, [r7, #16]
 8000d6c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60fb      	str	r3, [r7, #12]
 8000d72:	4b28      	ldr	r3, [pc, #160]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	4a27      	ldr	r2, [pc, #156]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000d78:	f043 0304 	orr.w	r3, r3, #4
 8000d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d7e:	4b25      	ldr	r3, [pc, #148]	; (8000e14 <HAL_ADC_MspInit+0x1a0>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d82:	f003 0304 	and.w	r3, r3, #4
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PC0_M1_CURRENT_Pin|PC1_M2_CURRENT_Pin;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d8e:	2303      	movs	r3, #3
 8000d90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d96:	f107 031c 	add.w	r3, r7, #28
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4822      	ldr	r0, [pc, #136]	; (8000e28 <HAL_ADC_MspInit+0x1b4>)
 8000d9e:	f003 fd13 	bl	80047c8 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream0;
 8000da2:	4b22      	ldr	r3, [pc, #136]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000da4:	4a22      	ldr	r2, [pc, #136]	; (8000e30 <HAL_ADC_MspInit+0x1bc>)
 8000da6:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 8000da8:	4b20      	ldr	r3, [pc, #128]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000daa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000dae:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000db0:	4b1e      	ldr	r3, [pc, #120]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000db6:	4b1d      	ldr	r3, [pc, #116]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000dbc:	4b1b      	ldr	r3, [pc, #108]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000dbe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000dc2:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000dc4:	4b19      	ldr	r3, [pc, #100]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000dc6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000dca:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000dcc:	4b17      	ldr	r3, [pc, #92]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000dce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000dd2:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000dd4:	4b15      	ldr	r3, [pc, #84]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000dd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000dda:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 8000ddc:	4b13      	ldr	r3, [pc, #76]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000dde:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000de2:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000de4:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000dea:	4810      	ldr	r0, [pc, #64]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000dec:	f003 f8ea 	bl	8003fc4 <HAL_DMA_Init>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <HAL_ADC_MspInit+0x186>
      Error_Handler();
 8000df6:	f001 f835 	bl	8001e64 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4a0b      	ldr	r2, [pc, #44]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000dfe:	639a      	str	r2, [r3, #56]	; 0x38
 8000e00:	4a0a      	ldr	r2, [pc, #40]	; (8000e2c <HAL_ADC_MspInit+0x1b8>)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000e06:	bf00      	nop
 8000e08:	3730      	adds	r7, #48	; 0x30
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40012000 	.word	0x40012000
 8000e14:	40023800 	.word	0x40023800
 8000e18:	40020000 	.word	0x40020000
 8000e1c:	20000acc 	.word	0x20000acc
 8000e20:	40026470 	.word	0x40026470
 8000e24:	40012200 	.word	0x40012200
 8000e28:	40020800 	.word	0x40020800
 8000e2c:	20000b2c 	.word	0x20000b2c
 8000e30:	40026410 	.word	0x40026410

08000e34 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000e38:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e3a:	4a17      	ldr	r2, [pc, #92]	; (8000e98 <MX_CAN1_Init+0x64>)
 8000e3c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000e3e:	4b15      	ldr	r3, [pc, #84]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e40:	2210      	movs	r2, #16
 8000e42:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000e44:	4b13      	ldr	r3, [pc, #76]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000e4a:	4b12      	ldr	r3, [pc, #72]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000e50:	4b10      	ldr	r3, [pc, #64]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000e56:	4b0f      	ldr	r3, [pc, #60]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000e5c:	4b0d      	ldr	r3, [pc, #52]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000e62:	4b0c      	ldr	r3, [pc, #48]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000e68:	4b0a      	ldr	r3, [pc, #40]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000e6e:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000e74:	4b07      	ldr	r3, [pc, #28]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000e7a:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000e80:	4804      	ldr	r0, [pc, #16]	; (8000e94 <MX_CAN1_Init+0x60>)
 8000e82:	f002 fea5 	bl	8003bd0 <HAL_CAN_Init>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000e8c:	f000 ffea 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000e90:	bf00      	nop
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20000b8c 	.word	0x20000b8c
 8000e98:	40006400 	.word	0x40006400

08000e9c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b08a      	sub	sp, #40	; 0x28
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea4:	f107 0314 	add.w	r3, r7, #20
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
 8000eb2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a19      	ldr	r2, [pc, #100]	; (8000f20 <HAL_CAN_MspInit+0x84>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d12b      	bne.n	8000f16 <HAL_CAN_MspInit+0x7a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	613b      	str	r3, [r7, #16]
 8000ec2:	4b18      	ldr	r3, [pc, #96]	; (8000f24 <HAL_CAN_MspInit+0x88>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec6:	4a17      	ldr	r2, [pc, #92]	; (8000f24 <HAL_CAN_MspInit+0x88>)
 8000ec8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ecc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ece:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <HAL_CAN_MspInit+0x88>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	60fb      	str	r3, [r7, #12]
 8000ede:	4b11      	ldr	r3, [pc, #68]	; (8000f24 <HAL_CAN_MspInit+0x88>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee2:	4a10      	ldr	r2, [pc, #64]	; (8000f24 <HAL_CAN_MspInit+0x88>)
 8000ee4:	f043 0308 	orr.w	r3, r3, #8
 8000ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eea:	4b0e      	ldr	r3, [pc, #56]	; (8000f24 <HAL_CAN_MspInit+0x88>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eee:	f003 0308 	and.w	r3, r3, #8
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efa:	2302      	movs	r3, #2
 8000efc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f02:	2303      	movs	r3, #3
 8000f04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000f06:	2309      	movs	r3, #9
 8000f08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4805      	ldr	r0, [pc, #20]	; (8000f28 <HAL_CAN_MspInit+0x8c>)
 8000f12:	f003 fc59 	bl	80047c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000f16:	bf00      	nop
 8000f18:	3728      	adds	r7, #40	; 0x28
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40006400 	.word	0x40006400
 8000f24:	40023800 	.word	0x40023800
 8000f28:	40020c00 	.word	0x40020c00

08000f2c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000f30:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <MX_CRC_Init+0x20>)
 8000f32:	4a07      	ldr	r2, [pc, #28]	; (8000f50 <MX_CRC_Init+0x24>)
 8000f34:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000f36:	4805      	ldr	r0, [pc, #20]	; (8000f4c <MX_CRC_Init+0x20>)
 8000f38:	f003 f828 	bl	8003f8c <HAL_CRC_Init>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000f42:	f000 ff8f 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000bb4 	.word	0x20000bb4
 8000f50:	40023000 	.word	0x40023000

08000f54 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a0b      	ldr	r2, [pc, #44]	; (8000f90 <HAL_CRC_MspInit+0x3c>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d10d      	bne.n	8000f82 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	4b0a      	ldr	r3, [pc, #40]	; (8000f94 <HAL_CRC_MspInit+0x40>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	4a09      	ldr	r2, [pc, #36]	; (8000f94 <HAL_CRC_MspInit+0x40>)
 8000f70:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f74:	6313      	str	r3, [r2, #48]	; 0x30
 8000f76:	4b07      	ldr	r3, [pc, #28]	; (8000f94 <HAL_CRC_MspInit+0x40>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000f82:	bf00      	nop
 8000f84:	3714      	adds	r7, #20
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	40023000 	.word	0x40023000
 8000f94:	40023800 	.word	0x40023800

08000f98 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08a      	sub	sp, #40	; 0x28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8000fa4:	f00d f9b6 	bl	800e314 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8000fa8:	4b58      	ldr	r3, [pc, #352]	; (800110c <pvPortMallocMicroROS+0x174>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d101      	bne.n	8000fb4 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8000fb0:	f000 f980 	bl	80012b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000fb4:	4b56      	ldr	r3, [pc, #344]	; (8001110 <pvPortMallocMicroROS+0x178>)
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	f040 808e 	bne.w	80010de <pvPortMallocMicroROS+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d01d      	beq.n	8001004 <pvPortMallocMicroROS+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8000fc8:	2208      	movs	r2, #8
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4413      	add	r3, r2
 8000fce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f003 0307 	and.w	r3, r3, #7
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d014      	beq.n	8001004 <pvPortMallocMicroROS+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f023 0307 	bic.w	r3, r3, #7
 8000fe0:	3308      	adds	r3, #8
 8000fe2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f003 0307 	and.w	r3, r3, #7
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d00a      	beq.n	8001004 <pvPortMallocMicroROS+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ff2:	f383 8811 	msr	BASEPRI, r3
 8000ff6:	f3bf 8f6f 	isb	sy
 8000ffa:	f3bf 8f4f 	dsb	sy
 8000ffe:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001000:	bf00      	nop
 8001002:	e7fe      	b.n	8001002 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d069      	beq.n	80010de <pvPortMallocMicroROS+0x146>
 800100a:	4b42      	ldr	r3, [pc, #264]	; (8001114 <pvPortMallocMicroROS+0x17c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	687a      	ldr	r2, [r7, #4]
 8001010:	429a      	cmp	r2, r3
 8001012:	d864      	bhi.n	80010de <pvPortMallocMicroROS+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001014:	4b40      	ldr	r3, [pc, #256]	; (8001118 <pvPortMallocMicroROS+0x180>)
 8001016:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001018:	4b3f      	ldr	r3, [pc, #252]	; (8001118 <pvPortMallocMicroROS+0x180>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800101e:	e004      	b.n	800102a <pvPortMallocMicroROS+0x92>
				{
					pxPreviousBlock = pxBlock;
 8001020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001022:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800102a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	429a      	cmp	r2, r3
 8001032:	d903      	bls.n	800103c <pvPortMallocMicroROS+0xa4>
 8001034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1f1      	bne.n	8001020 <pvPortMallocMicroROS+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800103c:	4b33      	ldr	r3, [pc, #204]	; (800110c <pvPortMallocMicroROS+0x174>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001042:	429a      	cmp	r2, r3
 8001044:	d04b      	beq.n	80010de <pvPortMallocMicroROS+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001046:	6a3b      	ldr	r3, [r7, #32]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2208      	movs	r2, #8
 800104c:	4413      	add	r3, r2
 800104e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	6a3b      	ldr	r3, [r7, #32]
 8001056:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800105a:	685a      	ldr	r2, [r3, #4]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	1ad2      	subs	r2, r2, r3
 8001060:	2308      	movs	r3, #8
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	429a      	cmp	r2, r3
 8001066:	d91f      	bls.n	80010a8 <pvPortMallocMicroROS+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001068:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4413      	add	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	f003 0307 	and.w	r3, r3, #7
 8001076:	2b00      	cmp	r3, #0
 8001078:	d00a      	beq.n	8001090 <pvPortMallocMicroROS+0xf8>
	__asm volatile
 800107a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800107e:	f383 8811 	msr	BASEPRI, r3
 8001082:	f3bf 8f6f 	isb	sy
 8001086:	f3bf 8f4f 	dsb	sy
 800108a:	613b      	str	r3, [r7, #16]
}
 800108c:	bf00      	nop
 800108e:	e7fe      	b.n	800108e <pvPortMallocMicroROS+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001092:	685a      	ldr	r2, [r3, #4]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	1ad2      	subs	r2, r2, r3
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800109c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800109e:	687a      	ldr	r2, [r7, #4]
 80010a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80010a2:	69b8      	ldr	r0, [r7, #24]
 80010a4:	f000 f968 	bl	8001378 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80010a8:	4b1a      	ldr	r3, [pc, #104]	; (8001114 <pvPortMallocMicroROS+0x17c>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	4a18      	ldr	r2, [pc, #96]	; (8001114 <pvPortMallocMicroROS+0x17c>)
 80010b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80010b6:	4b17      	ldr	r3, [pc, #92]	; (8001114 <pvPortMallocMicroROS+0x17c>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	4b18      	ldr	r3, [pc, #96]	; (800111c <pvPortMallocMicroROS+0x184>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d203      	bcs.n	80010ca <pvPortMallocMicroROS+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80010c2:	4b14      	ldr	r3, [pc, #80]	; (8001114 <pvPortMallocMicroROS+0x17c>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a15      	ldr	r2, [pc, #84]	; (800111c <pvPortMallocMicroROS+0x184>)
 80010c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80010ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010cc:	685a      	ldr	r2, [r3, #4]
 80010ce:	4b10      	ldr	r3, [pc, #64]	; (8001110 <pvPortMallocMicroROS+0x178>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	431a      	orrs	r2, r3
 80010d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80010d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80010de:	f00d f927 	bl	800e330 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	f003 0307 	and.w	r3, r3, #7
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d00a      	beq.n	8001102 <pvPortMallocMicroROS+0x16a>
	__asm volatile
 80010ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010f0:	f383 8811 	msr	BASEPRI, r3
 80010f4:	f3bf 8f6f 	isb	sy
 80010f8:	f3bf 8f4f 	dsb	sy
 80010fc:	60fb      	str	r3, [r7, #12]
}
 80010fe:	bf00      	nop
 8001100:	e7fe      	b.n	8001100 <pvPortMallocMicroROS+0x168>
	return pvReturn;
 8001102:	69fb      	ldr	r3, [r7, #28]
}
 8001104:	4618      	mov	r0, r3
 8001106:	3728      	adds	r7, #40	; 0x28
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	200047c4 	.word	0x200047c4
 8001110:	200047d0 	.word	0x200047d0
 8001114:	200047c8 	.word	0x200047c8
 8001118:	200047bc 	.word	0x200047bc
 800111c:	200047cc 	.word	0x200047cc

08001120 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d048      	beq.n	80011c4 <vPortFreeMicroROS+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001132:	2308      	movs	r3, #8
 8001134:	425b      	negs	r3, r3
 8001136:	697a      	ldr	r2, [r7, #20]
 8001138:	4413      	add	r3, r2
 800113a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	685a      	ldr	r2, [r3, #4]
 8001144:	4b21      	ldr	r3, [pc, #132]	; (80011cc <vPortFreeMicroROS+0xac>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4013      	ands	r3, r2
 800114a:	2b00      	cmp	r3, #0
 800114c:	d10a      	bne.n	8001164 <vPortFreeMicroROS+0x44>
	__asm volatile
 800114e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001152:	f383 8811 	msr	BASEPRI, r3
 8001156:	f3bf 8f6f 	isb	sy
 800115a:	f3bf 8f4f 	dsb	sy
 800115e:	60fb      	str	r3, [r7, #12]
}
 8001160:	bf00      	nop
 8001162:	e7fe      	b.n	8001162 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d00a      	beq.n	8001182 <vPortFreeMicroROS+0x62>
	__asm volatile
 800116c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001170:	f383 8811 	msr	BASEPRI, r3
 8001174:	f3bf 8f6f 	isb	sy
 8001178:	f3bf 8f4f 	dsb	sy
 800117c:	60bb      	str	r3, [r7, #8]
}
 800117e:	bf00      	nop
 8001180:	e7fe      	b.n	8001180 <vPortFreeMicroROS+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	685a      	ldr	r2, [r3, #4]
 8001186:	4b11      	ldr	r3, [pc, #68]	; (80011cc <vPortFreeMicroROS+0xac>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4013      	ands	r3, r2
 800118c:	2b00      	cmp	r3, #0
 800118e:	d019      	beq.n	80011c4 <vPortFreeMicroROS+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d115      	bne.n	80011c4 <vPortFreeMicroROS+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	685a      	ldr	r2, [r3, #4]
 800119c:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <vPortFreeMicroROS+0xac>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	43db      	mvns	r3, r3
 80011a2:	401a      	ands	r2, r3
 80011a4:	693b      	ldr	r3, [r7, #16]
 80011a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80011a8:	f00d f8b4 	bl	800e314 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	685a      	ldr	r2, [r3, #4]
 80011b0:	4b07      	ldr	r3, [pc, #28]	; (80011d0 <vPortFreeMicroROS+0xb0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4413      	add	r3, r2
 80011b6:	4a06      	ldr	r2, [pc, #24]	; (80011d0 <vPortFreeMicroROS+0xb0>)
 80011b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80011ba:	6938      	ldr	r0, [r7, #16]
 80011bc:	f000 f8dc 	bl	8001378 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80011c0:	f00d f8b6 	bl	800e330 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80011c4:	bf00      	nop
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	200047d0 	.word	0x200047d0
 80011d0:	200047c8 	.word	0x200047c8

080011d4 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80011d4:	b480      	push	{r7}
 80011d6:	b087      	sub	sp, #28
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80011e0:	2308      	movs	r3, #8
 80011e2:	425b      	negs	r3, r3
 80011e4:	697a      	ldr	r2, [r7, #20]
 80011e6:	4413      	add	r3, r2
 80011e8:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	685a      	ldr	r2, [r3, #4]
 80011f2:	4b06      	ldr	r3, [pc, #24]	; (800120c <getBlockSize+0x38>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	43db      	mvns	r3, r3
 80011f8:	4013      	ands	r3, r2
 80011fa:	60fb      	str	r3, [r7, #12]

	return count;
 80011fc:	68fb      	ldr	r3, [r7, #12]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	371c      	adds	r7, #28
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	200047d0 	.word	0x200047d0

08001210 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800121a:	f00d f87b 	bl	800e314 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 800121e:	6838      	ldr	r0, [r7, #0]
 8001220:	f7ff feba 	bl	8000f98 <pvPortMallocMicroROS>
 8001224:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d017      	beq.n	800125c <pvPortReallocMicroROS+0x4c>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d014      	beq.n	800125c <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff ffce 	bl	80011d4 <getBlockSize>
 8001238:	4603      	mov	r3, r0
 800123a:	2208      	movs	r2, #8
 800123c:	1a9b      	subs	r3, r3, r2
 800123e:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001240:	683a      	ldr	r2, [r7, #0]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	429a      	cmp	r2, r3
 8001246:	d201      	bcs.n	800124c <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 800124c:	68fa      	ldr	r2, [r7, #12]
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	68b8      	ldr	r0, [r7, #8]
 8001252:	f019 ff39 	bl	801b0c8 <memcpy>

		vPortFreeMicroROS(pv);
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff ff62 	bl	8001120 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 800125c:	f00d f868 	bl	800e330 <xTaskResumeAll>

	return newmem;
 8001260:	68bb      	ldr	r3, [r7, #8]
}
 8001262:	4618      	mov	r0, r3
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b086      	sub	sp, #24
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001274:	f00d f84e 	bl	800e314 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	fb02 f303 	mul.w	r3, r2, r3
 8001280:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8001282:	6978      	ldr	r0, [r7, #20]
 8001284:	f7ff fe88 	bl	8000f98 <pvPortMallocMicroROS>
 8001288:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	613b      	str	r3, [r7, #16]

  	while(count--)
 800128e:	e004      	b.n	800129a <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	1c5a      	adds	r2, r3, #1
 8001294:	613a      	str	r2, [r7, #16]
 8001296:	2200      	movs	r2, #0
 8001298:	701a      	strb	r2, [r3, #0]
  	while(count--)
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	1e5a      	subs	r2, r3, #1
 800129e:	617a      	str	r2, [r7, #20]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d1f5      	bne.n	8001290 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 80012a4:	f00d f844 	bl	800e330 <xTaskResumeAll>
  	return mem;
 80012a8:	68fb      	ldr	r3, [r7, #12]
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3718      	adds	r7, #24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
	...

080012b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80012ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80012be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80012c0:	4b27      	ldr	r3, [pc, #156]	; (8001360 <prvHeapInit+0xac>)
 80012c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f003 0307 	and.w	r3, r3, #7
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d00c      	beq.n	80012e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	3307      	adds	r3, #7
 80012d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f023 0307 	bic.w	r3, r3, #7
 80012da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80012dc:	68ba      	ldr	r2, [r7, #8]
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	4a1f      	ldr	r2, [pc, #124]	; (8001360 <prvHeapInit+0xac>)
 80012e4:	4413      	add	r3, r2
 80012e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80012ec:	4a1d      	ldr	r2, [pc, #116]	; (8001364 <prvHeapInit+0xb0>)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80012f2:	4b1c      	ldr	r3, [pc, #112]	; (8001364 <prvHeapInit+0xb0>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	68ba      	ldr	r2, [r7, #8]
 80012fc:	4413      	add	r3, r2
 80012fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8001300:	2208      	movs	r2, #8
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	1a9b      	subs	r3, r3, r2
 8001306:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	f023 0307 	bic.w	r3, r3, #7
 800130e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	4a15      	ldr	r2, [pc, #84]	; (8001368 <prvHeapInit+0xb4>)
 8001314:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8001316:	4b14      	ldr	r3, [pc, #80]	; (8001368 <prvHeapInit+0xb4>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2200      	movs	r2, #0
 800131c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800131e:	4b12      	ldr	r3, [pc, #72]	; (8001368 <prvHeapInit+0xb4>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	68fa      	ldr	r2, [r7, #12]
 800132e:	1ad2      	subs	r2, r2, r3
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001334:	4b0c      	ldr	r3, [pc, #48]	; (8001368 <prvHeapInit+0xb4>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	4a0a      	ldr	r2, [pc, #40]	; (800136c <prvHeapInit+0xb8>)
 8001342:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	4a09      	ldr	r2, [pc, #36]	; (8001370 <prvHeapInit+0xbc>)
 800134a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800134c:	4b09      	ldr	r3, [pc, #36]	; (8001374 <prvHeapInit+0xc0>)
 800134e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001352:	601a      	str	r2, [r3, #0]
}
 8001354:	bf00      	nop
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	20000bbc 	.word	0x20000bbc
 8001364:	200047bc 	.word	0x200047bc
 8001368:	200047c4 	.word	0x200047c4
 800136c:	200047cc 	.word	0x200047cc
 8001370:	200047c8 	.word	0x200047c8
 8001374:	200047d0 	.word	0x200047d0

08001378 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001380:	4b28      	ldr	r3, [pc, #160]	; (8001424 <prvInsertBlockIntoFreeList+0xac>)
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	e002      	b.n	800138c <prvInsertBlockIntoFreeList+0x14>
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	687a      	ldr	r2, [r7, #4]
 8001392:	429a      	cmp	r2, r3
 8001394:	d8f7      	bhi.n	8001386 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	68ba      	ldr	r2, [r7, #8]
 80013a0:	4413      	add	r3, r2
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d108      	bne.n	80013ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	685a      	ldr	r2, [r3, #4]
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	441a      	add	r2, r3
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	441a      	add	r2, r3
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	429a      	cmp	r2, r3
 80013cc:	d118      	bne.n	8001400 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	4b15      	ldr	r3, [pc, #84]	; (8001428 <prvInsertBlockIntoFreeList+0xb0>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d00d      	beq.n	80013f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685a      	ldr	r2, [r3, #4]
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	441a      	add	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	e008      	b.n	8001408 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80013f6:	4b0c      	ldr	r3, [pc, #48]	; (8001428 <prvInsertBlockIntoFreeList+0xb0>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	e003      	b.n	8001408 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	429a      	cmp	r2, r3
 800140e:	d002      	beq.n	8001416 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001416:	bf00      	nop
 8001418:	3714      	adds	r7, #20
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	200047bc 	.word	0x200047bc
 8001428:	200047c4 	.word	0x200047c4

0800142c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	607b      	str	r3, [r7, #4]
 8001436:	4b18      	ldr	r3, [pc, #96]	; (8001498 <MX_DMA_Init+0x6c>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	4a17      	ldr	r2, [pc, #92]	; (8001498 <MX_DMA_Init+0x6c>)
 800143c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001440:	6313      	str	r3, [r2, #48]	; 0x30
 8001442:	4b15      	ldr	r3, [pc, #84]	; (8001498 <MX_DMA_Init+0x6c>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001446:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800144a:	607b      	str	r3, [r7, #4]
 800144c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800144e:	2200      	movs	r2, #0
 8001450:	2105      	movs	r1, #5
 8001452:	2038      	movs	r0, #56	; 0x38
 8001454:	f002 fd70 	bl	8003f38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001458:	2038      	movs	r0, #56	; 0x38
 800145a:	f002 fd89 	bl	8003f70 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 800145e:	2200      	movs	r2, #0
 8001460:	2105      	movs	r1, #5
 8001462:	203a      	movs	r0, #58	; 0x3a
 8001464:	f002 fd68 	bl	8003f38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001468:	203a      	movs	r0, #58	; 0x3a
 800146a:	f002 fd81 	bl	8003f70 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 800146e:	2200      	movs	r2, #0
 8001470:	2105      	movs	r1, #5
 8001472:	203c      	movs	r0, #60	; 0x3c
 8001474:	f002 fd60 	bl	8003f38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001478:	203c      	movs	r0, #60	; 0x3c
 800147a:	f002 fd79 	bl	8003f70 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800147e:	2200      	movs	r2, #0
 8001480:	2105      	movs	r1, #5
 8001482:	2046      	movs	r0, #70	; 0x46
 8001484:	f002 fd58 	bl	8003f38 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001488:	2046      	movs	r0, #70	; 0x46
 800148a:	f002 fd71 	bl	8003f70 <HAL_NVIC_EnableIRQ>

}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40023800 	.word	0x40023800

0800149c <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80014aa:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 80014ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014b0:	4904      	ldr	r1, [pc, #16]	; (80014c4 <cubemx_transport_open+0x28>)
 80014b2:	68f8      	ldr	r0, [r7, #12]
 80014b4:	f007 f84e 	bl	8008554 <HAL_UART_Receive_DMA>
    return true;
 80014b8:	2301      	movs	r3, #1
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	200047d4 	.word	0x200047d4

080014c8 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80014d6:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 80014d8:	68f8      	ldr	r0, [r7, #12]
 80014da:	f007 f86b 	bl	80085b4 <HAL_UART_DMAStop>
    return true;
 80014de:	2301      	movs	r3, #1
}
 80014e0:	4618      	mov	r0, r3
 80014e2:	3710      	adds	r7, #16
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	607a      	str	r2, [r7, #4]
 80014f4:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80014fc:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b20      	cmp	r3, #32
 8001508:	d11c      	bne.n	8001544 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	b29b      	uxth	r3, r3
 800150e:	461a      	mov	r2, r3
 8001510:	68b9      	ldr	r1, [r7, #8]
 8001512:	6978      	ldr	r0, [r7, #20]
 8001514:	f006 ffa0 	bl	8008458 <HAL_UART_Transmit_DMA>
 8001518:	4603      	mov	r3, r0
 800151a:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 800151c:	e002      	b.n	8001524 <cubemx_transport_write+0x3c>
            osDelay(1);
 800151e:	2001      	movs	r0, #1
 8001520:	f00b feac 	bl	800d27c <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8001524:	7cfb      	ldrb	r3, [r7, #19]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d105      	bne.n	8001536 <cubemx_transport_write+0x4e>
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001530:	b2db      	uxtb	r3, r3
 8001532:	2b20      	cmp	r3, #32
 8001534:	d1f3      	bne.n	800151e <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8001536:	7cfb      	ldrb	r3, [r7, #19]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d101      	bne.n	8001540 <cubemx_transport_write+0x58>
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	e002      	b.n	8001546 <cubemx_transport_write+0x5e>
 8001540:	2300      	movs	r3, #0
 8001542:	e000      	b.n	8001546 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8001544:	2300      	movs	r3, #0
    }
}
 8001546:	4618      	mov	r0, r3
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
	...

08001550 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
 800155c:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001564:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800156a:	b672      	cpsid	i
}
 800156c:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800157a:	4a1c      	ldr	r2, [pc, #112]	; (80015ec <cubemx_transport_read+0x9c>)
 800157c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800157e:	b662      	cpsie	i
}
 8001580:	bf00      	nop
        __enable_irq();
        ms_used++;
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3301      	adds	r3, #1
 8001586:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8001588:	2001      	movs	r0, #1
 800158a:	f00b fe77 	bl	800d27c <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 800158e:	4b18      	ldr	r3, [pc, #96]	; (80015f0 <cubemx_transport_read+0xa0>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	4b16      	ldr	r3, [pc, #88]	; (80015ec <cubemx_transport_read+0x9c>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	429a      	cmp	r2, r3
 8001598:	d103      	bne.n	80015a2 <cubemx_transport_read+0x52>
 800159a:	69fa      	ldr	r2, [r7, #28]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	429a      	cmp	r2, r3
 80015a0:	dbe3      	blt.n	800156a <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80015a6:	e011      	b.n	80015cc <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <cubemx_transport_read+0xa0>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	68b9      	ldr	r1, [r7, #8]
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	440b      	add	r3, r1
 80015b2:	4910      	ldr	r1, [pc, #64]	; (80015f4 <cubemx_transport_read+0xa4>)
 80015b4:	5c8a      	ldrb	r2, [r1, r2]
 80015b6:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 80015b8:	4b0d      	ldr	r3, [pc, #52]	; (80015f0 <cubemx_transport_read+0xa0>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	3301      	adds	r3, #1
 80015be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015c2:	4a0b      	ldr	r2, [pc, #44]	; (80015f0 <cubemx_transport_read+0xa0>)
 80015c4:	6013      	str	r3, [r2, #0]
        wrote++;
 80015c6:	69bb      	ldr	r3, [r7, #24]
 80015c8:	3301      	adds	r3, #1
 80015ca:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80015cc:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <cubemx_transport_read+0xa0>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	4b06      	ldr	r3, [pc, #24]	; (80015ec <cubemx_transport_read+0x9c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d003      	beq.n	80015e0 <cubemx_transport_read+0x90>
 80015d8:	69ba      	ldr	r2, [r7, #24]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d3e3      	bcc.n	80015a8 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 80015e0:	69bb      	ldr	r3, [r7, #24]
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3720      	adds	r7, #32
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20004fd8 	.word	0x20004fd8
 80015f0:	20004fd4 	.word	0x20004fd4
 80015f4:	200047d4 	.word	0x200047d4

080015f8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of rosTaskLed */
  rosTaskLedHandle = osThreadNew(StartTaskLed, NULL, &rosTaskLed_attributes);
 80015fc:	4a0c      	ldr	r2, [pc, #48]	; (8001630 <MX_FREERTOS_Init+0x38>)
 80015fe:	2100      	movs	r1, #0
 8001600:	480c      	ldr	r0, [pc, #48]	; (8001634 <MX_FREERTOS_Init+0x3c>)
 8001602:	f00b fda9 	bl	800d158 <osThreadNew>
 8001606:	4603      	mov	r3, r0
 8001608:	4a0b      	ldr	r2, [pc, #44]	; (8001638 <MX_FREERTOS_Init+0x40>)
 800160a:	6013      	str	r3, [r2, #0]

  /* creation of rosTaskCom */
  rosTaskComHandle = osThreadNew(StartTaskCom, NULL, &rosTaskCom_attributes);
 800160c:	4a0b      	ldr	r2, [pc, #44]	; (800163c <MX_FREERTOS_Init+0x44>)
 800160e:	2100      	movs	r1, #0
 8001610:	480b      	ldr	r0, [pc, #44]	; (8001640 <MX_FREERTOS_Init+0x48>)
 8001612:	f00b fda1 	bl	800d158 <osThreadNew>
 8001616:	4603      	mov	r3, r0
 8001618:	4a0a      	ldr	r2, [pc, #40]	; (8001644 <MX_FREERTOS_Init+0x4c>)
 800161a:	6013      	str	r3, [r2, #0]

  /* creation of rosTaskAnalog */
  rosTaskAnalogHandle = osThreadNew(StartTaskAnalog, NULL, &rosTaskAnalog_attributes);
 800161c:	4a0a      	ldr	r2, [pc, #40]	; (8001648 <MX_FREERTOS_Init+0x50>)
 800161e:	2100      	movs	r1, #0
 8001620:	480a      	ldr	r0, [pc, #40]	; (800164c <MX_FREERTOS_Init+0x54>)
 8001622:	f00b fd99 	bl	800d158 <osThreadNew>
 8001626:	4603      	mov	r3, r0
 8001628:	4a09      	ldr	r2, [pc, #36]	; (8001650 <MX_FREERTOS_Init+0x58>)
 800162a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800162c:	bf00      	nop
 800162e:	bd80      	pop	{r7, pc}
 8001630:	0801c7d0 	.word	0x0801c7d0
 8001634:	08001655 	.word	0x08001655
 8001638:	200050a8 	.word	0x200050a8
 800163c:	0801c7f4 	.word	0x0801c7f4
 8001640:	08001689 	.word	0x08001689
 8001644:	20005968 	.word	0x20005968
 8001648:	0801c818 	.word	0x0801c818
 800164c:	080019b1 	.word	0x080019b1
 8001650:	2000a848 	.word	0x2000a848

08001654 <StartTaskLed>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTaskLed */
void StartTaskLed(void *argument)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800165c:	f00e fad6 	bl	800fc0c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartTaskLed */
  /* Infinite loop */
  for(;;)
  {
		HAL_GPIO_WritePin(O_LED_D2_GPIO_Port, O_LED_D2_Pin, 1);
 8001660:	2201      	movs	r2, #1
 8001662:	2140      	movs	r1, #64	; 0x40
 8001664:	4807      	ldr	r0, [pc, #28]	; (8001684 <StartTaskLed+0x30>)
 8001666:	f003 fa4b 	bl	8004b00 <HAL_GPIO_WritePin>
		osDelay(100);
 800166a:	2064      	movs	r0, #100	; 0x64
 800166c:	f00b fe06 	bl	800d27c <osDelay>
		HAL_GPIO_WritePin(O_LED_D2_GPIO_Port, O_LED_D2_Pin, 0);
 8001670:	2200      	movs	r2, #0
 8001672:	2140      	movs	r1, #64	; 0x40
 8001674:	4803      	ldr	r0, [pc, #12]	; (8001684 <StartTaskLed+0x30>)
 8001676:	f003 fa43 	bl	8004b00 <HAL_GPIO_WritePin>
		osDelay(200);
 800167a:	20c8      	movs	r0, #200	; 0xc8
 800167c:	f00b fdfe 	bl	800d27c <osDelay>
		HAL_GPIO_WritePin(O_LED_D2_GPIO_Port, O_LED_D2_Pin, 1);
 8001680:	e7ee      	b.n	8001660 <StartTaskLed+0xc>
 8001682:	bf00      	nop
 8001684:	40020000 	.word	0x40020000

08001688 <StartTaskCom>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskCom */
void StartTaskCom(void *argument)
{
 8001688:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800168c:	b0a4      	sub	sp, #144	; 0x90
 800168e:	af02      	add	r7, sp, #8
 8001690:	61f8      	str	r0, [r7, #28]
  /* USER CODE BEGIN StartTaskCom */
	rmw_uros_set_custom_transport(
 8001692:	4ba3      	ldr	r3, [pc, #652]	; (8001920 <StartTaskCom+0x298>)
 8001694:	9301      	str	r3, [sp, #4]
 8001696:	4ba3      	ldr	r3, [pc, #652]	; (8001924 <StartTaskCom+0x29c>)
 8001698:	9300      	str	r3, [sp, #0]
 800169a:	4ba3      	ldr	r3, [pc, #652]	; (8001928 <StartTaskCom+0x2a0>)
 800169c:	4aa3      	ldr	r2, [pc, #652]	; (800192c <StartTaskCom+0x2a4>)
 800169e:	49a4      	ldr	r1, [pc, #656]	; (8001930 <StartTaskCom+0x2a8>)
 80016a0:	2001      	movs	r0, #1
 80016a2:	f00f f9d5 	bl	8010a50 <rmw_uros_set_custom_transport>
		cubemx_transport_open,
		cubemx_transport_close,
		cubemx_transport_write,
		cubemx_transport_read);

	rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 80016a6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80016aa:	4618      	mov	r0, r3
 80016ac:	f00f f952 	bl	8010954 <rcutils_get_zero_initialized_allocator>
	freeRTOS_allocator.allocate = microros_allocate;
 80016b0:	4ba0      	ldr	r3, [pc, #640]	; (8001934 <StartTaskCom+0x2ac>)
 80016b2:	673b      	str	r3, [r7, #112]	; 0x70
	freeRTOS_allocator.deallocate = microros_deallocate;
 80016b4:	4ba0      	ldr	r3, [pc, #640]	; (8001938 <StartTaskCom+0x2b0>)
 80016b6:	677b      	str	r3, [r7, #116]	; 0x74
	freeRTOS_allocator.reallocate = microros_reallocate;
 80016b8:	4ba0      	ldr	r3, [pc, #640]	; (800193c <StartTaskCom+0x2b4>)
 80016ba:	67bb      	str	r3, [r7, #120]	; 0x78
	freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 80016bc:	4ba0      	ldr	r3, [pc, #640]	; (8001940 <StartTaskCom+0x2b8>)
 80016be:	67fb      	str	r3, [r7, #124]	; 0x7c

	if (!rcutils_set_default_allocator(&freeRTOS_allocator))
 80016c0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80016c4:	4618      	mov	r0, r3
 80016c6:	f00f f953 	bl	8010970 <rcutils_set_default_allocator>
 80016ca:	4603      	mov	r3, r0
 80016cc:	f083 0301 	eor.w	r3, r3, #1
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d003      	beq.n	80016de <StartTaskCom+0x56>
	{	printf("Error on default allocators (line %d)\n", __LINE__);
 80016d6:	21f0      	movs	r1, #240	; 0xf0
 80016d8:	489a      	ldr	r0, [pc, #616]	; (8001944 <StartTaskCom+0x2bc>)
 80016da:	f019 fe01 	bl	801b2e0 <iprintf>

	rclc_support_t support;
	rcl_allocator_t allocator;
	rcl_node_t node;

	allocator = rcl_get_default_allocator();
 80016de:	463b      	mov	r3, r7
 80016e0:	4618      	mov	r0, r3
 80016e2:	f00f f963 	bl	80109ac <rcutils_get_default_allocator>
 80016e6:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80016ea:	463d      	mov	r5, r7
 80016ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016f0:	682b      	ldr	r3, [r5, #0]
 80016f2:	6023      	str	r3, [r4, #0]

	//create init_options
	rclc_support_init(&support, 0, NULL, &allocator);
 80016f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016f8:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80016fc:	2200      	movs	r2, #0
 80016fe:	2100      	movs	r1, #0
 8001700:	f00f f866 	bl	80107d0 <rclc_support_init>

	// create node
	rclc_node_init_default(&node, "pnav32", "", &support);
 8001704:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001708:	f107 0020 	add.w	r0, r7, #32
 800170c:	4a8e      	ldr	r2, [pc, #568]	; (8001948 <StartTaskCom+0x2c0>)
 800170e:	498f      	ldr	r1, [pc, #572]	; (800194c <StartTaskCom+0x2c4>)
 8001710:	f00f f8a8 	bl	8010864 <rclc_node_init_default>

	// create publisher
	rclc_publisher_init_default( &publisher_int32, &node, ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32), "pInt32");
 8001714:	f010 f976 	bl	8011a04 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 8001718:	4602      	mov	r2, r0
 800171a:	f107 0120 	add.w	r1, r7, #32
 800171e:	4b8c      	ldr	r3, [pc, #560]	; (8001950 <StartTaskCom+0x2c8>)
 8001720:	488c      	ldr	r0, [pc, #560]	; (8001954 <StartTaskCom+0x2cc>)
 8001722:	f00f f8db 	bl	80108dc <rclc_publisher_init_default>
	rclc_publisher_init_default( &publisher_int64, &node, ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int64), "pInt64");
 8001726:	f010 f985 	bl	8011a34 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int64>
 800172a:	4602      	mov	r2, r0
 800172c:	f107 0120 	add.w	r1, r7, #32
 8001730:	4b89      	ldr	r3, [pc, #548]	; (8001958 <StartTaskCom+0x2d0>)
 8001732:	488a      	ldr	r0, [pc, #552]	; (800195c <StartTaskCom+0x2d4>)
 8001734:	f00f f8d2 	bl	80108dc <rclc_publisher_init_default>
	rclc_publisher_init_default( &publisher_color, &node, ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, ColorRGBA), "pColorRGBA");
 8001738:	f010 f94c 	bl	80119d4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA>
 800173c:	4602      	mov	r2, r0
 800173e:	f107 0120 	add.w	r1, r7, #32
 8001742:	4b87      	ldr	r3, [pc, #540]	; (8001960 <StartTaskCom+0x2d8>)
 8001744:	4887      	ldr	r0, [pc, #540]	; (8001964 <StartTaskCom+0x2dc>)
 8001746:	f00f f8c9 	bl	80108dc <rclc_publisher_init_default>
	rclc_publisher_init_default( &publisher_batt, &node, ROSIDL_GET_MSG_TYPE_SUPPORT(sensor_msgs, msg, BatteryState), "pBatt");
 800174a:	f00f fdfb 	bl	8011344 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState>
 800174e:	4602      	mov	r2, r0
 8001750:	f107 0120 	add.w	r1, r7, #32
 8001754:	4b84      	ldr	r3, [pc, #528]	; (8001968 <StartTaskCom+0x2e0>)
 8001756:	4885      	ldr	r0, [pc, #532]	; (800196c <StartTaskCom+0x2e4>)
 8001758:	f00f f8c0 	bl	80108dc <rclc_publisher_init_default>
	rclc_publisher_init_default( &publisher_temp, &node, ROSIDL_GET_MSG_TYPE_SUPPORT(sensor_msgs, msg, Temperature), "pTemp");
 800175c:	f00f fe0a 	bl	8011374 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Temperature>
 8001760:	4602      	mov	r2, r0
 8001762:	f107 0120 	add.w	r1, r7, #32
 8001766:	4b82      	ldr	r3, [pc, #520]	; (8001970 <StartTaskCom+0x2e8>)
 8001768:	4882      	ldr	r0, [pc, #520]	; (8001974 <StartTaskCom+0x2ec>)
 800176a:	f00f f8b7 	bl	80108dc <rclc_publisher_init_default>

	// preinit with random test value
	msgInt32.data = 1;
 800176e:	4b82      	ldr	r3, [pc, #520]	; (8001978 <StartTaskCom+0x2f0>)
 8001770:	2201      	movs	r2, #1
 8001772:	601a      	str	r2, [r3, #0]

	msgInt64.data = 10;
 8001774:	4981      	ldr	r1, [pc, #516]	; (800197c <StartTaskCom+0x2f4>)
 8001776:	f04f 020a 	mov.w	r2, #10
 800177a:	f04f 0300 	mov.w	r3, #0
 800177e:	e9c1 2300 	strd	r2, r3, [r1]

	msgColorRGBA.r= 127;
 8001782:	4b7f      	ldr	r3, [pc, #508]	; (8001980 <StartTaskCom+0x2f8>)
 8001784:	4a7f      	ldr	r2, [pc, #508]	; (8001984 <StartTaskCom+0x2fc>)
 8001786:	601a      	str	r2, [r3, #0]
	msgColorRGBA.g= 127;
 8001788:	4b7d      	ldr	r3, [pc, #500]	; (8001980 <StartTaskCom+0x2f8>)
 800178a:	4a7e      	ldr	r2, [pc, #504]	; (8001984 <StartTaskCom+0x2fc>)
 800178c:	605a      	str	r2, [r3, #4]
	msgColorRGBA.b= 100;
 800178e:	4b7c      	ldr	r3, [pc, #496]	; (8001980 <StartTaskCom+0x2f8>)
 8001790:	4a7d      	ldr	r2, [pc, #500]	; (8001988 <StartTaskCom+0x300>)
 8001792:	609a      	str	r2, [r3, #8]
	msgColorRGBA.a= 200;
 8001794:	4b7a      	ldr	r3, [pc, #488]	; (8001980 <StartTaskCom+0x2f8>)
 8001796:	4a7d      	ldr	r2, [pc, #500]	; (800198c <StartTaskCom+0x304>)
 8001798:	60da      	str	r2, [r3, #12]

	msgBattery.power_supply_status = sensor_msgs__msg__BatteryState__POWER_SUPPLY_STATUS_UNKNOWN;
 800179a:	4b7d      	ldr	r3, [pc, #500]	; (8001990 <StartTaskCom+0x308>)
 800179c:	2200      	movs	r2, #0
 800179e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	msgBattery.power_supply_health = sensor_msgs__msg__BatteryState__POWER_SUPPLY_HEALTH_UNKNOWN;
 80017a2:	4b7b      	ldr	r3, [pc, #492]	; (8001990 <StartTaskCom+0x308>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	msgBattery.power_supply_technology = sensor_msgs__msg__BatteryState__POWER_SUPPLY_TECHNOLOGY_LION;
 80017aa:	4b79      	ldr	r3, [pc, #484]	; (8001990 <StartTaskCom+0x308>)
 80017ac:	2202      	movs	r2, #2
 80017ae:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	msgBattery.charge = 2;
 80017b2:	4b77      	ldr	r3, [pc, #476]	; (8001990 <StartTaskCom+0x308>)
 80017b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017b8:	621a      	str	r2, [r3, #32]
	msgBattery.current = 10;
 80017ba:	4b75      	ldr	r3, [pc, #468]	; (8001990 <StartTaskCom+0x308>)
 80017bc:	4a75      	ldr	r2, [pc, #468]	; (8001994 <StartTaskCom+0x30c>)
 80017be:	61da      	str	r2, [r3, #28]
    battVoltage.size = NUMBEROFFCELL;
 80017c0:	2206      	movs	r2, #6
 80017c2:	4b75      	ldr	r3, [pc, #468]	; (8001998 <StartTaskCom+0x310>)
 80017c4:	605a      	str	r2, [r3, #4]
    msgBattery.cell_voltage.capacity = NUMBEROFFCELL;
 80017c6:	2206      	movs	r2, #6
 80017c8:	4b71      	ldr	r3, [pc, #452]	; (8001990 <StartTaskCom+0x308>)
 80017ca:	63da      	str	r2, [r3, #60]	; 0x3c
    msgBattery.cell_voltage.size = NUMBEROFFCELL;
 80017cc:	2206      	movs	r2, #6
 80017ce:	4b70      	ldr	r3, [pc, #448]	; (8001990 <StartTaskCom+0x308>)
 80017d0:	639a      	str	r2, [r3, #56]	; 0x38
    msgBattery.cell_voltage.data = ( float*) malloc( msgBattery.cell_voltage.capacity * sizeof(float));
 80017d2:	4b6f      	ldr	r3, [pc, #444]	; (8001990 <StartTaskCom+0x308>)
 80017d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	4618      	mov	r0, r3
 80017da:	f019 fc65 	bl	801b0a8 <malloc>
 80017de:	4603      	mov	r3, r0
 80017e0:	461a      	mov	r2, r3
 80017e2:	4b6b      	ldr	r3, [pc, #428]	; (8001990 <StartTaskCom+0x308>)
 80017e4:	635a      	str	r2, [r3, #52]	; 0x34
    msgBattery.cell_voltage.data[0] = 0;
 80017e6:	4b6a      	ldr	r3, [pc, #424]	; (8001990 <StartTaskCom+0x308>)
 80017e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017ea:	f04f 0200 	mov.w	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
    msgBattery.cell_voltage.data[1] = 1;
 80017f0:	4b67      	ldr	r3, [pc, #412]	; (8001990 <StartTaskCom+0x308>)
 80017f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017f4:	3304      	adds	r3, #4
 80017f6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80017fa:	601a      	str	r2, [r3, #0]
    msgBattery.cell_voltage.data[3] = 3;
 80017fc:	4b64      	ldr	r3, [pc, #400]	; (8001990 <StartTaskCom+0x308>)
 80017fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001800:	330c      	adds	r3, #12
 8001802:	4a66      	ldr	r2, [pc, #408]	; (800199c <StartTaskCom+0x314>)
 8001804:	601a      	str	r2, [r3, #0]

	msgTemperature.temperature = 25;
 8001806:	4966      	ldr	r1, [pc, #408]	; (80019a0 <StartTaskCom+0x318>)
 8001808:	f04f 0200 	mov.w	r2, #0
 800180c:	4b65      	ldr	r3, [pc, #404]	; (80019a4 <StartTaskCom+0x31c>)
 800180e:	e9c1 2306 	strd	r2, r3, [r1, #24]

  for(;;)
  {
	// TEST: Random data update before publish
	msgInt32.data++;
 8001812:	4b59      	ldr	r3, [pc, #356]	; (8001978 <StartTaskCom+0x2f0>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	3301      	adds	r3, #1
 8001818:	4a57      	ldr	r2, [pc, #348]	; (8001978 <StartTaskCom+0x2f0>)
 800181a:	6013      	str	r3, [r2, #0]
	msgInt64.data++;
 800181c:	4b57      	ldr	r3, [pc, #348]	; (800197c <StartTaskCom+0x2f4>)
 800181e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001822:	f112 0801 	adds.w	r8, r2, #1
 8001826:	f143 0900 	adc.w	r9, r3, #0
 800182a:	4b54      	ldr	r3, [pc, #336]	; (800197c <StartTaskCom+0x2f4>)
 800182c:	e9c3 8900 	strd	r8, r9, [r3]
	msgBattery.voltage += 0.001;
 8001830:	4b57      	ldr	r3, [pc, #348]	; (8001990 <StartTaskCom+0x308>)
 8001832:	695b      	ldr	r3, [r3, #20]
 8001834:	4618      	mov	r0, r3
 8001836:	f7fe fe97 	bl	8000568 <__aeabi_f2d>
 800183a:	a337      	add	r3, pc, #220	; (adr r3, 8001918 <StartTaskCom+0x290>)
 800183c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001840:	f7fe fd34 	bl	80002ac <__adddf3>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	4610      	mov	r0, r2
 800184a:	4619      	mov	r1, r3
 800184c:	f7fe fee4 	bl	8000618 <__aeabi_d2f>
 8001850:	4603      	mov	r3, r0
 8001852:	4a4f      	ldr	r2, [pc, #316]	; (8001990 <StartTaskCom+0x308>)
 8001854:	6153      	str	r3, [r2, #20]
	msgTemperature.temperature += 0.001;
 8001856:	4b52      	ldr	r3, [pc, #328]	; (80019a0 <StartTaskCom+0x318>)
 8001858:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800185c:	a32e      	add	r3, pc, #184	; (adr r3, 8001918 <StartTaskCom+0x290>)
 800185e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001862:	f7fe fd23 	bl	80002ac <__adddf3>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	494d      	ldr	r1, [pc, #308]	; (80019a0 <StartTaskCom+0x318>)
 800186c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	msgColorRGBA.g++;
 8001870:	4b43      	ldr	r3, [pc, #268]	; (8001980 <StartTaskCom+0x2f8>)
 8001872:	edd3 7a01 	vldr	s15, [r3, #4]
 8001876:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800187a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800187e:	4b40      	ldr	r3, [pc, #256]	; (8001980 <StartTaskCom+0x2f8>)
 8001880:	edc3 7a01 	vstr	s15, [r3, #4]
	// TEST END

	// Led ON
	HAL_GPIO_WritePin(O_LED_D3_GPIO_Port, O_LED_D3_Pin, 0);
 8001884:	2200      	movs	r2, #0
 8001886:	2180      	movs	r1, #128	; 0x80
 8001888:	4847      	ldr	r0, [pc, #284]	; (80019a8 <StartTaskCom+0x320>)
 800188a:	f003 f939 	bl	8004b00 <HAL_GPIO_WritePin>

	rcl_ret_t ret;
	ret = rcl_publish(&publisher_int32, &msgInt32, NULL);
 800188e:	2200      	movs	r2, #0
 8001890:	4939      	ldr	r1, [pc, #228]	; (8001978 <StartTaskCom+0x2f0>)
 8001892:	4830      	ldr	r0, [pc, #192]	; (8001954 <StartTaskCom+0x2cc>)
 8001894:	f00e ff78 	bl	8010788 <rcl_publish>
 8001898:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	ret += rcl_publish(&publisher_int64, &msgInt64, NULL);
 800189c:	2200      	movs	r2, #0
 800189e:	4937      	ldr	r1, [pc, #220]	; (800197c <StartTaskCom+0x2f4>)
 80018a0:	482e      	ldr	r0, [pc, #184]	; (800195c <StartTaskCom+0x2d4>)
 80018a2:	f00e ff71 	bl	8010788 <rcl_publish>
 80018a6:	4602      	mov	r2, r0
 80018a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018ac:	4413      	add	r3, r2
 80018ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	ret += rcl_publish(&publisher_color, &msgColorRGBA, NULL);
 80018b2:	2200      	movs	r2, #0
 80018b4:	4932      	ldr	r1, [pc, #200]	; (8001980 <StartTaskCom+0x2f8>)
 80018b6:	482b      	ldr	r0, [pc, #172]	; (8001964 <StartTaskCom+0x2dc>)
 80018b8:	f00e ff66 	bl	8010788 <rcl_publish>
 80018bc:	4602      	mov	r2, r0
 80018be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018c2:	4413      	add	r3, r2
 80018c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	ret += rcl_publish(&publisher_batt, &msgBattery, NULL);
 80018c8:	2200      	movs	r2, #0
 80018ca:	4931      	ldr	r1, [pc, #196]	; (8001990 <StartTaskCom+0x308>)
 80018cc:	4827      	ldr	r0, [pc, #156]	; (800196c <StartTaskCom+0x2e4>)
 80018ce:	f00e ff5b 	bl	8010788 <rcl_publish>
 80018d2:	4602      	mov	r2, r0
 80018d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018d8:	4413      	add	r3, r2
 80018da:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	ret += rcl_publish(&publisher_temp, &msgTemperature, NULL);
 80018de:	2200      	movs	r2, #0
 80018e0:	492f      	ldr	r1, [pc, #188]	; (80019a0 <StartTaskCom+0x318>)
 80018e2:	4824      	ldr	r0, [pc, #144]	; (8001974 <StartTaskCom+0x2ec>)
 80018e4:	f00e ff50 	bl	8010788 <rcl_publish>
 80018e8:	4602      	mov	r2, r0
 80018ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018ee:	4413      	add	r3, r2
 80018f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

	if (ret != RCL_RET_OK)
 80018f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d004      	beq.n	8001906 <StartTaskCom+0x27e>
	{
	  printf("Error publishing (line %d)\n", __LINE__);
 80018fc:	f240 1137 	movw	r1, #311	; 0x137
 8001900:	482a      	ldr	r0, [pc, #168]	; (80019ac <StartTaskCom+0x324>)
 8001902:	f019 fced 	bl	801b2e0 <iprintf>
	}

	// Led turn Off
	HAL_GPIO_WritePin(O_LED_D3_GPIO_Port, O_LED_D3_Pin, 1);
 8001906:	2201      	movs	r2, #1
 8001908:	2180      	movs	r1, #128	; 0x80
 800190a:	4827      	ldr	r0, [pc, #156]	; (80019a8 <StartTaskCom+0x320>)
 800190c:	f003 f8f8 	bl	8004b00 <HAL_GPIO_WritePin>
	osDelay(100);
 8001910:	2064      	movs	r0, #100	; 0x64
 8001912:	f00b fcb3 	bl	800d27c <osDelay>
  {
 8001916:	e77c      	b.n	8001812 <StartTaskCom+0x18a>
 8001918:	d2f1a9fc 	.word	0xd2f1a9fc
 800191c:	3f50624d 	.word	0x3f50624d
 8001920:	08001551 	.word	0x08001551
 8001924:	080014e9 	.word	0x080014e9
 8001928:	080014c9 	.word	0x080014c9
 800192c:	0800149d 	.word	0x0800149d
 8001930:	2000b080 	.word	0x2000b080
 8001934:	08001e71 	.word	0x08001e71
 8001938:	08001eb5 	.word	0x08001eb5
 800193c:	08001eed 	.word	0x08001eed
 8001940:	08001f59 	.word	0x08001f59
 8001944:	0801c700 	.word	0x0801c700
 8001948:	0801c728 	.word	0x0801c728
 800194c:	0801c72c 	.word	0x0801c72c
 8001950:	0801c734 	.word	0x0801c734
 8001954:	20004fdc 	.word	0x20004fdc
 8001958:	0801c73c 	.word	0x0801c73c
 800195c:	20004fe4 	.word	0x20004fe4
 8001960:	0801c744 	.word	0x0801c744
 8001964:	20005020 	.word	0x20005020
 8001968:	0801c750 	.word	0x0801c750
 800196c:	20005034 	.word	0x20005034
 8001970:	0801c758 	.word	0x0801c758
 8001974:	20004ff0 	.word	0x20004ff0
 8001978:	20004fe0 	.word	0x20004fe0
 800197c:	20004fe8 	.word	0x20004fe8
 8001980:	20005024 	.word	0x20005024
 8001984:	42fe0000 	.word	0x42fe0000
 8001988:	42c80000 	.word	0x42c80000
 800198c:	43480000 	.word	0x43480000
 8001990:	20005038 	.word	0x20005038
 8001994:	41200000 	.word	0x41200000
 8001998:	2000509c 	.word	0x2000509c
 800199c:	40400000 	.word	0x40400000
 80019a0:	20004ff8 	.word	0x20004ff8
 80019a4:	40390000 	.word	0x40390000
 80019a8:	40020000 	.word	0x40020000
 80019ac:	0801c760 	.word	0x0801c760

080019b0 <StartTaskAnalog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskAnalog */
void StartTaskAnalog(void *argument)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskAnalog */
  /* Infinite loop */
  for(;;)
  {

	  if(dmaTransferComplete == 1)
 80019b8:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <StartTaskAnalog+0x20>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d1fb      	bne.n	80019b8 <StartTaskAnalog+0x8>
	  {
		  dmaTransferComplete = 0;
 80019c0:	4b03      	ldr	r3, [pc, #12]	; (80019d0 <StartTaskAnalog+0x20>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
		  osDelay(1);
 80019c6:	2001      	movs	r0, #1
 80019c8:	f00b fc58 	bl	800d27c <osDelay>
	  if(dmaTransferComplete == 1)
 80019cc:	e7f4      	b.n	80019b8 <StartTaskAnalog+0x8>
 80019ce:	bf00      	nop
 80019d0:	2000ad28 	.word	0x2000ad28

080019d4 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB9   ------> S_TIM11_CH1
*/
void MX_GPIO_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08c      	sub	sp, #48	; 0x30
 80019d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019da:	f107 031c 	add.w	r3, r7, #28
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]
 80019e4:	609a      	str	r2, [r3, #8]
 80019e6:	60da      	str	r2, [r3, #12]
 80019e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	61bb      	str	r3, [r7, #24]
 80019ee:	4b74      	ldr	r3, [pc, #464]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	4a73      	ldr	r2, [pc, #460]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 80019f4:	f043 0310 	orr.w	r3, r3, #16
 80019f8:	6313      	str	r3, [r2, #48]	; 0x30
 80019fa:	4b71      	ldr	r3, [pc, #452]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	f003 0310 	and.w	r3, r3, #16
 8001a02:	61bb      	str	r3, [r7, #24]
 8001a04:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	617b      	str	r3, [r7, #20]
 8001a0a:	4b6d      	ldr	r3, [pc, #436]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	4a6c      	ldr	r2, [pc, #432]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a14:	6313      	str	r3, [r2, #48]	; 0x30
 8001a16:	4b6a      	ldr	r3, [pc, #424]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	613b      	str	r3, [r7, #16]
 8001a26:	4b66      	ldr	r3, [pc, #408]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	4a65      	ldr	r2, [pc, #404]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a2c:	f043 0304 	orr.w	r3, r3, #4
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
 8001a32:	4b63      	ldr	r3, [pc, #396]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
 8001a42:	4b5f      	ldr	r3, [pc, #380]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	4a5e      	ldr	r2, [pc, #376]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4e:	4b5c      	ldr	r3, [pc, #368]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	4b58      	ldr	r3, [pc, #352]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	4a57      	ldr	r2, [pc, #348]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a64:	f043 0302 	orr.w	r3, r3, #2
 8001a68:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6a:	4b55      	ldr	r3, [pc, #340]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	4b51      	ldr	r3, [pc, #324]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a50      	ldr	r2, [pc, #320]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a80:	f043 0308 	orr.w	r3, r3, #8
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b4e      	ldr	r3, [pc, #312]	; (8001bc0 <MX_GPIO_Init+0x1ec>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0308 	and.w	r3, r3, #8
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, O_LED_D2_Pin|O_LED_D3_Pin|O_PWR_MOT_EN_Pin, GPIO_PIN_RESET);
 8001a92:	2200      	movs	r2, #0
 8001a94:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
 8001a98:	484a      	ldr	r0, [pc, #296]	; (8001bc4 <MX_GPIO_Init+0x1f0>)
 8001a9a:	f003 f831 	bl	8004b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, PE8_MOT1_AUX_Pin|PE9_MOT2_AUX_Pin|PE12_TEMP1_Pin|PE13_TEMP2_Pin
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f44f 4173 	mov.w	r1, #62208	; 0xf300
 8001aa4:	4848      	ldr	r0, [pc, #288]	; (8001bc8 <MX_GPIO_Init+0x1f4>)
 8001aa6:	f003 f82b 	bl	8004b00 <HAL_GPIO_WritePin>
                          |PE14_TEMP3_Pin|PE15_TEMP4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PB12_MOT1_EN_Pin|O_PWR_REG_EN_Pin, GPIO_PIN_RESET);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8001ab0:	4846      	ldr	r0, [pc, #280]	; (8001bcc <MX_GPIO_Init+0x1f8>)
 8001ab2:	f003 f825 	bl	8004b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, O_PWR_SBC_EN_Pin|O_SPI_CS2_Pin|O_SPI_CS1_Pin, GPIO_PIN_RESET);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 8001abc:	4844      	ldr	r0, [pc, #272]	; (8001bd0 <MX_GPIO_Init+0x1fc>)
 8001abe:	f003 f81f 	bl	8004b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PD3_MOT2_EN_GPIO_Port, PD3_MOT2_EN_Pin, GPIO_PIN_RESET);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2108      	movs	r1, #8
 8001ac6:	4843      	ldr	r0, [pc, #268]	; (8001bd4 <MX_GPIO_Init+0x200>)
 8001ac8:	f003 f81a 	bl	8004b00 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = I_KEY1_Pin|I_KEY0_Pin;
 8001acc:	2318      	movs	r3, #24
 8001ace:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ad8:	f107 031c 	add.w	r3, r7, #28
 8001adc:	4619      	mov	r1, r3
 8001ade:	483a      	ldr	r0, [pc, #232]	; (8001bc8 <MX_GPIO_Init+0x1f4>)
 8001ae0:	f002 fe72 	bl	80047c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = O_LED_D2_Pin|O_LED_D3_Pin|O_PWR_MOT_EN_Pin;
 8001ae4:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001ae8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aea:	2301      	movs	r3, #1
 8001aec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af2:	2300      	movs	r3, #0
 8001af4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af6:	f107 031c 	add.w	r3, r7, #28
 8001afa:	4619      	mov	r1, r3
 8001afc:	4831      	ldr	r0, [pc, #196]	; (8001bc4 <MX_GPIO_Init+0x1f0>)
 8001afe:	f002 fe63 	bl	80047c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = PE8_MOT1_AUX_Pin|PE9_MOT2_AUX_Pin|PE12_TEMP1_Pin|PE13_TEMP2_Pin
 8001b02:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8001b06:	61fb      	str	r3, [r7, #28]
                          |PE14_TEMP3_Pin|PE15_TEMP4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b10:	2300      	movs	r3, #0
 8001b12:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	4619      	mov	r1, r3
 8001b1a:	482b      	ldr	r0, [pc, #172]	; (8001bc8 <MX_GPIO_Init+0x1f4>)
 8001b1c:	f002 fe54 	bl	80047c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PB12_MOT1_EN_Pin|O_PWR_REG_EN_Pin;
 8001b20:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8001b24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b26:	2301      	movs	r3, #1
 8001b28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b32:	f107 031c 	add.w	r3, r7, #28
 8001b36:	4619      	mov	r1, r3
 8001b38:	4824      	ldr	r0, [pc, #144]	; (8001bcc <MX_GPIO_Init+0x1f8>)
 8001b3a:	f002 fe45 	bl	80047c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = PD11_EXTI11_E1_IDX_Pin|PD12_EXTI12_E2_IDX_Pin;
 8001b3e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b44:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001b48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b4e:	f107 031c 	add.w	r3, r7, #28
 8001b52:	4619      	mov	r1, r3
 8001b54:	481f      	ldr	r0, [pc, #124]	; (8001bd4 <MX_GPIO_Init+0x200>)
 8001b56:	f002 fe37 	bl	80047c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = O_PWR_SBC_EN_Pin|O_SPI_CS2_Pin|O_SPI_CS1_Pin;
 8001b5a:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8001b5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b60:	2301      	movs	r3, #1
 8001b62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b6c:	f107 031c 	add.w	r3, r7, #28
 8001b70:	4619      	mov	r1, r3
 8001b72:	4817      	ldr	r0, [pc, #92]	; (8001bd0 <MX_GPIO_Init+0x1fc>)
 8001b74:	f002 fe28 	bl	80047c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PD3_MOT2_EN_Pin;
 8001b78:	2308      	movs	r3, #8
 8001b7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b84:	2300      	movs	r3, #0
 8001b86:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(PD3_MOT2_EN_GPIO_Port, &GPIO_InitStruct);
 8001b88:	f107 031c 	add.w	r3, r7, #28
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4811      	ldr	r0, [pc, #68]	; (8001bd4 <MX_GPIO_Init+0x200>)
 8001b90:	f002 fe1a 	bl	80047c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TIM_AUX2_PWM_Pin;
 8001b94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TIM_AUX2_PWM_GPIO_Port, &GPIO_InitStruct);
 8001baa:	f107 031c 	add.w	r3, r7, #28
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4806      	ldr	r0, [pc, #24]	; (8001bcc <MX_GPIO_Init+0x1f8>)
 8001bb2:	f002 fe09 	bl	80047c8 <HAL_GPIO_Init>

}
 8001bb6:	bf00      	nop
 8001bb8:	3730      	adds	r7, #48	; 0x30
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	40020000 	.word	0x40020000
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	40020400 	.word	0x40020400
 8001bd0:	40020800 	.word	0x40020800
 8001bd4:	40020c00 	.word	0x40020c00

08001bd8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001bdc:	4b12      	ldr	r3, [pc, #72]	; (8001c28 <MX_I2C2_Init+0x50>)
 8001bde:	4a13      	ldr	r2, [pc, #76]	; (8001c2c <MX_I2C2_Init+0x54>)
 8001be0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001be2:	4b11      	ldr	r3, [pc, #68]	; (8001c28 <MX_I2C2_Init+0x50>)
 8001be4:	4a12      	ldr	r2, [pc, #72]	; (8001c30 <MX_I2C2_Init+0x58>)
 8001be6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001be8:	4b0f      	ldr	r3, [pc, #60]	; (8001c28 <MX_I2C2_Init+0x50>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001bee:	4b0e      	ldr	r3, [pc, #56]	; (8001c28 <MX_I2C2_Init+0x50>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bf4:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <MX_I2C2_Init+0x50>)
 8001bf6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bfa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bfc:	4b0a      	ldr	r3, [pc, #40]	; (8001c28 <MX_I2C2_Init+0x50>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001c02:	4b09      	ldr	r3, [pc, #36]	; (8001c28 <MX_I2C2_Init+0x50>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c08:	4b07      	ldr	r3, [pc, #28]	; (8001c28 <MX_I2C2_Init+0x50>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c0e:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <MX_I2C2_Init+0x50>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c14:	4804      	ldr	r0, [pc, #16]	; (8001c28 <MX_I2C2_Init+0x50>)
 8001c16:	f002 ff8d 	bl	8004b34 <HAL_I2C_Init>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c20:	f000 f920 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c24:	bf00      	nop
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	2000ad30 	.word	0x2000ad30
 8001c2c:	40005800 	.word	0x40005800
 8001c30:	000186a0 	.word	0x000186a0

08001c34 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	; 0x28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a19      	ldr	r2, [pc, #100]	; (8001cb8 <HAL_I2C_MspInit+0x84>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d12c      	bne.n	8001cb0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	613b      	str	r3, [r7, #16]
 8001c5a:	4b18      	ldr	r3, [pc, #96]	; (8001cbc <HAL_I2C_MspInit+0x88>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	4a17      	ldr	r2, [pc, #92]	; (8001cbc <HAL_I2C_MspInit+0x88>)
 8001c60:	f043 0302 	orr.w	r3, r3, #2
 8001c64:	6313      	str	r3, [r2, #48]	; 0x30
 8001c66:	4b15      	ldr	r3, [pc, #84]	; (8001cbc <HAL_I2C_MspInit+0x88>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	613b      	str	r3, [r7, #16]
 8001c70:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 8001c72:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c78:	2312      	movs	r3, #18
 8001c7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c80:	2303      	movs	r3, #3
 8001c82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c84:	2304      	movs	r3, #4
 8001c86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c88:	f107 0314 	add.w	r3, r7, #20
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	480c      	ldr	r0, [pc, #48]	; (8001cc0 <HAL_I2C_MspInit+0x8c>)
 8001c90:	f002 fd9a 	bl	80047c8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c94:	2300      	movs	r3, #0
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <HAL_I2C_MspInit+0x88>)
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9c:	4a07      	ldr	r2, [pc, #28]	; (8001cbc <HAL_I2C_MspInit+0x88>)
 8001c9e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ca2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ca4:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <HAL_I2C_MspInit+0x88>)
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cac:	60fb      	str	r3, [r7, #12]
 8001cae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	3728      	adds	r7, #40	; 0x28
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40005800 	.word	0x40005800
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	40020400 	.word	0x40020400

08001cc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001cc8:	f001 fb1e 	bl	8003308 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ccc:	f000 f82e 	bl	8001d2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cd0:	f7ff fe80 	bl	80019d4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001cd4:	f000 fca2 	bl	800261c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001cd8:	f000 fcf8 	bl	80026cc <MX_TIM2_Init>
  MX_TIM8_Init();
 8001cdc:	f000 fe24 	bl	8002928 <MX_TIM8_Init>
  MX_I2C2_Init();
 8001ce0:	f7ff ff7a 	bl	8001bd8 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001ce4:	f000 fa5e 	bl	80021a4 <MX_SPI1_Init>
  MX_DMA_Init();
 8001ce8:	f7ff fba0 	bl	800142c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001cec:	f001 f94c 	bl	8002f88 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001cf0:	f7fe feb4 	bl	8000a5c <MX_ADC1_Init>
  MX_ADC3_Init();
 8001cf4:	f7fe ff54 	bl	8000ba0 <MX_ADC3_Init>
  MX_TIM3_Init();
 8001cf8:	f000 fd3c 	bl	8002774 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001cfc:	f000 fdb6 	bl	800286c <MX_TIM4_Init>
  MX_UART5_Init();
 8001d00:	f001 f918 	bl	8002f34 <MX_UART5_Init>
  MX_CRC_Init();
 8001d04:	f7ff f912 	bl	8000f2c <MX_CRC_Init>
  MX_RNG_Init();
 8001d08:	f000 fa16 	bl	8002138 <MX_RNG_Init>
  MX_TIM14_Init();
 8001d0c:	f000 ff0a 	bl	8002b24 <MX_TIM14_Init>
  MX_TIM9_Init();
 8001d10:	f000 feb8 	bl	8002a84 <MX_TIM9_Init>
  MX_CAN1_Init();
 8001d14:	f7ff f88e 	bl	8000e34 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8001d18:	f001 f960 	bl	8002fdc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8001d1c:	f00b f9d2 	bl	800d0c4 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001d20:	f7ff fc6a 	bl	80015f8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001d24:	f00b f9f2 	bl	800d10c <osKernelStart>
//
//	  }
//  }


  while (1)
 8001d28:	e7fe      	b.n	8001d28 <main+0x64>
	...

08001d2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b094      	sub	sp, #80	; 0x50
 8001d30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d32:	f107 0320 	add.w	r3, r7, #32
 8001d36:	2230      	movs	r2, #48	; 0x30
 8001d38:	2100      	movs	r1, #0
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f019 f9d2 	bl	801b0e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d40:	f107 030c 	add.w	r3, r7, #12
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d50:	2300      	movs	r3, #0
 8001d52:	60bb      	str	r3, [r7, #8]
 8001d54:	4b28      	ldr	r3, [pc, #160]	; (8001df8 <SystemClock_Config+0xcc>)
 8001d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d58:	4a27      	ldr	r2, [pc, #156]	; (8001df8 <SystemClock_Config+0xcc>)
 8001d5a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d5e:	6413      	str	r3, [r2, #64]	; 0x40
 8001d60:	4b25      	ldr	r3, [pc, #148]	; (8001df8 <SystemClock_Config+0xcc>)
 8001d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d68:	60bb      	str	r3, [r7, #8]
 8001d6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	607b      	str	r3, [r7, #4]
 8001d70:	4b22      	ldr	r3, [pc, #136]	; (8001dfc <SystemClock_Config+0xd0>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a21      	ldr	r2, [pc, #132]	; (8001dfc <SystemClock_Config+0xd0>)
 8001d76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d7a:	6013      	str	r3, [r2, #0]
 8001d7c:	4b1f      	ldr	r3, [pc, #124]	; (8001dfc <SystemClock_Config+0xd0>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d84:	607b      	str	r3, [r7, #4]
 8001d86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d90:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d92:	2302      	movs	r3, #2
 8001d94:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d96:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d9c:	2304      	movs	r3, #4
 8001d9e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001da0:	23a8      	movs	r3, #168	; 0xa8
 8001da2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001da4:	2302      	movs	r3, #2
 8001da6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001da8:	2307      	movs	r3, #7
 8001daa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dac:	f107 0320 	add.w	r3, r7, #32
 8001db0:	4618      	mov	r0, r3
 8001db2:	f004 fa81 	bl	80062b8 <HAL_RCC_OscConfig>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001dbc:	f000 f852 	bl	8001e64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dc0:	230f      	movs	r3, #15
 8001dc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001dcc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001dd0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001dd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dd6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001dd8:	f107 030c 	add.w	r3, r7, #12
 8001ddc:	2105      	movs	r1, #5
 8001dde:	4618      	mov	r0, r3
 8001de0:	f004 fce2 	bl	80067a8 <HAL_RCC_ClockConfig>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001dea:	f000 f83b 	bl	8001e64 <Error_Handler>
  }
}
 8001dee:	bf00      	nop
 8001df0:	3750      	adds	r7, #80	; 0x50
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	40007000 	.word	0x40007000

08001e00 <HAL_ADC_ConvCpltCallback>:
  * @note   This example shows a simple way to report end of conversion
  *         and get conversion result. You can add your own implementation.
  * @retval None
  */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  //ubDmaTransferStatus = 1;

  /* Set LED depending on DMA transfer status */
  /* - Turn-on if DMA transfer is completed */
  /* - Turn-off if DMA transfer is not completed */
	dmaTransferComplete = 1;
 8001e08:	4b04      	ldr	r3, [pc, #16]	; (8001e1c <HAL_ADC_ConvCpltCallback+0x1c>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	601a      	str	r2, [r3, #0]
}
 8001e0e:	bf00      	nop
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	2000ad28 	.word	0x2000ad28

08001e20 <HAL_ADC_ConvHalfCpltCallback>:
  * @note   This example shows a simple way to report end of conversion
  *         and get conversion result. You can add your own implementation.
  * @retval None
  */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Set LED depending on DMA transfer status */
  /* - Turn-on if DMA transfer is completed */
  /* - Turn-off if DMA transfer is not completed */
	dmaHalfTransferComplete=1;
 8001e28:	4b04      	ldr	r3, [pc, #16]	; (8001e3c <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 8001e2a:	2201      	movs	r2, #1
 8001e2c:	601a      	str	r2, [r3, #0]
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	2000ad2c 	.word	0x2000ad2c

08001e40 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a04      	ldr	r2, [pc, #16]	; (8001e60 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d101      	bne.n	8001e56 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001e52:	f001 fa7b 	bl	800334c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001e56:	bf00      	nop
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40014400 	.word	0x40014400

08001e64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001e68:	b672      	cpsid	i
}
 8001e6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e6c:	e7fe      	b.n	8001e6c <Error_Handler+0x8>
	...

08001e70 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001e7a:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <microros_allocate+0x3c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4413      	add	r3, r2
 8001e84:	461a      	mov	r2, r3
 8001e86:	4b09      	ldr	r3, [pc, #36]	; (8001eac <microros_allocate+0x3c>)
 8001e88:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001e8a:	4b09      	ldr	r3, [pc, #36]	; (8001eb0 <microros_allocate+0x40>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4413      	add	r3, r2
 8001e94:	461a      	mov	r2, r3
 8001e96:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <microros_allocate+0x40>)
 8001e98:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f7ff f87c 	bl	8000f98 <pvPortMallocMicroROS>
 8001ea0:	4603      	mov	r3, r0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	2000ad84 	.word	0x2000ad84
 8001eb0:	2000ad88 	.word	0x2000ad88

08001eb4 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d00c      	beq.n	8001ede <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f7ff f985 	bl	80011d4 <getBlockSize>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	4a06      	ldr	r2, [pc, #24]	; (8001ee8 <microros_deallocate+0x34>)
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <microros_deallocate+0x34>)
 8001ed6:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f7ff f921 	bl	8001120 <vPortFreeMicroROS>
  }
}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	2000ad88 	.word	0x2000ad88

08001eec <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001ef8:	4b15      	ldr	r3, [pc, #84]	; (8001f50 <microros_reallocate+0x64>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	461a      	mov	r2, r3
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	4413      	add	r3, r2
 8001f02:	461a      	mov	r2, r3
 8001f04:	4b12      	ldr	r3, [pc, #72]	; (8001f50 <microros_reallocate+0x64>)
 8001f06:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001f08:	4b12      	ldr	r3, [pc, #72]	; (8001f54 <microros_reallocate+0x68>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	4413      	add	r3, r2
 8001f12:	461a      	mov	r2, r3
 8001f14:	4b0f      	ldr	r3, [pc, #60]	; (8001f54 <microros_reallocate+0x68>)
 8001f16:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d104      	bne.n	8001f28 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8001f1e:	68b8      	ldr	r0, [r7, #8]
 8001f20:	f7ff f83a 	bl	8000f98 <pvPortMallocMicroROS>
 8001f24:	4603      	mov	r3, r0
 8001f26:	e00e      	b.n	8001f46 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f7ff f953 	bl	80011d4 <getBlockSize>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	4a08      	ldr	r2, [pc, #32]	; (8001f54 <microros_reallocate+0x68>)
 8001f32:	6812      	ldr	r2, [r2, #0]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	461a      	mov	r2, r3
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <microros_reallocate+0x68>)
 8001f3a:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8001f3c:	68b9      	ldr	r1, [r7, #8]
 8001f3e:	68f8      	ldr	r0, [r7, #12]
 8001f40:	f7ff f966 	bl	8001210 <pvPortReallocMicroROS>
 8001f44:	4603      	mov	r3, r0
  }
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3710      	adds	r7, #16
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	2000ad84 	.word	0x2000ad84
 8001f54:	2000ad88 	.word	0x2000ad88

08001f58 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	68ba      	ldr	r2, [r7, #8]
 8001f68:	fb02 f303 	mul.w	r3, r2, r3
 8001f6c:	4a0c      	ldr	r2, [pc, #48]	; (8001fa0 <microros_zero_allocate+0x48>)
 8001f6e:	6812      	ldr	r2, [r2, #0]
 8001f70:	4413      	add	r3, r2
 8001f72:	461a      	mov	r2, r3
 8001f74:	4b0a      	ldr	r3, [pc, #40]	; (8001fa0 <microros_zero_allocate+0x48>)
 8001f76:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	68ba      	ldr	r2, [r7, #8]
 8001f7c:	fb02 f303 	mul.w	r3, r2, r3
 8001f80:	4a08      	ldr	r2, [pc, #32]	; (8001fa4 <microros_zero_allocate+0x4c>)
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	4413      	add	r3, r2
 8001f86:	461a      	mov	r2, r3
 8001f88:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <microros_zero_allocate+0x4c>)
 8001f8a:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8001f8c:	68b9      	ldr	r1, [r7, #8]
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f7ff f96b 	bl	800126a <pvPortCallocMicroROS>
 8001f94:	4603      	mov	r3, r0
 8001f96:	4618      	mov	r0, r3
 8001f98:	3710      	adds	r7, #16
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	2000ad84 	.word	0x2000ad84
 8001fa4:	2000ad88 	.word	0x2000ad88

08001fa8 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8001fa8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001fac:	b086      	sub	sp, #24
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001fb4:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8001fba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fbe:	a320      	add	r3, pc, #128	; (adr r3, 8002040 <UTILS_NanosecondsToTimespec+0x98>)
 8001fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc4:	f7fe fb78 	bl	80006b8 <__aeabi_ldivmod>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8001fd2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fd6:	a31a      	add	r3, pc, #104	; (adr r3, 8002040 <UTILS_NanosecondsToTimespec+0x98>)
 8001fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fdc:	f7fe fb6c 	bl	80006b8 <__aeabi_ldivmod>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	da20      	bge.n	800202e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	4a11      	ldr	r2, [pc, #68]	; (8002038 <UTILS_NanosecondsToTimespec+0x90>)
 8001ff2:	fb82 1203 	smull	r1, r2, r2, r3
 8001ff6:	1712      	asrs	r2, r2, #28
 8001ff8:	17db      	asrs	r3, r3, #31
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002006:	6979      	ldr	r1, [r7, #20]
 8002008:	17c8      	asrs	r0, r1, #31
 800200a:	460c      	mov	r4, r1
 800200c:	4605      	mov	r5, r0
 800200e:	ebb2 0804 	subs.w	r8, r2, r4
 8002012:	eb63 0905 	sbc.w	r9, r3, r5
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	4906      	ldr	r1, [pc, #24]	; (800203c <UTILS_NanosecondsToTimespec+0x94>)
 8002024:	fb01 f303 	mul.w	r3, r1, r3
 8002028:	441a      	add	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	609a      	str	r2, [r3, #8]
    }
}
 800202e:	bf00      	nop
 8002030:	3718      	adds	r7, #24
 8002032:	46bd      	mov	sp, r7
 8002034:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002038:	44b82fa1 	.word	0x44b82fa1
 800203c:	3b9aca00 	.word	0x3b9aca00
 8002040:	3b9aca00 	.word	0x3b9aca00
 8002044:	00000000 	.word	0x00000000

08002048 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800204c:	b08e      	sub	sp, #56	; 0x38
 800204e:	af00      	add	r7, sp, #0
 8002050:	6278      	str	r0, [r7, #36]	; 0x24
 8002052:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8002054:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002058:	2300      	movs	r3, #0
 800205a:	6013      	str	r3, [r2, #0]
 800205c:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 800205e:	f04f 0200 	mov.w	r2, #0
 8002062:	f04f 0300 	mov.w	r3, #0
 8002066:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 800206a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800206e:	4618      	mov	r0, r3
 8002070:	f00c fbde 	bl	800e830 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002076:	17da      	asrs	r2, r3, #31
 8002078:	61bb      	str	r3, [r7, #24]
 800207a:	61fa      	str	r2, [r7, #28]
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	f04f 0300 	mov.w	r3, #0
 8002084:	69b9      	ldr	r1, [r7, #24]
 8002086:	000b      	movs	r3, r1
 8002088:	2200      	movs	r2, #0
 800208a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 800208e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002090:	2200      	movs	r2, #0
 8002092:	461c      	mov	r4, r3
 8002094:	4615      	mov	r5, r2
 8002096:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800209a:	1911      	adds	r1, r2, r4
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	416b      	adcs	r3, r5
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80020a6:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 80020aa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	f04f 0400 	mov.w	r4, #0
 80020b6:	f04f 0500 	mov.w	r5, #0
 80020ba:	015d      	lsls	r5, r3, #5
 80020bc:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80020c0:	0154      	lsls	r4, r2, #5
 80020c2:	4622      	mov	r2, r4
 80020c4:	462b      	mov	r3, r5
 80020c6:	ebb2 0800 	subs.w	r8, r2, r0
 80020ca:	eb63 0901 	sbc.w	r9, r3, r1
 80020ce:	f04f 0200 	mov.w	r2, #0
 80020d2:	f04f 0300 	mov.w	r3, #0
 80020d6:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80020da:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80020de:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80020e2:	4690      	mov	r8, r2
 80020e4:	4699      	mov	r9, r3
 80020e6:	eb18 0a00 	adds.w	sl, r8, r0
 80020ea:	eb49 0b01 	adc.w	fp, r9, r1
 80020ee:	f04f 0200 	mov.w	r2, #0
 80020f2:	f04f 0300 	mov.w	r3, #0
 80020f6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80020fa:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80020fe:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002102:	ebb2 040a 	subs.w	r4, r2, sl
 8002106:	603c      	str	r4, [r7, #0]
 8002108:	eb63 030b 	sbc.w	r3, r3, fp
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002112:	4623      	mov	r3, r4
 8002114:	181b      	adds	r3, r3, r0
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	462b      	mov	r3, r5
 800211a:	eb41 0303 	adc.w	r3, r1, r3
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	6a3a      	ldr	r2, [r7, #32]
 8002122:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002126:	f7ff ff3f 	bl	8001fa8 <UTILS_NanosecondsToTimespec>

    return 0;
 800212a:	2300      	movs	r3, #0
 800212c:	4618      	mov	r0, r3
 800212e:	3738      	adds	r7, #56	; 0x38
 8002130:	46bd      	mov	sp, r7
 8002132:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002138 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800213c:	4b06      	ldr	r3, [pc, #24]	; (8002158 <MX_RNG_Init+0x20>)
 800213e:	4a07      	ldr	r2, [pc, #28]	; (800215c <MX_RNG_Init+0x24>)
 8002140:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8002142:	4805      	ldr	r0, [pc, #20]	; (8002158 <MX_RNG_Init+0x20>)
 8002144:	f004 fd82 	bl	8006c4c <HAL_RNG_Init>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800214e:	f7ff fe89 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8002152:	bf00      	nop
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	2000ad8c 	.word	0x2000ad8c
 800215c:	50060800 	.word	0x50060800

08002160 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]

  if(rngHandle->Instance==RNG)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a0b      	ldr	r2, [pc, #44]	; (800219c <HAL_RNG_MspInit+0x3c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d10d      	bne.n	800218e <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	60fb      	str	r3, [r7, #12]
 8002176:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <HAL_RNG_MspInit+0x40>)
 8002178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800217a:	4a09      	ldr	r2, [pc, #36]	; (80021a0 <HAL_RNG_MspInit+0x40>)
 800217c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002180:	6353      	str	r3, [r2, #52]	; 0x34
 8002182:	4b07      	ldr	r3, [pc, #28]	; (80021a0 <HAL_RNG_MspInit+0x40>)
 8002184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 800218e:	bf00      	nop
 8002190:	3714      	adds	r7, #20
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	50060800 	.word	0x50060800
 80021a0:	40023800 	.word	0x40023800

080021a4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80021a8:	4b17      	ldr	r3, [pc, #92]	; (8002208 <MX_SPI1_Init+0x64>)
 80021aa:	4a18      	ldr	r2, [pc, #96]	; (800220c <MX_SPI1_Init+0x68>)
 80021ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021ae:	4b16      	ldr	r3, [pc, #88]	; (8002208 <MX_SPI1_Init+0x64>)
 80021b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021b6:	4b14      	ldr	r3, [pc, #80]	; (8002208 <MX_SPI1_Init+0x64>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021bc:	4b12      	ldr	r3, [pc, #72]	; (8002208 <MX_SPI1_Init+0x64>)
 80021be:	2200      	movs	r2, #0
 80021c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021c2:	4b11      	ldr	r3, [pc, #68]	; (8002208 <MX_SPI1_Init+0x64>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021c8:	4b0f      	ldr	r3, [pc, #60]	; (8002208 <MX_SPI1_Init+0x64>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80021ce:	4b0e      	ldr	r3, [pc, #56]	; (8002208 <MX_SPI1_Init+0x64>)
 80021d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021d6:	4b0c      	ldr	r3, [pc, #48]	; (8002208 <MX_SPI1_Init+0x64>)
 80021d8:	2200      	movs	r2, #0
 80021da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021dc:	4b0a      	ldr	r3, [pc, #40]	; (8002208 <MX_SPI1_Init+0x64>)
 80021de:	2200      	movs	r2, #0
 80021e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021e2:	4b09      	ldr	r3, [pc, #36]	; (8002208 <MX_SPI1_Init+0x64>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021e8:	4b07      	ldr	r3, [pc, #28]	; (8002208 <MX_SPI1_Init+0x64>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80021ee:	4b06      	ldr	r3, [pc, #24]	; (8002208 <MX_SPI1_Init+0x64>)
 80021f0:	220a      	movs	r2, #10
 80021f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80021f4:	4804      	ldr	r0, [pc, #16]	; (8002208 <MX_SPI1_Init+0x64>)
 80021f6:	f004 fd53 	bl	8006ca0 <HAL_SPI_Init>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002200:	f7ff fe30 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002204:	bf00      	nop
 8002206:	bd80      	pop	{r7, pc}
 8002208:	2000ad9c 	.word	0x2000ad9c
 800220c:	40013000 	.word	0x40013000

08002210 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b08a      	sub	sp, #40	; 0x28
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	f107 0314 	add.w	r3, r7, #20
 800221c:	2200      	movs	r2, #0
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	605a      	str	r2, [r3, #4]
 8002222:	609a      	str	r2, [r3, #8]
 8002224:	60da      	str	r2, [r3, #12]
 8002226:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a19      	ldr	r2, [pc, #100]	; (8002294 <HAL_SPI_MspInit+0x84>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d12b      	bne.n	800228a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	613b      	str	r3, [r7, #16]
 8002236:	4b18      	ldr	r3, [pc, #96]	; (8002298 <HAL_SPI_MspInit+0x88>)
 8002238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800223a:	4a17      	ldr	r2, [pc, #92]	; (8002298 <HAL_SPI_MspInit+0x88>)
 800223c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002240:	6453      	str	r3, [r2, #68]	; 0x44
 8002242:	4b15      	ldr	r3, [pc, #84]	; (8002298 <HAL_SPI_MspInit+0x88>)
 8002244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002246:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800224a:	613b      	str	r3, [r7, #16]
 800224c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800224e:	2300      	movs	r3, #0
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	4b11      	ldr	r3, [pc, #68]	; (8002298 <HAL_SPI_MspInit+0x88>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	4a10      	ldr	r2, [pc, #64]	; (8002298 <HAL_SPI_MspInit+0x88>)
 8002258:	f043 0302 	orr.w	r3, r3, #2
 800225c:	6313      	str	r3, [r2, #48]	; 0x30
 800225e:	4b0e      	ldr	r3, [pc, #56]	; (8002298 <HAL_SPI_MspInit+0x88>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800226a:	2338      	movs	r3, #56	; 0x38
 800226c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226e:	2302      	movs	r3, #2
 8002270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002276:	2303      	movs	r3, #3
 8002278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800227a:	2305      	movs	r3, #5
 800227c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800227e:	f107 0314 	add.w	r3, r7, #20
 8002282:	4619      	mov	r1, r3
 8002284:	4805      	ldr	r0, [pc, #20]	; (800229c <HAL_SPI_MspInit+0x8c>)
 8002286:	f002 fa9f 	bl	80047c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800228a:	bf00      	nop
 800228c:	3728      	adds	r7, #40	; 0x28
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40013000 	.word	0x40013000
 8002298:	40023800 	.word	0x40023800
 800229c:	40020400 	.word	0x40020400

080022a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	607b      	str	r3, [r7, #4]
 80022aa:	4b12      	ldr	r3, [pc, #72]	; (80022f4 <HAL_MspInit+0x54>)
 80022ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ae:	4a11      	ldr	r2, [pc, #68]	; (80022f4 <HAL_MspInit+0x54>)
 80022b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022b4:	6453      	str	r3, [r2, #68]	; 0x44
 80022b6:	4b0f      	ldr	r3, [pc, #60]	; (80022f4 <HAL_MspInit+0x54>)
 80022b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022be:	607b      	str	r3, [r7, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	603b      	str	r3, [r7, #0]
 80022c6:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <HAL_MspInit+0x54>)
 80022c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ca:	4a0a      	ldr	r2, [pc, #40]	; (80022f4 <HAL_MspInit+0x54>)
 80022cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d0:	6413      	str	r3, [r2, #64]	; 0x40
 80022d2:	4b08      	ldr	r3, [pc, #32]	; (80022f4 <HAL_MspInit+0x54>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022da:	603b      	str	r3, [r7, #0]
 80022dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80022de:	2200      	movs	r2, #0
 80022e0:	210f      	movs	r1, #15
 80022e2:	f06f 0001 	mvn.w	r0, #1
 80022e6:	f001 fe27 	bl	8003f38 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022ea:	bf00      	nop
 80022ec:	3708      	adds	r7, #8
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40023800 	.word	0x40023800

080022f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b08c      	sub	sp, #48	; 0x30
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002300:	2300      	movs	r3, #0
 8002302:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM10 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8002308:	2200      	movs	r2, #0
 800230a:	6879      	ldr	r1, [r7, #4]
 800230c:	2019      	movs	r0, #25
 800230e:	f001 fe13 	bl	8003f38 <HAL_NVIC_SetPriority>

  /* Enable the TIM10 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002312:	2019      	movs	r0, #25
 8002314:	f001 fe2c 	bl	8003f70 <HAL_NVIC_EnableIRQ>

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8002318:	2300      	movs	r3, #0
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	4b1f      	ldr	r3, [pc, #124]	; (800239c <HAL_InitTick+0xa4>)
 800231e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002320:	4a1e      	ldr	r2, [pc, #120]	; (800239c <HAL_InitTick+0xa4>)
 8002322:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002326:	6453      	str	r3, [r2, #68]	; 0x44
 8002328:	4b1c      	ldr	r3, [pc, #112]	; (800239c <HAL_InitTick+0xa4>)
 800232a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800232c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002334:	f107 0210 	add.w	r2, r7, #16
 8002338:	f107 0314 	add.w	r3, r7, #20
 800233c:	4611      	mov	r1, r2
 800233e:	4618      	mov	r0, r3
 8002340:	f004 fc52 	bl	8006be8 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002344:	f004 fc3c 	bl	8006bc0 <HAL_RCC_GetPCLK2Freq>
 8002348:	4603      	mov	r3, r0
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800234e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002350:	4a13      	ldr	r2, [pc, #76]	; (80023a0 <HAL_InitTick+0xa8>)
 8002352:	fba2 2303 	umull	r2, r3, r2, r3
 8002356:	0c9b      	lsrs	r3, r3, #18
 8002358:	3b01      	subs	r3, #1
 800235a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 800235c:	4b11      	ldr	r3, [pc, #68]	; (80023a4 <HAL_InitTick+0xac>)
 800235e:	4a12      	ldr	r2, [pc, #72]	; (80023a8 <HAL_InitTick+0xb0>)
 8002360:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8002362:	4b10      	ldr	r3, [pc, #64]	; (80023a4 <HAL_InitTick+0xac>)
 8002364:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002368:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 800236a:	4a0e      	ldr	r2, [pc, #56]	; (80023a4 <HAL_InitTick+0xac>)
 800236c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800236e:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8002370:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <HAL_InitTick+0xac>)
 8002372:	2200      	movs	r2, #0
 8002374:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002376:	4b0b      	ldr	r3, [pc, #44]	; (80023a4 <HAL_InitTick+0xac>)
 8002378:	2200      	movs	r2, #0
 800237a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim10) == HAL_OK)
 800237c:	4809      	ldr	r0, [pc, #36]	; (80023a4 <HAL_InitTick+0xac>)
 800237e:	f004 fd18 	bl	8006db2 <HAL_TIM_Base_Init>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d104      	bne.n	8002392 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim10);
 8002388:	4806      	ldr	r0, [pc, #24]	; (80023a4 <HAL_InitTick+0xac>)
 800238a:	f004 fd61 	bl	8006e50 <HAL_TIM_Base_Start_IT>
 800238e:	4603      	mov	r3, r0
 8002390:	e000      	b.n	8002394 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
}
 8002394:	4618      	mov	r0, r3
 8002396:	3730      	adds	r7, #48	; 0x30
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40023800 	.word	0x40023800
 80023a0:	431bde83 	.word	0x431bde83
 80023a4:	2000adf4 	.word	0x2000adf4
 80023a8:	40014400 	.word	0x40014400

080023ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023b0:	e7fe      	b.n	80023b0 <NMI_Handler+0x4>

080023b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023b2:	b480      	push	{r7}
 80023b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023b6:	e7fe      	b.n	80023b6 <HardFault_Handler+0x4>

080023b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023bc:	e7fe      	b.n	80023bc <MemManage_Handler+0x4>

080023be <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023be:	b480      	push	{r7}
 80023c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023c2:	e7fe      	b.n	80023c2 <BusFault_Handler+0x4>

080023c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023c8:	e7fe      	b.n	80023c8 <UsageFault_Handler+0x4>

080023ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ca:	b480      	push	{r7}
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023dc:	4803      	ldr	r0, [pc, #12]	; (80023ec <TIM1_UP_TIM10_IRQHandler+0x14>)
 80023de:	f004 ff44 	bl	800726a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 80023e2:	4803      	ldr	r0, [pc, #12]	; (80023f0 <TIM1_UP_TIM10_IRQHandler+0x18>)
 80023e4:	f004 ff41 	bl	800726a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80023e8:	bf00      	nop
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	2000ae44 	.word	0x2000ae44
 80023f0:	2000adf4 	.word	0x2000adf4

080023f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80023f8:	4802      	ldr	r0, [pc, #8]	; (8002404 <USART1_IRQHandler+0x10>)
 80023fa:	f006 f95b 	bl	80086b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	2000b080 	.word	0x2000b080

08002408 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800240c:	4802      	ldr	r0, [pc, #8]	; (8002418 <DMA2_Stream0_IRQHandler+0x10>)
 800240e:	f001 ff71 	bl	80042f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20000b2c 	.word	0x20000b2c

0800241c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002420:	4802      	ldr	r0, [pc, #8]	; (800242c <DMA2_Stream2_IRQHandler+0x10>)
 8002422:	f001 ff67 	bl	80042f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	2000b108 	.word	0x2000b108

08002430 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002434:	4802      	ldr	r0, [pc, #8]	; (8002440 <DMA2_Stream4_IRQHandler+0x10>)
 8002436:	f001 ff5d 	bl	80042f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	20000acc 	.word	0x20000acc

08002444 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002448:	4802      	ldr	r0, [pc, #8]	; (8002454 <OTG_FS_IRQHandler+0x10>)
 800244a:	f002 fe07 	bl	800505c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	200110bc 	.word	0x200110bc

08002458 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800245c:	4802      	ldr	r0, [pc, #8]	; (8002468 <DMA2_Stream7_IRQHandler+0x10>)
 800245e:	f001 ff49 	bl	80042f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	2000b168 	.word	0x2000b168

0800246c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
	return 1;
 8002470:	2301      	movs	r3, #1
}
 8002472:	4618      	mov	r0, r3
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <_kill>:

int _kill(int pid, int sig)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002486:	f018 fc21 	bl	801accc <__errno>
 800248a:	4603      	mov	r3, r0
 800248c:	2216      	movs	r2, #22
 800248e:	601a      	str	r2, [r3, #0]
	return -1;
 8002490:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002494:	4618      	mov	r0, r3
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}

0800249c <_exit>:

void _exit (int status)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80024a4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f7ff ffe7 	bl	800247c <_kill>
	while (1) {}		/* Make sure we hang here */
 80024ae:	e7fe      	b.n	80024ae <_exit+0x12>

080024b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024bc:	2300      	movs	r3, #0
 80024be:	617b      	str	r3, [r7, #20]
 80024c0:	e00a      	b.n	80024d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024c2:	f3af 8000 	nop.w
 80024c6:	4601      	mov	r1, r0
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	1c5a      	adds	r2, r3, #1
 80024cc:	60ba      	str	r2, [r7, #8]
 80024ce:	b2ca      	uxtb	r2, r1
 80024d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	3301      	adds	r3, #1
 80024d6:	617b      	str	r3, [r7, #20]
 80024d8:	697a      	ldr	r2, [r7, #20]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	429a      	cmp	r2, r3
 80024de:	dbf0      	blt.n	80024c2 <_read+0x12>
	}

return len;
 80024e0:	687b      	ldr	r3, [r7, #4]
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3718      	adds	r7, #24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b086      	sub	sp, #24
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	60f8      	str	r0, [r7, #12]
 80024f2:	60b9      	str	r1, [r7, #8]
 80024f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024f6:	2300      	movs	r3, #0
 80024f8:	617b      	str	r3, [r7, #20]
 80024fa:	e009      	b.n	8002510 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	1c5a      	adds	r2, r3, #1
 8002500:	60ba      	str	r2, [r7, #8]
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	4618      	mov	r0, r3
 8002506:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	3301      	adds	r3, #1
 800250e:	617b      	str	r3, [r7, #20]
 8002510:	697a      	ldr	r2, [r7, #20]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	429a      	cmp	r2, r3
 8002516:	dbf1      	blt.n	80024fc <_write+0x12>
	}
	return len;
 8002518:	687b      	ldr	r3, [r7, #4]
}
 800251a:	4618      	mov	r0, r3
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <_sbrk>:

caddr_t _sbrk(int incr) {
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
    extern char __heap_start__ asm("end");  // Defined by the linker.
    static char *heap_end;
    char *prev_heap_end;

    if (heap_end == NULL) heap_end = &__heap_start__;
 800252c:	4b14      	ldr	r3, [pc, #80]	; (8002580 <_sbrk+0x5c>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d102      	bne.n	800253a <_sbrk+0x16>
 8002534:	4b12      	ldr	r3, [pc, #72]	; (8002580 <_sbrk+0x5c>)
 8002536:	4a13      	ldr	r2, [pc, #76]	; (8002584 <_sbrk+0x60>)
 8002538:	601a      	str	r2, [r3, #0]

    prev_heap_end = heap_end;
 800253a:	4b11      	ldr	r3, [pc, #68]	; (8002580 <_sbrk+0x5c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	60fb      	str	r3, [r7, #12]

    if (heap_end + incr > &_estack - _Min_Stack_Size) {
 8002540:	4b0f      	ldr	r3, [pc, #60]	; (8002580 <_sbrk+0x5c>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	441a      	add	r2, r3
 8002548:	4b0f      	ldr	r3, [pc, #60]	; (8002588 <_sbrk+0x64>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	425b      	negs	r3, r3
 800254e:	490f      	ldr	r1, [pc, #60]	; (800258c <_sbrk+0x68>)
 8002550:	440b      	add	r3, r1
 8002552:	429a      	cmp	r2, r3
 8002554:	d908      	bls.n	8002568 <_sbrk+0x44>
    		__asm("BKPT #0\n");
 8002556:	be00      	bkpt	0x0000
        errno = ENOMEM;
 8002558:	f018 fbb8 	bl	801accc <__errno>
 800255c:	4603      	mov	r3, r0
 800255e:	220c      	movs	r2, #12
 8002560:	601a      	str	r2, [r3, #0]
        return (caddr_t)-1;
 8002562:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002566:	e006      	b.n	8002576 <_sbrk+0x52>

    }

    heap_end += incr;
 8002568:	4b05      	ldr	r3, [pc, #20]	; (8002580 <_sbrk+0x5c>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	4413      	add	r3, r2
 8002570:	4a03      	ldr	r2, [pc, #12]	; (8002580 <_sbrk+0x5c>)
 8002572:	6013      	str	r3, [r2, #0]
    return (caddr_t)prev_heap_end;
 8002574:	68fb      	ldr	r3, [r7, #12]

}
 8002576:	4618      	mov	r0, r3
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	2000ae40 	.word	0x2000ae40
 8002584:	20016300 	.word	0x20016300
 8002588:	00000400 	.word	0x00000400
 800258c:	20020000 	.word	0x20020000

08002590 <_close>:

int _close(int file)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
	return -1;
 8002598:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800259c:	4618      	mov	r0, r3
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025b8:	605a      	str	r2, [r3, #4]
	return 0;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <_isatty>:

int _isatty(int file)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
	return 1;
 80025d0:	2301      	movs	r3, #1
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025de:	b480      	push	{r7}
 80025e0:	b085      	sub	sp, #20
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	60f8      	str	r0, [r7, #12]
 80025e6:	60b9      	str	r1, [r7, #8]
 80025e8:	607a      	str	r2, [r7, #4]
	return 0;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3714      	adds	r7, #20
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025fc:	4b06      	ldr	r3, [pc, #24]	; (8002618 <SystemInit+0x20>)
 80025fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002602:	4a05      	ldr	r2, [pc, #20]	; (8002618 <SystemInit+0x20>)
 8002604:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002608:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800260c:	bf00      	nop
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr
 8002616:	bf00      	nop
 8002618:	e000ed00 	.word	0xe000ed00

0800261c <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim14;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b08c      	sub	sp, #48	; 0x30
 8002620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002622:	f107 030c 	add.w	r3, r7, #12
 8002626:	2224      	movs	r2, #36	; 0x24
 8002628:	2100      	movs	r1, #0
 800262a:	4618      	mov	r0, r3
 800262c:	f018 fd5a 	bl	801b0e4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002630:	1d3b      	adds	r3, r7, #4
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002638:	4b22      	ldr	r3, [pc, #136]	; (80026c4 <MX_TIM1_Init+0xa8>)
 800263a:	4a23      	ldr	r2, [pc, #140]	; (80026c8 <MX_TIM1_Init+0xac>)
 800263c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800263e:	4b21      	ldr	r3, [pc, #132]	; (80026c4 <MX_TIM1_Init+0xa8>)
 8002640:	2200      	movs	r2, #0
 8002642:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002644:	4b1f      	ldr	r3, [pc, #124]	; (80026c4 <MX_TIM1_Init+0xa8>)
 8002646:	2200      	movs	r2, #0
 8002648:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800264a:	4b1e      	ldr	r3, [pc, #120]	; (80026c4 <MX_TIM1_Init+0xa8>)
 800264c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002650:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002652:	4b1c      	ldr	r3, [pc, #112]	; (80026c4 <MX_TIM1_Init+0xa8>)
 8002654:	2200      	movs	r2, #0
 8002656:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002658:	4b1a      	ldr	r3, [pc, #104]	; (80026c4 <MX_TIM1_Init+0xa8>)
 800265a:	2200      	movs	r2, #0
 800265c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800265e:	4b19      	ldr	r3, [pc, #100]	; (80026c4 <MX_TIM1_Init+0xa8>)
 8002660:	2200      	movs	r2, #0
 8002662:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002664:	2303      	movs	r3, #3
 8002666:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002668:	2300      	movs	r3, #0
 800266a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800266c:	2301      	movs	r3, #1
 800266e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002670:	2300      	movs	r3, #0
 8002672:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002674:	2300      	movs	r3, #0
 8002676:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002678:	2300      	movs	r3, #0
 800267a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800267c:	2301      	movs	r3, #1
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002680:	2300      	movs	r3, #0
 8002682:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002684:	2300      	movs	r3, #0
 8002686:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002688:	f107 030c 	add.w	r3, r7, #12
 800268c:	4619      	mov	r1, r3
 800268e:	480d      	ldr	r0, [pc, #52]	; (80026c4 <MX_TIM1_Init+0xa8>)
 8002690:	f004 fd45 	bl	800711e <HAL_TIM_Encoder_Init>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800269a:	f7ff fbe3 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800269e:	2300      	movs	r3, #0
 80026a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026a2:	2300      	movs	r3, #0
 80026a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026a6:	1d3b      	adds	r3, r7, #4
 80026a8:	4619      	mov	r1, r3
 80026aa:	4806      	ldr	r0, [pc, #24]	; (80026c4 <MX_TIM1_Init+0xa8>)
 80026ac:	f005 fda4 	bl	80081f8 <HAL_TIMEx_MasterConfigSynchronization>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80026b6:	f7ff fbd5 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80026ba:	bf00      	nop
 80026bc:	3730      	adds	r7, #48	; 0x30
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	2000ae44 	.word	0x2000ae44
 80026c8:	40010000 	.word	0x40010000

080026cc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08c      	sub	sp, #48	; 0x30
 80026d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80026d2:	f107 030c 	add.w	r3, r7, #12
 80026d6:	2224      	movs	r2, #36	; 0x24
 80026d8:	2100      	movs	r1, #0
 80026da:	4618      	mov	r0, r3
 80026dc:	f018 fd02 	bl	801b0e4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e0:	1d3b      	adds	r3, r7, #4
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026e8:	4b21      	ldr	r3, [pc, #132]	; (8002770 <MX_TIM2_Init+0xa4>)
 80026ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80026ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80026f0:	4b1f      	ldr	r3, [pc, #124]	; (8002770 <MX_TIM2_Init+0xa4>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f6:	4b1e      	ldr	r3, [pc, #120]	; (8002770 <MX_TIM2_Init+0xa4>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80026fc:	4b1c      	ldr	r3, [pc, #112]	; (8002770 <MX_TIM2_Init+0xa4>)
 80026fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002702:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002704:	4b1a      	ldr	r3, [pc, #104]	; (8002770 <MX_TIM2_Init+0xa4>)
 8002706:	2200      	movs	r2, #0
 8002708:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800270a:	4b19      	ldr	r3, [pc, #100]	; (8002770 <MX_TIM2_Init+0xa4>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002710:	2303      	movs	r3, #3
 8002712:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002714:	2300      	movs	r3, #0
 8002716:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002718:	2301      	movs	r3, #1
 800271a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800271c:	2300      	movs	r3, #0
 800271e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002720:	2300      	movs	r3, #0
 8002722:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002724:	2300      	movs	r3, #0
 8002726:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002728:	2301      	movs	r3, #1
 800272a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800272c:	2300      	movs	r3, #0
 800272e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002730:	2300      	movs	r3, #0
 8002732:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002734:	f107 030c 	add.w	r3, r7, #12
 8002738:	4619      	mov	r1, r3
 800273a:	480d      	ldr	r0, [pc, #52]	; (8002770 <MX_TIM2_Init+0xa4>)
 800273c:	f004 fcef 	bl	800711e <HAL_TIM_Encoder_Init>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002746:	f7ff fb8d 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800274a:	2300      	movs	r3, #0
 800274c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800274e:	2300      	movs	r3, #0
 8002750:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002752:	1d3b      	adds	r3, r7, #4
 8002754:	4619      	mov	r1, r3
 8002756:	4806      	ldr	r0, [pc, #24]	; (8002770 <MX_TIM2_Init+0xa4>)
 8002758:	f005 fd4e 	bl	80081f8 <HAL_TIMEx_MasterConfigSynchronization>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002762:	f7ff fb7f 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002766:	bf00      	nop
 8002768:	3730      	adds	r7, #48	; 0x30
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	2000ae8c 	.word	0x2000ae8c

08002774 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08e      	sub	sp, #56	; 0x38
 8002778:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800277a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800277e:	2200      	movs	r2, #0
 8002780:	601a      	str	r2, [r3, #0]
 8002782:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002784:	f107 0314 	add.w	r3, r7, #20
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	60da      	str	r2, [r3, #12]
 8002792:	611a      	str	r2, [r3, #16]
 8002794:	615a      	str	r2, [r3, #20]
 8002796:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002798:	1d3b      	adds	r3, r7, #4
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]
 800279e:	605a      	str	r2, [r3, #4]
 80027a0:	609a      	str	r2, [r3, #8]
 80027a2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80027a4:	4b2f      	ldr	r3, [pc, #188]	; (8002864 <MX_TIM3_Init+0xf0>)
 80027a6:	4a30      	ldr	r2, [pc, #192]	; (8002868 <MX_TIM3_Init+0xf4>)
 80027a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80027aa:	4b2e      	ldr	r3, [pc, #184]	; (8002864 <MX_TIM3_Init+0xf0>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027b0:	4b2c      	ldr	r3, [pc, #176]	; (8002864 <MX_TIM3_Init+0xf0>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80027b6:	4b2b      	ldr	r3, [pc, #172]	; (8002864 <MX_TIM3_Init+0xf0>)
 80027b8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027be:	4b29      	ldr	r3, [pc, #164]	; (8002864 <MX_TIM3_Init+0xf0>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027c4:	4b27      	ldr	r3, [pc, #156]	; (8002864 <MX_TIM3_Init+0xf0>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80027ca:	4826      	ldr	r0, [pc, #152]	; (8002864 <MX_TIM3_Init+0xf0>)
 80027cc:	f004 fbff 	bl	8006fce <HAL_TIM_PWM_Init>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80027d6:	f7ff fb45 	bl	8001e64 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80027da:	4822      	ldr	r0, [pc, #136]	; (8002864 <MX_TIM3_Init+0xf0>)
 80027dc:	f004 fc46 	bl	800706c <HAL_TIM_IC_Init>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80027e6:	f7ff fb3d 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027ea:	2300      	movs	r3, #0
 80027ec:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027ee:	2300      	movs	r3, #0
 80027f0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80027f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027f6:	4619      	mov	r1, r3
 80027f8:	481a      	ldr	r0, [pc, #104]	; (8002864 <MX_TIM3_Init+0xf0>)
 80027fa:	f005 fcfd 	bl	80081f8 <HAL_TIMEx_MasterConfigSynchronization>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8002804:	f7ff fb2e 	bl	8001e64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002808:	2360      	movs	r3, #96	; 0x60
 800280a:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = 0;
 800280c:	2300      	movs	r3, #0
 800280e:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002810:	2300      	movs	r3, #0
 8002812:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002814:	2300      	movs	r3, #0
 8002816:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002818:	f107 0314 	add.w	r3, r7, #20
 800281c:	2208      	movs	r2, #8
 800281e:	4619      	mov	r1, r3
 8002820:	4810      	ldr	r0, [pc, #64]	; (8002864 <MX_TIM3_Init+0xf0>)
 8002822:	f004 ff23 	bl	800766c <HAL_TIM_PWM_ConfigChannel>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <MX_TIM3_Init+0xbc>
  {
    Error_Handler();
 800282c:	f7ff fb1a 	bl	8001e64 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002830:	2300      	movs	r3, #0
 8002832:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002834:	2301      	movs	r3, #1
 8002836:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002838:	2300      	movs	r3, #0
 800283a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800283c:	2300      	movs	r3, #0
 800283e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002840:	1d3b      	adds	r3, r7, #4
 8002842:	220c      	movs	r2, #12
 8002844:	4619      	mov	r1, r3
 8002846:	4807      	ldr	r0, [pc, #28]	; (8002864 <MX_TIM3_Init+0xf0>)
 8002848:	f004 fe74 	bl	8007534 <HAL_TIM_IC_ConfigChannel>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 8002852:	f7ff fb07 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002856:	4803      	ldr	r0, [pc, #12]	; (8002864 <MX_TIM3_Init+0xf0>)
 8002858:	f000 fac2 	bl	8002de0 <HAL_TIM_MspPostInit>

}
 800285c:	bf00      	nop
 800285e:	3738      	adds	r7, #56	; 0x38
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	2000aed4 	.word	0x2000aed4
 8002868:	40000400 	.word	0x40000400

0800286c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b08a      	sub	sp, #40	; 0x28
 8002870:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002872:	f107 0320 	add.w	r3, r7, #32
 8002876:	2200      	movs	r2, #0
 8002878:	601a      	str	r2, [r3, #0]
 800287a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800287c:	1d3b      	adds	r3, r7, #4
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	605a      	str	r2, [r3, #4]
 8002884:	609a      	str	r2, [r3, #8]
 8002886:	60da      	str	r2, [r3, #12]
 8002888:	611a      	str	r2, [r3, #16]
 800288a:	615a      	str	r2, [r3, #20]
 800288c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800288e:	4b24      	ldr	r3, [pc, #144]	; (8002920 <MX_TIM4_Init+0xb4>)
 8002890:	4a24      	ldr	r2, [pc, #144]	; (8002924 <MX_TIM4_Init+0xb8>)
 8002892:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002894:	4b22      	ldr	r3, [pc, #136]	; (8002920 <MX_TIM4_Init+0xb4>)
 8002896:	2200      	movs	r2, #0
 8002898:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800289a:	4b21      	ldr	r3, [pc, #132]	; (8002920 <MX_TIM4_Init+0xb4>)
 800289c:	2200      	movs	r2, #0
 800289e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80028a0:	4b1f      	ldr	r3, [pc, #124]	; (8002920 <MX_TIM4_Init+0xb4>)
 80028a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028a6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028a8:	4b1d      	ldr	r3, [pc, #116]	; (8002920 <MX_TIM4_Init+0xb4>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028ae:	4b1c      	ldr	r3, [pc, #112]	; (8002920 <MX_TIM4_Init+0xb4>)
 80028b0:	2280      	movs	r2, #128	; 0x80
 80028b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 80028b4:	481a      	ldr	r0, [pc, #104]	; (8002920 <MX_TIM4_Init+0xb4>)
 80028b6:	f004 fb3b 	bl	8006f30 <HAL_TIM_OC_Init>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d001      	beq.n	80028c4 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 80028c0:	f7ff fad0 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028c4:	2300      	movs	r3, #0
 80028c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028c8:	2300      	movs	r3, #0
 80028ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80028cc:	f107 0320 	add.w	r3, r7, #32
 80028d0:	4619      	mov	r1, r3
 80028d2:	4813      	ldr	r0, [pc, #76]	; (8002920 <MX_TIM4_Init+0xb4>)
 80028d4:	f005 fc90 	bl	80081f8 <HAL_TIMEx_MasterConfigSynchronization>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 80028de:	f7ff fac1 	bl	8001e64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80028e2:	2300      	movs	r3, #0
 80028e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80028e6:	2300      	movs	r3, #0
 80028e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028ea:	2300      	movs	r3, #0
 80028ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80028f2:	1d3b      	adds	r3, r7, #4
 80028f4:	220c      	movs	r2, #12
 80028f6:	4619      	mov	r1, r3
 80028f8:	4809      	ldr	r0, [pc, #36]	; (8002920 <MX_TIM4_Init+0xb4>)
 80028fa:	f004 fdbf 	bl	800747c <HAL_TIM_OC_ConfigChannel>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002904:	f7ff faae 	bl	8001e64 <Error_Handler>
  }
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim4, TIM_CHANNEL_4);
 8002908:	4b05      	ldr	r3, [pc, #20]	; (8002920 <MX_TIM4_Init+0xb4>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	69da      	ldr	r2, [r3, #28]
 800290e:	4b04      	ldr	r3, [pc, #16]	; (8002920 <MX_TIM4_Init+0xb4>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002916:	61da      	str	r2, [r3, #28]
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002918:	bf00      	nop
 800291a:	3728      	adds	r7, #40	; 0x28
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	2000af1c 	.word	0x2000af1c
 8002924:	40000800 	.word	0x40000800

08002928 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b096      	sub	sp, #88	; 0x58
 800292c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800292e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002932:	2200      	movs	r2, #0
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	605a      	str	r2, [r3, #4]
 8002938:	609a      	str	r2, [r3, #8]
 800293a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800293c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002946:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]
 800294e:	605a      	str	r2, [r3, #4]
 8002950:	609a      	str	r2, [r3, #8]
 8002952:	60da      	str	r2, [r3, #12]
 8002954:	611a      	str	r2, [r3, #16]
 8002956:	615a      	str	r2, [r3, #20]
 8002958:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800295a:	1d3b      	adds	r3, r7, #4
 800295c:	2220      	movs	r2, #32
 800295e:	2100      	movs	r1, #0
 8002960:	4618      	mov	r0, r3
 8002962:	f018 fbbf 	bl	801b0e4 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002966:	4b45      	ldr	r3, [pc, #276]	; (8002a7c <MX_TIM8_Init+0x154>)
 8002968:	4a45      	ldr	r2, [pc, #276]	; (8002a80 <MX_TIM8_Init+0x158>)
 800296a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800296c:	4b43      	ldr	r3, [pc, #268]	; (8002a7c <MX_TIM8_Init+0x154>)
 800296e:	2200      	movs	r2, #0
 8002970:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002972:	4b42      	ldr	r3, [pc, #264]	; (8002a7c <MX_TIM8_Init+0x154>)
 8002974:	2200      	movs	r2, #0
 8002976:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002978:	4b40      	ldr	r3, [pc, #256]	; (8002a7c <MX_TIM8_Init+0x154>)
 800297a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800297e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002980:	4b3e      	ldr	r3, [pc, #248]	; (8002a7c <MX_TIM8_Init+0x154>)
 8002982:	2200      	movs	r2, #0
 8002984:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002986:	4b3d      	ldr	r3, [pc, #244]	; (8002a7c <MX_TIM8_Init+0x154>)
 8002988:	2200      	movs	r2, #0
 800298a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800298c:	4b3b      	ldr	r3, [pc, #236]	; (8002a7c <MX_TIM8_Init+0x154>)
 800298e:	2200      	movs	r2, #0
 8002990:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002992:	483a      	ldr	r0, [pc, #232]	; (8002a7c <MX_TIM8_Init+0x154>)
 8002994:	f004 fa0d 	bl	8006db2 <HAL_TIM_Base_Init>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 800299e:	f7ff fa61 	bl	8001e64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029a6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80029a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80029ac:	4619      	mov	r1, r3
 80029ae:	4833      	ldr	r0, [pc, #204]	; (8002a7c <MX_TIM8_Init+0x154>)
 80029b0:	f004 ff1e 	bl	80077f0 <HAL_TIM_ConfigClockSource>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80029ba:	f7ff fa53 	bl	8001e64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80029be:	482f      	ldr	r0, [pc, #188]	; (8002a7c <MX_TIM8_Init+0x154>)
 80029c0:	f004 fb05 	bl	8006fce <HAL_TIM_PWM_Init>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80029ca:	f7ff fa4b 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ce:	2300      	movs	r3, #0
 80029d0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029d2:	2300      	movs	r3, #0
 80029d4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80029d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029da:	4619      	mov	r1, r3
 80029dc:	4827      	ldr	r0, [pc, #156]	; (8002a7c <MX_TIM8_Init+0x154>)
 80029de:	f005 fc0b 	bl	80081f8 <HAL_TIMEx_MasterConfigSynchronization>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80029e8:	f7ff fa3c 	bl	8001e64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029ec:	2360      	movs	r3, #96	; 0x60
 80029ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 512;
 80029f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029f6:	2300      	movs	r3, #0
 80029f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80029fa:	2300      	movs	r3, #0
 80029fc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029fe:	2300      	movs	r3, #0
 8002a00:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a02:	2300      	movs	r3, #0
 8002a04:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a06:	2300      	movs	r3, #0
 8002a08:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a0e:	2204      	movs	r2, #4
 8002a10:	4619      	mov	r1, r3
 8002a12:	481a      	ldr	r0, [pc, #104]	; (8002a7c <MX_TIM8_Init+0x154>)
 8002a14:	f004 fe2a 	bl	800766c <HAL_TIM_PWM_ConfigChannel>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8002a1e:	f7ff fa21 	bl	8001e64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002a22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a26:	2208      	movs	r2, #8
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4814      	ldr	r0, [pc, #80]	; (8002a7c <MX_TIM8_Init+0x154>)
 8002a2c:	f004 fe1e 	bl	800766c <HAL_TIM_PWM_ConfigChannel>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d001      	beq.n	8002a3a <MX_TIM8_Init+0x112>
  {
    Error_Handler();
 8002a36:	f7ff fa15 	bl	8001e64 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002a42:	2300      	movs	r3, #0
 8002a44:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 2;
 8002a46:	2302      	movs	r3, #2
 8002a48:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002a4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a52:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002a54:	2300      	movs	r3, #0
 8002a56:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002a58:	1d3b      	adds	r3, r7, #4
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	4807      	ldr	r0, [pc, #28]	; (8002a7c <MX_TIM8_Init+0x154>)
 8002a5e:	f005 fc47 	bl	80082f0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <MX_TIM8_Init+0x144>
  {
    Error_Handler();
 8002a68:	f7ff f9fc 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002a6c:	4803      	ldr	r0, [pc, #12]	; (8002a7c <MX_TIM8_Init+0x154>)
 8002a6e:	f000 f9b7 	bl	8002de0 <HAL_TIM_MspPostInit>

}
 8002a72:	bf00      	nop
 8002a74:	3758      	adds	r7, #88	; 0x58
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	2000af64 	.word	0x2000af64
 8002a80:	40010400 	.word	0x40010400

08002a84 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b088      	sub	sp, #32
 8002a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a8a:	1d3b      	adds	r3, r7, #4
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	605a      	str	r2, [r3, #4]
 8002a92:	609a      	str	r2, [r3, #8]
 8002a94:	60da      	str	r2, [r3, #12]
 8002a96:	611a      	str	r2, [r3, #16]
 8002a98:	615a      	str	r2, [r3, #20]
 8002a9a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002a9c:	4b1f      	ldr	r3, [pc, #124]	; (8002b1c <MX_TIM9_Init+0x98>)
 8002a9e:	4a20      	ldr	r2, [pc, #128]	; (8002b20 <MX_TIM9_Init+0x9c>)
 8002aa0:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8002aa2:	4b1e      	ldr	r3, [pc, #120]	; (8002b1c <MX_TIM9_Init+0x98>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aa8:	4b1c      	ldr	r3, [pc, #112]	; (8002b1c <MX_TIM9_Init+0x98>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8002aae:	4b1b      	ldr	r3, [pc, #108]	; (8002b1c <MX_TIM9_Init+0x98>)
 8002ab0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ab4:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ab6:	4b19      	ldr	r3, [pc, #100]	; (8002b1c <MX_TIM9_Init+0x98>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002abc:	4b17      	ldr	r3, [pc, #92]	; (8002b1c <MX_TIM9_Init+0x98>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002ac2:	4816      	ldr	r0, [pc, #88]	; (8002b1c <MX_TIM9_Init+0x98>)
 8002ac4:	f004 fa83 	bl	8006fce <HAL_TIM_PWM_Init>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 8002ace:	f7ff f9c9 	bl	8001e64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ad2:	2360      	movs	r3, #96	; 0x60
 8002ad4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ada:	2300      	movs	r3, #0
 8002adc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ae2:	1d3b      	adds	r3, r7, #4
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	480c      	ldr	r0, [pc, #48]	; (8002b1c <MX_TIM9_Init+0x98>)
 8002aea:	f004 fdbf 	bl	800766c <HAL_TIM_PWM_ConfigChannel>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 8002af4:	f7ff f9b6 	bl	8001e64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002af8:	1d3b      	adds	r3, r7, #4
 8002afa:	2204      	movs	r2, #4
 8002afc:	4619      	mov	r1, r3
 8002afe:	4807      	ldr	r0, [pc, #28]	; (8002b1c <MX_TIM9_Init+0x98>)
 8002b00:	f004 fdb4 	bl	800766c <HAL_TIM_PWM_ConfigChannel>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8002b0a:	f7ff f9ab 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002b0e:	4803      	ldr	r0, [pc, #12]	; (8002b1c <MX_TIM9_Init+0x98>)
 8002b10:	f000 f966 	bl	8002de0 <HAL_TIM_MspPostInit>

}
 8002b14:	bf00      	nop
 8002b16:	3720      	adds	r7, #32
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	2000afac 	.word	0x2000afac
 8002b20:	40014000 	.word	0x40014000

08002b24 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002b28:	4b0e      	ldr	r3, [pc, #56]	; (8002b64 <MX_TIM14_Init+0x40>)
 8002b2a:	4a0f      	ldr	r2, [pc, #60]	; (8002b68 <MX_TIM14_Init+0x44>)
 8002b2c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8002b2e:	4b0d      	ldr	r3, [pc, #52]	; (8002b64 <MX_TIM14_Init+0x40>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b34:	4b0b      	ldr	r3, [pc, #44]	; (8002b64 <MX_TIM14_Init+0x40>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8002b3a:	4b0a      	ldr	r3, [pc, #40]	; (8002b64 <MX_TIM14_Init+0x40>)
 8002b3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b40:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b42:	4b08      	ldr	r3, [pc, #32]	; (8002b64 <MX_TIM14_Init+0x40>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b48:	4b06      	ldr	r3, [pc, #24]	; (8002b64 <MX_TIM14_Init+0x40>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002b4e:	4805      	ldr	r0, [pc, #20]	; (8002b64 <MX_TIM14_Init+0x40>)
 8002b50:	f004 f92f 	bl	8006db2 <HAL_TIM_Base_Init>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8002b5a:	f7ff f983 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002b5e:	bf00      	nop
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	2000aff4 	.word	0x2000aff4
 8002b68:	40002000 	.word	0x40002000

08002b6c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08c      	sub	sp, #48	; 0x30
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b74:	f107 031c 	add.w	r3, r7, #28
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	605a      	str	r2, [r3, #4]
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	60da      	str	r2, [r3, #12]
 8002b82:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a36      	ldr	r2, [pc, #216]	; (8002c64 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d135      	bne.n	8002bfa <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b8e:	2300      	movs	r3, #0
 8002b90:	61bb      	str	r3, [r7, #24]
 8002b92:	4b35      	ldr	r3, [pc, #212]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b96:	4a34      	ldr	r2, [pc, #208]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002b98:	f043 0301 	orr.w	r3, r3, #1
 8002b9c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b9e:	4b32      	ldr	r3, [pc, #200]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	61bb      	str	r3, [r7, #24]
 8002ba8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002baa:	2300      	movs	r3, #0
 8002bac:	617b      	str	r3, [r7, #20]
 8002bae:	4b2e      	ldr	r3, [pc, #184]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	4a2d      	ldr	r2, [pc, #180]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002bb4:	f043 0301 	orr.w	r3, r3, #1
 8002bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bba:	4b2b      	ldr	r3, [pc, #172]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	f003 0301 	and.w	r3, r3, #1
 8002bc2:	617b      	str	r3, [r7, #20]
 8002bc4:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = TIM_ENC1_A_Pin|TIM_ENC1_B_Pin;
 8002bc6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002bca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bcc:	2302      	movs	r3, #2
 8002bce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bdc:	f107 031c 	add.w	r3, r7, #28
 8002be0:	4619      	mov	r1, r3
 8002be2:	4822      	ldr	r0, [pc, #136]	; (8002c6c <HAL_TIM_Encoder_MspInit+0x100>)
 8002be4:	f001 fdf0 	bl	80047c8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8002be8:	2200      	movs	r2, #0
 8002bea:	2105      	movs	r1, #5
 8002bec:	2019      	movs	r0, #25
 8002bee:	f001 f9a3 	bl	8003f38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002bf2:	2019      	movs	r0, #25
 8002bf4:	f001 f9bc 	bl	8003f70 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002bf8:	e030      	b.n	8002c5c <HAL_TIM_Encoder_MspInit+0xf0>
  else if(tim_encoderHandle->Instance==TIM2)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c02:	d12b      	bne.n	8002c5c <HAL_TIM_Encoder_MspInit+0xf0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c04:	2300      	movs	r3, #0
 8002c06:	613b      	str	r3, [r7, #16]
 8002c08:	4b17      	ldr	r3, [pc, #92]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0c:	4a16      	ldr	r2, [pc, #88]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002c0e:	f043 0301 	orr.w	r3, r3, #1
 8002c12:	6413      	str	r3, [r2, #64]	; 0x40
 8002c14:	4b14      	ldr	r3, [pc, #80]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	613b      	str	r3, [r7, #16]
 8002c1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c20:	2300      	movs	r3, #0
 8002c22:	60fb      	str	r3, [r7, #12]
 8002c24:	4b10      	ldr	r3, [pc, #64]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c28:	4a0f      	ldr	r2, [pc, #60]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002c2a:	f043 0301 	orr.w	r3, r3, #1
 8002c2e:	6313      	str	r3, [r2, #48]	; 0x30
 8002c30:	4b0d      	ldr	r3, [pc, #52]	; (8002c68 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM_ENC2_B_Pin|TIM_ENC2_A_Pin;
 8002c3c:	2322      	movs	r3, #34	; 0x22
 8002c3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c40:	2302      	movs	r3, #2
 8002c42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c44:	2300      	movs	r3, #0
 8002c46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c50:	f107 031c 	add.w	r3, r7, #28
 8002c54:	4619      	mov	r1, r3
 8002c56:	4805      	ldr	r0, [pc, #20]	; (8002c6c <HAL_TIM_Encoder_MspInit+0x100>)
 8002c58:	f001 fdb6 	bl	80047c8 <HAL_GPIO_Init>
}
 8002c5c:	bf00      	nop
 8002c5e:	3730      	adds	r7, #48	; 0x30
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	40010000 	.word	0x40010000
 8002c68:	40023800 	.word	0x40023800
 8002c6c:	40020000 	.word	0x40020000

08002c70 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b08a      	sub	sp, #40	; 0x28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c78:	f107 0314 	add.w	r3, r7, #20
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	609a      	str	r2, [r3, #8]
 8002c84:	60da      	str	r2, [r3, #12]
 8002c86:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM3)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a23      	ldr	r2, [pc, #140]	; (8002d1c <HAL_TIM_PWM_MspInit+0xac>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d12c      	bne.n	8002cec <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	613b      	str	r3, [r7, #16]
 8002c96:	4b22      	ldr	r3, [pc, #136]	; (8002d20 <HAL_TIM_PWM_MspInit+0xb0>)
 8002c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9a:	4a21      	ldr	r2, [pc, #132]	; (8002d20 <HAL_TIM_PWM_MspInit+0xb0>)
 8002c9c:	f043 0302 	orr.w	r3, r3, #2
 8002ca0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ca2:	4b1f      	ldr	r3, [pc, #124]	; (8002d20 <HAL_TIM_PWM_MspInit+0xb0>)
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	613b      	str	r3, [r7, #16]
 8002cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	4b1b      	ldr	r3, [pc, #108]	; (8002d20 <HAL_TIM_PWM_MspInit+0xb0>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb6:	4a1a      	ldr	r2, [pc, #104]	; (8002d20 <HAL_TIM_PWM_MspInit+0xb0>)
 8002cb8:	f043 0302 	orr.w	r3, r3, #2
 8002cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cbe:	4b18      	ldr	r3, [pc, #96]	; (8002d20 <HAL_TIM_PWM_MspInit+0xb0>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = TIM_FAN_INDEX_Pin;
 8002cca:	2302      	movs	r3, #2
 8002ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002cda:	2302      	movs	r3, #2
 8002cdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM_FAN_INDEX_GPIO_Port, &GPIO_InitStruct);
 8002cde:	f107 0314 	add.w	r3, r7, #20
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	480f      	ldr	r0, [pc, #60]	; (8002d24 <HAL_TIM_PWM_MspInit+0xb4>)
 8002ce6:	f001 fd6f 	bl	80047c8 <HAL_GPIO_Init>
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8002cea:	e012      	b.n	8002d12 <HAL_TIM_PWM_MspInit+0xa2>
  else if(tim_pwmHandle->Instance==TIM9)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a0d      	ldr	r2, [pc, #52]	; (8002d28 <HAL_TIM_PWM_MspInit+0xb8>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d10d      	bne.n	8002d12 <HAL_TIM_PWM_MspInit+0xa2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	60bb      	str	r3, [r7, #8]
 8002cfa:	4b09      	ldr	r3, [pc, #36]	; (8002d20 <HAL_TIM_PWM_MspInit+0xb0>)
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfe:	4a08      	ldr	r2, [pc, #32]	; (8002d20 <HAL_TIM_PWM_MspInit+0xb0>)
 8002d00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d04:	6453      	str	r3, [r2, #68]	; 0x44
 8002d06:	4b06      	ldr	r3, [pc, #24]	; (8002d20 <HAL_TIM_PWM_MspInit+0xb0>)
 8002d08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d0e:	60bb      	str	r3, [r7, #8]
 8002d10:	68bb      	ldr	r3, [r7, #8]
}
 8002d12:	bf00      	nop
 8002d14:	3728      	adds	r7, #40	; 0x28
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	40000400 	.word	0x40000400
 8002d20:	40023800 	.word	0x40023800
 8002d24:	40020400 	.word	0x40020400
 8002d28:	40014000 	.word	0x40014000

08002d2c <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM4)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a0b      	ldr	r2, [pc, #44]	; (8002d68 <HAL_TIM_OC_MspInit+0x3c>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d10d      	bne.n	8002d5a <HAL_TIM_OC_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	4b0a      	ldr	r3, [pc, #40]	; (8002d6c <HAL_TIM_OC_MspInit+0x40>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d46:	4a09      	ldr	r2, [pc, #36]	; (8002d6c <HAL_TIM_OC_MspInit+0x40>)
 8002d48:	f043 0304 	orr.w	r3, r3, #4
 8002d4c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d4e:	4b07      	ldr	r3, [pc, #28]	; (8002d6c <HAL_TIM_OC_MspInit+0x40>)
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	f003 0304 	and.w	r3, r3, #4
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002d5a:	bf00      	nop
 8002d5c:	3714      	adds	r7, #20
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	40000800 	.word	0x40000800
 8002d6c:	40023800 	.word	0x40023800

08002d70 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b085      	sub	sp, #20
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a15      	ldr	r2, [pc, #84]	; (8002dd4 <HAL_TIM_Base_MspInit+0x64>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d10e      	bne.n	8002da0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002d82:	2300      	movs	r3, #0
 8002d84:	60fb      	str	r3, [r7, #12]
 8002d86:	4b14      	ldr	r3, [pc, #80]	; (8002dd8 <HAL_TIM_Base_MspInit+0x68>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8a:	4a13      	ldr	r2, [pc, #76]	; (8002dd8 <HAL_TIM_Base_MspInit+0x68>)
 8002d8c:	f043 0302 	orr.w	r3, r3, #2
 8002d90:	6453      	str	r3, [r2, #68]	; 0x44
 8002d92:	4b11      	ldr	r3, [pc, #68]	; (8002dd8 <HAL_TIM_Base_MspInit+0x68>)
 8002d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	60fb      	str	r3, [r7, #12]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8002d9e:	e012      	b.n	8002dc6 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM14)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a0d      	ldr	r2, [pc, #52]	; (8002ddc <HAL_TIM_Base_MspInit+0x6c>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d10d      	bne.n	8002dc6 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	4b0a      	ldr	r3, [pc, #40]	; (8002dd8 <HAL_TIM_Base_MspInit+0x68>)
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	4a09      	ldr	r2, [pc, #36]	; (8002dd8 <HAL_TIM_Base_MspInit+0x68>)
 8002db4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002db8:	6413      	str	r3, [r2, #64]	; 0x40
 8002dba:	4b07      	ldr	r3, [pc, #28]	; (8002dd8 <HAL_TIM_Base_MspInit+0x68>)
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc2:	60bb      	str	r3, [r7, #8]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
}
 8002dc6:	bf00      	nop
 8002dc8:	3714      	adds	r7, #20
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	40010400 	.word	0x40010400
 8002dd8:	40023800 	.word	0x40023800
 8002ddc:	40002000 	.word	0x40002000

08002de0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08c      	sub	sp, #48	; 0x30
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de8:	f107 031c 	add.w	r3, r7, #28
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	605a      	str	r2, [r3, #4]
 8002df2:	609a      	str	r2, [r3, #8]
 8002df4:	60da      	str	r2, [r3, #12]
 8002df6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a46      	ldr	r2, [pc, #280]	; (8002f18 <HAL_TIM_MspPostInit+0x138>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d11e      	bne.n	8002e40 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	61bb      	str	r3, [r7, #24]
 8002e06:	4b45      	ldr	r3, [pc, #276]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0a:	4a44      	ldr	r2, [pc, #272]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002e0c:	f043 0302 	orr.w	r3, r3, #2
 8002e10:	6313      	str	r3, [r2, #48]	; 0x30
 8002e12:	4b42      	ldr	r3, [pc, #264]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	61bb      	str	r3, [r7, #24]
 8002e1c:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = TIM_FAN_PWM_Pin;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e22:	2302      	movs	r3, #2
 8002e24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e26:	2300      	movs	r3, #0
 8002e28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002e2e:	2302      	movs	r3, #2
 8002e30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(TIM_FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 8002e32:	f107 031c 	add.w	r3, r7, #28
 8002e36:	4619      	mov	r1, r3
 8002e38:	4839      	ldr	r0, [pc, #228]	; (8002f20 <HAL_TIM_MspPostInit+0x140>)
 8002e3a:	f001 fcc5 	bl	80047c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8002e3e:	e066      	b.n	8002f0e <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM8)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a37      	ldr	r2, [pc, #220]	; (8002f24 <HAL_TIM_MspPostInit+0x144>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d13e      	bne.n	8002ec8 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	617b      	str	r3, [r7, #20]
 8002e4e:	4b33      	ldr	r3, [pc, #204]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e52:	4a32      	ldr	r2, [pc, #200]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002e54:	f043 0302 	orr.w	r3, r3, #2
 8002e58:	6313      	str	r3, [r2, #48]	; 0x30
 8002e5a:	4b30      	ldr	r3, [pc, #192]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	617b      	str	r3, [r7, #20]
 8002e64:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e66:	2300      	movs	r3, #0
 8002e68:	613b      	str	r3, [r7, #16]
 8002e6a:	4b2c      	ldr	r3, [pc, #176]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6e:	4a2b      	ldr	r2, [pc, #172]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002e70:	f043 0304 	orr.w	r3, r3, #4
 8002e74:	6313      	str	r3, [r2, #48]	; 0x30
 8002e76:	4b29      	ldr	r3, [pc, #164]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7a:	f003 0304 	and.w	r3, r3, #4
 8002e7e:	613b      	str	r3, [r7, #16]
 8002e80:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PB14_TIM8_MOT1_N_Pin|PB15_TIM8_MOT2_N_Pin;
 8002e82:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e88:	2302      	movs	r3, #2
 8002e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e90:	2300      	movs	r3, #0
 8002e92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002e94:	2303      	movs	r3, #3
 8002e96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e98:	f107 031c 	add.w	r3, r7, #28
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	4820      	ldr	r0, [pc, #128]	; (8002f20 <HAL_TIM_MspPostInit+0x140>)
 8002ea0:	f001 fc92 	bl	80047c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PC7_TIM8_MOT1_P_Pin|PC8_TIM8_MOT2_P_Pin;
 8002ea4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002ea8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eaa:	2302      	movs	r3, #2
 8002eac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eba:	f107 031c 	add.w	r3, r7, #28
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	4819      	ldr	r0, [pc, #100]	; (8002f28 <HAL_TIM_MspPostInit+0x148>)
 8002ec2:	f001 fc81 	bl	80047c8 <HAL_GPIO_Init>
}
 8002ec6:	e022      	b.n	8002f0e <HAL_TIM_MspPostInit+0x12e>
  else if(timHandle->Instance==TIM9)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a17      	ldr	r2, [pc, #92]	; (8002f2c <HAL_TIM_MspPostInit+0x14c>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d11d      	bne.n	8002f0e <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]
 8002ed6:	4b11      	ldr	r3, [pc, #68]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eda:	4a10      	ldr	r2, [pc, #64]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002edc:	f043 0310 	orr.w	r3, r3, #16
 8002ee0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ee2:	4b0e      	ldr	r3, [pc, #56]	; (8002f1c <HAL_TIM_MspPostInit+0x13c>)
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee6:	f003 0310 	and.w	r3, r3, #16
 8002eea:	60fb      	str	r3, [r7, #12]
 8002eec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002eee:	2360      	movs	r3, #96	; 0x60
 8002ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002efa:	2300      	movs	r3, #0
 8002efc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002efe:	2303      	movs	r3, #3
 8002f00:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f02:	f107 031c 	add.w	r3, r7, #28
 8002f06:	4619      	mov	r1, r3
 8002f08:	4809      	ldr	r0, [pc, #36]	; (8002f30 <HAL_TIM_MspPostInit+0x150>)
 8002f0a:	f001 fc5d 	bl	80047c8 <HAL_GPIO_Init>
}
 8002f0e:	bf00      	nop
 8002f10:	3730      	adds	r7, #48	; 0x30
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	40000400 	.word	0x40000400
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	40020400 	.word	0x40020400
 8002f24:	40010400 	.word	0x40010400
 8002f28:	40020800 	.word	0x40020800
 8002f2c:	40014000 	.word	0x40014000
 8002f30:	40021000 	.word	0x40021000

08002f34 <MX_UART5_Init>:
DMA_HandleTypeDef hdma_usart1_rx;
DMA_HandleTypeDef hdma_usart1_tx;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002f38:	4b11      	ldr	r3, [pc, #68]	; (8002f80 <MX_UART5_Init+0x4c>)
 8002f3a:	4a12      	ldr	r2, [pc, #72]	; (8002f84 <MX_UART5_Init+0x50>)
 8002f3c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002f3e:	4b10      	ldr	r3, [pc, #64]	; (8002f80 <MX_UART5_Init+0x4c>)
 8002f40:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f44:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002f46:	4b0e      	ldr	r3, [pc, #56]	; (8002f80 <MX_UART5_Init+0x4c>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002f4c:	4b0c      	ldr	r3, [pc, #48]	; (8002f80 <MX_UART5_Init+0x4c>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002f52:	4b0b      	ldr	r3, [pc, #44]	; (8002f80 <MX_UART5_Init+0x4c>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002f58:	4b09      	ldr	r3, [pc, #36]	; (8002f80 <MX_UART5_Init+0x4c>)
 8002f5a:	220c      	movs	r2, #12
 8002f5c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f5e:	4b08      	ldr	r3, [pc, #32]	; (8002f80 <MX_UART5_Init+0x4c>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f64:	4b06      	ldr	r3, [pc, #24]	; (8002f80 <MX_UART5_Init+0x4c>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002f6a:	4805      	ldr	r0, [pc, #20]	; (8002f80 <MX_UART5_Init+0x4c>)
 8002f6c:	f005 fa26 	bl	80083bc <HAL_UART_Init>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8002f76:	f7fe ff75 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002f7a:	bf00      	nop
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	2000b03c 	.word	0x2000b03c
 8002f84:	40005000 	.word	0x40005000

08002f88 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002f8c:	4b11      	ldr	r3, [pc, #68]	; (8002fd4 <MX_USART1_UART_Init+0x4c>)
 8002f8e:	4a12      	ldr	r2, [pc, #72]	; (8002fd8 <MX_USART1_UART_Init+0x50>)
 8002f90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002f92:	4b10      	ldr	r3, [pc, #64]	; (8002fd4 <MX_USART1_UART_Init+0x4c>)
 8002f94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002f98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002f9a:	4b0e      	ldr	r3, [pc, #56]	; (8002fd4 <MX_USART1_UART_Init+0x4c>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002fa0:	4b0c      	ldr	r3, [pc, #48]	; (8002fd4 <MX_USART1_UART_Init+0x4c>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002fa6:	4b0b      	ldr	r3, [pc, #44]	; (8002fd4 <MX_USART1_UART_Init+0x4c>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002fac:	4b09      	ldr	r3, [pc, #36]	; (8002fd4 <MX_USART1_UART_Init+0x4c>)
 8002fae:	220c      	movs	r2, #12
 8002fb0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fb2:	4b08      	ldr	r3, [pc, #32]	; (8002fd4 <MX_USART1_UART_Init+0x4c>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <MX_USART1_UART_Init+0x4c>)
 8002fba:	2200      	movs	r2, #0
 8002fbc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002fbe:	4805      	ldr	r0, [pc, #20]	; (8002fd4 <MX_USART1_UART_Init+0x4c>)
 8002fc0:	f005 f9fc 	bl	80083bc <HAL_UART_Init>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d001      	beq.n	8002fce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002fca:	f7fe ff4b 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002fce:	bf00      	nop
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	2000b080 	.word	0x2000b080
 8002fd8:	40011000 	.word	0x40011000

08002fdc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002fe0:	4b11      	ldr	r3, [pc, #68]	; (8003028 <MX_USART2_UART_Init+0x4c>)
 8002fe2:	4a12      	ldr	r2, [pc, #72]	; (800302c <MX_USART2_UART_Init+0x50>)
 8002fe4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002fe6:	4b10      	ldr	r3, [pc, #64]	; (8003028 <MX_USART2_UART_Init+0x4c>)
 8002fe8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002fec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002fee:	4b0e      	ldr	r3, [pc, #56]	; (8003028 <MX_USART2_UART_Init+0x4c>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ff4:	4b0c      	ldr	r3, [pc, #48]	; (8003028 <MX_USART2_UART_Init+0x4c>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ffa:	4b0b      	ldr	r3, [pc, #44]	; (8003028 <MX_USART2_UART_Init+0x4c>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003000:	4b09      	ldr	r3, [pc, #36]	; (8003028 <MX_USART2_UART_Init+0x4c>)
 8003002:	220c      	movs	r2, #12
 8003004:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003006:	4b08      	ldr	r3, [pc, #32]	; (8003028 <MX_USART2_UART_Init+0x4c>)
 8003008:	2200      	movs	r2, #0
 800300a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800300c:	4b06      	ldr	r3, [pc, #24]	; (8003028 <MX_USART2_UART_Init+0x4c>)
 800300e:	2200      	movs	r2, #0
 8003010:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003012:	4805      	ldr	r0, [pc, #20]	; (8003028 <MX_USART2_UART_Init+0x4c>)
 8003014:	f005 f9d2 	bl	80083bc <HAL_UART_Init>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800301e:	f7fe ff21 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003022:	bf00      	nop
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	2000b0c4 	.word	0x2000b0c4
 800302c:	40004400 	.word	0x40004400

08003030 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b08e      	sub	sp, #56	; 0x38
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003038:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	609a      	str	r2, [r3, #8]
 8003044:	60da      	str	r2, [r3, #12]
 8003046:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a8e      	ldr	r2, [pc, #568]	; (8003288 <HAL_UART_MspInit+0x258>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d14b      	bne.n	80030ea <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8003052:	2300      	movs	r3, #0
 8003054:	623b      	str	r3, [r7, #32]
 8003056:	4b8d      	ldr	r3, [pc, #564]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	4a8c      	ldr	r2, [pc, #560]	; (800328c <HAL_UART_MspInit+0x25c>)
 800305c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003060:	6413      	str	r3, [r2, #64]	; 0x40
 8003062:	4b8a      	ldr	r3, [pc, #552]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003066:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800306a:	623b      	str	r3, [r7, #32]
 800306c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800306e:	2300      	movs	r3, #0
 8003070:	61fb      	str	r3, [r7, #28]
 8003072:	4b86      	ldr	r3, [pc, #536]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003076:	4a85      	ldr	r2, [pc, #532]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003078:	f043 0304 	orr.w	r3, r3, #4
 800307c:	6313      	str	r3, [r2, #48]	; 0x30
 800307e:	4b83      	ldr	r3, [pc, #524]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003082:	f003 0304 	and.w	r3, r3, #4
 8003086:	61fb      	str	r3, [r7, #28]
 8003088:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800308a:	2300      	movs	r3, #0
 800308c:	61bb      	str	r3, [r7, #24]
 800308e:	4b7f      	ldr	r3, [pc, #508]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	4a7e      	ldr	r2, [pc, #504]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003094:	f043 0308 	orr.w	r3, r3, #8
 8003098:	6313      	str	r3, [r2, #48]	; 0x30
 800309a:	4b7c      	ldr	r3, [pc, #496]	; (800328c <HAL_UART_MspInit+0x25c>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309e:	f003 0308 	and.w	r3, r3, #8
 80030a2:	61bb      	str	r3, [r7, #24]
 80030a4:	69bb      	ldr	r3, [r7, #24]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = SER2_TX_Pin;
 80030a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ac:	2302      	movs	r3, #2
 80030ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b0:	2300      	movs	r3, #0
 80030b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030b4:	2303      	movs	r3, #3
 80030b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80030b8:	2308      	movs	r3, #8
 80030ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SER2_TX_GPIO_Port, &GPIO_InitStruct);
 80030bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030c0:	4619      	mov	r1, r3
 80030c2:	4873      	ldr	r0, [pc, #460]	; (8003290 <HAL_UART_MspInit+0x260>)
 80030c4:	f001 fb80 	bl	80047c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SER2_RX_Pin;
 80030c8:	2304      	movs	r3, #4
 80030ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030cc:	2302      	movs	r3, #2
 80030ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d0:	2300      	movs	r3, #0
 80030d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030d4:	2303      	movs	r3, #3
 80030d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80030d8:	2308      	movs	r3, #8
 80030da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SER2_RX_GPIO_Port, &GPIO_InitStruct);
 80030dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030e0:	4619      	mov	r1, r3
 80030e2:	486c      	ldr	r0, [pc, #432]	; (8003294 <HAL_UART_MspInit+0x264>)
 80030e4:	f001 fb70 	bl	80047c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80030e8:	e0ca      	b.n	8003280 <HAL_UART_MspInit+0x250>
  else if(uartHandle->Instance==USART1)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a6a      	ldr	r2, [pc, #424]	; (8003298 <HAL_UART_MspInit+0x268>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	f040 8094 	bne.w	800321e <HAL_UART_MspInit+0x1ee>
    __HAL_RCC_USART1_CLK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	617b      	str	r3, [r7, #20]
 80030fa:	4b64      	ldr	r3, [pc, #400]	; (800328c <HAL_UART_MspInit+0x25c>)
 80030fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fe:	4a63      	ldr	r2, [pc, #396]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003100:	f043 0310 	orr.w	r3, r3, #16
 8003104:	6453      	str	r3, [r2, #68]	; 0x44
 8003106:	4b61      	ldr	r3, [pc, #388]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800310a:	f003 0310 	and.w	r3, r3, #16
 800310e:	617b      	str	r3, [r7, #20]
 8003110:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003112:	2300      	movs	r3, #0
 8003114:	613b      	str	r3, [r7, #16]
 8003116:	4b5d      	ldr	r3, [pc, #372]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311a:	4a5c      	ldr	r2, [pc, #368]	; (800328c <HAL_UART_MspInit+0x25c>)
 800311c:	f043 0302 	orr.w	r3, r3, #2
 8003120:	6313      	str	r3, [r2, #48]	; 0x30
 8003122:	4b5a      	ldr	r3, [pc, #360]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	613b      	str	r3, [r7, #16]
 800312c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800312e:	23c0      	movs	r3, #192	; 0xc0
 8003130:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003132:	2302      	movs	r3, #2
 8003134:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003136:	2300      	movs	r3, #0
 8003138:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800313a:	2303      	movs	r3, #3
 800313c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800313e:	2307      	movs	r3, #7
 8003140:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003142:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003146:	4619      	mov	r1, r3
 8003148:	4854      	ldr	r0, [pc, #336]	; (800329c <HAL_UART_MspInit+0x26c>)
 800314a:	f001 fb3d 	bl	80047c8 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800314e:	4b54      	ldr	r3, [pc, #336]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003150:	4a54      	ldr	r2, [pc, #336]	; (80032a4 <HAL_UART_MspInit+0x274>)
 8003152:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003154:	4b52      	ldr	r3, [pc, #328]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003156:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800315a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800315c:	4b50      	ldr	r3, [pc, #320]	; (80032a0 <HAL_UART_MspInit+0x270>)
 800315e:	2200      	movs	r2, #0
 8003160:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003162:	4b4f      	ldr	r3, [pc, #316]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003164:	2200      	movs	r2, #0
 8003166:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003168:	4b4d      	ldr	r3, [pc, #308]	; (80032a0 <HAL_UART_MspInit+0x270>)
 800316a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800316e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003170:	4b4b      	ldr	r3, [pc, #300]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003172:	2200      	movs	r2, #0
 8003174:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003176:	4b4a      	ldr	r3, [pc, #296]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003178:	2200      	movs	r2, #0
 800317a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800317c:	4b48      	ldr	r3, [pc, #288]	; (80032a0 <HAL_UART_MspInit+0x270>)
 800317e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003182:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003184:	4b46      	ldr	r3, [pc, #280]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003186:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800318a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800318c:	4b44      	ldr	r3, [pc, #272]	; (80032a0 <HAL_UART_MspInit+0x270>)
 800318e:	2200      	movs	r2, #0
 8003190:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003192:	4843      	ldr	r0, [pc, #268]	; (80032a0 <HAL_UART_MspInit+0x270>)
 8003194:	f000 ff16 	bl	8003fc4 <HAL_DMA_Init>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <HAL_UART_MspInit+0x172>
      Error_Handler();
 800319e:	f7fe fe61 	bl	8001e64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a3e      	ldr	r2, [pc, #248]	; (80032a0 <HAL_UART_MspInit+0x270>)
 80031a6:	639a      	str	r2, [r3, #56]	; 0x38
 80031a8:	4a3d      	ldr	r2, [pc, #244]	; (80032a0 <HAL_UART_MspInit+0x270>)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80031ae:	4b3e      	ldr	r3, [pc, #248]	; (80032a8 <HAL_UART_MspInit+0x278>)
 80031b0:	4a3e      	ldr	r2, [pc, #248]	; (80032ac <HAL_UART_MspInit+0x27c>)
 80031b2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80031b4:	4b3c      	ldr	r3, [pc, #240]	; (80032a8 <HAL_UART_MspInit+0x278>)
 80031b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80031ba:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031bc:	4b3a      	ldr	r3, [pc, #232]	; (80032a8 <HAL_UART_MspInit+0x278>)
 80031be:	2240      	movs	r2, #64	; 0x40
 80031c0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031c2:	4b39      	ldr	r3, [pc, #228]	; (80032a8 <HAL_UART_MspInit+0x278>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80031c8:	4b37      	ldr	r3, [pc, #220]	; (80032a8 <HAL_UART_MspInit+0x278>)
 80031ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031ce:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031d0:	4b35      	ldr	r3, [pc, #212]	; (80032a8 <HAL_UART_MspInit+0x278>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031d6:	4b34      	ldr	r3, [pc, #208]	; (80032a8 <HAL_UART_MspInit+0x278>)
 80031d8:	2200      	movs	r2, #0
 80031da:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80031dc:	4b32      	ldr	r3, [pc, #200]	; (80032a8 <HAL_UART_MspInit+0x278>)
 80031de:	2200      	movs	r2, #0
 80031e0:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80031e2:	4b31      	ldr	r3, [pc, #196]	; (80032a8 <HAL_UART_MspInit+0x278>)
 80031e4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80031e8:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031ea:	4b2f      	ldr	r3, [pc, #188]	; (80032a8 <HAL_UART_MspInit+0x278>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80031f0:	482d      	ldr	r0, [pc, #180]	; (80032a8 <HAL_UART_MspInit+0x278>)
 80031f2:	f000 fee7 	bl	8003fc4 <HAL_DMA_Init>
 80031f6:	4603      	mov	r3, r0
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d001      	beq.n	8003200 <HAL_UART_MspInit+0x1d0>
      Error_Handler();
 80031fc:	f7fe fe32 	bl	8001e64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a29      	ldr	r2, [pc, #164]	; (80032a8 <HAL_UART_MspInit+0x278>)
 8003204:	635a      	str	r2, [r3, #52]	; 0x34
 8003206:	4a28      	ldr	r2, [pc, #160]	; (80032a8 <HAL_UART_MspInit+0x278>)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800320c:	2200      	movs	r2, #0
 800320e:	2105      	movs	r1, #5
 8003210:	2025      	movs	r0, #37	; 0x25
 8003212:	f000 fe91 	bl	8003f38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003216:	2025      	movs	r0, #37	; 0x25
 8003218:	f000 feaa 	bl	8003f70 <HAL_NVIC_EnableIRQ>
}
 800321c:	e030      	b.n	8003280 <HAL_UART_MspInit+0x250>
  else if(uartHandle->Instance==USART2)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a23      	ldr	r2, [pc, #140]	; (80032b0 <HAL_UART_MspInit+0x280>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d12b      	bne.n	8003280 <HAL_UART_MspInit+0x250>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003228:	2300      	movs	r3, #0
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	4b17      	ldr	r3, [pc, #92]	; (800328c <HAL_UART_MspInit+0x25c>)
 800322e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003230:	4a16      	ldr	r2, [pc, #88]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003232:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003236:	6413      	str	r3, [r2, #64]	; 0x40
 8003238:	4b14      	ldr	r3, [pc, #80]	; (800328c <HAL_UART_MspInit+0x25c>)
 800323a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003244:	2300      	movs	r3, #0
 8003246:	60bb      	str	r3, [r7, #8]
 8003248:	4b10      	ldr	r3, [pc, #64]	; (800328c <HAL_UART_MspInit+0x25c>)
 800324a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324c:	4a0f      	ldr	r2, [pc, #60]	; (800328c <HAL_UART_MspInit+0x25c>)
 800324e:	f043 0308 	orr.w	r3, r3, #8
 8003252:	6313      	str	r3, [r2, #48]	; 0x30
 8003254:	4b0d      	ldr	r3, [pc, #52]	; (800328c <HAL_UART_MspInit+0x25c>)
 8003256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003258:	f003 0308 	and.w	r3, r3, #8
 800325c:	60bb      	str	r3, [r7, #8]
 800325e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003260:	2360      	movs	r3, #96	; 0x60
 8003262:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003264:	2302      	movs	r3, #2
 8003266:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003268:	2300      	movs	r3, #0
 800326a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800326c:	2303      	movs	r3, #3
 800326e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003270:	2307      	movs	r3, #7
 8003272:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003274:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003278:	4619      	mov	r1, r3
 800327a:	4806      	ldr	r0, [pc, #24]	; (8003294 <HAL_UART_MspInit+0x264>)
 800327c:	f001 faa4 	bl	80047c8 <HAL_GPIO_Init>
}
 8003280:	bf00      	nop
 8003282:	3738      	adds	r7, #56	; 0x38
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	40005000 	.word	0x40005000
 800328c:	40023800 	.word	0x40023800
 8003290:	40020800 	.word	0x40020800
 8003294:	40020c00 	.word	0x40020c00
 8003298:	40011000 	.word	0x40011000
 800329c:	40020400 	.word	0x40020400
 80032a0:	2000b108 	.word	0x2000b108
 80032a4:	40026440 	.word	0x40026440
 80032a8:	2000b168 	.word	0x2000b168
 80032ac:	400264b8 	.word	0x400264b8
 80032b0:	40004400 	.word	0x40004400

080032b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80032b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80032b8:	480d      	ldr	r0, [pc, #52]	; (80032f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80032ba:	490e      	ldr	r1, [pc, #56]	; (80032f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80032bc:	4a0e      	ldr	r2, [pc, #56]	; (80032f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80032be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032c0:	e002      	b.n	80032c8 <LoopCopyDataInit>

080032c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032c6:	3304      	adds	r3, #4

080032c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032cc:	d3f9      	bcc.n	80032c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032ce:	4a0b      	ldr	r2, [pc, #44]	; (80032fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80032d0:	4c0b      	ldr	r4, [pc, #44]	; (8003300 <LoopFillZerobss+0x26>)
  movs r3, #0
 80032d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032d4:	e001      	b.n	80032da <LoopFillZerobss>

080032d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032d8:	3204      	adds	r2, #4

080032da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032dc:	d3fb      	bcc.n	80032d6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80032de:	f7ff f98b 	bl	80025f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032e2:	f017 feb9 	bl	801b058 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032e6:	f7fe fced 	bl	8001cc4 <main>
  bx  lr    
 80032ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80032ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032f4:	20000a20 	.word	0x20000a20
  ldr r2, =_sidata
 80032f8:	0801dac4 	.word	0x0801dac4
  ldr r2, =_sbss
 80032fc:	20000a20 	.word	0x20000a20
  ldr r4, =_ebss
 8003300:	20016300 	.word	0x20016300

08003304 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003304:	e7fe      	b.n	8003304 <ADC_IRQHandler>
	...

08003308 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800330c:	4b0e      	ldr	r3, [pc, #56]	; (8003348 <HAL_Init+0x40>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a0d      	ldr	r2, [pc, #52]	; (8003348 <HAL_Init+0x40>)
 8003312:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003316:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003318:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <HAL_Init+0x40>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a0a      	ldr	r2, [pc, #40]	; (8003348 <HAL_Init+0x40>)
 800331e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003322:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003324:	4b08      	ldr	r3, [pc, #32]	; (8003348 <HAL_Init+0x40>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a07      	ldr	r2, [pc, #28]	; (8003348 <HAL_Init+0x40>)
 800332a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800332e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003330:	2003      	movs	r0, #3
 8003332:	f000 fdf6 	bl	8003f22 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003336:	2005      	movs	r0, #5
 8003338:	f7fe ffde 	bl	80022f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800333c:	f7fe ffb0 	bl	80022a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003340:	2300      	movs	r3, #0
}
 8003342:	4618      	mov	r0, r3
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	40023c00 	.word	0x40023c00

0800334c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003350:	4b06      	ldr	r3, [pc, #24]	; (800336c <HAL_IncTick+0x20>)
 8003352:	781b      	ldrb	r3, [r3, #0]
 8003354:	461a      	mov	r2, r3
 8003356:	4b06      	ldr	r3, [pc, #24]	; (8003370 <HAL_IncTick+0x24>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4413      	add	r3, r2
 800335c:	4a04      	ldr	r2, [pc, #16]	; (8003370 <HAL_IncTick+0x24>)
 800335e:	6013      	str	r3, [r2, #0]
}
 8003360:	bf00      	nop
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
 800336a:	bf00      	nop
 800336c:	2000000c 	.word	0x2000000c
 8003370:	2000b1c8 	.word	0x2000b1c8

08003374 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  return uwTick;
 8003378:	4b03      	ldr	r3, [pc, #12]	; (8003388 <HAL_GetTick+0x14>)
 800337a:	681b      	ldr	r3, [r3, #0]
}
 800337c:	4618      	mov	r0, r3
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	2000b1c8 	.word	0x2000b1c8

0800338c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003394:	f7ff ffee 	bl	8003374 <HAL_GetTick>
 8003398:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033a4:	d005      	beq.n	80033b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033a6:	4b0a      	ldr	r3, [pc, #40]	; (80033d0 <HAL_Delay+0x44>)
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	461a      	mov	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4413      	add	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80033b2:	bf00      	nop
 80033b4:	f7ff ffde 	bl	8003374 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d8f7      	bhi.n	80033b4 <HAL_Delay+0x28>
  {
  }
}
 80033c4:	bf00      	nop
 80033c6:	bf00      	nop
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
 80033ce:	bf00      	nop
 80033d0:	2000000c 	.word	0x2000000c

080033d4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033dc:	2300      	movs	r3, #0
 80033de:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d101      	bne.n	80033ea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	e033      	b.n	8003452 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d109      	bne.n	8003406 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f7fd fc3e 	bl	8000c74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800340a:	f003 0310 	and.w	r3, r3, #16
 800340e:	2b00      	cmp	r3, #0
 8003410:	d118      	bne.n	8003444 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003416:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800341a:	f023 0302 	bic.w	r3, r3, #2
 800341e:	f043 0202 	orr.w	r2, r3, #2
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f000 fa54 	bl	80038d4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003436:	f023 0303 	bic.w	r3, r3, #3
 800343a:	f043 0201 	orr.w	r2, r3, #1
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	641a      	str	r2, [r3, #64]	; 0x40
 8003442:	e001      	b.n	8003448 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003450:	7bfb      	ldrb	r3, [r7, #15]
}
 8003452:	4618      	mov	r0, r3
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
	...

0800345c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b086      	sub	sp, #24
 8003460:	af00      	add	r7, sp, #0
 8003462:	60f8      	str	r0, [r7, #12]
 8003464:	60b9      	str	r1, [r7, #8]
 8003466:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003468:	2300      	movs	r3, #0
 800346a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003472:	2b01      	cmp	r3, #1
 8003474:	d101      	bne.n	800347a <HAL_ADC_Start_DMA+0x1e>
 8003476:	2302      	movs	r3, #2
 8003478:	e0e9      	b.n	800364e <HAL_ADC_Start_DMA+0x1f2>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2201      	movs	r2, #1
 800347e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	f003 0301 	and.w	r3, r3, #1
 800348c:	2b01      	cmp	r3, #1
 800348e:	d018      	beq.n	80034c2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	689a      	ldr	r2, [r3, #8]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 0201 	orr.w	r2, r2, #1
 800349e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80034a0:	4b6d      	ldr	r3, [pc, #436]	; (8003658 <HAL_ADC_Start_DMA+0x1fc>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a6d      	ldr	r2, [pc, #436]	; (800365c <HAL_ADC_Start_DMA+0x200>)
 80034a6:	fba2 2303 	umull	r2, r3, r2, r3
 80034aa:	0c9a      	lsrs	r2, r3, #18
 80034ac:	4613      	mov	r3, r2
 80034ae:	005b      	lsls	r3, r3, #1
 80034b0:	4413      	add	r3, r2
 80034b2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80034b4:	e002      	b.n	80034bc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	3b01      	subs	r3, #1
 80034ba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d1f9      	bne.n	80034b6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034d0:	d107      	bne.n	80034e2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	689a      	ldr	r2, [r3, #8]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	f040 80a1 	bne.w	8003634 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80034fa:	f023 0301 	bic.w	r3, r3, #1
 80034fe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003510:	2b00      	cmp	r3, #0
 8003512:	d007      	beq.n	8003524 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003518:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800351c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003528:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800352c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003530:	d106      	bne.n	8003540 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003536:	f023 0206 	bic.w	r2, r3, #6
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	645a      	str	r2, [r3, #68]	; 0x44
 800353e:	e002      	b.n	8003546 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800354e:	4b44      	ldr	r3, [pc, #272]	; (8003660 <HAL_ADC_Start_DMA+0x204>)
 8003550:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003556:	4a43      	ldr	r2, [pc, #268]	; (8003664 <HAL_ADC_Start_DMA+0x208>)
 8003558:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800355e:	4a42      	ldr	r2, [pc, #264]	; (8003668 <HAL_ADC_Start_DMA+0x20c>)
 8003560:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003566:	4a41      	ldr	r2, [pc, #260]	; (800366c <HAL_ADC_Start_DMA+0x210>)
 8003568:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003572:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	685a      	ldr	r2, [r3, #4]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003582:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003592:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	334c      	adds	r3, #76	; 0x4c
 800359e:	4619      	mov	r1, r3
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f000 fdbc 	bl	8004120 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f003 031f 	and.w	r3, r3, #31
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d12a      	bne.n	800360a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a2d      	ldr	r2, [pc, #180]	; (8003670 <HAL_ADC_Start_DMA+0x214>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d015      	beq.n	80035ea <HAL_ADC_Start_DMA+0x18e>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a2c      	ldr	r2, [pc, #176]	; (8003674 <HAL_ADC_Start_DMA+0x218>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d105      	bne.n	80035d4 <HAL_ADC_Start_DMA+0x178>
 80035c8:	4b25      	ldr	r3, [pc, #148]	; (8003660 <HAL_ADC_Start_DMA+0x204>)
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f003 031f 	and.w	r3, r3, #31
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00a      	beq.n	80035ea <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a27      	ldr	r2, [pc, #156]	; (8003678 <HAL_ADC_Start_DMA+0x21c>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d136      	bne.n	800364c <HAL_ADC_Start_DMA+0x1f0>
 80035de:	4b20      	ldr	r3, [pc, #128]	; (8003660 <HAL_ADC_Start_DMA+0x204>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f003 0310 	and.w	r3, r3, #16
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d130      	bne.n	800364c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d129      	bne.n	800364c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	689a      	ldr	r2, [r3, #8]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003606:	609a      	str	r2, [r3, #8]
 8003608:	e020      	b.n	800364c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a18      	ldr	r2, [pc, #96]	; (8003670 <HAL_ADC_Start_DMA+0x214>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d11b      	bne.n	800364c <HAL_ADC_Start_DMA+0x1f0>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d114      	bne.n	800364c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003630:	609a      	str	r2, [r3, #8]
 8003632:	e00b      	b.n	800364c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003638:	f043 0210 	orr.w	r2, r3, #16
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003644:	f043 0201 	orr.w	r2, r3, #1
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3718      	adds	r7, #24
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	20000004 	.word	0x20000004
 800365c:	431bde83 	.word	0x431bde83
 8003660:	40012300 	.word	0x40012300
 8003664:	08003acd 	.word	0x08003acd
 8003668:	08003b87 	.word	0x08003b87
 800366c:	08003ba3 	.word	0x08003ba3
 8003670:	40012000 	.word	0x40012000
 8003674:	40012100 	.word	0x40012100
 8003678:	40012200 	.word	0x40012200

0800367c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
 8003698:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800369a:	2300      	movs	r3, #0
 800369c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d101      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x1c>
 80036a8:	2302      	movs	r3, #2
 80036aa:	e105      	b.n	80038b8 <HAL_ADC_ConfigChannel+0x228>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b09      	cmp	r3, #9
 80036ba:	d925      	bls.n	8003708 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68d9      	ldr	r1, [r3, #12]
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	461a      	mov	r2, r3
 80036ca:	4613      	mov	r3, r2
 80036cc:	005b      	lsls	r3, r3, #1
 80036ce:	4413      	add	r3, r2
 80036d0:	3b1e      	subs	r3, #30
 80036d2:	2207      	movs	r2, #7
 80036d4:	fa02 f303 	lsl.w	r3, r2, r3
 80036d8:	43da      	mvns	r2, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	400a      	ands	r2, r1
 80036e0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68d9      	ldr	r1, [r3, #12]
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	689a      	ldr	r2, [r3, #8]
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	4618      	mov	r0, r3
 80036f4:	4603      	mov	r3, r0
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	4403      	add	r3, r0
 80036fa:	3b1e      	subs	r3, #30
 80036fc:	409a      	lsls	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	430a      	orrs	r2, r1
 8003704:	60da      	str	r2, [r3, #12]
 8003706:	e022      	b.n	800374e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6919      	ldr	r1, [r3, #16]
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	b29b      	uxth	r3, r3
 8003714:	461a      	mov	r2, r3
 8003716:	4613      	mov	r3, r2
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	4413      	add	r3, r2
 800371c:	2207      	movs	r2, #7
 800371e:	fa02 f303 	lsl.w	r3, r2, r3
 8003722:	43da      	mvns	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	400a      	ands	r2, r1
 800372a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6919      	ldr	r1, [r3, #16]
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	689a      	ldr	r2, [r3, #8]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	b29b      	uxth	r3, r3
 800373c:	4618      	mov	r0, r3
 800373e:	4603      	mov	r3, r0
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	4403      	add	r3, r0
 8003744:	409a      	lsls	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	430a      	orrs	r2, r1
 800374c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2b06      	cmp	r3, #6
 8003754:	d824      	bhi.n	80037a0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	4613      	mov	r3, r2
 8003762:	009b      	lsls	r3, r3, #2
 8003764:	4413      	add	r3, r2
 8003766:	3b05      	subs	r3, #5
 8003768:	221f      	movs	r2, #31
 800376a:	fa02 f303 	lsl.w	r3, r2, r3
 800376e:	43da      	mvns	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	400a      	ands	r2, r1
 8003776:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	b29b      	uxth	r3, r3
 8003784:	4618      	mov	r0, r3
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685a      	ldr	r2, [r3, #4]
 800378a:	4613      	mov	r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	4413      	add	r3, r2
 8003790:	3b05      	subs	r3, #5
 8003792:	fa00 f203 	lsl.w	r2, r0, r3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	430a      	orrs	r2, r1
 800379c:	635a      	str	r2, [r3, #52]	; 0x34
 800379e:	e04c      	b.n	800383a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	2b0c      	cmp	r3, #12
 80037a6:	d824      	bhi.n	80037f2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	4613      	mov	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	3b23      	subs	r3, #35	; 0x23
 80037ba:	221f      	movs	r2, #31
 80037bc:	fa02 f303 	lsl.w	r3, r2, r3
 80037c0:	43da      	mvns	r2, r3
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	400a      	ands	r2, r1
 80037c8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	4618      	mov	r0, r3
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685a      	ldr	r2, [r3, #4]
 80037dc:	4613      	mov	r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	4413      	add	r3, r2
 80037e2:	3b23      	subs	r3, #35	; 0x23
 80037e4:	fa00 f203 	lsl.w	r2, r0, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	430a      	orrs	r2, r1
 80037ee:	631a      	str	r2, [r3, #48]	; 0x30
 80037f0:	e023      	b.n	800383a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685a      	ldr	r2, [r3, #4]
 80037fc:	4613      	mov	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	4413      	add	r3, r2
 8003802:	3b41      	subs	r3, #65	; 0x41
 8003804:	221f      	movs	r2, #31
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	43da      	mvns	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	400a      	ands	r2, r1
 8003812:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	b29b      	uxth	r3, r3
 8003820:	4618      	mov	r0, r3
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685a      	ldr	r2, [r3, #4]
 8003826:	4613      	mov	r3, r2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	4413      	add	r3, r2
 800382c:	3b41      	subs	r3, #65	; 0x41
 800382e:	fa00 f203 	lsl.w	r2, r0, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800383a:	4b22      	ldr	r3, [pc, #136]	; (80038c4 <HAL_ADC_ConfigChannel+0x234>)
 800383c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a21      	ldr	r2, [pc, #132]	; (80038c8 <HAL_ADC_ConfigChannel+0x238>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d109      	bne.n	800385c <HAL_ADC_ConfigChannel+0x1cc>
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2b12      	cmp	r3, #18
 800384e:	d105      	bne.n	800385c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a19      	ldr	r2, [pc, #100]	; (80038c8 <HAL_ADC_ConfigChannel+0x238>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d123      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x21e>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	2b10      	cmp	r3, #16
 800386c:	d003      	beq.n	8003876 <HAL_ADC_ConfigChannel+0x1e6>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2b11      	cmp	r3, #17
 8003874:	d11b      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	2b10      	cmp	r3, #16
 8003888:	d111      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800388a:	4b10      	ldr	r3, [pc, #64]	; (80038cc <HAL_ADC_ConfigChannel+0x23c>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a10      	ldr	r2, [pc, #64]	; (80038d0 <HAL_ADC_ConfigChannel+0x240>)
 8003890:	fba2 2303 	umull	r2, r3, r2, r3
 8003894:	0c9a      	lsrs	r2, r3, #18
 8003896:	4613      	mov	r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	4413      	add	r3, r2
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80038a0:	e002      	b.n	80038a8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	3b01      	subs	r3, #1
 80038a6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1f9      	bne.n	80038a2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3714      	adds	r7, #20
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr
 80038c4:	40012300 	.word	0x40012300
 80038c8:	40012000 	.word	0x40012000
 80038cc:	20000004 	.word	0x20000004
 80038d0:	431bde83 	.word	0x431bde83

080038d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b085      	sub	sp, #20
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038dc:	4b79      	ldr	r3, [pc, #484]	; (8003ac4 <ADC_Init+0x1f0>)
 80038de:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	431a      	orrs	r2, r3
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	685a      	ldr	r2, [r3, #4]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003908:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	6859      	ldr	r1, [r3, #4]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	021a      	lsls	r2, r3, #8
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	430a      	orrs	r2, r1
 800391c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	685a      	ldr	r2, [r3, #4]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800392c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	6859      	ldr	r1, [r3, #4]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	430a      	orrs	r2, r1
 800393e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689a      	ldr	r2, [r3, #8]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800394e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	6899      	ldr	r1, [r3, #8]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68da      	ldr	r2, [r3, #12]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	430a      	orrs	r2, r1
 8003960:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003966:	4a58      	ldr	r2, [pc, #352]	; (8003ac8 <ADC_Init+0x1f4>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d022      	beq.n	80039b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800397a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	6899      	ldr	r1, [r3, #8]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	430a      	orrs	r2, r1
 800398c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	689a      	ldr	r2, [r3, #8]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800399c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	6899      	ldr	r1, [r3, #8]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	430a      	orrs	r2, r1
 80039ae:	609a      	str	r2, [r3, #8]
 80039b0:	e00f      	b.n	80039d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80039c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80039d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 0202 	bic.w	r2, r2, #2
 80039e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6899      	ldr	r1, [r3, #8]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	7e1b      	ldrb	r3, [r3, #24]
 80039ec:	005a      	lsls	r2, r3, #1
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	430a      	orrs	r2, r1
 80039f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d01b      	beq.n	8003a38 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	685a      	ldr	r2, [r3, #4]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a0e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	685a      	ldr	r2, [r3, #4]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003a1e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6859      	ldr	r1, [r3, #4]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	035a      	lsls	r2, r3, #13
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	430a      	orrs	r2, r1
 8003a34:	605a      	str	r2, [r3, #4]
 8003a36:	e007      	b.n	8003a48 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	685a      	ldr	r2, [r3, #4]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a46:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003a56:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	69db      	ldr	r3, [r3, #28]
 8003a62:	3b01      	subs	r3, #1
 8003a64:	051a      	lsls	r2, r3, #20
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	689a      	ldr	r2, [r3, #8]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003a7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	6899      	ldr	r1, [r3, #8]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003a8a:	025a      	lsls	r2, r3, #9
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	430a      	orrs	r2, r1
 8003a92:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	689a      	ldr	r2, [r3, #8]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aa2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6899      	ldr	r1, [r3, #8]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	029a      	lsls	r2, r3, #10
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	609a      	str	r2, [r3, #8]
}
 8003ab8:	bf00      	nop
 8003aba:	3714      	adds	r7, #20
 8003abc:	46bd      	mov	sp, r7
 8003abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac2:	4770      	bx	lr
 8003ac4:	40012300 	.word	0x40012300
 8003ac8:	0f000001 	.word	0x0f000001

08003acc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d13c      	bne.n	8003b60 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d12b      	bne.n	8003b58 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d127      	bne.n	8003b58 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d006      	beq.n	8003b24 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d119      	bne.n	8003b58 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 0220 	bic.w	r2, r2, #32
 8003b32:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b38:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b44:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d105      	bne.n	8003b58 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b50:	f043 0201 	orr.w	r2, r3, #1
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f7fe f951 	bl	8001e00 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003b5e:	e00e      	b.n	8003b7e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b64:	f003 0310 	and.w	r3, r3, #16
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d003      	beq.n	8003b74 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f7ff fd85 	bl	800367c <HAL_ADC_ErrorCallback>
}
 8003b72:	e004      	b.n	8003b7e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	4798      	blx	r3
}
 8003b7e:	bf00      	nop
 8003b80:	3710      	adds	r7, #16
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b084      	sub	sp, #16
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b92:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003b94:	68f8      	ldr	r0, [r7, #12]
 8003b96:	f7fe f943 	bl	8001e20 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b9a:	bf00      	nop
 8003b9c:	3710      	adds	r7, #16
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b084      	sub	sp, #16
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bae:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2240      	movs	r2, #64	; 0x40
 8003bb4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bba:	f043 0204 	orr.w	r2, r3, #4
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f7ff fd5a 	bl	800367c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003bc8:	bf00      	nop
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d101      	bne.n	8003be2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e0ed      	b.n	8003dbe <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d102      	bne.n	8003bf4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7fd f954 	bl	8000e9c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f042 0201 	orr.w	r2, r2, #1
 8003c02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c04:	f7ff fbb6 	bl	8003374 <HAL_GetTick>
 8003c08:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003c0a:	e012      	b.n	8003c32 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c0c:	f7ff fbb2 	bl	8003374 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	2b0a      	cmp	r3, #10
 8003c18:	d90b      	bls.n	8003c32 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2205      	movs	r2, #5
 8003c2a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e0c5      	b.n	8003dbe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d0e5      	beq.n	8003c0c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f022 0202 	bic.w	r2, r2, #2
 8003c4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c50:	f7ff fb90 	bl	8003374 <HAL_GetTick>
 8003c54:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c56:	e012      	b.n	8003c7e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c58:	f7ff fb8c 	bl	8003374 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b0a      	cmp	r3, #10
 8003c64:	d90b      	bls.n	8003c7e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2205      	movs	r2, #5
 8003c76:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e09f      	b.n	8003dbe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1e5      	bne.n	8003c58 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	7e1b      	ldrb	r3, [r3, #24]
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d108      	bne.n	8003ca6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ca2:	601a      	str	r2, [r3, #0]
 8003ca4:	e007      	b.n	8003cb6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cb4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	7e5b      	ldrb	r3, [r3, #25]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d108      	bne.n	8003cd0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	e007      	b.n	8003ce0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cde:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	7e9b      	ldrb	r3, [r3, #26]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d108      	bne.n	8003cfa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0220 	orr.w	r2, r2, #32
 8003cf6:	601a      	str	r2, [r3, #0]
 8003cf8:	e007      	b.n	8003d0a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 0220 	bic.w	r2, r2, #32
 8003d08:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	7edb      	ldrb	r3, [r3, #27]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d108      	bne.n	8003d24 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 0210 	bic.w	r2, r2, #16
 8003d20:	601a      	str	r2, [r3, #0]
 8003d22:	e007      	b.n	8003d34 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f042 0210 	orr.w	r2, r2, #16
 8003d32:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	7f1b      	ldrb	r3, [r3, #28]
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d108      	bne.n	8003d4e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f042 0208 	orr.w	r2, r2, #8
 8003d4a:	601a      	str	r2, [r3, #0]
 8003d4c:	e007      	b.n	8003d5e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 0208 	bic.w	r2, r2, #8
 8003d5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	7f5b      	ldrb	r3, [r3, #29]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d108      	bne.n	8003d78 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f042 0204 	orr.w	r2, r2, #4
 8003d74:	601a      	str	r2, [r3, #0]
 8003d76:	e007      	b.n	8003d88 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f022 0204 	bic.w	r2, r2, #4
 8003d86:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	431a      	orrs	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	691b      	ldr	r3, [r3, #16]
 8003d96:	431a      	orrs	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	ea42 0103 	orr.w	r1, r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	1e5a      	subs	r2, r3, #1
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	430a      	orrs	r2, r1
 8003dac:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3710      	adds	r7, #16
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
	...

08003dc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b085      	sub	sp, #20
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f003 0307 	and.w	r3, r3, #7
 8003dd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dd8:	4b0c      	ldr	r3, [pc, #48]	; (8003e0c <__NVIC_SetPriorityGrouping+0x44>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dde:	68ba      	ldr	r2, [r7, #8]
 8003de0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003de4:	4013      	ands	r3, r2
 8003de6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003df0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003df4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003df8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dfa:	4a04      	ldr	r2, [pc, #16]	; (8003e0c <__NVIC_SetPriorityGrouping+0x44>)
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	60d3      	str	r3, [r2, #12]
}
 8003e00:	bf00      	nop
 8003e02:	3714      	adds	r7, #20
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr
 8003e0c:	e000ed00 	.word	0xe000ed00

08003e10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e14:	4b04      	ldr	r3, [pc, #16]	; (8003e28 <__NVIC_GetPriorityGrouping+0x18>)
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	0a1b      	lsrs	r3, r3, #8
 8003e1a:	f003 0307 	and.w	r3, r3, #7
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr
 8003e28:	e000ed00 	.word	0xe000ed00

08003e2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b083      	sub	sp, #12
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	4603      	mov	r3, r0
 8003e34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	db0b      	blt.n	8003e56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e3e:	79fb      	ldrb	r3, [r7, #7]
 8003e40:	f003 021f 	and.w	r2, r3, #31
 8003e44:	4907      	ldr	r1, [pc, #28]	; (8003e64 <__NVIC_EnableIRQ+0x38>)
 8003e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4a:	095b      	lsrs	r3, r3, #5
 8003e4c:	2001      	movs	r0, #1
 8003e4e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e56:	bf00      	nop
 8003e58:	370c      	adds	r7, #12
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop
 8003e64:	e000e100 	.word	0xe000e100

08003e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b083      	sub	sp, #12
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	6039      	str	r1, [r7, #0]
 8003e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	db0a      	blt.n	8003e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	490c      	ldr	r1, [pc, #48]	; (8003eb4 <__NVIC_SetPriority+0x4c>)
 8003e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e86:	0112      	lsls	r2, r2, #4
 8003e88:	b2d2      	uxtb	r2, r2
 8003e8a:	440b      	add	r3, r1
 8003e8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e90:	e00a      	b.n	8003ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	4908      	ldr	r1, [pc, #32]	; (8003eb8 <__NVIC_SetPriority+0x50>)
 8003e98:	79fb      	ldrb	r3, [r7, #7]
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	3b04      	subs	r3, #4
 8003ea0:	0112      	lsls	r2, r2, #4
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	761a      	strb	r2, [r3, #24]
}
 8003ea8:	bf00      	nop
 8003eaa:	370c      	adds	r7, #12
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr
 8003eb4:	e000e100 	.word	0xe000e100
 8003eb8:	e000ed00 	.word	0xe000ed00

08003ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b089      	sub	sp, #36	; 0x24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f1c3 0307 	rsb	r3, r3, #7
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	bf28      	it	cs
 8003eda:	2304      	movcs	r3, #4
 8003edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	3304      	adds	r3, #4
 8003ee2:	2b06      	cmp	r3, #6
 8003ee4:	d902      	bls.n	8003eec <NVIC_EncodePriority+0x30>
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	3b03      	subs	r3, #3
 8003eea:	e000      	b.n	8003eee <NVIC_EncodePriority+0x32>
 8003eec:	2300      	movs	r3, #0
 8003eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ef0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8003efa:	43da      	mvns	r2, r3
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	401a      	ands	r2, r3
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0e:	43d9      	mvns	r1, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f14:	4313      	orrs	r3, r2
         );
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3724      	adds	r7, #36	; 0x24
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr

08003f22 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b082      	sub	sp, #8
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7ff ff4c 	bl	8003dc8 <__NVIC_SetPriorityGrouping>
}
 8003f30:	bf00      	nop
 8003f32:	3708      	adds	r7, #8
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	4603      	mov	r3, r0
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f46:	2300      	movs	r3, #0
 8003f48:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f4a:	f7ff ff61 	bl	8003e10 <__NVIC_GetPriorityGrouping>
 8003f4e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	68b9      	ldr	r1, [r7, #8]
 8003f54:	6978      	ldr	r0, [r7, #20]
 8003f56:	f7ff ffb1 	bl	8003ebc <NVIC_EncodePriority>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f60:	4611      	mov	r1, r2
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7ff ff80 	bl	8003e68 <__NVIC_SetPriority>
}
 8003f68:	bf00      	nop
 8003f6a:	3718      	adds	r7, #24
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	4603      	mov	r3, r0
 8003f78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f7ff ff54 	bl	8003e2c <__NVIC_EnableIRQ>
}
 8003f84:	bf00      	nop
 8003f86:	3708      	adds	r7, #8
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e00e      	b.n	8003fbc <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	795b      	ldrb	r3, [r3, #5]
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d105      	bne.n	8003fb4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003fae:	6878      	ldr	r0, [r7, #4]
 8003fb0:	f7fc ffd0 	bl	8000f54 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3708      	adds	r7, #8
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b086      	sub	sp, #24
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003fd0:	f7ff f9d0 	bl	8003374 <HAL_GetTick>
 8003fd4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	e099      	b.n	8004114 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f022 0201 	bic.w	r2, r2, #1
 8003ffe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004000:	e00f      	b.n	8004022 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004002:	f7ff f9b7 	bl	8003374 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b05      	cmp	r3, #5
 800400e:	d908      	bls.n	8004022 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2220      	movs	r2, #32
 8004014:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2203      	movs	r2, #3
 800401a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e078      	b.n	8004114 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0301 	and.w	r3, r3, #1
 800402c:	2b00      	cmp	r3, #0
 800402e:	d1e8      	bne.n	8004002 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	4b38      	ldr	r3, [pc, #224]	; (800411c <HAL_DMA_Init+0x158>)
 800403c:	4013      	ands	r3, r2
 800403e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800404e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800405a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	699b      	ldr	r3, [r3, #24]
 8004060:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004066:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800406e:	697a      	ldr	r2, [r7, #20]
 8004070:	4313      	orrs	r3, r2
 8004072:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	2b04      	cmp	r3, #4
 800407a:	d107      	bne.n	800408c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004084:	4313      	orrs	r3, r2
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	4313      	orrs	r3, r2
 800408a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	f023 0307 	bic.w	r3, r3, #7
 80040a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	d117      	bne.n	80040e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	4313      	orrs	r3, r2
 80040be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00e      	beq.n	80040e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 fb01 	bl	80046d0 <DMA_CheckFifoParam>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d008      	beq.n	80040e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2240      	movs	r2, #64	; 0x40
 80040d8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80040e2:	2301      	movs	r3, #1
 80040e4:	e016      	b.n	8004114 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	697a      	ldr	r2, [r7, #20]
 80040ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f000 fab8 	bl	8004664 <DMA_CalcBaseAndBitshift>
 80040f4:	4603      	mov	r3, r0
 80040f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040fc:	223f      	movs	r2, #63	; 0x3f
 80040fe:	409a      	lsls	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}
 800411c:	f010803f 	.word	0xf010803f

08004120 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800412e:	2300      	movs	r3, #0
 8004130:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004136:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800413e:	2b01      	cmp	r3, #1
 8004140:	d101      	bne.n	8004146 <HAL_DMA_Start_IT+0x26>
 8004142:	2302      	movs	r3, #2
 8004144:	e040      	b.n	80041c8 <HAL_DMA_Start_IT+0xa8>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004154:	b2db      	uxtb	r3, r3
 8004156:	2b01      	cmp	r3, #1
 8004158:	d12f      	bne.n	80041ba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2202      	movs	r2, #2
 800415e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	68b9      	ldr	r1, [r7, #8]
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f000 fa4a 	bl	8004608 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004178:	223f      	movs	r2, #63	; 0x3f
 800417a:	409a      	lsls	r2, r3
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f042 0216 	orr.w	r2, r2, #22
 800418e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004194:	2b00      	cmp	r3, #0
 8004196:	d007      	beq.n	80041a8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f042 0208 	orr.w	r2, r2, #8
 80041a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f042 0201 	orr.w	r2, r2, #1
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	e005      	b.n	80041c6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2200      	movs	r2, #0
 80041be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80041c2:	2302      	movs	r3, #2
 80041c4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80041c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	3718      	adds	r7, #24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b084      	sub	sp, #16
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80041de:	f7ff f8c9 	bl	8003374 <HAL_GetTick>
 80041e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d008      	beq.n	8004202 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2280      	movs	r2, #128	; 0x80
 80041f4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e052      	b.n	80042a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0216 	bic.w	r2, r2, #22
 8004210:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	695a      	ldr	r2, [r3, #20]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004220:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004226:	2b00      	cmp	r3, #0
 8004228:	d103      	bne.n	8004232 <HAL_DMA_Abort+0x62>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800422e:	2b00      	cmp	r3, #0
 8004230:	d007      	beq.n	8004242 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0208 	bic.w	r2, r2, #8
 8004240:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f022 0201 	bic.w	r2, r2, #1
 8004250:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004252:	e013      	b.n	800427c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004254:	f7ff f88e 	bl	8003374 <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b05      	cmp	r3, #5
 8004260:	d90c      	bls.n	800427c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2220      	movs	r2, #32
 8004266:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2203      	movs	r2, #3
 800426c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e015      	b.n	80042a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1e4      	bne.n	8004254 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800428e:	223f      	movs	r2, #63	; 0x3f
 8004290:	409a      	lsls	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2201      	movs	r2, #1
 800429a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80042a6:	2300      	movs	r3, #0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3710      	adds	r7, #16
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d004      	beq.n	80042ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2280      	movs	r2, #128	; 0x80
 80042c8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e00c      	b.n	80042e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2205      	movs	r2, #5
 80042d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f022 0201 	bic.w	r2, r2, #1
 80042e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80042fc:	2300      	movs	r3, #0
 80042fe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004300:	4b8e      	ldr	r3, [pc, #568]	; (800453c <HAL_DMA_IRQHandler+0x248>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a8e      	ldr	r2, [pc, #568]	; (8004540 <HAL_DMA_IRQHandler+0x24c>)
 8004306:	fba2 2303 	umull	r2, r3, r2, r3
 800430a:	0a9b      	lsrs	r3, r3, #10
 800430c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004312:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800431e:	2208      	movs	r2, #8
 8004320:	409a      	lsls	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	4013      	ands	r3, r2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d01a      	beq.n	8004360 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0304 	and.w	r3, r3, #4
 8004334:	2b00      	cmp	r3, #0
 8004336:	d013      	beq.n	8004360 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0204 	bic.w	r2, r2, #4
 8004346:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800434c:	2208      	movs	r2, #8
 800434e:	409a      	lsls	r2, r3
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004358:	f043 0201 	orr.w	r2, r3, #1
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004364:	2201      	movs	r2, #1
 8004366:	409a      	lsls	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	4013      	ands	r3, r2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d012      	beq.n	8004396 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800437a:	2b00      	cmp	r3, #0
 800437c:	d00b      	beq.n	8004396 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004382:	2201      	movs	r2, #1
 8004384:	409a      	lsls	r2, r3
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800438e:	f043 0202 	orr.w	r2, r3, #2
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800439a:	2204      	movs	r2, #4
 800439c:	409a      	lsls	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	4013      	ands	r3, r2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d012      	beq.n	80043cc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d00b      	beq.n	80043cc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b8:	2204      	movs	r2, #4
 80043ba:	409a      	lsls	r2, r3
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c4:	f043 0204 	orr.w	r2, r3, #4
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043d0:	2210      	movs	r2, #16
 80043d2:	409a      	lsls	r2, r3
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	4013      	ands	r3, r2
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d043      	beq.n	8004464 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0308 	and.w	r3, r3, #8
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d03c      	beq.n	8004464 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ee:	2210      	movs	r2, #16
 80043f0:	409a      	lsls	r2, r3
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d018      	beq.n	8004436 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d108      	bne.n	8004424 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	2b00      	cmp	r3, #0
 8004418:	d024      	beq.n	8004464 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	4798      	blx	r3
 8004422:	e01f      	b.n	8004464 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004428:	2b00      	cmp	r3, #0
 800442a:	d01b      	beq.n	8004464 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	4798      	blx	r3
 8004434:	e016      	b.n	8004464 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004440:	2b00      	cmp	r3, #0
 8004442:	d107      	bne.n	8004454 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f022 0208 	bic.w	r2, r2, #8
 8004452:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004458:	2b00      	cmp	r3, #0
 800445a:	d003      	beq.n	8004464 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004468:	2220      	movs	r2, #32
 800446a:	409a      	lsls	r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	4013      	ands	r3, r2
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 808f 	beq.w	8004594 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0310 	and.w	r3, r3, #16
 8004480:	2b00      	cmp	r3, #0
 8004482:	f000 8087 	beq.w	8004594 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800448a:	2220      	movs	r2, #32
 800448c:	409a      	lsls	r2, r3
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b05      	cmp	r3, #5
 800449c:	d136      	bne.n	800450c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 0216 	bic.w	r2, r2, #22
 80044ac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	695a      	ldr	r2, [r3, #20]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044bc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d103      	bne.n	80044ce <HAL_DMA_IRQHandler+0x1da>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d007      	beq.n	80044de <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 0208 	bic.w	r2, r2, #8
 80044dc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e2:	223f      	movs	r2, #63	; 0x3f
 80044e4:	409a      	lsls	r2, r3
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2201      	movs	r2, #1
 80044ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d07e      	beq.n	8004600 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	4798      	blx	r3
        }
        return;
 800450a:	e079      	b.n	8004600 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d01d      	beq.n	8004556 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d10d      	bne.n	8004544 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800452c:	2b00      	cmp	r3, #0
 800452e:	d031      	beq.n	8004594 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	4798      	blx	r3
 8004538:	e02c      	b.n	8004594 <HAL_DMA_IRQHandler+0x2a0>
 800453a:	bf00      	nop
 800453c:	20000004 	.word	0x20000004
 8004540:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004548:	2b00      	cmp	r3, #0
 800454a:	d023      	beq.n	8004594 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	4798      	blx	r3
 8004554:	e01e      	b.n	8004594 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004560:	2b00      	cmp	r3, #0
 8004562:	d10f      	bne.n	8004584 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 0210 	bic.w	r2, r2, #16
 8004572:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004598:	2b00      	cmp	r3, #0
 800459a:	d032      	beq.n	8004602 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a0:	f003 0301 	and.w	r3, r3, #1
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d022      	beq.n	80045ee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2205      	movs	r2, #5
 80045ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f022 0201 	bic.w	r2, r2, #1
 80045be:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	3301      	adds	r3, #1
 80045c4:	60bb      	str	r3, [r7, #8]
 80045c6:	697a      	ldr	r2, [r7, #20]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d307      	bcc.n	80045dc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f2      	bne.n	80045c0 <HAL_DMA_IRQHandler+0x2cc>
 80045da:	e000      	b.n	80045de <HAL_DMA_IRQHandler+0x2ea>
          break;
 80045dc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2201      	movs	r2, #1
 80045e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d005      	beq.n	8004602 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	4798      	blx	r3
 80045fe:	e000      	b.n	8004602 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004600:	bf00      	nop
    }
  }
}
 8004602:	3718      	adds	r7, #24
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	607a      	str	r2, [r7, #4]
 8004614:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004624:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	683a      	ldr	r2, [r7, #0]
 800462c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	2b40      	cmp	r3, #64	; 0x40
 8004634:	d108      	bne.n	8004648 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68ba      	ldr	r2, [r7, #8]
 8004644:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004646:	e007      	b.n	8004658 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	60da      	str	r2, [r3, #12]
}
 8004658:	bf00      	nop
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	b2db      	uxtb	r3, r3
 8004672:	3b10      	subs	r3, #16
 8004674:	4a14      	ldr	r2, [pc, #80]	; (80046c8 <DMA_CalcBaseAndBitshift+0x64>)
 8004676:	fba2 2303 	umull	r2, r3, r2, r3
 800467a:	091b      	lsrs	r3, r3, #4
 800467c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800467e:	4a13      	ldr	r2, [pc, #76]	; (80046cc <DMA_CalcBaseAndBitshift+0x68>)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	4413      	add	r3, r2
 8004684:	781b      	ldrb	r3, [r3, #0]
 8004686:	461a      	mov	r2, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2b03      	cmp	r3, #3
 8004690:	d909      	bls.n	80046a6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800469a:	f023 0303 	bic.w	r3, r3, #3
 800469e:	1d1a      	adds	r2, r3, #4
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	659a      	str	r2, [r3, #88]	; 0x58
 80046a4:	e007      	b.n	80046b6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80046ae:	f023 0303 	bic.w	r3, r3, #3
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
 80046c6:	bf00      	nop
 80046c8:	aaaaaaab 	.word	0xaaaaaaab
 80046cc:	0801c854 	.word	0x0801c854

080046d0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b085      	sub	sp, #20
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046d8:	2300      	movs	r3, #0
 80046da:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	699b      	ldr	r3, [r3, #24]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d11f      	bne.n	800472a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	2b03      	cmp	r3, #3
 80046ee:	d856      	bhi.n	800479e <DMA_CheckFifoParam+0xce>
 80046f0:	a201      	add	r2, pc, #4	; (adr r2, 80046f8 <DMA_CheckFifoParam+0x28>)
 80046f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f6:	bf00      	nop
 80046f8:	08004709 	.word	0x08004709
 80046fc:	0800471b 	.word	0x0800471b
 8004700:	08004709 	.word	0x08004709
 8004704:	0800479f 	.word	0x0800479f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800470c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004710:	2b00      	cmp	r3, #0
 8004712:	d046      	beq.n	80047a2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004718:	e043      	b.n	80047a2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004722:	d140      	bne.n	80047a6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004728:	e03d      	b.n	80047a6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	699b      	ldr	r3, [r3, #24]
 800472e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004732:	d121      	bne.n	8004778 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	2b03      	cmp	r3, #3
 8004738:	d837      	bhi.n	80047aa <DMA_CheckFifoParam+0xda>
 800473a:	a201      	add	r2, pc, #4	; (adr r2, 8004740 <DMA_CheckFifoParam+0x70>)
 800473c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004740:	08004751 	.word	0x08004751
 8004744:	08004757 	.word	0x08004757
 8004748:	08004751 	.word	0x08004751
 800474c:	08004769 	.word	0x08004769
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	73fb      	strb	r3, [r7, #15]
      break;
 8004754:	e030      	b.n	80047b8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800475a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d025      	beq.n	80047ae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004766:	e022      	b.n	80047ae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800476c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004770:	d11f      	bne.n	80047b2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004776:	e01c      	b.n	80047b2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	2b02      	cmp	r3, #2
 800477c:	d903      	bls.n	8004786 <DMA_CheckFifoParam+0xb6>
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	2b03      	cmp	r3, #3
 8004782:	d003      	beq.n	800478c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004784:	e018      	b.n	80047b8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	73fb      	strb	r3, [r7, #15]
      break;
 800478a:	e015      	b.n	80047b8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004790:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00e      	beq.n	80047b6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	73fb      	strb	r3, [r7, #15]
      break;
 800479c:	e00b      	b.n	80047b6 <DMA_CheckFifoParam+0xe6>
      break;
 800479e:	bf00      	nop
 80047a0:	e00a      	b.n	80047b8 <DMA_CheckFifoParam+0xe8>
      break;
 80047a2:	bf00      	nop
 80047a4:	e008      	b.n	80047b8 <DMA_CheckFifoParam+0xe8>
      break;
 80047a6:	bf00      	nop
 80047a8:	e006      	b.n	80047b8 <DMA_CheckFifoParam+0xe8>
      break;
 80047aa:	bf00      	nop
 80047ac:	e004      	b.n	80047b8 <DMA_CheckFifoParam+0xe8>
      break;
 80047ae:	bf00      	nop
 80047b0:	e002      	b.n	80047b8 <DMA_CheckFifoParam+0xe8>
      break;   
 80047b2:	bf00      	nop
 80047b4:	e000      	b.n	80047b8 <DMA_CheckFifoParam+0xe8>
      break;
 80047b6:	bf00      	nop
    }
  } 
  
  return status; 
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3714      	adds	r7, #20
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
 80047c6:	bf00      	nop

080047c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b089      	sub	sp, #36	; 0x24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80047d6:	2300      	movs	r3, #0
 80047d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80047da:	2300      	movs	r3, #0
 80047dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047de:	2300      	movs	r3, #0
 80047e0:	61fb      	str	r3, [r7, #28]
 80047e2:	e16b      	b.n	8004abc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80047e4:	2201      	movs	r2, #1
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	4013      	ands	r3, r2
 80047f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80047f8:	693a      	ldr	r2, [r7, #16]
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	f040 815a 	bne.w	8004ab6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f003 0303 	and.w	r3, r3, #3
 800480a:	2b01      	cmp	r3, #1
 800480c:	d005      	beq.n	800481a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004816:	2b02      	cmp	r3, #2
 8004818:	d130      	bne.n	800487c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	005b      	lsls	r3, r3, #1
 8004824:	2203      	movs	r2, #3
 8004826:	fa02 f303 	lsl.w	r3, r2, r3
 800482a:	43db      	mvns	r3, r3
 800482c:	69ba      	ldr	r2, [r7, #24]
 800482e:	4013      	ands	r3, r2
 8004830:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	68da      	ldr	r2, [r3, #12]
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	fa02 f303 	lsl.w	r3, r2, r3
 800483e:	69ba      	ldr	r2, [r7, #24]
 8004840:	4313      	orrs	r3, r2
 8004842:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	69ba      	ldr	r2, [r7, #24]
 8004848:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004850:	2201      	movs	r2, #1
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	fa02 f303 	lsl.w	r3, r2, r3
 8004858:	43db      	mvns	r3, r3
 800485a:	69ba      	ldr	r2, [r7, #24]
 800485c:	4013      	ands	r3, r2
 800485e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	091b      	lsrs	r3, r3, #4
 8004866:	f003 0201 	and.w	r2, r3, #1
 800486a:	69fb      	ldr	r3, [r7, #28]
 800486c:	fa02 f303 	lsl.w	r3, r2, r3
 8004870:	69ba      	ldr	r2, [r7, #24]
 8004872:	4313      	orrs	r3, r2
 8004874:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f003 0303 	and.w	r3, r3, #3
 8004884:	2b03      	cmp	r3, #3
 8004886:	d017      	beq.n	80048b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	005b      	lsls	r3, r3, #1
 8004892:	2203      	movs	r2, #3
 8004894:	fa02 f303 	lsl.w	r3, r2, r3
 8004898:	43db      	mvns	r3, r3
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	4013      	ands	r3, r2
 800489e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	689a      	ldr	r2, [r3, #8]
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	005b      	lsls	r3, r3, #1
 80048a8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ac:	69ba      	ldr	r2, [r7, #24]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	69ba      	ldr	r2, [r7, #24]
 80048b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f003 0303 	and.w	r3, r3, #3
 80048c0:	2b02      	cmp	r3, #2
 80048c2:	d123      	bne.n	800490c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	08da      	lsrs	r2, r3, #3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	3208      	adds	r2, #8
 80048cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	f003 0307 	and.w	r3, r3, #7
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	220f      	movs	r2, #15
 80048dc:	fa02 f303 	lsl.w	r3, r2, r3
 80048e0:	43db      	mvns	r3, r3
 80048e2:	69ba      	ldr	r2, [r7, #24]
 80048e4:	4013      	ands	r3, r2
 80048e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	691a      	ldr	r2, [r3, #16]
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	f003 0307 	and.w	r3, r3, #7
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	fa02 f303 	lsl.w	r3, r2, r3
 80048f8:	69ba      	ldr	r2, [r7, #24]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	08da      	lsrs	r2, r3, #3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	3208      	adds	r2, #8
 8004906:	69b9      	ldr	r1, [r7, #24]
 8004908:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	005b      	lsls	r3, r3, #1
 8004916:	2203      	movs	r2, #3
 8004918:	fa02 f303 	lsl.w	r3, r2, r3
 800491c:	43db      	mvns	r3, r3
 800491e:	69ba      	ldr	r2, [r7, #24]
 8004920:	4013      	ands	r3, r2
 8004922:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	f003 0203 	and.w	r2, r3, #3
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	005b      	lsls	r3, r3, #1
 8004930:	fa02 f303 	lsl.w	r3, r2, r3
 8004934:	69ba      	ldr	r2, [r7, #24]
 8004936:	4313      	orrs	r3, r2
 8004938:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	69ba      	ldr	r2, [r7, #24]
 800493e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004948:	2b00      	cmp	r3, #0
 800494a:	f000 80b4 	beq.w	8004ab6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800494e:	2300      	movs	r3, #0
 8004950:	60fb      	str	r3, [r7, #12]
 8004952:	4b60      	ldr	r3, [pc, #384]	; (8004ad4 <HAL_GPIO_Init+0x30c>)
 8004954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004956:	4a5f      	ldr	r2, [pc, #380]	; (8004ad4 <HAL_GPIO_Init+0x30c>)
 8004958:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800495c:	6453      	str	r3, [r2, #68]	; 0x44
 800495e:	4b5d      	ldr	r3, [pc, #372]	; (8004ad4 <HAL_GPIO_Init+0x30c>)
 8004960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004962:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004966:	60fb      	str	r3, [r7, #12]
 8004968:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800496a:	4a5b      	ldr	r2, [pc, #364]	; (8004ad8 <HAL_GPIO_Init+0x310>)
 800496c:	69fb      	ldr	r3, [r7, #28]
 800496e:	089b      	lsrs	r3, r3, #2
 8004970:	3302      	adds	r3, #2
 8004972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004976:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	f003 0303 	and.w	r3, r3, #3
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	220f      	movs	r2, #15
 8004982:	fa02 f303 	lsl.w	r3, r2, r3
 8004986:	43db      	mvns	r3, r3
 8004988:	69ba      	ldr	r2, [r7, #24]
 800498a:	4013      	ands	r3, r2
 800498c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a52      	ldr	r2, [pc, #328]	; (8004adc <HAL_GPIO_Init+0x314>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d02b      	beq.n	80049ee <HAL_GPIO_Init+0x226>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a51      	ldr	r2, [pc, #324]	; (8004ae0 <HAL_GPIO_Init+0x318>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d025      	beq.n	80049ea <HAL_GPIO_Init+0x222>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a50      	ldr	r2, [pc, #320]	; (8004ae4 <HAL_GPIO_Init+0x31c>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d01f      	beq.n	80049e6 <HAL_GPIO_Init+0x21e>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a4f      	ldr	r2, [pc, #316]	; (8004ae8 <HAL_GPIO_Init+0x320>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d019      	beq.n	80049e2 <HAL_GPIO_Init+0x21a>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a4e      	ldr	r2, [pc, #312]	; (8004aec <HAL_GPIO_Init+0x324>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d013      	beq.n	80049de <HAL_GPIO_Init+0x216>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a4d      	ldr	r2, [pc, #308]	; (8004af0 <HAL_GPIO_Init+0x328>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d00d      	beq.n	80049da <HAL_GPIO_Init+0x212>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a4c      	ldr	r2, [pc, #304]	; (8004af4 <HAL_GPIO_Init+0x32c>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d007      	beq.n	80049d6 <HAL_GPIO_Init+0x20e>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a4b      	ldr	r2, [pc, #300]	; (8004af8 <HAL_GPIO_Init+0x330>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d101      	bne.n	80049d2 <HAL_GPIO_Init+0x20a>
 80049ce:	2307      	movs	r3, #7
 80049d0:	e00e      	b.n	80049f0 <HAL_GPIO_Init+0x228>
 80049d2:	2308      	movs	r3, #8
 80049d4:	e00c      	b.n	80049f0 <HAL_GPIO_Init+0x228>
 80049d6:	2306      	movs	r3, #6
 80049d8:	e00a      	b.n	80049f0 <HAL_GPIO_Init+0x228>
 80049da:	2305      	movs	r3, #5
 80049dc:	e008      	b.n	80049f0 <HAL_GPIO_Init+0x228>
 80049de:	2304      	movs	r3, #4
 80049e0:	e006      	b.n	80049f0 <HAL_GPIO_Init+0x228>
 80049e2:	2303      	movs	r3, #3
 80049e4:	e004      	b.n	80049f0 <HAL_GPIO_Init+0x228>
 80049e6:	2302      	movs	r3, #2
 80049e8:	e002      	b.n	80049f0 <HAL_GPIO_Init+0x228>
 80049ea:	2301      	movs	r3, #1
 80049ec:	e000      	b.n	80049f0 <HAL_GPIO_Init+0x228>
 80049ee:	2300      	movs	r3, #0
 80049f0:	69fa      	ldr	r2, [r7, #28]
 80049f2:	f002 0203 	and.w	r2, r2, #3
 80049f6:	0092      	lsls	r2, r2, #2
 80049f8:	4093      	lsls	r3, r2
 80049fa:	69ba      	ldr	r2, [r7, #24]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a00:	4935      	ldr	r1, [pc, #212]	; (8004ad8 <HAL_GPIO_Init+0x310>)
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	089b      	lsrs	r3, r3, #2
 8004a06:	3302      	adds	r3, #2
 8004a08:	69ba      	ldr	r2, [r7, #24]
 8004a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a0e:	4b3b      	ldr	r3, [pc, #236]	; (8004afc <HAL_GPIO_Init+0x334>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	43db      	mvns	r3, r3
 8004a18:	69ba      	ldr	r2, [r7, #24]
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004a2a:	69ba      	ldr	r2, [r7, #24]
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004a32:	4a32      	ldr	r2, [pc, #200]	; (8004afc <HAL_GPIO_Init+0x334>)
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a38:	4b30      	ldr	r3, [pc, #192]	; (8004afc <HAL_GPIO_Init+0x334>)
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	43db      	mvns	r3, r3
 8004a42:	69ba      	ldr	r2, [r7, #24]
 8004a44:	4013      	ands	r3, r2
 8004a46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d003      	beq.n	8004a5c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004a54:	69ba      	ldr	r2, [r7, #24]
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004a5c:	4a27      	ldr	r2, [pc, #156]	; (8004afc <HAL_GPIO_Init+0x334>)
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004a62:	4b26      	ldr	r3, [pc, #152]	; (8004afc <HAL_GPIO_Init+0x334>)
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	43db      	mvns	r3, r3
 8004a6c:	69ba      	ldr	r2, [r7, #24]
 8004a6e:	4013      	ands	r3, r2
 8004a70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d003      	beq.n	8004a86 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004a7e:	69ba      	ldr	r2, [r7, #24]
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004a86:	4a1d      	ldr	r2, [pc, #116]	; (8004afc <HAL_GPIO_Init+0x334>)
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004a8c:	4b1b      	ldr	r3, [pc, #108]	; (8004afc <HAL_GPIO_Init+0x334>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	43db      	mvns	r3, r3
 8004a96:	69ba      	ldr	r2, [r7, #24]
 8004a98:	4013      	ands	r3, r2
 8004a9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d003      	beq.n	8004ab0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004aa8:	69ba      	ldr	r2, [r7, #24]
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004ab0:	4a12      	ldr	r2, [pc, #72]	; (8004afc <HAL_GPIO_Init+0x334>)
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	61fb      	str	r3, [r7, #28]
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	2b0f      	cmp	r3, #15
 8004ac0:	f67f ae90 	bls.w	80047e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004ac4:	bf00      	nop
 8004ac6:	bf00      	nop
 8004ac8:	3724      	adds	r7, #36	; 0x24
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	40023800 	.word	0x40023800
 8004ad8:	40013800 	.word	0x40013800
 8004adc:	40020000 	.word	0x40020000
 8004ae0:	40020400 	.word	0x40020400
 8004ae4:	40020800 	.word	0x40020800
 8004ae8:	40020c00 	.word	0x40020c00
 8004aec:	40021000 	.word	0x40021000
 8004af0:	40021400 	.word	0x40021400
 8004af4:	40021800 	.word	0x40021800
 8004af8:	40021c00 	.word	0x40021c00
 8004afc:	40013c00 	.word	0x40013c00

08004b00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	460b      	mov	r3, r1
 8004b0a:	807b      	strh	r3, [r7, #2]
 8004b0c:	4613      	mov	r3, r2
 8004b0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b10:	787b      	ldrb	r3, [r7, #1]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b16:	887a      	ldrh	r2, [r7, #2]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004b1c:	e003      	b.n	8004b26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004b1e:	887b      	ldrh	r3, [r7, #2]
 8004b20:	041a      	lsls	r2, r3, #16
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	619a      	str	r2, [r3, #24]
}
 8004b26:	bf00      	nop
 8004b28:	370c      	adds	r7, #12
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
	...

08004b34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e12b      	b.n	8004d9e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d106      	bne.n	8004b60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7fd f86a 	bl	8001c34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2224      	movs	r2, #36	; 0x24
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f022 0201 	bic.w	r2, r2, #1
 8004b76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b98:	f001 fffe 	bl	8006b98 <HAL_RCC_GetPCLK1Freq>
 8004b9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	4a81      	ldr	r2, [pc, #516]	; (8004da8 <HAL_I2C_Init+0x274>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d807      	bhi.n	8004bb8 <HAL_I2C_Init+0x84>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	4a80      	ldr	r2, [pc, #512]	; (8004dac <HAL_I2C_Init+0x278>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	bf94      	ite	ls
 8004bb0:	2301      	movls	r3, #1
 8004bb2:	2300      	movhi	r3, #0
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	e006      	b.n	8004bc6 <HAL_I2C_Init+0x92>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	4a7d      	ldr	r2, [pc, #500]	; (8004db0 <HAL_I2C_Init+0x27c>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	bf94      	ite	ls
 8004bc0:	2301      	movls	r3, #1
 8004bc2:	2300      	movhi	r3, #0
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d001      	beq.n	8004bce <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e0e7      	b.n	8004d9e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	4a78      	ldr	r2, [pc, #480]	; (8004db4 <HAL_I2C_Init+0x280>)
 8004bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd6:	0c9b      	lsrs	r3, r3, #18
 8004bd8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68ba      	ldr	r2, [r7, #8]
 8004bea:	430a      	orrs	r2, r1
 8004bec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	6a1b      	ldr	r3, [r3, #32]
 8004bf4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	4a6a      	ldr	r2, [pc, #424]	; (8004da8 <HAL_I2C_Init+0x274>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d802      	bhi.n	8004c08 <HAL_I2C_Init+0xd4>
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	3301      	adds	r3, #1
 8004c06:	e009      	b.n	8004c1c <HAL_I2C_Init+0xe8>
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004c0e:	fb02 f303 	mul.w	r3, r2, r3
 8004c12:	4a69      	ldr	r2, [pc, #420]	; (8004db8 <HAL_I2C_Init+0x284>)
 8004c14:	fba2 2303 	umull	r2, r3, r2, r3
 8004c18:	099b      	lsrs	r3, r3, #6
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	687a      	ldr	r2, [r7, #4]
 8004c1e:	6812      	ldr	r2, [r2, #0]
 8004c20:	430b      	orrs	r3, r1
 8004c22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	69db      	ldr	r3, [r3, #28]
 8004c2a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004c2e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	495c      	ldr	r1, [pc, #368]	; (8004da8 <HAL_I2C_Init+0x274>)
 8004c38:	428b      	cmp	r3, r1
 8004c3a:	d819      	bhi.n	8004c70 <HAL_I2C_Init+0x13c>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	1e59      	subs	r1, r3, #1
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	005b      	lsls	r3, r3, #1
 8004c46:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c4a:	1c59      	adds	r1, r3, #1
 8004c4c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004c50:	400b      	ands	r3, r1
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00a      	beq.n	8004c6c <HAL_I2C_Init+0x138>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	1e59      	subs	r1, r3, #1
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c64:	3301      	adds	r3, #1
 8004c66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c6a:	e051      	b.n	8004d10 <HAL_I2C_Init+0x1dc>
 8004c6c:	2304      	movs	r3, #4
 8004c6e:	e04f      	b.n	8004d10 <HAL_I2C_Init+0x1dc>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d111      	bne.n	8004c9c <HAL_I2C_Init+0x168>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	1e58      	subs	r0, r3, #1
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6859      	ldr	r1, [r3, #4]
 8004c80:	460b      	mov	r3, r1
 8004c82:	005b      	lsls	r3, r3, #1
 8004c84:	440b      	add	r3, r1
 8004c86:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c8a:	3301      	adds	r3, #1
 8004c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	bf0c      	ite	eq
 8004c94:	2301      	moveq	r3, #1
 8004c96:	2300      	movne	r3, #0
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	e012      	b.n	8004cc2 <HAL_I2C_Init+0x18e>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	1e58      	subs	r0, r3, #1
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6859      	ldr	r1, [r3, #4]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	440b      	add	r3, r1
 8004caa:	0099      	lsls	r1, r3, #2
 8004cac:	440b      	add	r3, r1
 8004cae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	bf0c      	ite	eq
 8004cbc:	2301      	moveq	r3, #1
 8004cbe:	2300      	movne	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d001      	beq.n	8004cca <HAL_I2C_Init+0x196>
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	e022      	b.n	8004d10 <HAL_I2C_Init+0x1dc>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d10e      	bne.n	8004cf0 <HAL_I2C_Init+0x1bc>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	1e58      	subs	r0, r3, #1
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6859      	ldr	r1, [r3, #4]
 8004cda:	460b      	mov	r3, r1
 8004cdc:	005b      	lsls	r3, r3, #1
 8004cde:	440b      	add	r3, r1
 8004ce0:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cee:	e00f      	b.n	8004d10 <HAL_I2C_Init+0x1dc>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	1e58      	subs	r0, r3, #1
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6859      	ldr	r1, [r3, #4]
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	440b      	add	r3, r1
 8004cfe:	0099      	lsls	r1, r3, #2
 8004d00:	440b      	add	r3, r1
 8004d02:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d06:	3301      	adds	r3, #1
 8004d08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d0c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d10:	6879      	ldr	r1, [r7, #4]
 8004d12:	6809      	ldr	r1, [r1, #0]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	69da      	ldr	r2, [r3, #28]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	431a      	orrs	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	430a      	orrs	r2, r1
 8004d32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004d3e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6911      	ldr	r1, [r2, #16]
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	68d2      	ldr	r2, [r2, #12]
 8004d4a:	4311      	orrs	r1, r2
 8004d4c:	687a      	ldr	r2, [r7, #4]
 8004d4e:	6812      	ldr	r2, [r2, #0]
 8004d50:	430b      	orrs	r3, r1
 8004d52:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	695a      	ldr	r2, [r3, #20]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0201 	orr.w	r2, r2, #1
 8004d7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	000186a0 	.word	0x000186a0
 8004dac:	001e847f 	.word	0x001e847f
 8004db0:	003d08ff 	.word	0x003d08ff
 8004db4:	431bde83 	.word	0x431bde83
 8004db8:	10624dd3 	.word	0x10624dd3

08004dbc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dbe:	b08f      	sub	sp, #60	; 0x3c
 8004dc0:	af0a      	add	r7, sp, #40	; 0x28
 8004dc2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d101      	bne.n	8004dce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e10f      	b.n	8004fee <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d106      	bne.n	8004dee <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f00b f8ef 	bl	800ffcc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2203      	movs	r2, #3
 8004df2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d102      	bne.n	8004e08 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f004 fe5a 	bl	8009ac6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	603b      	str	r3, [r7, #0]
 8004e18:	687e      	ldr	r6, [r7, #4]
 8004e1a:	466d      	mov	r5, sp
 8004e1c:	f106 0410 	add.w	r4, r6, #16
 8004e20:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004e22:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004e24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004e26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004e28:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004e2c:	e885 0003 	stmia.w	r5, {r0, r1}
 8004e30:	1d33      	adds	r3, r6, #4
 8004e32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e34:	6838      	ldr	r0, [r7, #0]
 8004e36:	f004 fd31 	bl	800989c <USB_CoreInit>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d005      	beq.n	8004e4c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2202      	movs	r2, #2
 8004e44:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e0d0      	b.n	8004fee <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2100      	movs	r1, #0
 8004e52:	4618      	mov	r0, r3
 8004e54:	f004 fe48 	bl	8009ae8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e58:	2300      	movs	r3, #0
 8004e5a:	73fb      	strb	r3, [r7, #15]
 8004e5c:	e04a      	b.n	8004ef4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004e5e:	7bfa      	ldrb	r2, [r7, #15]
 8004e60:	6879      	ldr	r1, [r7, #4]
 8004e62:	4613      	mov	r3, r2
 8004e64:	00db      	lsls	r3, r3, #3
 8004e66:	4413      	add	r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	440b      	add	r3, r1
 8004e6c:	333d      	adds	r3, #61	; 0x3d
 8004e6e:	2201      	movs	r2, #1
 8004e70:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004e72:	7bfa      	ldrb	r2, [r7, #15]
 8004e74:	6879      	ldr	r1, [r7, #4]
 8004e76:	4613      	mov	r3, r2
 8004e78:	00db      	lsls	r3, r3, #3
 8004e7a:	4413      	add	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	440b      	add	r3, r1
 8004e80:	333c      	adds	r3, #60	; 0x3c
 8004e82:	7bfa      	ldrb	r2, [r7, #15]
 8004e84:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004e86:	7bfa      	ldrb	r2, [r7, #15]
 8004e88:	7bfb      	ldrb	r3, [r7, #15]
 8004e8a:	b298      	uxth	r0, r3
 8004e8c:	6879      	ldr	r1, [r7, #4]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	00db      	lsls	r3, r3, #3
 8004e92:	4413      	add	r3, r2
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	440b      	add	r3, r1
 8004e98:	3344      	adds	r3, #68	; 0x44
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004e9e:	7bfa      	ldrb	r2, [r7, #15]
 8004ea0:	6879      	ldr	r1, [r7, #4]
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	00db      	lsls	r3, r3, #3
 8004ea6:	4413      	add	r3, r2
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	440b      	add	r3, r1
 8004eac:	3340      	adds	r3, #64	; 0x40
 8004eae:	2200      	movs	r2, #0
 8004eb0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004eb2:	7bfa      	ldrb	r2, [r7, #15]
 8004eb4:	6879      	ldr	r1, [r7, #4]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	00db      	lsls	r3, r3, #3
 8004eba:	4413      	add	r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	440b      	add	r3, r1
 8004ec0:	3348      	adds	r3, #72	; 0x48
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ec6:	7bfa      	ldrb	r2, [r7, #15]
 8004ec8:	6879      	ldr	r1, [r7, #4]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	00db      	lsls	r3, r3, #3
 8004ece:	4413      	add	r3, r2
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	440b      	add	r3, r1
 8004ed4:	334c      	adds	r3, #76	; 0x4c
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004eda:	7bfa      	ldrb	r2, [r7, #15]
 8004edc:	6879      	ldr	r1, [r7, #4]
 8004ede:	4613      	mov	r3, r2
 8004ee0:	00db      	lsls	r3, r3, #3
 8004ee2:	4413      	add	r3, r2
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	440b      	add	r3, r1
 8004ee8:	3354      	adds	r3, #84	; 0x54
 8004eea:	2200      	movs	r2, #0
 8004eec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004eee:	7bfb      	ldrb	r3, [r7, #15]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	73fb      	strb	r3, [r7, #15]
 8004ef4:	7bfa      	ldrb	r2, [r7, #15]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d3af      	bcc.n	8004e5e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004efe:	2300      	movs	r3, #0
 8004f00:	73fb      	strb	r3, [r7, #15]
 8004f02:	e044      	b.n	8004f8e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004f04:	7bfa      	ldrb	r2, [r7, #15]
 8004f06:	6879      	ldr	r1, [r7, #4]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	00db      	lsls	r3, r3, #3
 8004f0c:	4413      	add	r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	440b      	add	r3, r1
 8004f12:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004f16:	2200      	movs	r2, #0
 8004f18:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004f1a:	7bfa      	ldrb	r2, [r7, #15]
 8004f1c:	6879      	ldr	r1, [r7, #4]
 8004f1e:	4613      	mov	r3, r2
 8004f20:	00db      	lsls	r3, r3, #3
 8004f22:	4413      	add	r3, r2
 8004f24:	009b      	lsls	r3, r3, #2
 8004f26:	440b      	add	r3, r1
 8004f28:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004f2c:	7bfa      	ldrb	r2, [r7, #15]
 8004f2e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004f30:	7bfa      	ldrb	r2, [r7, #15]
 8004f32:	6879      	ldr	r1, [r7, #4]
 8004f34:	4613      	mov	r3, r2
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	4413      	add	r3, r2
 8004f3a:	009b      	lsls	r3, r3, #2
 8004f3c:	440b      	add	r3, r1
 8004f3e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004f42:	2200      	movs	r2, #0
 8004f44:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004f46:	7bfa      	ldrb	r2, [r7, #15]
 8004f48:	6879      	ldr	r1, [r7, #4]
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	00db      	lsls	r3, r3, #3
 8004f4e:	4413      	add	r3, r2
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	440b      	add	r3, r1
 8004f54:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004f58:	2200      	movs	r2, #0
 8004f5a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004f5c:	7bfa      	ldrb	r2, [r7, #15]
 8004f5e:	6879      	ldr	r1, [r7, #4]
 8004f60:	4613      	mov	r3, r2
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	4413      	add	r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	440b      	add	r3, r1
 8004f6a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004f6e:	2200      	movs	r2, #0
 8004f70:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004f72:	7bfa      	ldrb	r2, [r7, #15]
 8004f74:	6879      	ldr	r1, [r7, #4]
 8004f76:	4613      	mov	r3, r2
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	4413      	add	r3, r2
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	440b      	add	r3, r1
 8004f80:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004f84:	2200      	movs	r2, #0
 8004f86:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f88:	7bfb      	ldrb	r3, [r7, #15]
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	73fb      	strb	r3, [r7, #15]
 8004f8e:	7bfa      	ldrb	r2, [r7, #15]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d3b5      	bcc.n	8004f04 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	603b      	str	r3, [r7, #0]
 8004f9e:	687e      	ldr	r6, [r7, #4]
 8004fa0:	466d      	mov	r5, sp
 8004fa2:	f106 0410 	add.w	r4, r6, #16
 8004fa6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004fa8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004faa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004fac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004fae:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004fb2:	e885 0003 	stmia.w	r5, {r0, r1}
 8004fb6:	1d33      	adds	r3, r6, #4
 8004fb8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004fba:	6838      	ldr	r0, [r7, #0]
 8004fbc:	f004 fde0 	bl	8009b80 <USB_DevInit>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d005      	beq.n	8004fd2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2202      	movs	r2, #2
 8004fca:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e00d      	b.n	8004fee <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f005 ff2f 	bl	800ae4a <USB_DevDisconnect>

  return HAL_OK;
 8004fec:	2300      	movs	r3, #0
}
 8004fee:	4618      	mov	r0, r3
 8004ff0:	3714      	adds	r7, #20
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ff6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004ff6:	b580      	push	{r7, lr}
 8004ff8:	b084      	sub	sp, #16
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800500a:	2b01      	cmp	r3, #1
 800500c:	d101      	bne.n	8005012 <HAL_PCD_Start+0x1c>
 800500e:	2302      	movs	r3, #2
 8005010:	e020      	b.n	8005054 <HAL_PCD_Start+0x5e>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501e:	2b01      	cmp	r3, #1
 8005020:	d109      	bne.n	8005036 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005026:	2b01      	cmp	r3, #1
 8005028:	d005      	beq.n	8005036 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4618      	mov	r0, r3
 800503c:	f004 fd32 	bl	8009aa4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4618      	mov	r0, r3
 8005046:	f005 fedf 	bl	800ae08 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3710      	adds	r7, #16
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800505c:	b590      	push	{r4, r7, lr}
 800505e:	b08d      	sub	sp, #52	; 0x34
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800506a:	6a3b      	ldr	r3, [r7, #32]
 800506c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4618      	mov	r0, r3
 8005074:	f005 ff9d 	bl	800afb2 <USB_GetMode>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	f040 848a 	bne.w	8005994 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4618      	mov	r0, r3
 8005086:	f005 ff01 	bl	800ae8c <USB_ReadInterrupts>
 800508a:	4603      	mov	r3, r0
 800508c:	2b00      	cmp	r3, #0
 800508e:	f000 8480 	beq.w	8005992 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	0a1b      	lsrs	r3, r3, #8
 800509c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4618      	mov	r0, r3
 80050ac:	f005 feee 	bl	800ae8c <USB_ReadInterrupts>
 80050b0:	4603      	mov	r3, r0
 80050b2:	f003 0302 	and.w	r3, r3, #2
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d107      	bne.n	80050ca <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	695a      	ldr	r2, [r3, #20]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f002 0202 	and.w	r2, r2, #2
 80050c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4618      	mov	r0, r3
 80050d0:	f005 fedc 	bl	800ae8c <USB_ReadInterrupts>
 80050d4:	4603      	mov	r3, r0
 80050d6:	f003 0310 	and.w	r3, r3, #16
 80050da:	2b10      	cmp	r3, #16
 80050dc:	d161      	bne.n	80051a2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	699a      	ldr	r2, [r3, #24]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f022 0210 	bic.w	r2, r2, #16
 80050ec:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80050ee:	6a3b      	ldr	r3, [r7, #32]
 80050f0:	6a1b      	ldr	r3, [r3, #32]
 80050f2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80050f4:	69bb      	ldr	r3, [r7, #24]
 80050f6:	f003 020f 	and.w	r2, r3, #15
 80050fa:	4613      	mov	r3, r2
 80050fc:	00db      	lsls	r3, r3, #3
 80050fe:	4413      	add	r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	4413      	add	r3, r2
 800510a:	3304      	adds	r3, #4
 800510c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	0c5b      	lsrs	r3, r3, #17
 8005112:	f003 030f 	and.w	r3, r3, #15
 8005116:	2b02      	cmp	r3, #2
 8005118:	d124      	bne.n	8005164 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800511a:	69ba      	ldr	r2, [r7, #24]
 800511c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005120:	4013      	ands	r3, r2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d035      	beq.n	8005192 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	091b      	lsrs	r3, r3, #4
 800512e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005130:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005134:	b29b      	uxth	r3, r3
 8005136:	461a      	mov	r2, r3
 8005138:	6a38      	ldr	r0, [r7, #32]
 800513a:	f005 fd13 	bl	800ab64 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	691a      	ldr	r2, [r3, #16]
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	091b      	lsrs	r3, r3, #4
 8005146:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800514a:	441a      	add	r2, r3
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	6a1a      	ldr	r2, [r3, #32]
 8005154:	69bb      	ldr	r3, [r7, #24]
 8005156:	091b      	lsrs	r3, r3, #4
 8005158:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800515c:	441a      	add	r2, r3
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	621a      	str	r2, [r3, #32]
 8005162:	e016      	b.n	8005192 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	0c5b      	lsrs	r3, r3, #17
 8005168:	f003 030f 	and.w	r3, r3, #15
 800516c:	2b06      	cmp	r3, #6
 800516e:	d110      	bne.n	8005192 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005176:	2208      	movs	r2, #8
 8005178:	4619      	mov	r1, r3
 800517a:	6a38      	ldr	r0, [r7, #32]
 800517c:	f005 fcf2 	bl	800ab64 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	6a1a      	ldr	r2, [r3, #32]
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	091b      	lsrs	r3, r3, #4
 8005188:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800518c:	441a      	add	r2, r3
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	699a      	ldr	r2, [r3, #24]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f042 0210 	orr.w	r2, r2, #16
 80051a0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4618      	mov	r0, r3
 80051a8:	f005 fe70 	bl	800ae8c <USB_ReadInterrupts>
 80051ac:	4603      	mov	r3, r0
 80051ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051b2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80051b6:	f040 80a7 	bne.w	8005308 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80051ba:	2300      	movs	r3, #0
 80051bc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4618      	mov	r0, r3
 80051c4:	f005 fe75 	bl	800aeb2 <USB_ReadDevAllOutEpInterrupt>
 80051c8:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80051ca:	e099      	b.n	8005300 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80051cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f000 808e 	beq.w	80052f4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051de:	b2d2      	uxtb	r2, r2
 80051e0:	4611      	mov	r1, r2
 80051e2:	4618      	mov	r0, r3
 80051e4:	f005 fe99 	bl	800af1a <USB_ReadDevOutEPInterrupt>
 80051e8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	f003 0301 	and.w	r3, r3, #1
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00c      	beq.n	800520e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80051f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f6:	015a      	lsls	r2, r3, #5
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	4413      	add	r3, r2
 80051fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005200:	461a      	mov	r2, r3
 8005202:	2301      	movs	r3, #1
 8005204:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005206:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 fec3 	bl	8005f94 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	f003 0308 	and.w	r3, r3, #8
 8005214:	2b00      	cmp	r3, #0
 8005216:	d00c      	beq.n	8005232 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521a:	015a      	lsls	r2, r3, #5
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	4413      	add	r3, r2
 8005220:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005224:	461a      	mov	r2, r3
 8005226:	2308      	movs	r3, #8
 8005228:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800522a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f000 ff99 	bl	8006164 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	f003 0310 	and.w	r3, r3, #16
 8005238:	2b00      	cmp	r3, #0
 800523a:	d008      	beq.n	800524e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800523c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800523e:	015a      	lsls	r2, r3, #5
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	4413      	add	r3, r2
 8005244:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005248:	461a      	mov	r2, r3
 800524a:	2310      	movs	r3, #16
 800524c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d030      	beq.n	80052ba <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005258:	6a3b      	ldr	r3, [r7, #32]
 800525a:	695b      	ldr	r3, [r3, #20]
 800525c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005260:	2b80      	cmp	r3, #128	; 0x80
 8005262:	d109      	bne.n	8005278 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	69fa      	ldr	r2, [r7, #28]
 800526e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005272:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005276:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005278:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800527a:	4613      	mov	r3, r2
 800527c:	00db      	lsls	r3, r3, #3
 800527e:	4413      	add	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	4413      	add	r3, r2
 800528a:	3304      	adds	r3, #4
 800528c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	78db      	ldrb	r3, [r3, #3]
 8005292:	2b01      	cmp	r3, #1
 8005294:	d108      	bne.n	80052a8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	2200      	movs	r2, #0
 800529a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800529c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	4619      	mov	r1, r3
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f00a ff98 	bl	80101d8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80052a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052aa:	015a      	lsls	r2, r3, #5
 80052ac:	69fb      	ldr	r3, [r7, #28]
 80052ae:	4413      	add	r3, r2
 80052b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052b4:	461a      	mov	r2, r3
 80052b6:	2302      	movs	r3, #2
 80052b8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	f003 0320 	and.w	r3, r3, #32
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d008      	beq.n	80052d6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80052c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c6:	015a      	lsls	r2, r3, #5
 80052c8:	69fb      	ldr	r3, [r7, #28]
 80052ca:	4413      	add	r3, r2
 80052cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052d0:	461a      	mov	r2, r3
 80052d2:	2320      	movs	r3, #32
 80052d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d009      	beq.n	80052f4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80052e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e2:	015a      	lsls	r2, r3, #5
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	4413      	add	r3, r2
 80052e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052ec:	461a      	mov	r2, r3
 80052ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80052f2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80052f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f6:	3301      	adds	r3, #1
 80052f8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80052fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052fc:	085b      	lsrs	r3, r3, #1
 80052fe:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005302:	2b00      	cmp	r3, #0
 8005304:	f47f af62 	bne.w	80051cc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4618      	mov	r0, r3
 800530e:	f005 fdbd 	bl	800ae8c <USB_ReadInterrupts>
 8005312:	4603      	mov	r3, r0
 8005314:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005318:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800531c:	f040 80db 	bne.w	80054d6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4618      	mov	r0, r3
 8005326:	f005 fdde 	bl	800aee6 <USB_ReadDevAllInEpInterrupt>
 800532a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800532c:	2300      	movs	r3, #0
 800532e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005330:	e0cd      	b.n	80054ce <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005334:	f003 0301 	and.w	r3, r3, #1
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 80c2 	beq.w	80054c2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005344:	b2d2      	uxtb	r2, r2
 8005346:	4611      	mov	r1, r2
 8005348:	4618      	mov	r0, r3
 800534a:	f005 fe04 	bl	800af56 <USB_ReadDevInEPInterrupt>
 800534e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d057      	beq.n	800540a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800535a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800535c:	f003 030f 	and.w	r3, r3, #15
 8005360:	2201      	movs	r2, #1
 8005362:	fa02 f303 	lsl.w	r3, r2, r3
 8005366:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800536e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	43db      	mvns	r3, r3
 8005374:	69f9      	ldr	r1, [r7, #28]
 8005376:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800537a:	4013      	ands	r3, r2
 800537c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800537e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005380:	015a      	lsls	r2, r3, #5
 8005382:	69fb      	ldr	r3, [r7, #28]
 8005384:	4413      	add	r3, r2
 8005386:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800538a:	461a      	mov	r2, r3
 800538c:	2301      	movs	r3, #1
 800538e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	691b      	ldr	r3, [r3, #16]
 8005394:	2b01      	cmp	r3, #1
 8005396:	d132      	bne.n	80053fe <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005398:	6879      	ldr	r1, [r7, #4]
 800539a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800539c:	4613      	mov	r3, r2
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	4413      	add	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	440b      	add	r3, r1
 80053a6:	334c      	adds	r3, #76	; 0x4c
 80053a8:	6819      	ldr	r1, [r3, #0]
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ae:	4613      	mov	r3, r2
 80053b0:	00db      	lsls	r3, r3, #3
 80053b2:	4413      	add	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	4403      	add	r3, r0
 80053b8:	3348      	adds	r3, #72	; 0x48
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4419      	add	r1, r3
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053c2:	4613      	mov	r3, r2
 80053c4:	00db      	lsls	r3, r3, #3
 80053c6:	4413      	add	r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	4403      	add	r3, r0
 80053cc:	334c      	adds	r3, #76	; 0x4c
 80053ce:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80053d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d113      	bne.n	80053fe <HAL_PCD_IRQHandler+0x3a2>
 80053d6:	6879      	ldr	r1, [r7, #4]
 80053d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053da:	4613      	mov	r3, r2
 80053dc:	00db      	lsls	r3, r3, #3
 80053de:	4413      	add	r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	440b      	add	r3, r1
 80053e4:	3354      	adds	r3, #84	; 0x54
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d108      	bne.n	80053fe <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6818      	ldr	r0, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80053f6:	461a      	mov	r2, r3
 80053f8:	2101      	movs	r1, #1
 80053fa:	f005 fe0b 	bl	800b014 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80053fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005400:	b2db      	uxtb	r3, r3
 8005402:	4619      	mov	r1, r3
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f00a fe62 	bl	80100ce <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	f003 0308 	and.w	r3, r3, #8
 8005410:	2b00      	cmp	r3, #0
 8005412:	d008      	beq.n	8005426 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005416:	015a      	lsls	r2, r3, #5
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	4413      	add	r3, r2
 800541c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005420:	461a      	mov	r2, r3
 8005422:	2308      	movs	r3, #8
 8005424:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	f003 0310 	and.w	r3, r3, #16
 800542c:	2b00      	cmp	r3, #0
 800542e:	d008      	beq.n	8005442 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005432:	015a      	lsls	r2, r3, #5
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	4413      	add	r3, r2
 8005438:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800543c:	461a      	mov	r2, r3
 800543e:	2310      	movs	r3, #16
 8005440:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005448:	2b00      	cmp	r3, #0
 800544a:	d008      	beq.n	800545e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800544c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544e:	015a      	lsls	r2, r3, #5
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	4413      	add	r3, r2
 8005454:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005458:	461a      	mov	r2, r3
 800545a:	2340      	movs	r3, #64	; 0x40
 800545c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	f003 0302 	and.w	r3, r3, #2
 8005464:	2b00      	cmp	r3, #0
 8005466:	d023      	beq.n	80054b0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005468:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800546a:	6a38      	ldr	r0, [r7, #32]
 800546c:	f004 fcec 	bl	8009e48 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005472:	4613      	mov	r3, r2
 8005474:	00db      	lsls	r3, r3, #3
 8005476:	4413      	add	r3, r2
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	3338      	adds	r3, #56	; 0x38
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	4413      	add	r3, r2
 8005480:	3304      	adds	r3, #4
 8005482:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	78db      	ldrb	r3, [r3, #3]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d108      	bne.n	800549e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	2200      	movs	r2, #0
 8005490:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005494:	b2db      	uxtb	r3, r3
 8005496:	4619      	mov	r1, r3
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f00a feaf 	bl	80101fc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800549e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054a0:	015a      	lsls	r2, r3, #5
 80054a2:	69fb      	ldr	r3, [r7, #28]
 80054a4:	4413      	add	r3, r2
 80054a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054aa:	461a      	mov	r2, r3
 80054ac:	2302      	movs	r3, #2
 80054ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d003      	beq.n	80054c2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80054ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 fcdb 	bl	8005e78 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80054c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c4:	3301      	adds	r3, #1
 80054c6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80054c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ca:	085b      	lsrs	r3, r3, #1
 80054cc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80054ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	f47f af2e 	bne.w	8005332 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4618      	mov	r0, r3
 80054dc:	f005 fcd6 	bl	800ae8c <USB_ReadInterrupts>
 80054e0:	4603      	mov	r3, r0
 80054e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054ea:	d122      	bne.n	8005532 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	69fa      	ldr	r2, [r7, #28]
 80054f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054fa:	f023 0301 	bic.w	r3, r3, #1
 80054fe:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005506:	2b01      	cmp	r3, #1
 8005508:	d108      	bne.n	800551c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005512:	2100      	movs	r1, #0
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 fec3 	bl	80062a0 <HAL_PCDEx_LPM_Callback>
 800551a:	e002      	b.n	8005522 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f00a fe4d 	bl	80101bc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	695a      	ldr	r2, [r3, #20]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005530:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4618      	mov	r0, r3
 8005538:	f005 fca8 	bl	800ae8c <USB_ReadInterrupts>
 800553c:	4603      	mov	r3, r0
 800553e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005542:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005546:	d112      	bne.n	800556e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	2b01      	cmp	r3, #1
 8005556:	d102      	bne.n	800555e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f00a fe09 	bl	8010170 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	695a      	ldr	r2, [r3, #20]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800556c:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4618      	mov	r0, r3
 8005574:	f005 fc8a 	bl	800ae8c <USB_ReadInterrupts>
 8005578:	4603      	mov	r3, r0
 800557a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800557e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005582:	f040 80b7 	bne.w	80056f4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	69fa      	ldr	r2, [r7, #28]
 8005590:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005594:	f023 0301 	bic.w	r3, r3, #1
 8005598:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	2110      	movs	r1, #16
 80055a0:	4618      	mov	r0, r3
 80055a2:	f004 fc51 	bl	8009e48 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055a6:	2300      	movs	r3, #0
 80055a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055aa:	e046      	b.n	800563a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80055ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ae:	015a      	lsls	r2, r3, #5
 80055b0:	69fb      	ldr	r3, [r7, #28]
 80055b2:	4413      	add	r3, r2
 80055b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055b8:	461a      	mov	r2, r3
 80055ba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80055be:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80055c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c2:	015a      	lsls	r2, r3, #5
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	4413      	add	r3, r2
 80055c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055d0:	0151      	lsls	r1, r2, #5
 80055d2:	69fa      	ldr	r2, [r7, #28]
 80055d4:	440a      	add	r2, r1
 80055d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80055da:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80055de:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80055e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055e2:	015a      	lsls	r2, r3, #5
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	4413      	add	r3, r2
 80055e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055ec:	461a      	mov	r2, r3
 80055ee:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80055f2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80055f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055f6:	015a      	lsls	r2, r3, #5
 80055f8:	69fb      	ldr	r3, [r7, #28]
 80055fa:	4413      	add	r3, r2
 80055fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005604:	0151      	lsls	r1, r2, #5
 8005606:	69fa      	ldr	r2, [r7, #28]
 8005608:	440a      	add	r2, r1
 800560a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800560e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005612:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005616:	015a      	lsls	r2, r3, #5
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	4413      	add	r3, r2
 800561c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005624:	0151      	lsls	r1, r2, #5
 8005626:	69fa      	ldr	r2, [r7, #28]
 8005628:	440a      	add	r2, r1
 800562a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800562e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005632:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005636:	3301      	adds	r3, #1
 8005638:	62fb      	str	r3, [r7, #44]	; 0x2c
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005640:	429a      	cmp	r2, r3
 8005642:	d3b3      	bcc.n	80055ac <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800564a:	69db      	ldr	r3, [r3, #28]
 800564c:	69fa      	ldr	r2, [r7, #28]
 800564e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005652:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005656:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800565c:	2b00      	cmp	r3, #0
 800565e:	d016      	beq.n	800568e <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005660:	69fb      	ldr	r3, [r7, #28]
 8005662:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005666:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800566a:	69fa      	ldr	r2, [r7, #28]
 800566c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005670:	f043 030b 	orr.w	r3, r3, #11
 8005674:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005678:	69fb      	ldr	r3, [r7, #28]
 800567a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800567e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005680:	69fa      	ldr	r2, [r7, #28]
 8005682:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005686:	f043 030b 	orr.w	r3, r3, #11
 800568a:	6453      	str	r3, [r2, #68]	; 0x44
 800568c:	e015      	b.n	80056ba <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005694:	695b      	ldr	r3, [r3, #20]
 8005696:	69fa      	ldr	r2, [r7, #28]
 8005698:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800569c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80056a0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80056a4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	69fa      	ldr	r2, [r7, #28]
 80056b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80056b4:	f043 030b 	orr.w	r3, r3, #11
 80056b8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80056ba:	69fb      	ldr	r3, [r7, #28]
 80056bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69fa      	ldr	r2, [r7, #28]
 80056c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80056c8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80056cc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6818      	ldr	r0, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80056de:	461a      	mov	r2, r3
 80056e0:	f005 fc98 	bl	800b014 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	695a      	ldr	r2, [r3, #20]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80056f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	4618      	mov	r0, r3
 80056fa:	f005 fbc7 	bl	800ae8c <USB_ReadInterrupts>
 80056fe:	4603      	mov	r3, r0
 8005700:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005704:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005708:	d124      	bne.n	8005754 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4618      	mov	r0, r3
 8005710:	f005 fc5d 	bl	800afce <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4618      	mov	r0, r3
 800571a:	f004 fc12 	bl	8009f42 <USB_GetDevSpeed>
 800571e:	4603      	mov	r3, r0
 8005720:	461a      	mov	r2, r3
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681c      	ldr	r4, [r3, #0]
 800572a:	f001 fa29 	bl	8006b80 <HAL_RCC_GetHCLKFreq>
 800572e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005734:	b2db      	uxtb	r3, r3
 8005736:	461a      	mov	r2, r3
 8005738:	4620      	mov	r0, r4
 800573a:	f004 f911 	bl	8009960 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f00a fced 	bl	801011e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	695a      	ldr	r2, [r3, #20]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005752:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4618      	mov	r0, r3
 800575a:	f005 fb97 	bl	800ae8c <USB_ReadInterrupts>
 800575e:	4603      	mov	r3, r0
 8005760:	f003 0308 	and.w	r3, r3, #8
 8005764:	2b08      	cmp	r3, #8
 8005766:	d10a      	bne.n	800577e <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f00a fcca 	bl	8010102 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	695a      	ldr	r2, [r3, #20]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f002 0208 	and.w	r2, r2, #8
 800577c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4618      	mov	r0, r3
 8005784:	f005 fb82 	bl	800ae8c <USB_ReadInterrupts>
 8005788:	4603      	mov	r3, r0
 800578a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800578e:	2b80      	cmp	r3, #128	; 0x80
 8005790:	d122      	bne.n	80057d8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005792:	6a3b      	ldr	r3, [r7, #32]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800579a:	6a3b      	ldr	r3, [r7, #32]
 800579c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800579e:	2301      	movs	r3, #1
 80057a0:	627b      	str	r3, [r7, #36]	; 0x24
 80057a2:	e014      	b.n	80057ce <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80057a4:	6879      	ldr	r1, [r7, #4]
 80057a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057a8:	4613      	mov	r3, r2
 80057aa:	00db      	lsls	r3, r3, #3
 80057ac:	4413      	add	r3, r2
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	440b      	add	r3, r1
 80057b2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d105      	bne.n	80057c8 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80057bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	4619      	mov	r1, r3
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 fb27 	bl	8005e16 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80057c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ca:	3301      	adds	r3, #1
 80057cc:	627b      	str	r3, [r7, #36]	; 0x24
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d3e5      	bcc.n	80057a4 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4618      	mov	r0, r3
 80057de:	f005 fb55 	bl	800ae8c <USB_ReadInterrupts>
 80057e2:	4603      	mov	r3, r0
 80057e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057ec:	d13b      	bne.n	8005866 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80057ee:	2301      	movs	r3, #1
 80057f0:	627b      	str	r3, [r7, #36]	; 0x24
 80057f2:	e02b      	b.n	800584c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80057f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f6:	015a      	lsls	r2, r3, #5
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	4413      	add	r3, r2
 80057fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005804:	6879      	ldr	r1, [r7, #4]
 8005806:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005808:	4613      	mov	r3, r2
 800580a:	00db      	lsls	r3, r3, #3
 800580c:	4413      	add	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	440b      	add	r3, r1
 8005812:	3340      	adds	r3, #64	; 0x40
 8005814:	781b      	ldrb	r3, [r3, #0]
 8005816:	2b01      	cmp	r3, #1
 8005818:	d115      	bne.n	8005846 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800581a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800581c:	2b00      	cmp	r3, #0
 800581e:	da12      	bge.n	8005846 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005820:	6879      	ldr	r1, [r7, #4]
 8005822:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005824:	4613      	mov	r3, r2
 8005826:	00db      	lsls	r3, r3, #3
 8005828:	4413      	add	r3, r2
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	440b      	add	r3, r1
 800582e:	333f      	adds	r3, #63	; 0x3f
 8005830:	2201      	movs	r2, #1
 8005832:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005836:	b2db      	uxtb	r3, r3
 8005838:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800583c:	b2db      	uxtb	r3, r3
 800583e:	4619      	mov	r1, r3
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f000 fae8 	bl	8005e16 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005848:	3301      	adds	r3, #1
 800584a:	627b      	str	r3, [r7, #36]	; 0x24
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005852:	429a      	cmp	r2, r3
 8005854:	d3ce      	bcc.n	80057f4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	695a      	ldr	r2, [r3, #20]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005864:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4618      	mov	r0, r3
 800586c:	f005 fb0e 	bl	800ae8c <USB_ReadInterrupts>
 8005870:	4603      	mov	r3, r0
 8005872:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005876:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800587a:	d155      	bne.n	8005928 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800587c:	2301      	movs	r3, #1
 800587e:	627b      	str	r3, [r7, #36]	; 0x24
 8005880:	e045      	b.n	800590e <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005884:	015a      	lsls	r2, r3, #5
 8005886:	69fb      	ldr	r3, [r7, #28]
 8005888:	4413      	add	r3, r2
 800588a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005892:	6879      	ldr	r1, [r7, #4]
 8005894:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005896:	4613      	mov	r3, r2
 8005898:	00db      	lsls	r3, r3, #3
 800589a:	4413      	add	r3, r2
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	440b      	add	r3, r1
 80058a0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80058a4:	781b      	ldrb	r3, [r3, #0]
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d12e      	bne.n	8005908 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80058aa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	da2b      	bge.n	8005908 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80058bc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d121      	bne.n	8005908 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80058c4:	6879      	ldr	r1, [r7, #4]
 80058c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058c8:	4613      	mov	r3, r2
 80058ca:	00db      	lsls	r3, r3, #3
 80058cc:	4413      	add	r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	440b      	add	r3, r1
 80058d2:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80058d6:	2201      	movs	r2, #1
 80058d8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80058da:	6a3b      	ldr	r3, [r7, #32]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80058e2:	6a3b      	ldr	r3, [r7, #32]
 80058e4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10a      	bne.n	8005908 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	69fa      	ldr	r2, [r7, #28]
 80058fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005900:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005904:	6053      	str	r3, [r2, #4]
            break;
 8005906:	e007      	b.n	8005918 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590a:	3301      	adds	r3, #1
 800590c:	627b      	str	r3, [r7, #36]	; 0x24
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005914:	429a      	cmp	r2, r3
 8005916:	d3b4      	bcc.n	8005882 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	695a      	ldr	r2, [r3, #20]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005926:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4618      	mov	r0, r3
 800592e:	f005 faad 	bl	800ae8c <USB_ReadInterrupts>
 8005932:	4603      	mov	r3, r0
 8005934:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005938:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800593c:	d10a      	bne.n	8005954 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f00a fc6e 	bl	8010220 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	695a      	ldr	r2, [r3, #20]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005952:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4618      	mov	r0, r3
 800595a:	f005 fa97 	bl	800ae8c <USB_ReadInterrupts>
 800595e:	4603      	mov	r3, r0
 8005960:	f003 0304 	and.w	r3, r3, #4
 8005964:	2b04      	cmp	r3, #4
 8005966:	d115      	bne.n	8005994 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005970:	69bb      	ldr	r3, [r7, #24]
 8005972:	f003 0304 	and.w	r3, r3, #4
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f00a fc5e 	bl	801023c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	6859      	ldr	r1, [r3, #4]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	69ba      	ldr	r2, [r7, #24]
 800598c:	430a      	orrs	r2, r1
 800598e:	605a      	str	r2, [r3, #4]
 8005990:	e000      	b.n	8005994 <HAL_PCD_IRQHandler+0x938>
      return;
 8005992:	bf00      	nop
    }
  }
}
 8005994:	3734      	adds	r7, #52	; 0x34
 8005996:	46bd      	mov	sp, r7
 8005998:	bd90      	pop	{r4, r7, pc}

0800599a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800599a:	b580      	push	{r7, lr}
 800599c:	b082      	sub	sp, #8
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
 80059a2:	460b      	mov	r3, r1
 80059a4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d101      	bne.n	80059b4 <HAL_PCD_SetAddress+0x1a>
 80059b0:	2302      	movs	r3, #2
 80059b2:	e013      	b.n	80059dc <HAL_PCD_SetAddress+0x42>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2201      	movs	r2, #1
 80059b8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	78fa      	ldrb	r2, [r7, #3]
 80059c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	78fa      	ldrb	r2, [r7, #3]
 80059ca:	4611      	mov	r1, r2
 80059cc:	4618      	mov	r0, r3
 80059ce:	f005 f9f5 	bl	800adbc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3708      	adds	r7, #8
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b084      	sub	sp, #16
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	4608      	mov	r0, r1
 80059ee:	4611      	mov	r1, r2
 80059f0:	461a      	mov	r2, r3
 80059f2:	4603      	mov	r3, r0
 80059f4:	70fb      	strb	r3, [r7, #3]
 80059f6:	460b      	mov	r3, r1
 80059f8:	803b      	strh	r3, [r7, #0]
 80059fa:	4613      	mov	r3, r2
 80059fc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80059fe:	2300      	movs	r3, #0
 8005a00:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005a02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	da0f      	bge.n	8005a2a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a0a:	78fb      	ldrb	r3, [r7, #3]
 8005a0c:	f003 020f 	and.w	r2, r3, #15
 8005a10:	4613      	mov	r3, r2
 8005a12:	00db      	lsls	r3, r3, #3
 8005a14:	4413      	add	r3, r2
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	3338      	adds	r3, #56	; 0x38
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	4413      	add	r3, r2
 8005a1e:	3304      	adds	r3, #4
 8005a20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2201      	movs	r2, #1
 8005a26:	705a      	strb	r2, [r3, #1]
 8005a28:	e00f      	b.n	8005a4a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a2a:	78fb      	ldrb	r3, [r7, #3]
 8005a2c:	f003 020f 	and.w	r2, r3, #15
 8005a30:	4613      	mov	r3, r2
 8005a32:	00db      	lsls	r3, r3, #3
 8005a34:	4413      	add	r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	4413      	add	r3, r2
 8005a40:	3304      	adds	r3, #4
 8005a42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2200      	movs	r2, #0
 8005a48:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005a4a:	78fb      	ldrb	r3, [r7, #3]
 8005a4c:	f003 030f 	and.w	r3, r3, #15
 8005a50:	b2da      	uxtb	r2, r3
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005a56:	883a      	ldrh	r2, [r7, #0]
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	78ba      	ldrb	r2, [r7, #2]
 8005a60:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	785b      	ldrb	r3, [r3, #1]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d004      	beq.n	8005a74 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005a74:	78bb      	ldrb	r3, [r7, #2]
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	d102      	bne.n	8005a80 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d101      	bne.n	8005a8e <HAL_PCD_EP_Open+0xaa>
 8005a8a:	2302      	movs	r3, #2
 8005a8c:	e00e      	b.n	8005aac <HAL_PCD_EP_Open+0xc8>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68f9      	ldr	r1, [r7, #12]
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f004 fa75 	bl	8009f8c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8005aaa:	7afb      	ldrb	r3, [r7, #11]
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	460b      	mov	r3, r1
 8005abe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005ac0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	da0f      	bge.n	8005ae8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ac8:	78fb      	ldrb	r3, [r7, #3]
 8005aca:	f003 020f 	and.w	r2, r3, #15
 8005ace:	4613      	mov	r3, r2
 8005ad0:	00db      	lsls	r3, r3, #3
 8005ad2:	4413      	add	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	3338      	adds	r3, #56	; 0x38
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	4413      	add	r3, r2
 8005adc:	3304      	adds	r3, #4
 8005ade:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	705a      	strb	r2, [r3, #1]
 8005ae6:	e00f      	b.n	8005b08 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ae8:	78fb      	ldrb	r3, [r7, #3]
 8005aea:	f003 020f 	and.w	r2, r3, #15
 8005aee:	4613      	mov	r3, r2
 8005af0:	00db      	lsls	r3, r3, #3
 8005af2:	4413      	add	r3, r2
 8005af4:	009b      	lsls	r3, r3, #2
 8005af6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005afa:	687a      	ldr	r2, [r7, #4]
 8005afc:	4413      	add	r3, r2
 8005afe:	3304      	adds	r3, #4
 8005b00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005b08:	78fb      	ldrb	r3, [r7, #3]
 8005b0a:	f003 030f 	and.w	r3, r3, #15
 8005b0e:	b2da      	uxtb	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d101      	bne.n	8005b22 <HAL_PCD_EP_Close+0x6e>
 8005b1e:	2302      	movs	r3, #2
 8005b20:	e00e      	b.n	8005b40 <HAL_PCD_EP_Close+0x8c>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2201      	movs	r2, #1
 8005b26:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68f9      	ldr	r1, [r7, #12]
 8005b30:	4618      	mov	r0, r3
 8005b32:	f004 fab3 	bl	800a09c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3710      	adds	r7, #16
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	607a      	str	r2, [r7, #4]
 8005b52:	603b      	str	r3, [r7, #0]
 8005b54:	460b      	mov	r3, r1
 8005b56:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b58:	7afb      	ldrb	r3, [r7, #11]
 8005b5a:	f003 020f 	and.w	r2, r3, #15
 8005b5e:	4613      	mov	r3, r2
 8005b60:	00db      	lsls	r3, r3, #3
 8005b62:	4413      	add	r3, r2
 8005b64:	009b      	lsls	r3, r3, #2
 8005b66:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005b6a:	68fa      	ldr	r2, [r7, #12]
 8005b6c:	4413      	add	r3, r2
 8005b6e:	3304      	adds	r3, #4
 8005b70:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	2200      	movs	r2, #0
 8005b82:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	2200      	movs	r2, #0
 8005b88:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b8a:	7afb      	ldrb	r3, [r7, #11]
 8005b8c:	f003 030f 	and.w	r3, r3, #15
 8005b90:	b2da      	uxtb	r2, r3
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d102      	bne.n	8005ba4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005ba4:	7afb      	ldrb	r3, [r7, #11]
 8005ba6:	f003 030f 	and.w	r3, r3, #15
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d109      	bne.n	8005bc2 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6818      	ldr	r0, [r3, #0]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	461a      	mov	r2, r3
 8005bba:	6979      	ldr	r1, [r7, #20]
 8005bbc:	f004 fd92 	bl	800a6e4 <USB_EP0StartXfer>
 8005bc0:	e008      	b.n	8005bd4 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6818      	ldr	r0, [r3, #0]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	691b      	ldr	r3, [r3, #16]
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	461a      	mov	r2, r3
 8005bce:	6979      	ldr	r1, [r7, #20]
 8005bd0:	f004 fb40 	bl	800a254 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3718      	adds	r7, #24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}

08005bde <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005bde:	b480      	push	{r7}
 8005be0:	b083      	sub	sp, #12
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	6078      	str	r0, [r7, #4]
 8005be6:	460b      	mov	r3, r1
 8005be8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005bea:	78fb      	ldrb	r3, [r7, #3]
 8005bec:	f003 020f 	and.w	r2, r3, #15
 8005bf0:	6879      	ldr	r1, [r7, #4]
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	00db      	lsls	r3, r3, #3
 8005bf6:	4413      	add	r3, r2
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	440b      	add	r3, r1
 8005bfc:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8005c00:	681b      	ldr	r3, [r3, #0]
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	370c      	adds	r7, #12
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr

08005c0e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005c0e:	b580      	push	{r7, lr}
 8005c10:	b086      	sub	sp, #24
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	60f8      	str	r0, [r7, #12]
 8005c16:	607a      	str	r2, [r7, #4]
 8005c18:	603b      	str	r3, [r7, #0]
 8005c1a:	460b      	mov	r3, r1
 8005c1c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c1e:	7afb      	ldrb	r3, [r7, #11]
 8005c20:	f003 020f 	and.w	r2, r3, #15
 8005c24:	4613      	mov	r3, r2
 8005c26:	00db      	lsls	r3, r3, #3
 8005c28:	4413      	add	r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	3338      	adds	r3, #56	; 0x38
 8005c2e:	68fa      	ldr	r2, [r7, #12]
 8005c30:	4413      	add	r3, r2
 8005c32:	3304      	adds	r3, #4
 8005c34:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	683a      	ldr	r2, [r7, #0]
 8005c40:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	2200      	movs	r2, #0
 8005c46:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c4e:	7afb      	ldrb	r3, [r7, #11]
 8005c50:	f003 030f 	and.w	r3, r3, #15
 8005c54:	b2da      	uxtb	r2, r3
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d102      	bne.n	8005c68 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005c68:	7afb      	ldrb	r3, [r7, #11]
 8005c6a:	f003 030f 	and.w	r3, r3, #15
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d109      	bne.n	8005c86 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6818      	ldr	r0, [r3, #0]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	6979      	ldr	r1, [r7, #20]
 8005c80:	f004 fd30 	bl	800a6e4 <USB_EP0StartXfer>
 8005c84:	e008      	b.n	8005c98 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6818      	ldr	r0, [r3, #0]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	691b      	ldr	r3, [r3, #16]
 8005c8e:	b2db      	uxtb	r3, r3
 8005c90:	461a      	mov	r2, r3
 8005c92:	6979      	ldr	r1, [r7, #20]
 8005c94:	f004 fade 	bl	800a254 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3718      	adds	r7, #24
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b084      	sub	sp, #16
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
 8005caa:	460b      	mov	r3, r1
 8005cac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005cae:	78fb      	ldrb	r3, [r7, #3]
 8005cb0:	f003 020f 	and.w	r2, r3, #15
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d901      	bls.n	8005cc0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	e050      	b.n	8005d62 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005cc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	da0f      	bge.n	8005ce8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005cc8:	78fb      	ldrb	r3, [r7, #3]
 8005cca:	f003 020f 	and.w	r2, r3, #15
 8005cce:	4613      	mov	r3, r2
 8005cd0:	00db      	lsls	r3, r3, #3
 8005cd2:	4413      	add	r3, r2
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	3338      	adds	r3, #56	; 0x38
 8005cd8:	687a      	ldr	r2, [r7, #4]
 8005cda:	4413      	add	r3, r2
 8005cdc:	3304      	adds	r3, #4
 8005cde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	705a      	strb	r2, [r3, #1]
 8005ce6:	e00d      	b.n	8005d04 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005ce8:	78fa      	ldrb	r2, [r7, #3]
 8005cea:	4613      	mov	r3, r2
 8005cec:	00db      	lsls	r3, r3, #3
 8005cee:	4413      	add	r3, r2
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	3304      	adds	r3, #4
 8005cfc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2200      	movs	r2, #0
 8005d02:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2201      	movs	r2, #1
 8005d08:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d0a:	78fb      	ldrb	r3, [r7, #3]
 8005d0c:	f003 030f 	and.w	r3, r3, #15
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d101      	bne.n	8005d24 <HAL_PCD_EP_SetStall+0x82>
 8005d20:	2302      	movs	r3, #2
 8005d22:	e01e      	b.n	8005d62 <HAL_PCD_EP_SetStall+0xc0>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68f9      	ldr	r1, [r7, #12]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f004 ff6e 	bl	800ac14 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005d38:	78fb      	ldrb	r3, [r7, #3]
 8005d3a:	f003 030f 	and.w	r3, r3, #15
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d10a      	bne.n	8005d58 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6818      	ldr	r0, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	b2d9      	uxtb	r1, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005d52:	461a      	mov	r2, r3
 8005d54:	f005 f95e 	bl	800b014 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3710      	adds	r7, #16
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}

08005d6a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d6a:	b580      	push	{r7, lr}
 8005d6c:	b084      	sub	sp, #16
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
 8005d72:	460b      	mov	r3, r1
 8005d74:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005d76:	78fb      	ldrb	r3, [r7, #3]
 8005d78:	f003 020f 	and.w	r2, r3, #15
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	d901      	bls.n	8005d88 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e042      	b.n	8005e0e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005d88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	da0f      	bge.n	8005db0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d90:	78fb      	ldrb	r3, [r7, #3]
 8005d92:	f003 020f 	and.w	r2, r3, #15
 8005d96:	4613      	mov	r3, r2
 8005d98:	00db      	lsls	r3, r3, #3
 8005d9a:	4413      	add	r3, r2
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	3338      	adds	r3, #56	; 0x38
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	4413      	add	r3, r2
 8005da4:	3304      	adds	r3, #4
 8005da6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2201      	movs	r2, #1
 8005dac:	705a      	strb	r2, [r3, #1]
 8005dae:	e00f      	b.n	8005dd0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005db0:	78fb      	ldrb	r3, [r7, #3]
 8005db2:	f003 020f 	and.w	r2, r3, #15
 8005db6:	4613      	mov	r3, r2
 8005db8:	00db      	lsls	r3, r3, #3
 8005dba:	4413      	add	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	4413      	add	r3, r2
 8005dc6:	3304      	adds	r3, #4
 8005dc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005dd6:	78fb      	ldrb	r3, [r7, #3]
 8005dd8:	f003 030f 	and.w	r3, r3, #15
 8005ddc:	b2da      	uxtb	r2, r3
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d101      	bne.n	8005df0 <HAL_PCD_EP_ClrStall+0x86>
 8005dec:	2302      	movs	r3, #2
 8005dee:	e00e      	b.n	8005e0e <HAL_PCD_EP_ClrStall+0xa4>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2201      	movs	r2, #1
 8005df4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68f9      	ldr	r1, [r7, #12]
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f004 ff76 	bl	800acf0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3710      	adds	r7, #16
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b084      	sub	sp, #16
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
 8005e1e:	460b      	mov	r3, r1
 8005e20:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005e22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	da0c      	bge.n	8005e44 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e2a:	78fb      	ldrb	r3, [r7, #3]
 8005e2c:	f003 020f 	and.w	r2, r3, #15
 8005e30:	4613      	mov	r3, r2
 8005e32:	00db      	lsls	r3, r3, #3
 8005e34:	4413      	add	r3, r2
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	3338      	adds	r3, #56	; 0x38
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	3304      	adds	r3, #4
 8005e40:	60fb      	str	r3, [r7, #12]
 8005e42:	e00c      	b.n	8005e5e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e44:	78fb      	ldrb	r3, [r7, #3]
 8005e46:	f003 020f 	and.w	r2, r3, #15
 8005e4a:	4613      	mov	r3, r2
 8005e4c:	00db      	lsls	r3, r3, #3
 8005e4e:	4413      	add	r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	4413      	add	r3, r2
 8005e5a:	3304      	adds	r3, #4
 8005e5c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68f9      	ldr	r1, [r7, #12]
 8005e64:	4618      	mov	r0, r3
 8005e66:	f004 fd95 	bl	800a994 <USB_EPStopXfer>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005e6e:	7afb      	ldrb	r3, [r7, #11]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3710      	adds	r7, #16
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b08a      	sub	sp, #40	; 0x28
 8005e7c:	af02      	add	r7, sp, #8
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005e8c:	683a      	ldr	r2, [r7, #0]
 8005e8e:	4613      	mov	r3, r2
 8005e90:	00db      	lsls	r3, r3, #3
 8005e92:	4413      	add	r3, r2
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	3338      	adds	r3, #56	; 0x38
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	4413      	add	r3, r2
 8005e9c:	3304      	adds	r3, #4
 8005e9e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6a1a      	ldr	r2, [r3, #32]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	699b      	ldr	r3, [r3, #24]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d901      	bls.n	8005eb0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e06c      	b.n	8005f8a <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	699a      	ldr	r2, [r3, #24]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6a1b      	ldr	r3, [r3, #32]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	69fa      	ldr	r2, [r7, #28]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d902      	bls.n	8005ecc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	3303      	adds	r3, #3
 8005ed0:	089b      	lsrs	r3, r3, #2
 8005ed2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005ed4:	e02b      	b.n	8005f2e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	699a      	ldr	r2, [r3, #24]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6a1b      	ldr	r3, [r3, #32]
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	68db      	ldr	r3, [r3, #12]
 8005ee6:	69fa      	ldr	r2, [r7, #28]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d902      	bls.n	8005ef2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	68db      	ldr	r3, [r3, #12]
 8005ef0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	3303      	adds	r3, #3
 8005ef6:	089b      	lsrs	r3, r3, #2
 8005ef8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6919      	ldr	r1, [r3, #16]
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	b2da      	uxtb	r2, r3
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	9300      	str	r3, [sp, #0]
 8005f0e:	4603      	mov	r3, r0
 8005f10:	6978      	ldr	r0, [r7, #20]
 8005f12:	f004 fde9 	bl	800aae8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	691a      	ldr	r2, [r3, #16]
 8005f1a:	69fb      	ldr	r3, [r7, #28]
 8005f1c:	441a      	add	r2, r3
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	6a1a      	ldr	r2, [r3, #32]
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	441a      	add	r2, r3
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f3a:	699b      	ldr	r3, [r3, #24]
 8005f3c:	b29b      	uxth	r3, r3
 8005f3e:	69ba      	ldr	r2, [r7, #24]
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d809      	bhi.n	8005f58 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6a1a      	ldr	r2, [r3, #32]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d203      	bcs.n	8005f58 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	699b      	ldr	r3, [r3, #24]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d1be      	bne.n	8005ed6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	699a      	ldr	r2, [r3, #24]
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6a1b      	ldr	r3, [r3, #32]
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d811      	bhi.n	8005f88 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	f003 030f 	and.w	r3, r3, #15
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f70:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	43db      	mvns	r3, r3
 8005f7e:	6939      	ldr	r1, [r7, #16]
 8005f80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f84:	4013      	ands	r3, r2
 8005f86:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3720      	adds	r7, #32
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
	...

08005f94 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b088      	sub	sp, #32
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005fa8:	69fb      	ldr	r3, [r7, #28]
 8005faa:	333c      	adds	r3, #60	; 0x3c
 8005fac:	3304      	adds	r3, #4
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	015a      	lsls	r2, r3, #5
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	4413      	add	r3, r2
 8005fba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	691b      	ldr	r3, [r3, #16]
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d17b      	bne.n	80060c2 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	f003 0308 	and.w	r3, r3, #8
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d015      	beq.n	8006000 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	4a61      	ldr	r2, [pc, #388]	; (800615c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	f240 80b9 	bls.w	8006150 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 80b3 	beq.w	8006150 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	015a      	lsls	r2, r3, #5
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ffc:	6093      	str	r3, [r2, #8]
 8005ffe:	e0a7      	b.n	8006150 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	f003 0320 	and.w	r3, r3, #32
 8006006:	2b00      	cmp	r3, #0
 8006008:	d009      	beq.n	800601e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	015a      	lsls	r2, r3, #5
 800600e:	69bb      	ldr	r3, [r7, #24]
 8006010:	4413      	add	r3, r2
 8006012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006016:	461a      	mov	r2, r3
 8006018:	2320      	movs	r3, #32
 800601a:	6093      	str	r3, [r2, #8]
 800601c:	e098      	b.n	8006150 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006024:	2b00      	cmp	r3, #0
 8006026:	f040 8093 	bne.w	8006150 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	4a4b      	ldr	r2, [pc, #300]	; (800615c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d90f      	bls.n	8006052 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006038:	2b00      	cmp	r3, #0
 800603a:	d00a      	beq.n	8006052 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	015a      	lsls	r2, r3, #5
 8006040:	69bb      	ldr	r3, [r7, #24]
 8006042:	4413      	add	r3, r2
 8006044:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006048:	461a      	mov	r2, r3
 800604a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800604e:	6093      	str	r3, [r2, #8]
 8006050:	e07e      	b.n	8006150 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006052:	683a      	ldr	r2, [r7, #0]
 8006054:	4613      	mov	r3, r2
 8006056:	00db      	lsls	r3, r3, #3
 8006058:	4413      	add	r3, r2
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006060:	687a      	ldr	r2, [r7, #4]
 8006062:	4413      	add	r3, r2
 8006064:	3304      	adds	r3, #4
 8006066:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	69da      	ldr	r2, [r3, #28]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	0159      	lsls	r1, r3, #5
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	440b      	add	r3, r1
 8006074:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006078:	691b      	ldr	r3, [r3, #16]
 800607a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800607e:	1ad2      	subs	r2, r2, r3
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d114      	bne.n	80060b4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	699b      	ldr	r3, [r3, #24]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d109      	bne.n	80060a6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6818      	ldr	r0, [r3, #0]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800609c:	461a      	mov	r2, r3
 800609e:	2101      	movs	r1, #1
 80060a0:	f004 ffb8 	bl	800b014 <USB_EP0_OutStart>
 80060a4:	e006      	b.n	80060b4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	691a      	ldr	r2, [r3, #16]
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6a1b      	ldr	r3, [r3, #32]
 80060ae:	441a      	add	r2, r3
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	4619      	mov	r1, r3
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f009 ffec 	bl	8010098 <HAL_PCD_DataOutStageCallback>
 80060c0:	e046      	b.n	8006150 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	4a26      	ldr	r2, [pc, #152]	; (8006160 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d124      	bne.n	8006114 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d00a      	beq.n	80060ea <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	015a      	lsls	r2, r3, #5
 80060d8:	69bb      	ldr	r3, [r7, #24]
 80060da:	4413      	add	r3, r2
 80060dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060e0:	461a      	mov	r2, r3
 80060e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060e6:	6093      	str	r3, [r2, #8]
 80060e8:	e032      	b.n	8006150 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	f003 0320 	and.w	r3, r3, #32
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d008      	beq.n	8006106 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	015a      	lsls	r2, r3, #5
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	4413      	add	r3, r2
 80060fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006100:	461a      	mov	r2, r3
 8006102:	2320      	movs	r3, #32
 8006104:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	b2db      	uxtb	r3, r3
 800610a:	4619      	mov	r1, r3
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f009 ffc3 	bl	8010098 <HAL_PCD_DataOutStageCallback>
 8006112:	e01d      	b.n	8006150 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d114      	bne.n	8006144 <PCD_EP_OutXfrComplete_int+0x1b0>
 800611a:	6879      	ldr	r1, [r7, #4]
 800611c:	683a      	ldr	r2, [r7, #0]
 800611e:	4613      	mov	r3, r2
 8006120:	00db      	lsls	r3, r3, #3
 8006122:	4413      	add	r3, r2
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	440b      	add	r3, r1
 8006128:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d108      	bne.n	8006144 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6818      	ldr	r0, [r3, #0]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800613c:	461a      	mov	r2, r3
 800613e:	2100      	movs	r1, #0
 8006140:	f004 ff68 	bl	800b014 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	b2db      	uxtb	r3, r3
 8006148:	4619      	mov	r1, r3
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f009 ffa4 	bl	8010098 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3720      	adds	r7, #32
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	4f54300a 	.word	0x4f54300a
 8006160:	4f54310a 	.word	0x4f54310a

08006164 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b086      	sub	sp, #24
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	333c      	adds	r3, #60	; 0x3c
 800617c:	3304      	adds	r3, #4
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	015a      	lsls	r2, r3, #5
 8006186:	693b      	ldr	r3, [r7, #16]
 8006188:	4413      	add	r3, r2
 800618a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	4a15      	ldr	r2, [pc, #84]	; (80061ec <PCD_EP_OutSetupPacket_int+0x88>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d90e      	bls.n	80061b8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d009      	beq.n	80061b8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	015a      	lsls	r2, r3, #5
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	4413      	add	r3, r2
 80061ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061b0:	461a      	mov	r2, r3
 80061b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061b6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f009 ff5b 	bl	8010074 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	4a0a      	ldr	r2, [pc, #40]	; (80061ec <PCD_EP_OutSetupPacket_int+0x88>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d90c      	bls.n	80061e0 <PCD_EP_OutSetupPacket_int+0x7c>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d108      	bne.n	80061e0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6818      	ldr	r0, [r3, #0]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80061d8:	461a      	mov	r2, r3
 80061da:	2101      	movs	r1, #1
 80061dc:	f004 ff1a 	bl	800b014 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80061e0:	2300      	movs	r3, #0
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3718      	adds	r7, #24
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	bf00      	nop
 80061ec:	4f54300a 	.word	0x4f54300a

080061f0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	460b      	mov	r3, r1
 80061fa:	70fb      	strb	r3, [r7, #3]
 80061fc:	4613      	mov	r3, r2
 80061fe:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006206:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006208:	78fb      	ldrb	r3, [r7, #3]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d107      	bne.n	800621e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800620e:	883b      	ldrh	r3, [r7, #0]
 8006210:	0419      	lsls	r1, r3, #16
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68ba      	ldr	r2, [r7, #8]
 8006218:	430a      	orrs	r2, r1
 800621a:	629a      	str	r2, [r3, #40]	; 0x28
 800621c:	e028      	b.n	8006270 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006224:	0c1b      	lsrs	r3, r3, #16
 8006226:	68ba      	ldr	r2, [r7, #8]
 8006228:	4413      	add	r3, r2
 800622a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800622c:	2300      	movs	r3, #0
 800622e:	73fb      	strb	r3, [r7, #15]
 8006230:	e00d      	b.n	800624e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	7bfb      	ldrb	r3, [r7, #15]
 8006238:	3340      	adds	r3, #64	; 0x40
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	4413      	add	r3, r2
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	0c1b      	lsrs	r3, r3, #16
 8006242:	68ba      	ldr	r2, [r7, #8]
 8006244:	4413      	add	r3, r2
 8006246:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006248:	7bfb      	ldrb	r3, [r7, #15]
 800624a:	3301      	adds	r3, #1
 800624c:	73fb      	strb	r3, [r7, #15]
 800624e:	7bfa      	ldrb	r2, [r7, #15]
 8006250:	78fb      	ldrb	r3, [r7, #3]
 8006252:	3b01      	subs	r3, #1
 8006254:	429a      	cmp	r2, r3
 8006256:	d3ec      	bcc.n	8006232 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006258:	883b      	ldrh	r3, [r7, #0]
 800625a:	0418      	lsls	r0, r3, #16
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6819      	ldr	r1, [r3, #0]
 8006260:	78fb      	ldrb	r3, [r7, #3]
 8006262:	3b01      	subs	r3, #1
 8006264:	68ba      	ldr	r2, [r7, #8]
 8006266:	4302      	orrs	r2, r0
 8006268:	3340      	adds	r3, #64	; 0x40
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	440b      	add	r3, r1
 800626e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006270:	2300      	movs	r3, #0
}
 8006272:	4618      	mov	r0, r3
 8006274:	3714      	adds	r7, #20
 8006276:	46bd      	mov	sp, r7
 8006278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627c:	4770      	bx	lr

0800627e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800627e:	b480      	push	{r7}
 8006280:	b083      	sub	sp, #12
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
 8006286:	460b      	mov	r3, r1
 8006288:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	887a      	ldrh	r2, [r7, #2]
 8006290:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006292:	2300      	movs	r3, #0
}
 8006294:	4618      	mov	r0, r3
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	460b      	mov	r3, r1
 80062aa:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b086      	sub	sp, #24
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d101      	bne.n	80062ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062c6:	2301      	movs	r3, #1
 80062c8:	e267      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0301 	and.w	r3, r3, #1
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d075      	beq.n	80063c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80062d6:	4b88      	ldr	r3, [pc, #544]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	f003 030c 	and.w	r3, r3, #12
 80062de:	2b04      	cmp	r3, #4
 80062e0:	d00c      	beq.n	80062fc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062e2:	4b85      	ldr	r3, [pc, #532]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80062ea:	2b08      	cmp	r3, #8
 80062ec:	d112      	bne.n	8006314 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062ee:	4b82      	ldr	r3, [pc, #520]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80062fa:	d10b      	bne.n	8006314 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062fc:	4b7e      	ldr	r3, [pc, #504]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006304:	2b00      	cmp	r3, #0
 8006306:	d05b      	beq.n	80063c0 <HAL_RCC_OscConfig+0x108>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d157      	bne.n	80063c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	e242      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800631c:	d106      	bne.n	800632c <HAL_RCC_OscConfig+0x74>
 800631e:	4b76      	ldr	r3, [pc, #472]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a75      	ldr	r2, [pc, #468]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 8006324:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006328:	6013      	str	r3, [r2, #0]
 800632a:	e01d      	b.n	8006368 <HAL_RCC_OscConfig+0xb0>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006334:	d10c      	bne.n	8006350 <HAL_RCC_OscConfig+0x98>
 8006336:	4b70      	ldr	r3, [pc, #448]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a6f      	ldr	r2, [pc, #444]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 800633c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006340:	6013      	str	r3, [r2, #0]
 8006342:	4b6d      	ldr	r3, [pc, #436]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4a6c      	ldr	r2, [pc, #432]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 8006348:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800634c:	6013      	str	r3, [r2, #0]
 800634e:	e00b      	b.n	8006368 <HAL_RCC_OscConfig+0xb0>
 8006350:	4b69      	ldr	r3, [pc, #420]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a68      	ldr	r2, [pc, #416]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 8006356:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800635a:	6013      	str	r3, [r2, #0]
 800635c:	4b66      	ldr	r3, [pc, #408]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a65      	ldr	r2, [pc, #404]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 8006362:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006366:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d013      	beq.n	8006398 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006370:	f7fd f800 	bl	8003374 <HAL_GetTick>
 8006374:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006376:	e008      	b.n	800638a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006378:	f7fc fffc 	bl	8003374 <HAL_GetTick>
 800637c:	4602      	mov	r2, r0
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	2b64      	cmp	r3, #100	; 0x64
 8006384:	d901      	bls.n	800638a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006386:	2303      	movs	r3, #3
 8006388:	e207      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800638a:	4b5b      	ldr	r3, [pc, #364]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006392:	2b00      	cmp	r3, #0
 8006394:	d0f0      	beq.n	8006378 <HAL_RCC_OscConfig+0xc0>
 8006396:	e014      	b.n	80063c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006398:	f7fc ffec 	bl	8003374 <HAL_GetTick>
 800639c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800639e:	e008      	b.n	80063b2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80063a0:	f7fc ffe8 	bl	8003374 <HAL_GetTick>
 80063a4:	4602      	mov	r2, r0
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	2b64      	cmp	r3, #100	; 0x64
 80063ac:	d901      	bls.n	80063b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	e1f3      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063b2:	4b51      	ldr	r3, [pc, #324]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1f0      	bne.n	80063a0 <HAL_RCC_OscConfig+0xe8>
 80063be:	e000      	b.n	80063c2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d063      	beq.n	8006496 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80063ce:	4b4a      	ldr	r3, [pc, #296]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f003 030c 	and.w	r3, r3, #12
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d00b      	beq.n	80063f2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063da:	4b47      	ldr	r3, [pc, #284]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80063e2:	2b08      	cmp	r3, #8
 80063e4:	d11c      	bne.n	8006420 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80063e6:	4b44      	ldr	r3, [pc, #272]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d116      	bne.n	8006420 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063f2:	4b41      	ldr	r3, [pc, #260]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 0302 	and.w	r3, r3, #2
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d005      	beq.n	800640a <HAL_RCC_OscConfig+0x152>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	2b01      	cmp	r3, #1
 8006404:	d001      	beq.n	800640a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e1c7      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800640a:	4b3b      	ldr	r3, [pc, #236]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	691b      	ldr	r3, [r3, #16]
 8006416:	00db      	lsls	r3, r3, #3
 8006418:	4937      	ldr	r1, [pc, #220]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 800641a:	4313      	orrs	r3, r2
 800641c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800641e:	e03a      	b.n	8006496 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d020      	beq.n	800646a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006428:	4b34      	ldr	r3, [pc, #208]	; (80064fc <HAL_RCC_OscConfig+0x244>)
 800642a:	2201      	movs	r2, #1
 800642c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800642e:	f7fc ffa1 	bl	8003374 <HAL_GetTick>
 8006432:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006434:	e008      	b.n	8006448 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006436:	f7fc ff9d 	bl	8003374 <HAL_GetTick>
 800643a:	4602      	mov	r2, r0
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	2b02      	cmp	r3, #2
 8006442:	d901      	bls.n	8006448 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006444:	2303      	movs	r3, #3
 8006446:	e1a8      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006448:	4b2b      	ldr	r3, [pc, #172]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0302 	and.w	r3, r3, #2
 8006450:	2b00      	cmp	r3, #0
 8006452:	d0f0      	beq.n	8006436 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006454:	4b28      	ldr	r3, [pc, #160]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	691b      	ldr	r3, [r3, #16]
 8006460:	00db      	lsls	r3, r3, #3
 8006462:	4925      	ldr	r1, [pc, #148]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 8006464:	4313      	orrs	r3, r2
 8006466:	600b      	str	r3, [r1, #0]
 8006468:	e015      	b.n	8006496 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800646a:	4b24      	ldr	r3, [pc, #144]	; (80064fc <HAL_RCC_OscConfig+0x244>)
 800646c:	2200      	movs	r2, #0
 800646e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006470:	f7fc ff80 	bl	8003374 <HAL_GetTick>
 8006474:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006476:	e008      	b.n	800648a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006478:	f7fc ff7c 	bl	8003374 <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	2b02      	cmp	r3, #2
 8006484:	d901      	bls.n	800648a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e187      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800648a:	4b1b      	ldr	r3, [pc, #108]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0302 	and.w	r3, r3, #2
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1f0      	bne.n	8006478 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 0308 	and.w	r3, r3, #8
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d036      	beq.n	8006510 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d016      	beq.n	80064d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064aa:	4b15      	ldr	r3, [pc, #84]	; (8006500 <HAL_RCC_OscConfig+0x248>)
 80064ac:	2201      	movs	r2, #1
 80064ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b0:	f7fc ff60 	bl	8003374 <HAL_GetTick>
 80064b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064b6:	e008      	b.n	80064ca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80064b8:	f7fc ff5c 	bl	8003374 <HAL_GetTick>
 80064bc:	4602      	mov	r2, r0
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	1ad3      	subs	r3, r2, r3
 80064c2:	2b02      	cmp	r3, #2
 80064c4:	d901      	bls.n	80064ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80064c6:	2303      	movs	r3, #3
 80064c8:	e167      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80064ca:	4b0b      	ldr	r3, [pc, #44]	; (80064f8 <HAL_RCC_OscConfig+0x240>)
 80064cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80064ce:	f003 0302 	and.w	r3, r3, #2
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d0f0      	beq.n	80064b8 <HAL_RCC_OscConfig+0x200>
 80064d6:	e01b      	b.n	8006510 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80064d8:	4b09      	ldr	r3, [pc, #36]	; (8006500 <HAL_RCC_OscConfig+0x248>)
 80064da:	2200      	movs	r2, #0
 80064dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064de:	f7fc ff49 	bl	8003374 <HAL_GetTick>
 80064e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064e4:	e00e      	b.n	8006504 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80064e6:	f7fc ff45 	bl	8003374 <HAL_GetTick>
 80064ea:	4602      	mov	r2, r0
 80064ec:	693b      	ldr	r3, [r7, #16]
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d907      	bls.n	8006504 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80064f4:	2303      	movs	r3, #3
 80064f6:	e150      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
 80064f8:	40023800 	.word	0x40023800
 80064fc:	42470000 	.word	0x42470000
 8006500:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006504:	4b88      	ldr	r3, [pc, #544]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006506:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006508:	f003 0302 	and.w	r3, r3, #2
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1ea      	bne.n	80064e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f003 0304 	and.w	r3, r3, #4
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 8097 	beq.w	800664c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800651e:	2300      	movs	r3, #0
 8006520:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006522:	4b81      	ldr	r3, [pc, #516]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006526:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d10f      	bne.n	800654e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800652e:	2300      	movs	r3, #0
 8006530:	60bb      	str	r3, [r7, #8]
 8006532:	4b7d      	ldr	r3, [pc, #500]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006536:	4a7c      	ldr	r2, [pc, #496]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006538:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800653c:	6413      	str	r3, [r2, #64]	; 0x40
 800653e:	4b7a      	ldr	r3, [pc, #488]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006546:	60bb      	str	r3, [r7, #8]
 8006548:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800654a:	2301      	movs	r3, #1
 800654c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800654e:	4b77      	ldr	r3, [pc, #476]	; (800672c <HAL_RCC_OscConfig+0x474>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006556:	2b00      	cmp	r3, #0
 8006558:	d118      	bne.n	800658c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800655a:	4b74      	ldr	r3, [pc, #464]	; (800672c <HAL_RCC_OscConfig+0x474>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a73      	ldr	r2, [pc, #460]	; (800672c <HAL_RCC_OscConfig+0x474>)
 8006560:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006564:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006566:	f7fc ff05 	bl	8003374 <HAL_GetTick>
 800656a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800656c:	e008      	b.n	8006580 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800656e:	f7fc ff01 	bl	8003374 <HAL_GetTick>
 8006572:	4602      	mov	r2, r0
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	1ad3      	subs	r3, r2, r3
 8006578:	2b02      	cmp	r3, #2
 800657a:	d901      	bls.n	8006580 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800657c:	2303      	movs	r3, #3
 800657e:	e10c      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006580:	4b6a      	ldr	r3, [pc, #424]	; (800672c <HAL_RCC_OscConfig+0x474>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006588:	2b00      	cmp	r3, #0
 800658a:	d0f0      	beq.n	800656e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d106      	bne.n	80065a2 <HAL_RCC_OscConfig+0x2ea>
 8006594:	4b64      	ldr	r3, [pc, #400]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006598:	4a63      	ldr	r2, [pc, #396]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 800659a:	f043 0301 	orr.w	r3, r3, #1
 800659e:	6713      	str	r3, [r2, #112]	; 0x70
 80065a0:	e01c      	b.n	80065dc <HAL_RCC_OscConfig+0x324>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	689b      	ldr	r3, [r3, #8]
 80065a6:	2b05      	cmp	r3, #5
 80065a8:	d10c      	bne.n	80065c4 <HAL_RCC_OscConfig+0x30c>
 80065aa:	4b5f      	ldr	r3, [pc, #380]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 80065ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065ae:	4a5e      	ldr	r2, [pc, #376]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 80065b0:	f043 0304 	orr.w	r3, r3, #4
 80065b4:	6713      	str	r3, [r2, #112]	; 0x70
 80065b6:	4b5c      	ldr	r3, [pc, #368]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 80065b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065ba:	4a5b      	ldr	r2, [pc, #364]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 80065bc:	f043 0301 	orr.w	r3, r3, #1
 80065c0:	6713      	str	r3, [r2, #112]	; 0x70
 80065c2:	e00b      	b.n	80065dc <HAL_RCC_OscConfig+0x324>
 80065c4:	4b58      	ldr	r3, [pc, #352]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 80065c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065c8:	4a57      	ldr	r2, [pc, #348]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 80065ca:	f023 0301 	bic.w	r3, r3, #1
 80065ce:	6713      	str	r3, [r2, #112]	; 0x70
 80065d0:	4b55      	ldr	r3, [pc, #340]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 80065d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065d4:	4a54      	ldr	r2, [pc, #336]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 80065d6:	f023 0304 	bic.w	r3, r3, #4
 80065da:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d015      	beq.n	8006610 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065e4:	f7fc fec6 	bl	8003374 <HAL_GetTick>
 80065e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065ea:	e00a      	b.n	8006602 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80065ec:	f7fc fec2 	bl	8003374 <HAL_GetTick>
 80065f0:	4602      	mov	r2, r0
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d901      	bls.n	8006602 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80065fe:	2303      	movs	r3, #3
 8006600:	e0cb      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006602:	4b49      	ldr	r3, [pc, #292]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006606:	f003 0302 	and.w	r3, r3, #2
 800660a:	2b00      	cmp	r3, #0
 800660c:	d0ee      	beq.n	80065ec <HAL_RCC_OscConfig+0x334>
 800660e:	e014      	b.n	800663a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006610:	f7fc feb0 	bl	8003374 <HAL_GetTick>
 8006614:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006616:	e00a      	b.n	800662e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006618:	f7fc feac 	bl	8003374 <HAL_GetTick>
 800661c:	4602      	mov	r2, r0
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	f241 3288 	movw	r2, #5000	; 0x1388
 8006626:	4293      	cmp	r3, r2
 8006628:	d901      	bls.n	800662e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800662a:	2303      	movs	r3, #3
 800662c:	e0b5      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800662e:	4b3e      	ldr	r3, [pc, #248]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006632:	f003 0302 	and.w	r3, r3, #2
 8006636:	2b00      	cmp	r3, #0
 8006638:	d1ee      	bne.n	8006618 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800663a:	7dfb      	ldrb	r3, [r7, #23]
 800663c:	2b01      	cmp	r3, #1
 800663e:	d105      	bne.n	800664c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006640:	4b39      	ldr	r3, [pc, #228]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006644:	4a38      	ldr	r2, [pc, #224]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006646:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800664a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	699b      	ldr	r3, [r3, #24]
 8006650:	2b00      	cmp	r3, #0
 8006652:	f000 80a1 	beq.w	8006798 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006656:	4b34      	ldr	r3, [pc, #208]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	f003 030c 	and.w	r3, r3, #12
 800665e:	2b08      	cmp	r3, #8
 8006660:	d05c      	beq.n	800671c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	699b      	ldr	r3, [r3, #24]
 8006666:	2b02      	cmp	r3, #2
 8006668:	d141      	bne.n	80066ee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800666a:	4b31      	ldr	r3, [pc, #196]	; (8006730 <HAL_RCC_OscConfig+0x478>)
 800666c:	2200      	movs	r2, #0
 800666e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006670:	f7fc fe80 	bl	8003374 <HAL_GetTick>
 8006674:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006676:	e008      	b.n	800668a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006678:	f7fc fe7c 	bl	8003374 <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	2b02      	cmp	r3, #2
 8006684:	d901      	bls.n	800668a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e087      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800668a:	4b27      	ldr	r3, [pc, #156]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006692:	2b00      	cmp	r3, #0
 8006694:	d1f0      	bne.n	8006678 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	69da      	ldr	r2, [r3, #28]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6a1b      	ldr	r3, [r3, #32]
 800669e:	431a      	orrs	r2, r3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a4:	019b      	lsls	r3, r3, #6
 80066a6:	431a      	orrs	r2, r3
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066ac:	085b      	lsrs	r3, r3, #1
 80066ae:	3b01      	subs	r3, #1
 80066b0:	041b      	lsls	r3, r3, #16
 80066b2:	431a      	orrs	r2, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066b8:	061b      	lsls	r3, r3, #24
 80066ba:	491b      	ldr	r1, [pc, #108]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 80066bc:	4313      	orrs	r3, r2
 80066be:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80066c0:	4b1b      	ldr	r3, [pc, #108]	; (8006730 <HAL_RCC_OscConfig+0x478>)
 80066c2:	2201      	movs	r2, #1
 80066c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c6:	f7fc fe55 	bl	8003374 <HAL_GetTick>
 80066ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066cc:	e008      	b.n	80066e0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066ce:	f7fc fe51 	bl	8003374 <HAL_GetTick>
 80066d2:	4602      	mov	r2, r0
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	2b02      	cmp	r3, #2
 80066da:	d901      	bls.n	80066e0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80066dc:	2303      	movs	r3, #3
 80066de:	e05c      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066e0:	4b11      	ldr	r3, [pc, #68]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d0f0      	beq.n	80066ce <HAL_RCC_OscConfig+0x416>
 80066ec:	e054      	b.n	8006798 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066ee:	4b10      	ldr	r3, [pc, #64]	; (8006730 <HAL_RCC_OscConfig+0x478>)
 80066f0:	2200      	movs	r2, #0
 80066f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066f4:	f7fc fe3e 	bl	8003374 <HAL_GetTick>
 80066f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066fa:	e008      	b.n	800670e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80066fc:	f7fc fe3a 	bl	8003374 <HAL_GetTick>
 8006700:	4602      	mov	r2, r0
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	2b02      	cmp	r3, #2
 8006708:	d901      	bls.n	800670e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800670a:	2303      	movs	r3, #3
 800670c:	e045      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800670e:	4b06      	ldr	r3, [pc, #24]	; (8006728 <HAL_RCC_OscConfig+0x470>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1f0      	bne.n	80066fc <HAL_RCC_OscConfig+0x444>
 800671a:	e03d      	b.n	8006798 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	699b      	ldr	r3, [r3, #24]
 8006720:	2b01      	cmp	r3, #1
 8006722:	d107      	bne.n	8006734 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e038      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
 8006728:	40023800 	.word	0x40023800
 800672c:	40007000 	.word	0x40007000
 8006730:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006734:	4b1b      	ldr	r3, [pc, #108]	; (80067a4 <HAL_RCC_OscConfig+0x4ec>)
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	699b      	ldr	r3, [r3, #24]
 800673e:	2b01      	cmp	r3, #1
 8006740:	d028      	beq.n	8006794 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800674c:	429a      	cmp	r2, r3
 800674e:	d121      	bne.n	8006794 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800675a:	429a      	cmp	r2, r3
 800675c:	d11a      	bne.n	8006794 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006764:	4013      	ands	r3, r2
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800676a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800676c:	4293      	cmp	r3, r2
 800676e:	d111      	bne.n	8006794 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800677a:	085b      	lsrs	r3, r3, #1
 800677c:	3b01      	subs	r3, #1
 800677e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006780:	429a      	cmp	r2, r3
 8006782:	d107      	bne.n	8006794 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800678e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006790:	429a      	cmp	r2, r3
 8006792:	d001      	beq.n	8006798 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006794:	2301      	movs	r3, #1
 8006796:	e000      	b.n	800679a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006798:	2300      	movs	r3, #0
}
 800679a:	4618      	mov	r0, r3
 800679c:	3718      	adds	r7, #24
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	40023800 	.word	0x40023800

080067a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b084      	sub	sp, #16
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d101      	bne.n	80067bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	e0cc      	b.n	8006956 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80067bc:	4b68      	ldr	r3, [pc, #416]	; (8006960 <HAL_RCC_ClockConfig+0x1b8>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f003 0307 	and.w	r3, r3, #7
 80067c4:	683a      	ldr	r2, [r7, #0]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d90c      	bls.n	80067e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067ca:	4b65      	ldr	r3, [pc, #404]	; (8006960 <HAL_RCC_ClockConfig+0x1b8>)
 80067cc:	683a      	ldr	r2, [r7, #0]
 80067ce:	b2d2      	uxtb	r2, r2
 80067d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067d2:	4b63      	ldr	r3, [pc, #396]	; (8006960 <HAL_RCC_ClockConfig+0x1b8>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f003 0307 	and.w	r3, r3, #7
 80067da:	683a      	ldr	r2, [r7, #0]
 80067dc:	429a      	cmp	r2, r3
 80067de:	d001      	beq.n	80067e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	e0b8      	b.n	8006956 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 0302 	and.w	r3, r3, #2
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d020      	beq.n	8006832 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 0304 	and.w	r3, r3, #4
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d005      	beq.n	8006808 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80067fc:	4b59      	ldr	r3, [pc, #356]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	4a58      	ldr	r2, [pc, #352]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 8006802:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006806:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f003 0308 	and.w	r3, r3, #8
 8006810:	2b00      	cmp	r3, #0
 8006812:	d005      	beq.n	8006820 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006814:	4b53      	ldr	r3, [pc, #332]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	4a52      	ldr	r2, [pc, #328]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 800681a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800681e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006820:	4b50      	ldr	r3, [pc, #320]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	494d      	ldr	r1, [pc, #308]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 800682e:	4313      	orrs	r3, r2
 8006830:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f003 0301 	and.w	r3, r3, #1
 800683a:	2b00      	cmp	r3, #0
 800683c:	d044      	beq.n	80068c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	2b01      	cmp	r3, #1
 8006844:	d107      	bne.n	8006856 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006846:	4b47      	ldr	r3, [pc, #284]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800684e:	2b00      	cmp	r3, #0
 8006850:	d119      	bne.n	8006886 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e07f      	b.n	8006956 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	2b02      	cmp	r3, #2
 800685c:	d003      	beq.n	8006866 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006862:	2b03      	cmp	r3, #3
 8006864:	d107      	bne.n	8006876 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006866:	4b3f      	ldr	r3, [pc, #252]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800686e:	2b00      	cmp	r3, #0
 8006870:	d109      	bne.n	8006886 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e06f      	b.n	8006956 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006876:	4b3b      	ldr	r3, [pc, #236]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f003 0302 	and.w	r3, r3, #2
 800687e:	2b00      	cmp	r3, #0
 8006880:	d101      	bne.n	8006886 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e067      	b.n	8006956 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006886:	4b37      	ldr	r3, [pc, #220]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f023 0203 	bic.w	r2, r3, #3
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	4934      	ldr	r1, [pc, #208]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 8006894:	4313      	orrs	r3, r2
 8006896:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006898:	f7fc fd6c 	bl	8003374 <HAL_GetTick>
 800689c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800689e:	e00a      	b.n	80068b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068a0:	f7fc fd68 	bl	8003374 <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d901      	bls.n	80068b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	e04f      	b.n	8006956 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068b6:	4b2b      	ldr	r3, [pc, #172]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	f003 020c 	and.w	r2, r3, #12
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	009b      	lsls	r3, r3, #2
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d1eb      	bne.n	80068a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80068c8:	4b25      	ldr	r3, [pc, #148]	; (8006960 <HAL_RCC_ClockConfig+0x1b8>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 0307 	and.w	r3, r3, #7
 80068d0:	683a      	ldr	r2, [r7, #0]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d20c      	bcs.n	80068f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068d6:	4b22      	ldr	r3, [pc, #136]	; (8006960 <HAL_RCC_ClockConfig+0x1b8>)
 80068d8:	683a      	ldr	r2, [r7, #0]
 80068da:	b2d2      	uxtb	r2, r2
 80068dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068de:	4b20      	ldr	r3, [pc, #128]	; (8006960 <HAL_RCC_ClockConfig+0x1b8>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f003 0307 	and.w	r3, r3, #7
 80068e6:	683a      	ldr	r2, [r7, #0]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d001      	beq.n	80068f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80068ec:	2301      	movs	r3, #1
 80068ee:	e032      	b.n	8006956 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0304 	and.w	r3, r3, #4
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d008      	beq.n	800690e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80068fc:	4b19      	ldr	r3, [pc, #100]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	68db      	ldr	r3, [r3, #12]
 8006908:	4916      	ldr	r1, [pc, #88]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 800690a:	4313      	orrs	r3, r2
 800690c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0308 	and.w	r3, r3, #8
 8006916:	2b00      	cmp	r3, #0
 8006918:	d009      	beq.n	800692e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800691a:	4b12      	ldr	r3, [pc, #72]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	00db      	lsls	r3, r3, #3
 8006928:	490e      	ldr	r1, [pc, #56]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 800692a:	4313      	orrs	r3, r2
 800692c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800692e:	f000 f821 	bl	8006974 <HAL_RCC_GetSysClockFreq>
 8006932:	4602      	mov	r2, r0
 8006934:	4b0b      	ldr	r3, [pc, #44]	; (8006964 <HAL_RCC_ClockConfig+0x1bc>)
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	091b      	lsrs	r3, r3, #4
 800693a:	f003 030f 	and.w	r3, r3, #15
 800693e:	490a      	ldr	r1, [pc, #40]	; (8006968 <HAL_RCC_ClockConfig+0x1c0>)
 8006940:	5ccb      	ldrb	r3, [r1, r3]
 8006942:	fa22 f303 	lsr.w	r3, r2, r3
 8006946:	4a09      	ldr	r2, [pc, #36]	; (800696c <HAL_RCC_ClockConfig+0x1c4>)
 8006948:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800694a:	4b09      	ldr	r3, [pc, #36]	; (8006970 <HAL_RCC_ClockConfig+0x1c8>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4618      	mov	r0, r3
 8006950:	f7fb fcd2 	bl	80022f8 <HAL_InitTick>

  return HAL_OK;
 8006954:	2300      	movs	r3, #0
}
 8006956:	4618      	mov	r0, r3
 8006958:	3710      	adds	r7, #16
 800695a:	46bd      	mov	sp, r7
 800695c:	bd80      	pop	{r7, pc}
 800695e:	bf00      	nop
 8006960:	40023c00 	.word	0x40023c00
 8006964:	40023800 	.word	0x40023800
 8006968:	0801c83c 	.word	0x0801c83c
 800696c:	20000004 	.word	0x20000004
 8006970:	20000008 	.word	0x20000008

08006974 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006974:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006978:	b094      	sub	sp, #80	; 0x50
 800697a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800697c:	2300      	movs	r3, #0
 800697e:	647b      	str	r3, [r7, #68]	; 0x44
 8006980:	2300      	movs	r3, #0
 8006982:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006984:	2300      	movs	r3, #0
 8006986:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006988:	2300      	movs	r3, #0
 800698a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800698c:	4b79      	ldr	r3, [pc, #484]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x200>)
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	f003 030c 	and.w	r3, r3, #12
 8006994:	2b08      	cmp	r3, #8
 8006996:	d00d      	beq.n	80069b4 <HAL_RCC_GetSysClockFreq+0x40>
 8006998:	2b08      	cmp	r3, #8
 800699a:	f200 80e1 	bhi.w	8006b60 <HAL_RCC_GetSysClockFreq+0x1ec>
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d002      	beq.n	80069a8 <HAL_RCC_GetSysClockFreq+0x34>
 80069a2:	2b04      	cmp	r3, #4
 80069a4:	d003      	beq.n	80069ae <HAL_RCC_GetSysClockFreq+0x3a>
 80069a6:	e0db      	b.n	8006b60 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80069a8:	4b73      	ldr	r3, [pc, #460]	; (8006b78 <HAL_RCC_GetSysClockFreq+0x204>)
 80069aa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80069ac:	e0db      	b.n	8006b66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80069ae:	4b73      	ldr	r3, [pc, #460]	; (8006b7c <HAL_RCC_GetSysClockFreq+0x208>)
 80069b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80069b2:	e0d8      	b.n	8006b66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80069b4:	4b6f      	ldr	r3, [pc, #444]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x200>)
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80069bc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80069be:	4b6d      	ldr	r3, [pc, #436]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x200>)
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d063      	beq.n	8006a92 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80069ca:	4b6a      	ldr	r3, [pc, #424]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x200>)
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	099b      	lsrs	r3, r3, #6
 80069d0:	2200      	movs	r2, #0
 80069d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80069d4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80069d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069dc:	633b      	str	r3, [r7, #48]	; 0x30
 80069de:	2300      	movs	r3, #0
 80069e0:	637b      	str	r3, [r7, #52]	; 0x34
 80069e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80069e6:	4622      	mov	r2, r4
 80069e8:	462b      	mov	r3, r5
 80069ea:	f04f 0000 	mov.w	r0, #0
 80069ee:	f04f 0100 	mov.w	r1, #0
 80069f2:	0159      	lsls	r1, r3, #5
 80069f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80069f8:	0150      	lsls	r0, r2, #5
 80069fa:	4602      	mov	r2, r0
 80069fc:	460b      	mov	r3, r1
 80069fe:	4621      	mov	r1, r4
 8006a00:	1a51      	subs	r1, r2, r1
 8006a02:	6139      	str	r1, [r7, #16]
 8006a04:	4629      	mov	r1, r5
 8006a06:	eb63 0301 	sbc.w	r3, r3, r1
 8006a0a:	617b      	str	r3, [r7, #20]
 8006a0c:	f04f 0200 	mov.w	r2, #0
 8006a10:	f04f 0300 	mov.w	r3, #0
 8006a14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a18:	4659      	mov	r1, fp
 8006a1a:	018b      	lsls	r3, r1, #6
 8006a1c:	4651      	mov	r1, sl
 8006a1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006a22:	4651      	mov	r1, sl
 8006a24:	018a      	lsls	r2, r1, #6
 8006a26:	4651      	mov	r1, sl
 8006a28:	ebb2 0801 	subs.w	r8, r2, r1
 8006a2c:	4659      	mov	r1, fp
 8006a2e:	eb63 0901 	sbc.w	r9, r3, r1
 8006a32:	f04f 0200 	mov.w	r2, #0
 8006a36:	f04f 0300 	mov.w	r3, #0
 8006a3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a46:	4690      	mov	r8, r2
 8006a48:	4699      	mov	r9, r3
 8006a4a:	4623      	mov	r3, r4
 8006a4c:	eb18 0303 	adds.w	r3, r8, r3
 8006a50:	60bb      	str	r3, [r7, #8]
 8006a52:	462b      	mov	r3, r5
 8006a54:	eb49 0303 	adc.w	r3, r9, r3
 8006a58:	60fb      	str	r3, [r7, #12]
 8006a5a:	f04f 0200 	mov.w	r2, #0
 8006a5e:	f04f 0300 	mov.w	r3, #0
 8006a62:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006a66:	4629      	mov	r1, r5
 8006a68:	024b      	lsls	r3, r1, #9
 8006a6a:	4621      	mov	r1, r4
 8006a6c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006a70:	4621      	mov	r1, r4
 8006a72:	024a      	lsls	r2, r1, #9
 8006a74:	4610      	mov	r0, r2
 8006a76:	4619      	mov	r1, r3
 8006a78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a7e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006a80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a84:	f7f9 fe68 	bl	8000758 <__aeabi_uldivmod>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a90:	e058      	b.n	8006b44 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a92:	4b38      	ldr	r3, [pc, #224]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	099b      	lsrs	r3, r3, #6
 8006a98:	2200      	movs	r2, #0
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	4611      	mov	r1, r2
 8006a9e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006aa2:	623b      	str	r3, [r7, #32]
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	627b      	str	r3, [r7, #36]	; 0x24
 8006aa8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006aac:	4642      	mov	r2, r8
 8006aae:	464b      	mov	r3, r9
 8006ab0:	f04f 0000 	mov.w	r0, #0
 8006ab4:	f04f 0100 	mov.w	r1, #0
 8006ab8:	0159      	lsls	r1, r3, #5
 8006aba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006abe:	0150      	lsls	r0, r2, #5
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	4641      	mov	r1, r8
 8006ac6:	ebb2 0a01 	subs.w	sl, r2, r1
 8006aca:	4649      	mov	r1, r9
 8006acc:	eb63 0b01 	sbc.w	fp, r3, r1
 8006ad0:	f04f 0200 	mov.w	r2, #0
 8006ad4:	f04f 0300 	mov.w	r3, #0
 8006ad8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006adc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006ae0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006ae4:	ebb2 040a 	subs.w	r4, r2, sl
 8006ae8:	eb63 050b 	sbc.w	r5, r3, fp
 8006aec:	f04f 0200 	mov.w	r2, #0
 8006af0:	f04f 0300 	mov.w	r3, #0
 8006af4:	00eb      	lsls	r3, r5, #3
 8006af6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006afa:	00e2      	lsls	r2, r4, #3
 8006afc:	4614      	mov	r4, r2
 8006afe:	461d      	mov	r5, r3
 8006b00:	4643      	mov	r3, r8
 8006b02:	18e3      	adds	r3, r4, r3
 8006b04:	603b      	str	r3, [r7, #0]
 8006b06:	464b      	mov	r3, r9
 8006b08:	eb45 0303 	adc.w	r3, r5, r3
 8006b0c:	607b      	str	r3, [r7, #4]
 8006b0e:	f04f 0200 	mov.w	r2, #0
 8006b12:	f04f 0300 	mov.w	r3, #0
 8006b16:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006b1a:	4629      	mov	r1, r5
 8006b1c:	028b      	lsls	r3, r1, #10
 8006b1e:	4621      	mov	r1, r4
 8006b20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006b24:	4621      	mov	r1, r4
 8006b26:	028a      	lsls	r2, r1, #10
 8006b28:	4610      	mov	r0, r2
 8006b2a:	4619      	mov	r1, r3
 8006b2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b2e:	2200      	movs	r2, #0
 8006b30:	61bb      	str	r3, [r7, #24]
 8006b32:	61fa      	str	r2, [r7, #28]
 8006b34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b38:	f7f9 fe0e 	bl	8000758 <__aeabi_uldivmod>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	460b      	mov	r3, r1
 8006b40:	4613      	mov	r3, r2
 8006b42:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006b44:	4b0b      	ldr	r3, [pc, #44]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	0c1b      	lsrs	r3, r3, #16
 8006b4a:	f003 0303 	and.w	r3, r3, #3
 8006b4e:	3301      	adds	r3, #1
 8006b50:	005b      	lsls	r3, r3, #1
 8006b52:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006b54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b58:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b5c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b5e:	e002      	b.n	8006b66 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b60:	4b05      	ldr	r3, [pc, #20]	; (8006b78 <HAL_RCC_GetSysClockFreq+0x204>)
 8006b62:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3750      	adds	r7, #80	; 0x50
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b72:	bf00      	nop
 8006b74:	40023800 	.word	0x40023800
 8006b78:	00f42400 	.word	0x00f42400
 8006b7c:	007a1200 	.word	0x007a1200

08006b80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b80:	b480      	push	{r7}
 8006b82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b84:	4b03      	ldr	r3, [pc, #12]	; (8006b94 <HAL_RCC_GetHCLKFreq+0x14>)
 8006b86:	681b      	ldr	r3, [r3, #0]
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b90:	4770      	bx	lr
 8006b92:	bf00      	nop
 8006b94:	20000004 	.word	0x20000004

08006b98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006b9c:	f7ff fff0 	bl	8006b80 <HAL_RCC_GetHCLKFreq>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	4b05      	ldr	r3, [pc, #20]	; (8006bb8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	0a9b      	lsrs	r3, r3, #10
 8006ba8:	f003 0307 	and.w	r3, r3, #7
 8006bac:	4903      	ldr	r1, [pc, #12]	; (8006bbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8006bae:	5ccb      	ldrb	r3, [r1, r3]
 8006bb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	bd80      	pop	{r7, pc}
 8006bb8:	40023800 	.word	0x40023800
 8006bbc:	0801c84c 	.word	0x0801c84c

08006bc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006bc4:	f7ff ffdc 	bl	8006b80 <HAL_RCC_GetHCLKFreq>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	4b05      	ldr	r3, [pc, #20]	; (8006be0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	0b5b      	lsrs	r3, r3, #13
 8006bd0:	f003 0307 	and.w	r3, r3, #7
 8006bd4:	4903      	ldr	r1, [pc, #12]	; (8006be4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006bd6:	5ccb      	ldrb	r3, [r1, r3]
 8006bd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	40023800 	.word	0x40023800
 8006be4:	0801c84c 	.word	0x0801c84c

08006be8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	220f      	movs	r2, #15
 8006bf6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006bf8:	4b12      	ldr	r3, [pc, #72]	; (8006c44 <HAL_RCC_GetClockConfig+0x5c>)
 8006bfa:	689b      	ldr	r3, [r3, #8]
 8006bfc:	f003 0203 	and.w	r2, r3, #3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006c04:	4b0f      	ldr	r3, [pc, #60]	; (8006c44 <HAL_RCC_GetClockConfig+0x5c>)
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006c10:	4b0c      	ldr	r3, [pc, #48]	; (8006c44 <HAL_RCC_GetClockConfig+0x5c>)
 8006c12:	689b      	ldr	r3, [r3, #8]
 8006c14:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006c1c:	4b09      	ldr	r3, [pc, #36]	; (8006c44 <HAL_RCC_GetClockConfig+0x5c>)
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	08db      	lsrs	r3, r3, #3
 8006c22:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006c2a:	4b07      	ldr	r3, [pc, #28]	; (8006c48 <HAL_RCC_GetClockConfig+0x60>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 0207 	and.w	r2, r3, #7
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	601a      	str	r2, [r3, #0]
}
 8006c36:	bf00      	nop
 8006c38:	370c      	adds	r7, #12
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr
 8006c42:	bf00      	nop
 8006c44:	40023800 	.word	0x40023800
 8006c48:	40023c00 	.word	0x40023c00

08006c4c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b082      	sub	sp, #8
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d101      	bne.n	8006c5e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e01c      	b.n	8006c98 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	795b      	ldrb	r3, [r3, #5]
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d105      	bne.n	8006c74 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f7fb fa76 	bl	8002160 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2202      	movs	r2, #2
 8006c78:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f042 0204 	orr.w	r2, r2, #4
 8006c88:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3708      	adds	r7, #8
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b082      	sub	sp, #8
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d101      	bne.n	8006cb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e07b      	b.n	8006daa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d108      	bne.n	8006ccc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cc2:	d009      	beq.n	8006cd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	61da      	str	r2, [r3, #28]
 8006cca:	e005      	b.n	8006cd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d106      	bne.n	8006cf8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f7fb fa8c 	bl	8002210 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2202      	movs	r2, #2
 8006cfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	681a      	ldr	r2, [r3, #0]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006d20:	431a      	orrs	r2, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d2a:	431a      	orrs	r2, r3
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	691b      	ldr	r3, [r3, #16]
 8006d30:	f003 0302 	and.w	r3, r3, #2
 8006d34:	431a      	orrs	r2, r3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	695b      	ldr	r3, [r3, #20]
 8006d3a:	f003 0301 	and.w	r3, r3, #1
 8006d3e:	431a      	orrs	r2, r3
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	699b      	ldr	r3, [r3, #24]
 8006d44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d48:	431a      	orrs	r2, r3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	69db      	ldr	r3, [r3, #28]
 8006d4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006d52:	431a      	orrs	r2, r3
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6a1b      	ldr	r3, [r3, #32]
 8006d58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d5c:	ea42 0103 	orr.w	r1, r2, r3
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d64:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	430a      	orrs	r2, r1
 8006d6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	699b      	ldr	r3, [r3, #24]
 8006d74:	0c1b      	lsrs	r3, r3, #16
 8006d76:	f003 0104 	and.w	r1, r3, #4
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d7e:	f003 0210 	and.w	r2, r3, #16
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	430a      	orrs	r2, r1
 8006d88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	69da      	ldr	r2, [r3, #28]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006da8:	2300      	movs	r3, #0
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3708      	adds	r7, #8
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}

08006db2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006db2:	b580      	push	{r7, lr}
 8006db4:	b082      	sub	sp, #8
 8006db6:	af00      	add	r7, sp, #0
 8006db8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d101      	bne.n	8006dc4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	e041      	b.n	8006e48 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d106      	bne.n	8006dde <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f7fb ffc9 	bl	8002d70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2202      	movs	r2, #2
 8006de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	3304      	adds	r3, #4
 8006dee:	4619      	mov	r1, r3
 8006df0:	4610      	mov	r0, r2
 8006df2:	f000 fded 	bl	80079d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2201      	movs	r2, #1
 8006dfa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2201      	movs	r2, #1
 8006e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2201      	movs	r2, #1
 8006e12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2201      	movs	r2, #1
 8006e22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2201      	movs	r2, #1
 8006e2a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2201      	movs	r2, #1
 8006e32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2201      	movs	r2, #1
 8006e3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2201      	movs	r2, #1
 8006e42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e46:	2300      	movs	r3, #0
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3708      	adds	r7, #8
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d001      	beq.n	8006e68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e04e      	b.n	8006f06 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2202      	movs	r2, #2
 8006e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	68da      	ldr	r2, [r3, #12]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f042 0201 	orr.w	r2, r2, #1
 8006e7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a23      	ldr	r2, [pc, #140]	; (8006f14 <HAL_TIM_Base_Start_IT+0xc4>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d022      	beq.n	8006ed0 <HAL_TIM_Base_Start_IT+0x80>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e92:	d01d      	beq.n	8006ed0 <HAL_TIM_Base_Start_IT+0x80>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a1f      	ldr	r2, [pc, #124]	; (8006f18 <HAL_TIM_Base_Start_IT+0xc8>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d018      	beq.n	8006ed0 <HAL_TIM_Base_Start_IT+0x80>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a1e      	ldr	r2, [pc, #120]	; (8006f1c <HAL_TIM_Base_Start_IT+0xcc>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d013      	beq.n	8006ed0 <HAL_TIM_Base_Start_IT+0x80>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a1c      	ldr	r2, [pc, #112]	; (8006f20 <HAL_TIM_Base_Start_IT+0xd0>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d00e      	beq.n	8006ed0 <HAL_TIM_Base_Start_IT+0x80>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a1b      	ldr	r2, [pc, #108]	; (8006f24 <HAL_TIM_Base_Start_IT+0xd4>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d009      	beq.n	8006ed0 <HAL_TIM_Base_Start_IT+0x80>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a19      	ldr	r2, [pc, #100]	; (8006f28 <HAL_TIM_Base_Start_IT+0xd8>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d004      	beq.n	8006ed0 <HAL_TIM_Base_Start_IT+0x80>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a18      	ldr	r2, [pc, #96]	; (8006f2c <HAL_TIM_Base_Start_IT+0xdc>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d111      	bne.n	8006ef4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f003 0307 	and.w	r3, r3, #7
 8006eda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2b06      	cmp	r3, #6
 8006ee0:	d010      	beq.n	8006f04 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f042 0201 	orr.w	r2, r2, #1
 8006ef0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ef2:	e007      	b.n	8006f04 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f042 0201 	orr.w	r2, r2, #1
 8006f02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f04:	2300      	movs	r3, #0
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3714      	adds	r7, #20
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	40010000 	.word	0x40010000
 8006f18:	40000400 	.word	0x40000400
 8006f1c:	40000800 	.word	0x40000800
 8006f20:	40000c00 	.word	0x40000c00
 8006f24:	40010400 	.word	0x40010400
 8006f28:	40014000 	.word	0x40014000
 8006f2c:	40001800 	.word	0x40001800

08006f30 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d101      	bne.n	8006f42 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e041      	b.n	8006fc6 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f48:	b2db      	uxtb	r3, r3
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d106      	bne.n	8006f5c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2200      	movs	r2, #0
 8006f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f7fb fee8 	bl	8002d2c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2202      	movs	r2, #2
 8006f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681a      	ldr	r2, [r3, #0]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	3304      	adds	r3, #4
 8006f6c:	4619      	mov	r1, r3
 8006f6e:	4610      	mov	r0, r2
 8006f70:	f000 fd2e 	bl	80079d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	2201      	movs	r2, #1
 8006fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fc4:	2300      	movs	r3, #0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3708      	adds	r7, #8
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}

08006fce <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006fce:	b580      	push	{r7, lr}
 8006fd0:	b082      	sub	sp, #8
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d101      	bne.n	8006fe0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e041      	b.n	8007064 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d106      	bne.n	8006ffa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f7fb fe3b 	bl	8002c70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2202      	movs	r2, #2
 8006ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	3304      	adds	r3, #4
 800700a:	4619      	mov	r1, r3
 800700c:	4610      	mov	r0, r2
 800700e:	f000 fcdf 	bl	80079d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2201      	movs	r2, #1
 8007016:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2201      	movs	r2, #1
 800701e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2201      	movs	r2, #1
 8007026:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2201      	movs	r2, #1
 800702e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2201      	movs	r2, #1
 8007036:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2201      	movs	r2, #1
 800703e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2201      	movs	r2, #1
 8007046:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2201      	movs	r2, #1
 800704e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2201      	movs	r2, #1
 8007056:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2201      	movs	r2, #1
 800705e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007062:	2300      	movs	r3, #0
}
 8007064:	4618      	mov	r0, r3
 8007066:	3708      	adds	r7, #8
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b082      	sub	sp, #8
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d101      	bne.n	800707e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800707a:	2301      	movs	r3, #1
 800707c:	e041      	b.n	8007102 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007084:	b2db      	uxtb	r3, r3
 8007086:	2b00      	cmp	r3, #0
 8007088:	d106      	bne.n	8007098 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 f839 	bl	800710a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2202      	movs	r2, #2
 800709c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	3304      	adds	r3, #4
 80070a8:	4619      	mov	r1, r3
 80070aa:	4610      	mov	r0, r2
 80070ac:	f000 fc90 	bl	80079d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2201      	movs	r2, #1
 80070cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2201      	movs	r2, #1
 80070d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2201      	movs	r2, #1
 80070dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2201      	movs	r2, #1
 80070ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2201      	movs	r2, #1
 80070f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2201      	movs	r2, #1
 80070fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007100:	2300      	movs	r3, #0
}
 8007102:	4618      	mov	r0, r3
 8007104:	3708      	adds	r7, #8
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800710a:	b480      	push	{r7}
 800710c:	b083      	sub	sp, #12
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007112:	bf00      	nop
 8007114:	370c      	adds	r7, #12
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr

0800711e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800711e:	b580      	push	{r7, lr}
 8007120:	b086      	sub	sp, #24
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
 8007126:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d101      	bne.n	8007132 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800712e:	2301      	movs	r3, #1
 8007130:	e097      	b.n	8007262 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007138:	b2db      	uxtb	r3, r3
 800713a:	2b00      	cmp	r3, #0
 800713c:	d106      	bne.n	800714c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f7fb fd10 	bl	8002b6c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2202      	movs	r2, #2
 8007150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	6812      	ldr	r2, [r2, #0]
 800715e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007162:	f023 0307 	bic.w	r3, r3, #7
 8007166:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	3304      	adds	r3, #4
 8007170:	4619      	mov	r1, r3
 8007172:	4610      	mov	r0, r2
 8007174:	f000 fc2c 	bl	80079d0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	699b      	ldr	r3, [r3, #24]
 8007186:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	6a1b      	ldr	r3, [r3, #32]
 800718e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	697a      	ldr	r2, [r7, #20]
 8007196:	4313      	orrs	r3, r2
 8007198:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071a0:	f023 0303 	bic.w	r3, r3, #3
 80071a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	689a      	ldr	r2, [r3, #8]
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	021b      	lsls	r3, r3, #8
 80071b0:	4313      	orrs	r3, r2
 80071b2:	693a      	ldr	r2, [r7, #16]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80071be:	f023 030c 	bic.w	r3, r3, #12
 80071c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	68da      	ldr	r2, [r3, #12]
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	69db      	ldr	r3, [r3, #28]
 80071d8:	021b      	lsls	r3, r3, #8
 80071da:	4313      	orrs	r3, r2
 80071dc:	693a      	ldr	r2, [r7, #16]
 80071de:	4313      	orrs	r3, r2
 80071e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	691b      	ldr	r3, [r3, #16]
 80071e6:	011a      	lsls	r2, r3, #4
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	6a1b      	ldr	r3, [r3, #32]
 80071ec:	031b      	lsls	r3, r3, #12
 80071ee:	4313      	orrs	r3, r2
 80071f0:	693a      	ldr	r2, [r7, #16]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80071fc:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007204:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	011b      	lsls	r3, r3, #4
 8007210:	4313      	orrs	r3, r2
 8007212:	68fa      	ldr	r2, [r7, #12]
 8007214:	4313      	orrs	r3, r2
 8007216:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	697a      	ldr	r2, [r7, #20]
 800721e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	693a      	ldr	r2, [r7, #16]
 8007226:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	68fa      	ldr	r2, [r7, #12]
 800722e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007260:	2300      	movs	r3, #0
}
 8007262:	4618      	mov	r0, r3
 8007264:	3718      	adds	r7, #24
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}

0800726a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800726a:	b580      	push	{r7, lr}
 800726c:	b082      	sub	sp, #8
 800726e:	af00      	add	r7, sp, #0
 8007270:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	691b      	ldr	r3, [r3, #16]
 8007278:	f003 0302 	and.w	r3, r3, #2
 800727c:	2b02      	cmp	r3, #2
 800727e:	d122      	bne.n	80072c6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	f003 0302 	and.w	r3, r3, #2
 800728a:	2b02      	cmp	r3, #2
 800728c:	d11b      	bne.n	80072c6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f06f 0202 	mvn.w	r2, #2
 8007296:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2201      	movs	r2, #1
 800729c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	699b      	ldr	r3, [r3, #24]
 80072a4:	f003 0303 	and.w	r3, r3, #3
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d003      	beq.n	80072b4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f000 fb70 	bl	8007992 <HAL_TIM_IC_CaptureCallback>
 80072b2:	e005      	b.n	80072c0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 fb62 	bl	800797e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 fb73 	bl	80079a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2200      	movs	r2, #0
 80072c4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	691b      	ldr	r3, [r3, #16]
 80072cc:	f003 0304 	and.w	r3, r3, #4
 80072d0:	2b04      	cmp	r3, #4
 80072d2:	d122      	bne.n	800731a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	68db      	ldr	r3, [r3, #12]
 80072da:	f003 0304 	and.w	r3, r3, #4
 80072de:	2b04      	cmp	r3, #4
 80072e0:	d11b      	bne.n	800731a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f06f 0204 	mvn.w	r2, #4
 80072ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2202      	movs	r2, #2
 80072f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	699b      	ldr	r3, [r3, #24]
 80072f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d003      	beq.n	8007308 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f000 fb46 	bl	8007992 <HAL_TIM_IC_CaptureCallback>
 8007306:	e005      	b.n	8007314 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 fb38 	bl	800797e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 fb49 	bl	80079a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	691b      	ldr	r3, [r3, #16]
 8007320:	f003 0308 	and.w	r3, r3, #8
 8007324:	2b08      	cmp	r3, #8
 8007326:	d122      	bne.n	800736e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	68db      	ldr	r3, [r3, #12]
 800732e:	f003 0308 	and.w	r3, r3, #8
 8007332:	2b08      	cmp	r3, #8
 8007334:	d11b      	bne.n	800736e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f06f 0208 	mvn.w	r2, #8
 800733e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2204      	movs	r2, #4
 8007344:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	69db      	ldr	r3, [r3, #28]
 800734c:	f003 0303 	and.w	r3, r3, #3
 8007350:	2b00      	cmp	r3, #0
 8007352:	d003      	beq.n	800735c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f000 fb1c 	bl	8007992 <HAL_TIM_IC_CaptureCallback>
 800735a:	e005      	b.n	8007368 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f000 fb0e 	bl	800797e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 fb1f 	bl	80079a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2200      	movs	r2, #0
 800736c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	691b      	ldr	r3, [r3, #16]
 8007374:	f003 0310 	and.w	r3, r3, #16
 8007378:	2b10      	cmp	r3, #16
 800737a:	d122      	bne.n	80073c2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	f003 0310 	and.w	r3, r3, #16
 8007386:	2b10      	cmp	r3, #16
 8007388:	d11b      	bne.n	80073c2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f06f 0210 	mvn.w	r2, #16
 8007392:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2208      	movs	r2, #8
 8007398:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	69db      	ldr	r3, [r3, #28]
 80073a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d003      	beq.n	80073b0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 faf2 	bl	8007992 <HAL_TIM_IC_CaptureCallback>
 80073ae:	e005      	b.n	80073bc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f000 fae4 	bl	800797e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 faf5 	bl	80079a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2200      	movs	r2, #0
 80073c0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	691b      	ldr	r3, [r3, #16]
 80073c8:	f003 0301 	and.w	r3, r3, #1
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	d10e      	bne.n	80073ee <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	f003 0301 	and.w	r3, r3, #1
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d107      	bne.n	80073ee <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f06f 0201 	mvn.w	r2, #1
 80073e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f7fa fd29 	bl	8001e40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	691b      	ldr	r3, [r3, #16]
 80073f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073f8:	2b80      	cmp	r3, #128	; 0x80
 80073fa:	d10e      	bne.n	800741a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	68db      	ldr	r3, [r3, #12]
 8007402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007406:	2b80      	cmp	r3, #128	; 0x80
 8007408:	d107      	bne.n	800741a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007412:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f000 ffc7 	bl	80083a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	691b      	ldr	r3, [r3, #16]
 8007420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007424:	2b40      	cmp	r3, #64	; 0x40
 8007426:	d10e      	bne.n	8007446 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	68db      	ldr	r3, [r3, #12]
 800742e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007432:	2b40      	cmp	r3, #64	; 0x40
 8007434:	d107      	bne.n	8007446 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800743e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f000 faba 	bl	80079ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	691b      	ldr	r3, [r3, #16]
 800744c:	f003 0320 	and.w	r3, r3, #32
 8007450:	2b20      	cmp	r3, #32
 8007452:	d10e      	bne.n	8007472 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	68db      	ldr	r3, [r3, #12]
 800745a:	f003 0320 	and.w	r3, r3, #32
 800745e:	2b20      	cmp	r3, #32
 8007460:	d107      	bne.n	8007472 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f06f 0220 	mvn.w	r2, #32
 800746a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f000 ff91 	bl	8008394 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007472:	bf00      	nop
 8007474:	3708      	adds	r7, #8
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
	...

0800747c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b086      	sub	sp, #24
 8007480:	af00      	add	r7, sp, #0
 8007482:	60f8      	str	r0, [r7, #12]
 8007484:	60b9      	str	r1, [r7, #8]
 8007486:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007488:	2300      	movs	r3, #0
 800748a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007492:	2b01      	cmp	r3, #1
 8007494:	d101      	bne.n	800749a <HAL_TIM_OC_ConfigChannel+0x1e>
 8007496:	2302      	movs	r3, #2
 8007498:	e048      	b.n	800752c <HAL_TIM_OC_ConfigChannel+0xb0>
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2201      	movs	r2, #1
 800749e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2b0c      	cmp	r3, #12
 80074a6:	d839      	bhi.n	800751c <HAL_TIM_OC_ConfigChannel+0xa0>
 80074a8:	a201      	add	r2, pc, #4	; (adr r2, 80074b0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80074aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ae:	bf00      	nop
 80074b0:	080074e5 	.word	0x080074e5
 80074b4:	0800751d 	.word	0x0800751d
 80074b8:	0800751d 	.word	0x0800751d
 80074bc:	0800751d 	.word	0x0800751d
 80074c0:	080074f3 	.word	0x080074f3
 80074c4:	0800751d 	.word	0x0800751d
 80074c8:	0800751d 	.word	0x0800751d
 80074cc:	0800751d 	.word	0x0800751d
 80074d0:	08007501 	.word	0x08007501
 80074d4:	0800751d 	.word	0x0800751d
 80074d8:	0800751d 	.word	0x0800751d
 80074dc:	0800751d 	.word	0x0800751d
 80074e0:	0800750f 	.word	0x0800750f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	68b9      	ldr	r1, [r7, #8]
 80074ea:	4618      	mov	r0, r3
 80074ec:	f000 fb10 	bl	8007b10 <TIM_OC1_SetConfig>
      break;
 80074f0:	e017      	b.n	8007522 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68b9      	ldr	r1, [r7, #8]
 80074f8:	4618      	mov	r0, r3
 80074fa:	f000 fb79 	bl	8007bf0 <TIM_OC2_SetConfig>
      break;
 80074fe:	e010      	b.n	8007522 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	68b9      	ldr	r1, [r7, #8]
 8007506:	4618      	mov	r0, r3
 8007508:	f000 fbe8 	bl	8007cdc <TIM_OC3_SetConfig>
      break;
 800750c:	e009      	b.n	8007522 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	68b9      	ldr	r1, [r7, #8]
 8007514:	4618      	mov	r0, r3
 8007516:	f000 fc55 	bl	8007dc4 <TIM_OC4_SetConfig>
      break;
 800751a:	e002      	b.n	8007522 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	75fb      	strb	r3, [r7, #23]
      break;
 8007520:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2200      	movs	r2, #0
 8007526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800752a:	7dfb      	ldrb	r3, [r7, #23]
}
 800752c:	4618      	mov	r0, r3
 800752e:	3718      	adds	r7, #24
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b086      	sub	sp, #24
 8007538:	af00      	add	r7, sp, #0
 800753a:	60f8      	str	r0, [r7, #12]
 800753c:	60b9      	str	r1, [r7, #8]
 800753e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007540:	2300      	movs	r3, #0
 8007542:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800754a:	2b01      	cmp	r3, #1
 800754c:	d101      	bne.n	8007552 <HAL_TIM_IC_ConfigChannel+0x1e>
 800754e:	2302      	movs	r3, #2
 8007550:	e088      	b.n	8007664 <HAL_TIM_IC_ConfigChannel+0x130>
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d11b      	bne.n	8007598 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6818      	ldr	r0, [r3, #0]
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	6819      	ldr	r1, [r3, #0]
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	685a      	ldr	r2, [r3, #4]
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	68db      	ldr	r3, [r3, #12]
 8007570:	f000 fc7e 	bl	8007e70 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	699a      	ldr	r2, [r3, #24]
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f022 020c 	bic.w	r2, r2, #12
 8007582:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	6999      	ldr	r1, [r3, #24]
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	689a      	ldr	r2, [r3, #8]
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	430a      	orrs	r2, r1
 8007594:	619a      	str	r2, [r3, #24]
 8007596:	e060      	b.n	800765a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2b04      	cmp	r3, #4
 800759c:	d11c      	bne.n	80075d8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	6818      	ldr	r0, [r3, #0]
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	6819      	ldr	r1, [r3, #0]
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	685a      	ldr	r2, [r3, #4]
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	f000 fd02 	bl	8007fb6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	699a      	ldr	r2, [r3, #24]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80075c0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	6999      	ldr	r1, [r3, #24]
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	021a      	lsls	r2, r3, #8
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	430a      	orrs	r2, r1
 80075d4:	619a      	str	r2, [r3, #24]
 80075d6:	e040      	b.n	800765a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2b08      	cmp	r3, #8
 80075dc:	d11b      	bne.n	8007616 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	6818      	ldr	r0, [r3, #0]
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	6819      	ldr	r1, [r3, #0]
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	685a      	ldr	r2, [r3, #4]
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	f000 fd4f 	bl	8008090 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	69da      	ldr	r2, [r3, #28]
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f022 020c 	bic.w	r2, r2, #12
 8007600:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	69d9      	ldr	r1, [r3, #28]
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	689a      	ldr	r2, [r3, #8]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	430a      	orrs	r2, r1
 8007612:	61da      	str	r2, [r3, #28]
 8007614:	e021      	b.n	800765a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2b0c      	cmp	r3, #12
 800761a:	d11c      	bne.n	8007656 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6818      	ldr	r0, [r3, #0]
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	6819      	ldr	r1, [r3, #0]
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	685a      	ldr	r2, [r3, #4]
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	f000 fd6c 	bl	8008108 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	69da      	ldr	r2, [r3, #28]
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800763e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	69d9      	ldr	r1, [r3, #28]
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	021a      	lsls	r2, r3, #8
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	430a      	orrs	r2, r1
 8007652:	61da      	str	r2, [r3, #28]
 8007654:	e001      	b.n	800765a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007662:	7dfb      	ldrb	r3, [r7, #23]
}
 8007664:	4618      	mov	r0, r3
 8007666:	3718      	adds	r7, #24
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}

0800766c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b086      	sub	sp, #24
 8007670:	af00      	add	r7, sp, #0
 8007672:	60f8      	str	r0, [r7, #12]
 8007674:	60b9      	str	r1, [r7, #8]
 8007676:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007678:	2300      	movs	r3, #0
 800767a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007682:	2b01      	cmp	r3, #1
 8007684:	d101      	bne.n	800768a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007686:	2302      	movs	r3, #2
 8007688:	e0ae      	b.n	80077e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2201      	movs	r2, #1
 800768e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2b0c      	cmp	r3, #12
 8007696:	f200 809f 	bhi.w	80077d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800769a:	a201      	add	r2, pc, #4	; (adr r2, 80076a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800769c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076a0:	080076d5 	.word	0x080076d5
 80076a4:	080077d9 	.word	0x080077d9
 80076a8:	080077d9 	.word	0x080077d9
 80076ac:	080077d9 	.word	0x080077d9
 80076b0:	08007715 	.word	0x08007715
 80076b4:	080077d9 	.word	0x080077d9
 80076b8:	080077d9 	.word	0x080077d9
 80076bc:	080077d9 	.word	0x080077d9
 80076c0:	08007757 	.word	0x08007757
 80076c4:	080077d9 	.word	0x080077d9
 80076c8:	080077d9 	.word	0x080077d9
 80076cc:	080077d9 	.word	0x080077d9
 80076d0:	08007797 	.word	0x08007797
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	68b9      	ldr	r1, [r7, #8]
 80076da:	4618      	mov	r0, r3
 80076dc:	f000 fa18 	bl	8007b10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	699a      	ldr	r2, [r3, #24]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f042 0208 	orr.w	r2, r2, #8
 80076ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	699a      	ldr	r2, [r3, #24]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f022 0204 	bic.w	r2, r2, #4
 80076fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	6999      	ldr	r1, [r3, #24]
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	691a      	ldr	r2, [r3, #16]
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	430a      	orrs	r2, r1
 8007710:	619a      	str	r2, [r3, #24]
      break;
 8007712:	e064      	b.n	80077de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	68b9      	ldr	r1, [r7, #8]
 800771a:	4618      	mov	r0, r3
 800771c:	f000 fa68 	bl	8007bf0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	699a      	ldr	r2, [r3, #24]
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800772e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	699a      	ldr	r2, [r3, #24]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800773e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	6999      	ldr	r1, [r3, #24]
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	691b      	ldr	r3, [r3, #16]
 800774a:	021a      	lsls	r2, r3, #8
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	430a      	orrs	r2, r1
 8007752:	619a      	str	r2, [r3, #24]
      break;
 8007754:	e043      	b.n	80077de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68b9      	ldr	r1, [r7, #8]
 800775c:	4618      	mov	r0, r3
 800775e:	f000 fabd 	bl	8007cdc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	69da      	ldr	r2, [r3, #28]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f042 0208 	orr.w	r2, r2, #8
 8007770:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	69da      	ldr	r2, [r3, #28]
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f022 0204 	bic.w	r2, r2, #4
 8007780:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	69d9      	ldr	r1, [r3, #28]
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	691a      	ldr	r2, [r3, #16]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	430a      	orrs	r2, r1
 8007792:	61da      	str	r2, [r3, #28]
      break;
 8007794:	e023      	b.n	80077de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	68b9      	ldr	r1, [r7, #8]
 800779c:	4618      	mov	r0, r3
 800779e:	f000 fb11 	bl	8007dc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	69da      	ldr	r2, [r3, #28]
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	69da      	ldr	r2, [r3, #28]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	69d9      	ldr	r1, [r3, #28]
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	021a      	lsls	r2, r3, #8
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	430a      	orrs	r2, r1
 80077d4:	61da      	str	r2, [r3, #28]
      break;
 80077d6:	e002      	b.n	80077de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80077d8:	2301      	movs	r3, #1
 80077da:	75fb      	strb	r3, [r7, #23]
      break;
 80077dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3718      	adds	r7, #24
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80077fa:	2300      	movs	r3, #0
 80077fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007804:	2b01      	cmp	r3, #1
 8007806:	d101      	bne.n	800780c <HAL_TIM_ConfigClockSource+0x1c>
 8007808:	2302      	movs	r3, #2
 800780a:	e0b4      	b.n	8007976 <HAL_TIM_ConfigClockSource+0x186>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2202      	movs	r2, #2
 8007818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800782a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007832:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68ba      	ldr	r2, [r7, #8]
 800783a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007844:	d03e      	beq.n	80078c4 <HAL_TIM_ConfigClockSource+0xd4>
 8007846:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800784a:	f200 8087 	bhi.w	800795c <HAL_TIM_ConfigClockSource+0x16c>
 800784e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007852:	f000 8086 	beq.w	8007962 <HAL_TIM_ConfigClockSource+0x172>
 8007856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800785a:	d87f      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 800785c:	2b70      	cmp	r3, #112	; 0x70
 800785e:	d01a      	beq.n	8007896 <HAL_TIM_ConfigClockSource+0xa6>
 8007860:	2b70      	cmp	r3, #112	; 0x70
 8007862:	d87b      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 8007864:	2b60      	cmp	r3, #96	; 0x60
 8007866:	d050      	beq.n	800790a <HAL_TIM_ConfigClockSource+0x11a>
 8007868:	2b60      	cmp	r3, #96	; 0x60
 800786a:	d877      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 800786c:	2b50      	cmp	r3, #80	; 0x50
 800786e:	d03c      	beq.n	80078ea <HAL_TIM_ConfigClockSource+0xfa>
 8007870:	2b50      	cmp	r3, #80	; 0x50
 8007872:	d873      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 8007874:	2b40      	cmp	r3, #64	; 0x40
 8007876:	d058      	beq.n	800792a <HAL_TIM_ConfigClockSource+0x13a>
 8007878:	2b40      	cmp	r3, #64	; 0x40
 800787a:	d86f      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 800787c:	2b30      	cmp	r3, #48	; 0x30
 800787e:	d064      	beq.n	800794a <HAL_TIM_ConfigClockSource+0x15a>
 8007880:	2b30      	cmp	r3, #48	; 0x30
 8007882:	d86b      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 8007884:	2b20      	cmp	r3, #32
 8007886:	d060      	beq.n	800794a <HAL_TIM_ConfigClockSource+0x15a>
 8007888:	2b20      	cmp	r3, #32
 800788a:	d867      	bhi.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
 800788c:	2b00      	cmp	r3, #0
 800788e:	d05c      	beq.n	800794a <HAL_TIM_ConfigClockSource+0x15a>
 8007890:	2b10      	cmp	r3, #16
 8007892:	d05a      	beq.n	800794a <HAL_TIM_ConfigClockSource+0x15a>
 8007894:	e062      	b.n	800795c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6818      	ldr	r0, [r3, #0]
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	6899      	ldr	r1, [r3, #8]
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	685a      	ldr	r2, [r3, #4]
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	f000 fc87 	bl	80081b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80078b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68ba      	ldr	r2, [r7, #8]
 80078c0:	609a      	str	r2, [r3, #8]
      break;
 80078c2:	e04f      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6818      	ldr	r0, [r3, #0]
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	6899      	ldr	r1, [r3, #8]
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	685a      	ldr	r2, [r3, #4]
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	f000 fc70 	bl	80081b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	689a      	ldr	r2, [r3, #8]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078e6:	609a      	str	r2, [r3, #8]
      break;
 80078e8:	e03c      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6818      	ldr	r0, [r3, #0]
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	6859      	ldr	r1, [r3, #4]
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	461a      	mov	r2, r3
 80078f8:	f000 fb2e 	bl	8007f58 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2150      	movs	r1, #80	; 0x50
 8007902:	4618      	mov	r0, r3
 8007904:	f000 fc3d 	bl	8008182 <TIM_ITRx_SetConfig>
      break;
 8007908:	e02c      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6818      	ldr	r0, [r3, #0]
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	6859      	ldr	r1, [r3, #4]
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	68db      	ldr	r3, [r3, #12]
 8007916:	461a      	mov	r2, r3
 8007918:	f000 fb8a 	bl	8008030 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2160      	movs	r1, #96	; 0x60
 8007922:	4618      	mov	r0, r3
 8007924:	f000 fc2d 	bl	8008182 <TIM_ITRx_SetConfig>
      break;
 8007928:	e01c      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6818      	ldr	r0, [r3, #0]
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	6859      	ldr	r1, [r3, #4]
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	461a      	mov	r2, r3
 8007938:	f000 fb0e 	bl	8007f58 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	2140      	movs	r1, #64	; 0x40
 8007942:	4618      	mov	r0, r3
 8007944:	f000 fc1d 	bl	8008182 <TIM_ITRx_SetConfig>
      break;
 8007948:	e00c      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4619      	mov	r1, r3
 8007954:	4610      	mov	r0, r2
 8007956:	f000 fc14 	bl	8008182 <TIM_ITRx_SetConfig>
      break;
 800795a:	e003      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	73fb      	strb	r3, [r7, #15]
      break;
 8007960:	e000      	b.n	8007964 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007962:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2201      	movs	r2, #1
 8007968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007974:	7bfb      	ldrb	r3, [r7, #15]
}
 8007976:	4618      	mov	r0, r3
 8007978:	3710      	adds	r7, #16
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}

0800797e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800797e:	b480      	push	{r7}
 8007980:	b083      	sub	sp, #12
 8007982:	af00      	add	r7, sp, #0
 8007984:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007986:	bf00      	nop
 8007988:	370c      	adds	r7, #12
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr

08007992 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007992:	b480      	push	{r7}
 8007994:	b083      	sub	sp, #12
 8007996:	af00      	add	r7, sp, #0
 8007998:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800799a:	bf00      	nop
 800799c:	370c      	adds	r7, #12
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr

080079a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80079a6:	b480      	push	{r7}
 80079a8:	b083      	sub	sp, #12
 80079aa:	af00      	add	r7, sp, #0
 80079ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80079ae:	bf00      	nop
 80079b0:	370c      	adds	r7, #12
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr

080079ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80079ba:	b480      	push	{r7}
 80079bc:	b083      	sub	sp, #12
 80079be:	af00      	add	r7, sp, #0
 80079c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80079c2:	bf00      	nop
 80079c4:	370c      	adds	r7, #12
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr
	...

080079d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4a40      	ldr	r2, [pc, #256]	; (8007ae4 <TIM_Base_SetConfig+0x114>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d013      	beq.n	8007a10 <TIM_Base_SetConfig+0x40>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079ee:	d00f      	beq.n	8007a10 <TIM_Base_SetConfig+0x40>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	4a3d      	ldr	r2, [pc, #244]	; (8007ae8 <TIM_Base_SetConfig+0x118>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d00b      	beq.n	8007a10 <TIM_Base_SetConfig+0x40>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	4a3c      	ldr	r2, [pc, #240]	; (8007aec <TIM_Base_SetConfig+0x11c>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d007      	beq.n	8007a10 <TIM_Base_SetConfig+0x40>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	4a3b      	ldr	r2, [pc, #236]	; (8007af0 <TIM_Base_SetConfig+0x120>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d003      	beq.n	8007a10 <TIM_Base_SetConfig+0x40>
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4a3a      	ldr	r2, [pc, #232]	; (8007af4 <TIM_Base_SetConfig+0x124>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d108      	bne.n	8007a22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	68fa      	ldr	r2, [r7, #12]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	4a2f      	ldr	r2, [pc, #188]	; (8007ae4 <TIM_Base_SetConfig+0x114>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d02b      	beq.n	8007a82 <TIM_Base_SetConfig+0xb2>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a30:	d027      	beq.n	8007a82 <TIM_Base_SetConfig+0xb2>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a2c      	ldr	r2, [pc, #176]	; (8007ae8 <TIM_Base_SetConfig+0x118>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d023      	beq.n	8007a82 <TIM_Base_SetConfig+0xb2>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4a2b      	ldr	r2, [pc, #172]	; (8007aec <TIM_Base_SetConfig+0x11c>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d01f      	beq.n	8007a82 <TIM_Base_SetConfig+0xb2>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	4a2a      	ldr	r2, [pc, #168]	; (8007af0 <TIM_Base_SetConfig+0x120>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d01b      	beq.n	8007a82 <TIM_Base_SetConfig+0xb2>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a29      	ldr	r2, [pc, #164]	; (8007af4 <TIM_Base_SetConfig+0x124>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d017      	beq.n	8007a82 <TIM_Base_SetConfig+0xb2>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a28      	ldr	r2, [pc, #160]	; (8007af8 <TIM_Base_SetConfig+0x128>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d013      	beq.n	8007a82 <TIM_Base_SetConfig+0xb2>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4a27      	ldr	r2, [pc, #156]	; (8007afc <TIM_Base_SetConfig+0x12c>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d00f      	beq.n	8007a82 <TIM_Base_SetConfig+0xb2>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4a26      	ldr	r2, [pc, #152]	; (8007b00 <TIM_Base_SetConfig+0x130>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d00b      	beq.n	8007a82 <TIM_Base_SetConfig+0xb2>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4a25      	ldr	r2, [pc, #148]	; (8007b04 <TIM_Base_SetConfig+0x134>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d007      	beq.n	8007a82 <TIM_Base_SetConfig+0xb2>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4a24      	ldr	r2, [pc, #144]	; (8007b08 <TIM_Base_SetConfig+0x138>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d003      	beq.n	8007a82 <TIM_Base_SetConfig+0xb2>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	4a23      	ldr	r2, [pc, #140]	; (8007b0c <TIM_Base_SetConfig+0x13c>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d108      	bne.n	8007a94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	68fa      	ldr	r2, [r7, #12]
 8007a90:	4313      	orrs	r3, r2
 8007a92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	695b      	ldr	r3, [r3, #20]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	68fa      	ldr	r2, [r7, #12]
 8007aa6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	689a      	ldr	r2, [r3, #8]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	681a      	ldr	r2, [r3, #0]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	4a0a      	ldr	r2, [pc, #40]	; (8007ae4 <TIM_Base_SetConfig+0x114>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d003      	beq.n	8007ac8 <TIM_Base_SetConfig+0xf8>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	4a0c      	ldr	r2, [pc, #48]	; (8007af4 <TIM_Base_SetConfig+0x124>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d103      	bne.n	8007ad0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	691a      	ldr	r2, [r3, #16]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	615a      	str	r2, [r3, #20]
}
 8007ad6:	bf00      	nop
 8007ad8:	3714      	adds	r7, #20
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	40010000 	.word	0x40010000
 8007ae8:	40000400 	.word	0x40000400
 8007aec:	40000800 	.word	0x40000800
 8007af0:	40000c00 	.word	0x40000c00
 8007af4:	40010400 	.word	0x40010400
 8007af8:	40014000 	.word	0x40014000
 8007afc:	40014400 	.word	0x40014400
 8007b00:	40014800 	.word	0x40014800
 8007b04:	40001800 	.word	0x40001800
 8007b08:	40001c00 	.word	0x40001c00
 8007b0c:	40002000 	.word	0x40002000

08007b10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b087      	sub	sp, #28
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	f023 0201 	bic.w	r2, r3, #1
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a1b      	ldr	r3, [r3, #32]
 8007b2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	699b      	ldr	r3, [r3, #24]
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f023 0303 	bic.w	r3, r3, #3
 8007b46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	68fa      	ldr	r2, [r7, #12]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	f023 0302 	bic.w	r3, r3, #2
 8007b58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	697a      	ldr	r2, [r7, #20]
 8007b60:	4313      	orrs	r3, r2
 8007b62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	4a20      	ldr	r2, [pc, #128]	; (8007be8 <TIM_OC1_SetConfig+0xd8>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d003      	beq.n	8007b74 <TIM_OC1_SetConfig+0x64>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	4a1f      	ldr	r2, [pc, #124]	; (8007bec <TIM_OC1_SetConfig+0xdc>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d10c      	bne.n	8007b8e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	f023 0308 	bic.w	r3, r3, #8
 8007b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	697a      	ldr	r2, [r7, #20]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f023 0304 	bic.w	r3, r3, #4
 8007b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a15      	ldr	r2, [pc, #84]	; (8007be8 <TIM_OC1_SetConfig+0xd8>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d003      	beq.n	8007b9e <TIM_OC1_SetConfig+0x8e>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a14      	ldr	r2, [pc, #80]	; (8007bec <TIM_OC1_SetConfig+0xdc>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d111      	bne.n	8007bc2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ba4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007bac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	695b      	ldr	r3, [r3, #20]
 8007bb2:	693a      	ldr	r2, [r7, #16]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	699b      	ldr	r3, [r3, #24]
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	693a      	ldr	r2, [r7, #16]
 8007bc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	68fa      	ldr	r2, [r7, #12]
 8007bcc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	685a      	ldr	r2, [r3, #4]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	697a      	ldr	r2, [r7, #20]
 8007bda:	621a      	str	r2, [r3, #32]
}
 8007bdc:	bf00      	nop
 8007bde:	371c      	adds	r7, #28
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr
 8007be8:	40010000 	.word	0x40010000
 8007bec:	40010400 	.word	0x40010400

08007bf0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b087      	sub	sp, #28
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6a1b      	ldr	r3, [r3, #32]
 8007bfe:	f023 0210 	bic.w	r2, r3, #16
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6a1b      	ldr	r3, [r3, #32]
 8007c0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	699b      	ldr	r3, [r3, #24]
 8007c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	021b      	lsls	r3, r3, #8
 8007c2e:	68fa      	ldr	r2, [r7, #12]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	f023 0320 	bic.w	r3, r3, #32
 8007c3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	011b      	lsls	r3, r3, #4
 8007c42:	697a      	ldr	r2, [r7, #20]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a22      	ldr	r2, [pc, #136]	; (8007cd4 <TIM_OC2_SetConfig+0xe4>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d003      	beq.n	8007c58 <TIM_OC2_SetConfig+0x68>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a21      	ldr	r2, [pc, #132]	; (8007cd8 <TIM_OC2_SetConfig+0xe8>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d10d      	bne.n	8007c74 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	68db      	ldr	r3, [r3, #12]
 8007c64:	011b      	lsls	r3, r3, #4
 8007c66:	697a      	ldr	r2, [r7, #20]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c72:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	4a17      	ldr	r2, [pc, #92]	; (8007cd4 <TIM_OC2_SetConfig+0xe4>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d003      	beq.n	8007c84 <TIM_OC2_SetConfig+0x94>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	4a16      	ldr	r2, [pc, #88]	; (8007cd8 <TIM_OC2_SetConfig+0xe8>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d113      	bne.n	8007cac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	695b      	ldr	r3, [r3, #20]
 8007c98:	009b      	lsls	r3, r3, #2
 8007c9a:	693a      	ldr	r2, [r7, #16]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	699b      	ldr	r3, [r3, #24]
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	693a      	ldr	r2, [r7, #16]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	693a      	ldr	r2, [r7, #16]
 8007cb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	685a      	ldr	r2, [r3, #4]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	621a      	str	r2, [r3, #32]
}
 8007cc6:	bf00      	nop
 8007cc8:	371c      	adds	r7, #28
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	40010000 	.word	0x40010000
 8007cd8:	40010400 	.word	0x40010400

08007cdc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b087      	sub	sp, #28
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a1b      	ldr	r3, [r3, #32]
 8007cea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6a1b      	ldr	r3, [r3, #32]
 8007cf6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	69db      	ldr	r3, [r3, #28]
 8007d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f023 0303 	bic.w	r3, r3, #3
 8007d12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	68fa      	ldr	r2, [r7, #12]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	021b      	lsls	r3, r3, #8
 8007d2c:	697a      	ldr	r2, [r7, #20]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	4a21      	ldr	r2, [pc, #132]	; (8007dbc <TIM_OC3_SetConfig+0xe0>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d003      	beq.n	8007d42 <TIM_OC3_SetConfig+0x66>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4a20      	ldr	r2, [pc, #128]	; (8007dc0 <TIM_OC3_SetConfig+0xe4>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d10d      	bne.n	8007d5e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007d48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	68db      	ldr	r3, [r3, #12]
 8007d4e:	021b      	lsls	r3, r3, #8
 8007d50:	697a      	ldr	r2, [r7, #20]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007d5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	4a16      	ldr	r2, [pc, #88]	; (8007dbc <TIM_OC3_SetConfig+0xe0>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d003      	beq.n	8007d6e <TIM_OC3_SetConfig+0x92>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	4a15      	ldr	r2, [pc, #84]	; (8007dc0 <TIM_OC3_SetConfig+0xe4>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d113      	bne.n	8007d96 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	695b      	ldr	r3, [r3, #20]
 8007d82:	011b      	lsls	r3, r3, #4
 8007d84:	693a      	ldr	r2, [r7, #16]
 8007d86:	4313      	orrs	r3, r2
 8007d88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	011b      	lsls	r3, r3, #4
 8007d90:	693a      	ldr	r2, [r7, #16]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	693a      	ldr	r2, [r7, #16]
 8007d9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	68fa      	ldr	r2, [r7, #12]
 8007da0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	685a      	ldr	r2, [r3, #4]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	697a      	ldr	r2, [r7, #20]
 8007dae:	621a      	str	r2, [r3, #32]
}
 8007db0:	bf00      	nop
 8007db2:	371c      	adds	r7, #28
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr
 8007dbc:	40010000 	.word	0x40010000
 8007dc0:	40010400 	.word	0x40010400

08007dc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b087      	sub	sp, #28
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6a1b      	ldr	r3, [r3, #32]
 8007dd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6a1b      	ldr	r3, [r3, #32]
 8007dde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	69db      	ldr	r3, [r3, #28]
 8007dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	021b      	lsls	r3, r3, #8
 8007e02:	68fa      	ldr	r2, [r7, #12]
 8007e04:	4313      	orrs	r3, r2
 8007e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	031b      	lsls	r3, r3, #12
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	4a12      	ldr	r2, [pc, #72]	; (8007e68 <TIM_OC4_SetConfig+0xa4>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d003      	beq.n	8007e2c <TIM_OC4_SetConfig+0x68>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	4a11      	ldr	r2, [pc, #68]	; (8007e6c <TIM_OC4_SetConfig+0xa8>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d109      	bne.n	8007e40 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	695b      	ldr	r3, [r3, #20]
 8007e38:	019b      	lsls	r3, r3, #6
 8007e3a:	697a      	ldr	r2, [r7, #20]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	697a      	ldr	r2, [r7, #20]
 8007e44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	685a      	ldr	r2, [r3, #4]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	693a      	ldr	r2, [r7, #16]
 8007e58:	621a      	str	r2, [r3, #32]
}
 8007e5a:	bf00      	nop
 8007e5c:	371c      	adds	r7, #28
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	40010000 	.word	0x40010000
 8007e6c:	40010400 	.word	0x40010400

08007e70 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b087      	sub	sp, #28
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	60b9      	str	r1, [r7, #8]
 8007e7a:	607a      	str	r2, [r7, #4]
 8007e7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	6a1b      	ldr	r3, [r3, #32]
 8007e82:	f023 0201 	bic.w	r2, r3, #1
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	699b      	ldr	r3, [r3, #24]
 8007e8e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6a1b      	ldr	r3, [r3, #32]
 8007e94:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	4a28      	ldr	r2, [pc, #160]	; (8007f3c <TIM_TI1_SetConfig+0xcc>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d01b      	beq.n	8007ed6 <TIM_TI1_SetConfig+0x66>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ea4:	d017      	beq.n	8007ed6 <TIM_TI1_SetConfig+0x66>
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	4a25      	ldr	r2, [pc, #148]	; (8007f40 <TIM_TI1_SetConfig+0xd0>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d013      	beq.n	8007ed6 <TIM_TI1_SetConfig+0x66>
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	4a24      	ldr	r2, [pc, #144]	; (8007f44 <TIM_TI1_SetConfig+0xd4>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d00f      	beq.n	8007ed6 <TIM_TI1_SetConfig+0x66>
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	4a23      	ldr	r2, [pc, #140]	; (8007f48 <TIM_TI1_SetConfig+0xd8>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d00b      	beq.n	8007ed6 <TIM_TI1_SetConfig+0x66>
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	4a22      	ldr	r2, [pc, #136]	; (8007f4c <TIM_TI1_SetConfig+0xdc>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d007      	beq.n	8007ed6 <TIM_TI1_SetConfig+0x66>
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	4a21      	ldr	r2, [pc, #132]	; (8007f50 <TIM_TI1_SetConfig+0xe0>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d003      	beq.n	8007ed6 <TIM_TI1_SetConfig+0x66>
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	4a20      	ldr	r2, [pc, #128]	; (8007f54 <TIM_TI1_SetConfig+0xe4>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d101      	bne.n	8007eda <TIM_TI1_SetConfig+0x6a>
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e000      	b.n	8007edc <TIM_TI1_SetConfig+0x6c>
 8007eda:	2300      	movs	r3, #0
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d008      	beq.n	8007ef2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	f023 0303 	bic.w	r3, r3, #3
 8007ee6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007ee8:	697a      	ldr	r2, [r7, #20]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	617b      	str	r3, [r7, #20]
 8007ef0:	e003      	b.n	8007efa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	f043 0301 	orr.w	r3, r3, #1
 8007ef8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007f00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	011b      	lsls	r3, r3, #4
 8007f06:	b2db      	uxtb	r3, r3
 8007f08:	697a      	ldr	r2, [r7, #20]
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	f023 030a 	bic.w	r3, r3, #10
 8007f14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	f003 030a 	and.w	r3, r3, #10
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	697a      	ldr	r2, [r7, #20]
 8007f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	693a      	ldr	r2, [r7, #16]
 8007f2c:	621a      	str	r2, [r3, #32]
}
 8007f2e:	bf00      	nop
 8007f30:	371c      	adds	r7, #28
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr
 8007f3a:	bf00      	nop
 8007f3c:	40010000 	.word	0x40010000
 8007f40:	40000400 	.word	0x40000400
 8007f44:	40000800 	.word	0x40000800
 8007f48:	40000c00 	.word	0x40000c00
 8007f4c:	40010400 	.word	0x40010400
 8007f50:	40014000 	.word	0x40014000
 8007f54:	40001800 	.word	0x40001800

08007f58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b087      	sub	sp, #28
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	60f8      	str	r0, [r7, #12]
 8007f60:	60b9      	str	r1, [r7, #8]
 8007f62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6a1b      	ldr	r3, [r3, #32]
 8007f68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	6a1b      	ldr	r3, [r3, #32]
 8007f6e:	f023 0201 	bic.w	r2, r3, #1
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	699b      	ldr	r3, [r3, #24]
 8007f7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007f82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	011b      	lsls	r3, r3, #4
 8007f88:	693a      	ldr	r2, [r7, #16]
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	f023 030a 	bic.w	r3, r3, #10
 8007f94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f96:	697a      	ldr	r2, [r7, #20]
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	693a      	ldr	r2, [r7, #16]
 8007fa2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	697a      	ldr	r2, [r7, #20]
 8007fa8:	621a      	str	r2, [r3, #32]
}
 8007faa:	bf00      	nop
 8007fac:	371c      	adds	r7, #28
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb4:	4770      	bx	lr

08007fb6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b087      	sub	sp, #28
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	60f8      	str	r0, [r7, #12]
 8007fbe:	60b9      	str	r1, [r7, #8]
 8007fc0:	607a      	str	r2, [r7, #4]
 8007fc2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	6a1b      	ldr	r3, [r3, #32]
 8007fc8:	f023 0210 	bic.w	r2, r3, #16
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	699b      	ldr	r3, [r3, #24]
 8007fd4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	6a1b      	ldr	r3, [r3, #32]
 8007fda:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fe2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	021b      	lsls	r3, r3, #8
 8007fe8:	697a      	ldr	r2, [r7, #20]
 8007fea:	4313      	orrs	r3, r2
 8007fec:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ff4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	031b      	lsls	r3, r3, #12
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	697a      	ldr	r2, [r7, #20]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008008:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	011b      	lsls	r3, r3, #4
 800800e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008012:	693a      	ldr	r2, [r7, #16]
 8008014:	4313      	orrs	r3, r2
 8008016:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	697a      	ldr	r2, [r7, #20]
 800801c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	693a      	ldr	r2, [r7, #16]
 8008022:	621a      	str	r2, [r3, #32]
}
 8008024:	bf00      	nop
 8008026:	371c      	adds	r7, #28
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr

08008030 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008030:	b480      	push	{r7}
 8008032:	b087      	sub	sp, #28
 8008034:	af00      	add	r7, sp, #0
 8008036:	60f8      	str	r0, [r7, #12]
 8008038:	60b9      	str	r1, [r7, #8]
 800803a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6a1b      	ldr	r3, [r3, #32]
 8008040:	f023 0210 	bic.w	r2, r3, #16
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	699b      	ldr	r3, [r3, #24]
 800804c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6a1b      	ldr	r3, [r3, #32]
 8008052:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800805a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	031b      	lsls	r3, r3, #12
 8008060:	697a      	ldr	r2, [r7, #20]
 8008062:	4313      	orrs	r3, r2
 8008064:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008066:	693b      	ldr	r3, [r7, #16]
 8008068:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800806c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	011b      	lsls	r3, r3, #4
 8008072:	693a      	ldr	r2, [r7, #16]
 8008074:	4313      	orrs	r3, r2
 8008076:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	697a      	ldr	r2, [r7, #20]
 800807c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	693a      	ldr	r2, [r7, #16]
 8008082:	621a      	str	r2, [r3, #32]
}
 8008084:	bf00      	nop
 8008086:	371c      	adds	r7, #28
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008090:	b480      	push	{r7}
 8008092:	b087      	sub	sp, #28
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]
 800809c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	6a1b      	ldr	r3, [r3, #32]
 80080a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	69db      	ldr	r3, [r3, #28]
 80080ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	6a1b      	ldr	r3, [r3, #32]
 80080b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	f023 0303 	bic.w	r3, r3, #3
 80080bc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80080be:	697a      	ldr	r2, [r7, #20]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	4313      	orrs	r3, r2
 80080c4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080cc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	011b      	lsls	r3, r3, #4
 80080d2:	b2db      	uxtb	r3, r3
 80080d4:	697a      	ldr	r2, [r7, #20]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80080e0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	021b      	lsls	r3, r3, #8
 80080e6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80080ea:	693a      	ldr	r2, [r7, #16]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	697a      	ldr	r2, [r7, #20]
 80080f4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	693a      	ldr	r2, [r7, #16]
 80080fa:	621a      	str	r2, [r3, #32]
}
 80080fc:	bf00      	nop
 80080fe:	371c      	adds	r7, #28
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr

08008108 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008108:	b480      	push	{r7}
 800810a:	b087      	sub	sp, #28
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	607a      	str	r2, [r7, #4]
 8008114:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	6a1b      	ldr	r3, [r3, #32]
 800811a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	69db      	ldr	r3, [r3, #28]
 8008126:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	6a1b      	ldr	r3, [r3, #32]
 800812c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008134:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	021b      	lsls	r3, r3, #8
 800813a:	697a      	ldr	r2, [r7, #20]
 800813c:	4313      	orrs	r3, r2
 800813e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008146:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	031b      	lsls	r3, r3, #12
 800814c:	b29b      	uxth	r3, r3
 800814e:	697a      	ldr	r2, [r7, #20]
 8008150:	4313      	orrs	r3, r2
 8008152:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800815a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	031b      	lsls	r3, r3, #12
 8008160:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008164:	693a      	ldr	r2, [r7, #16]
 8008166:	4313      	orrs	r3, r2
 8008168:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	697a      	ldr	r2, [r7, #20]
 800816e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	693a      	ldr	r2, [r7, #16]
 8008174:	621a      	str	r2, [r3, #32]
}
 8008176:	bf00      	nop
 8008178:	371c      	adds	r7, #28
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr

08008182 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008182:	b480      	push	{r7}
 8008184:	b085      	sub	sp, #20
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
 800818a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008198:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800819a:	683a      	ldr	r2, [r7, #0]
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	4313      	orrs	r3, r2
 80081a0:	f043 0307 	orr.w	r3, r3, #7
 80081a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	609a      	str	r2, [r3, #8]
}
 80081ac:	bf00      	nop
 80081ae:	3714      	adds	r7, #20
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr

080081b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b087      	sub	sp, #28
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
 80081c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	689b      	ldr	r3, [r3, #8]
 80081ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80081d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	021a      	lsls	r2, r3, #8
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	431a      	orrs	r2, r3
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	4313      	orrs	r3, r2
 80081e0:	697a      	ldr	r2, [r7, #20]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	697a      	ldr	r2, [r7, #20]
 80081ea:	609a      	str	r2, [r3, #8]
}
 80081ec:	bf00      	nop
 80081ee:	371c      	adds	r7, #28
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b085      	sub	sp, #20
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008208:	2b01      	cmp	r3, #1
 800820a:	d101      	bne.n	8008210 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800820c:	2302      	movs	r3, #2
 800820e:	e05a      	b.n	80082c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2201      	movs	r2, #1
 8008214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2202      	movs	r2, #2
 800821c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008236:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	68fa      	ldr	r2, [r7, #12]
 800823e:	4313      	orrs	r3, r2
 8008240:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	68fa      	ldr	r2, [r7, #12]
 8008248:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4a21      	ldr	r2, [pc, #132]	; (80082d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d022      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800825c:	d01d      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4a1d      	ldr	r2, [pc, #116]	; (80082d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008264:	4293      	cmp	r3, r2
 8008266:	d018      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a1b      	ldr	r2, [pc, #108]	; (80082dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d013      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	4a1a      	ldr	r2, [pc, #104]	; (80082e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d00e      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a18      	ldr	r2, [pc, #96]	; (80082e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d009      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a17      	ldr	r2, [pc, #92]	; (80082e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d004      	beq.n	800829a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a15      	ldr	r2, [pc, #84]	; (80082ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d10c      	bne.n	80082b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	68ba      	ldr	r2, [r7, #8]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	68ba      	ldr	r2, [r7, #8]
 80082b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2200      	movs	r2, #0
 80082c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80082c4:	2300      	movs	r3, #0
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3714      	adds	r7, #20
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	40010000 	.word	0x40010000
 80082d8:	40000400 	.word	0x40000400
 80082dc:	40000800 	.word	0x40000800
 80082e0:	40000c00 	.word	0x40000c00
 80082e4:	40010400 	.word	0x40010400
 80082e8:	40014000 	.word	0x40014000
 80082ec:	40001800 	.word	0x40001800

080082f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b085      	sub	sp, #20
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80082fa:	2300      	movs	r3, #0
 80082fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008304:	2b01      	cmp	r3, #1
 8008306:	d101      	bne.n	800830c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008308:	2302      	movs	r3, #2
 800830a:	e03d      	b.n	8008388 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2201      	movs	r2, #1
 8008310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	4313      	orrs	r3, r2
 8008320:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	4313      	orrs	r3, r2
 800832e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	4313      	orrs	r3, r2
 800833c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	4313      	orrs	r3, r2
 800834a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	4313      	orrs	r3, r2
 8008358:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	695b      	ldr	r3, [r3, #20]
 8008364:	4313      	orrs	r3, r2
 8008366:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	69db      	ldr	r3, [r3, #28]
 8008372:	4313      	orrs	r3, r2
 8008374:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	68fa      	ldr	r2, [r7, #12]
 800837c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2200      	movs	r2, #0
 8008382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008386:	2300      	movs	r3, #0
}
 8008388:	4618      	mov	r0, r3
 800838a:	3714      	adds	r7, #20
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800839c:	bf00      	nop
 800839e:	370c      	adds	r7, #12
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr

080083a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b083      	sub	sp, #12
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083b0:	bf00      	nop
 80083b2:	370c      	adds	r7, #12
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr

080083bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b082      	sub	sp, #8
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d101      	bne.n	80083ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083ca:	2301      	movs	r3, #1
 80083cc:	e03f      	b.n	800844e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083d4:	b2db      	uxtb	r3, r3
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d106      	bne.n	80083e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f7fa fe24 	bl	8003030 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2224      	movs	r2, #36	; 0x24
 80083ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	68da      	ldr	r2, [r3, #12]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80083fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 ffd7 	bl	80093b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	691a      	ldr	r2, [r3, #16]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008414:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	695a      	ldr	r2, [r3, #20]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008424:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	68da      	ldr	r2, [r3, #12]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008434:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2220      	movs	r2, #32
 8008440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2220      	movs	r2, #32
 8008448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800844c:	2300      	movs	r3, #0
}
 800844e:	4618      	mov	r0, r3
 8008450:	3708      	adds	r7, #8
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
	...

08008458 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b08c      	sub	sp, #48	; 0x30
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	4613      	mov	r3, r2
 8008464:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800846c:	b2db      	uxtb	r3, r3
 800846e:	2b20      	cmp	r3, #32
 8008470:	d165      	bne.n	800853e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d002      	beq.n	800847e <HAL_UART_Transmit_DMA+0x26>
 8008478:	88fb      	ldrh	r3, [r7, #6]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d101      	bne.n	8008482 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800847e:	2301      	movs	r3, #1
 8008480:	e05e      	b.n	8008540 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008488:	2b01      	cmp	r3, #1
 800848a:	d101      	bne.n	8008490 <HAL_UART_Transmit_DMA+0x38>
 800848c:	2302      	movs	r3, #2
 800848e:	e057      	b.n	8008540 <HAL_UART_Transmit_DMA+0xe8>
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008498:	68ba      	ldr	r2, [r7, #8]
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	88fa      	ldrh	r2, [r7, #6]
 80084a2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	88fa      	ldrh	r2, [r7, #6]
 80084a8:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	2200      	movs	r2, #0
 80084ae:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	2221      	movs	r2, #33	; 0x21
 80084b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084bc:	4a22      	ldr	r2, [pc, #136]	; (8008548 <HAL_UART_Transmit_DMA+0xf0>)
 80084be:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084c4:	4a21      	ldr	r2, [pc, #132]	; (800854c <HAL_UART_Transmit_DMA+0xf4>)
 80084c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084cc:	4a20      	ldr	r2, [pc, #128]	; (8008550 <HAL_UART_Transmit_DMA+0xf8>)
 80084ce:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084d4:	2200      	movs	r2, #0
 80084d6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80084d8:	f107 0308 	add.w	r3, r7, #8
 80084dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80084e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084e4:	6819      	ldr	r1, [r3, #0]
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	3304      	adds	r3, #4
 80084ec:	461a      	mov	r2, r3
 80084ee:	88fb      	ldrh	r3, [r7, #6]
 80084f0:	f7fb fe16 	bl	8004120 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80084fc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2200      	movs	r2, #0
 8008502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	3314      	adds	r3, #20
 800850c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850e:	69bb      	ldr	r3, [r7, #24]
 8008510:	e853 3f00 	ldrex	r3, [r3]
 8008514:	617b      	str	r3, [r7, #20]
   return(result);
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800851c:	62bb      	str	r3, [r7, #40]	; 0x28
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	3314      	adds	r3, #20
 8008524:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008526:	627a      	str	r2, [r7, #36]	; 0x24
 8008528:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852a:	6a39      	ldr	r1, [r7, #32]
 800852c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800852e:	e841 2300 	strex	r3, r2, [r1]
 8008532:	61fb      	str	r3, [r7, #28]
   return(result);
 8008534:	69fb      	ldr	r3, [r7, #28]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1e5      	bne.n	8008506 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800853a:	2300      	movs	r3, #0
 800853c:	e000      	b.n	8008540 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800853e:	2302      	movs	r3, #2
  }
}
 8008540:	4618      	mov	r0, r3
 8008542:	3730      	adds	r7, #48	; 0x30
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}
 8008548:	08008c4d 	.word	0x08008c4d
 800854c:	08008ce7 	.word	0x08008ce7
 8008550:	08008e5f 	.word	0x08008e5f

08008554 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
 800855a:	60f8      	str	r0, [r7, #12]
 800855c:	60b9      	str	r1, [r7, #8]
 800855e:	4613      	mov	r3, r2
 8008560:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008568:	b2db      	uxtb	r3, r3
 800856a:	2b20      	cmp	r3, #32
 800856c:	d11d      	bne.n	80085aa <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d002      	beq.n	800857a <HAL_UART_Receive_DMA+0x26>
 8008574:	88fb      	ldrh	r3, [r7, #6]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d101      	bne.n	800857e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e016      	b.n	80085ac <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008584:	2b01      	cmp	r3, #1
 8008586:	d101      	bne.n	800858c <HAL_UART_Receive_DMA+0x38>
 8008588:	2302      	movs	r3, #2
 800858a:	e00f      	b.n	80085ac <HAL_UART_Receive_DMA+0x58>
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	2201      	movs	r2, #1
 8008590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2200      	movs	r2, #0
 8008598:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800859a:	88fb      	ldrh	r3, [r7, #6]
 800859c:	461a      	mov	r2, r3
 800859e:	68b9      	ldr	r1, [r7, #8]
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f000 fca7 	bl	8008ef4 <UART_Start_Receive_DMA>
 80085a6:	4603      	mov	r3, r0
 80085a8:	e000      	b.n	80085ac <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80085aa:	2302      	movs	r3, #2
  }
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3710      	adds	r7, #16
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b090      	sub	sp, #64	; 0x40
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80085bc:	2300      	movs	r3, #0
 80085be:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	695b      	ldr	r3, [r3, #20]
 80085c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085ca:	2b80      	cmp	r3, #128	; 0x80
 80085cc:	bf0c      	ite	eq
 80085ce:	2301      	moveq	r3, #1
 80085d0:	2300      	movne	r3, #0
 80085d2:	b2db      	uxtb	r3, r3
 80085d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	2b21      	cmp	r3, #33	; 0x21
 80085e0:	d128      	bne.n	8008634 <HAL_UART_DMAStop+0x80>
 80085e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d025      	beq.n	8008634 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	3314      	adds	r3, #20
 80085ee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f2:	e853 3f00 	ldrex	r3, [r3]
 80085f6:	623b      	str	r3, [r7, #32]
   return(result);
 80085f8:	6a3b      	ldr	r3, [r7, #32]
 80085fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	3314      	adds	r3, #20
 8008606:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008608:	633a      	str	r2, [r7, #48]	; 0x30
 800860a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800860e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008610:	e841 2300 	strex	r3, r2, [r1]
 8008614:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008618:	2b00      	cmp	r3, #0
 800861a:	d1e5      	bne.n	80085e8 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008620:	2b00      	cmp	r3, #0
 8008622:	d004      	beq.n	800862e <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008628:	4618      	mov	r0, r3
 800862a:	f7fb fdd1 	bl	80041d0 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 fcfe 	bl	8009030 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	695b      	ldr	r3, [r3, #20]
 800863a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800863e:	2b40      	cmp	r3, #64	; 0x40
 8008640:	bf0c      	ite	eq
 8008642:	2301      	moveq	r3, #1
 8008644:	2300      	movne	r3, #0
 8008646:	b2db      	uxtb	r3, r3
 8008648:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008650:	b2db      	uxtb	r3, r3
 8008652:	2b22      	cmp	r3, #34	; 0x22
 8008654:	d128      	bne.n	80086a8 <HAL_UART_DMAStop+0xf4>
 8008656:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008658:	2b00      	cmp	r3, #0
 800865a:	d025      	beq.n	80086a8 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	3314      	adds	r3, #20
 8008662:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008664:	693b      	ldr	r3, [r7, #16]
 8008666:	e853 3f00 	ldrex	r3, [r3]
 800866a:	60fb      	str	r3, [r7, #12]
   return(result);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008672:	637b      	str	r3, [r7, #52]	; 0x34
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	3314      	adds	r3, #20
 800867a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800867c:	61fa      	str	r2, [r7, #28]
 800867e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008680:	69b9      	ldr	r1, [r7, #24]
 8008682:	69fa      	ldr	r2, [r7, #28]
 8008684:	e841 2300 	strex	r3, r2, [r1]
 8008688:	617b      	str	r3, [r7, #20]
   return(result);
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d1e5      	bne.n	800865c <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008694:	2b00      	cmp	r3, #0
 8008696:	d004      	beq.n	80086a2 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800869c:	4618      	mov	r0, r3
 800869e:	f7fb fd97 	bl	80041d0 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 fcec 	bl	8009080 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80086a8:	2300      	movs	r3, #0
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3740      	adds	r7, #64	; 0x40
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}
	...

080086b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b0ba      	sub	sp, #232	; 0xe8
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	68db      	ldr	r3, [r3, #12]
 80086cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	695b      	ldr	r3, [r3, #20]
 80086d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80086da:	2300      	movs	r3, #0
 80086dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80086e0:	2300      	movs	r3, #0
 80086e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80086e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086ea:	f003 030f 	and.w	r3, r3, #15
 80086ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80086f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d10f      	bne.n	800871a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80086fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086fe:	f003 0320 	and.w	r3, r3, #32
 8008702:	2b00      	cmp	r3, #0
 8008704:	d009      	beq.n	800871a <HAL_UART_IRQHandler+0x66>
 8008706:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800870a:	f003 0320 	and.w	r3, r3, #32
 800870e:	2b00      	cmp	r3, #0
 8008710:	d003      	beq.n	800871a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 fd93 	bl	800923e <UART_Receive_IT>
      return;
 8008718:	e256      	b.n	8008bc8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800871a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800871e:	2b00      	cmp	r3, #0
 8008720:	f000 80de 	beq.w	80088e0 <HAL_UART_IRQHandler+0x22c>
 8008724:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008728:	f003 0301 	and.w	r3, r3, #1
 800872c:	2b00      	cmp	r3, #0
 800872e:	d106      	bne.n	800873e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008730:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008734:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 80d1 	beq.w	80088e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800873e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008742:	f003 0301 	and.w	r3, r3, #1
 8008746:	2b00      	cmp	r3, #0
 8008748:	d00b      	beq.n	8008762 <HAL_UART_IRQHandler+0xae>
 800874a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800874e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008752:	2b00      	cmp	r3, #0
 8008754:	d005      	beq.n	8008762 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800875a:	f043 0201 	orr.w	r2, r3, #1
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008766:	f003 0304 	and.w	r3, r3, #4
 800876a:	2b00      	cmp	r3, #0
 800876c:	d00b      	beq.n	8008786 <HAL_UART_IRQHandler+0xd2>
 800876e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008772:	f003 0301 	and.w	r3, r3, #1
 8008776:	2b00      	cmp	r3, #0
 8008778:	d005      	beq.n	8008786 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800877e:	f043 0202 	orr.w	r2, r3, #2
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800878a:	f003 0302 	and.w	r3, r3, #2
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00b      	beq.n	80087aa <HAL_UART_IRQHandler+0xf6>
 8008792:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008796:	f003 0301 	and.w	r3, r3, #1
 800879a:	2b00      	cmp	r3, #0
 800879c:	d005      	beq.n	80087aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087a2:	f043 0204 	orr.w	r2, r3, #4
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80087aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087ae:	f003 0308 	and.w	r3, r3, #8
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d011      	beq.n	80087da <HAL_UART_IRQHandler+0x126>
 80087b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087ba:	f003 0320 	and.w	r3, r3, #32
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d105      	bne.n	80087ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80087c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80087c6:	f003 0301 	and.w	r3, r3, #1
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d005      	beq.n	80087da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087d2:	f043 0208 	orr.w	r2, r3, #8
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087de:	2b00      	cmp	r3, #0
 80087e0:	f000 81ed 	beq.w	8008bbe <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80087e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087e8:	f003 0320 	and.w	r3, r3, #32
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d008      	beq.n	8008802 <HAL_UART_IRQHandler+0x14e>
 80087f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087f4:	f003 0320 	and.w	r3, r3, #32
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d002      	beq.n	8008802 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 fd1e 	bl	800923e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	695b      	ldr	r3, [r3, #20]
 8008808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800880c:	2b40      	cmp	r3, #64	; 0x40
 800880e:	bf0c      	ite	eq
 8008810:	2301      	moveq	r3, #1
 8008812:	2300      	movne	r3, #0
 8008814:	b2db      	uxtb	r3, r3
 8008816:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800881e:	f003 0308 	and.w	r3, r3, #8
 8008822:	2b00      	cmp	r3, #0
 8008824:	d103      	bne.n	800882e <HAL_UART_IRQHandler+0x17a>
 8008826:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800882a:	2b00      	cmp	r3, #0
 800882c:	d04f      	beq.n	80088ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 fc26 	bl	8009080 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	695b      	ldr	r3, [r3, #20]
 800883a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800883e:	2b40      	cmp	r3, #64	; 0x40
 8008840:	d141      	bne.n	80088c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	3314      	adds	r3, #20
 8008848:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800884c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008850:	e853 3f00 	ldrex	r3, [r3]
 8008854:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008858:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800885c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008860:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	3314      	adds	r3, #20
 800886a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800886e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008872:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008876:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800887a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800887e:	e841 2300 	strex	r3, r2, [r1]
 8008882:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008886:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d1d9      	bne.n	8008842 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008892:	2b00      	cmp	r3, #0
 8008894:	d013      	beq.n	80088be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800889a:	4a7d      	ldr	r2, [pc, #500]	; (8008a90 <HAL_UART_IRQHandler+0x3dc>)
 800889c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088a2:	4618      	mov	r0, r3
 80088a4:	f7fb fd04 	bl	80042b0 <HAL_DMA_Abort_IT>
 80088a8:	4603      	mov	r3, r0
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d016      	beq.n	80088dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088b4:	687a      	ldr	r2, [r7, #4]
 80088b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80088b8:	4610      	mov	r0, r2
 80088ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088bc:	e00e      	b.n	80088dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f000 f9ae 	bl	8008c20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c4:	e00a      	b.n	80088dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f000 f9aa 	bl	8008c20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088cc:	e006      	b.n	80088dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 f9a6 	bl	8008c20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80088da:	e170      	b.n	8008bbe <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088dc:	bf00      	nop
    return;
 80088de:	e16e      	b.n	8008bbe <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	f040 814a 	bne.w	8008b7e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80088ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088ee:	f003 0310 	and.w	r3, r3, #16
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	f000 8143 	beq.w	8008b7e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80088f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088fc:	f003 0310 	and.w	r3, r3, #16
 8008900:	2b00      	cmp	r3, #0
 8008902:	f000 813c 	beq.w	8008b7e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008906:	2300      	movs	r3, #0
 8008908:	60bb      	str	r3, [r7, #8]
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	60bb      	str	r3, [r7, #8]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	60bb      	str	r3, [r7, #8]
 800891a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	695b      	ldr	r3, [r3, #20]
 8008922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008926:	2b40      	cmp	r3, #64	; 0x40
 8008928:	f040 80b4 	bne.w	8008a94 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008938:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800893c:	2b00      	cmp	r3, #0
 800893e:	f000 8140 	beq.w	8008bc2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008946:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800894a:	429a      	cmp	r2, r3
 800894c:	f080 8139 	bcs.w	8008bc2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008956:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800895c:	69db      	ldr	r3, [r3, #28]
 800895e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008962:	f000 8088 	beq.w	8008a76 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	330c      	adds	r3, #12
 800896c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008970:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008974:	e853 3f00 	ldrex	r3, [r3]
 8008978:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800897c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008980:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008984:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	330c      	adds	r3, #12
 800898e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008992:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008996:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800899a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800899e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80089a2:	e841 2300 	strex	r3, r2, [r1]
 80089a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80089aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d1d9      	bne.n	8008966 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	3314      	adds	r3, #20
 80089b8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80089bc:	e853 3f00 	ldrex	r3, [r3]
 80089c0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80089c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80089c4:	f023 0301 	bic.w	r3, r3, #1
 80089c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	3314      	adds	r3, #20
 80089d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80089d6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80089da:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089dc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80089de:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80089e2:	e841 2300 	strex	r3, r2, [r1]
 80089e6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80089e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d1e1      	bne.n	80089b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	3314      	adds	r3, #20
 80089f4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80089f8:	e853 3f00 	ldrex	r3, [r3]
 80089fc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80089fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	3314      	adds	r3, #20
 8008a0e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008a12:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008a14:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a16:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008a18:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008a1a:	e841 2300 	strex	r3, r2, [r1]
 8008a1e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008a20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1e3      	bne.n	80089ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2220      	movs	r2, #32
 8008a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2200      	movs	r2, #0
 8008a32:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	330c      	adds	r3, #12
 8008a3a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a3e:	e853 3f00 	ldrex	r3, [r3]
 8008a42:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008a44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a46:	f023 0310 	bic.w	r3, r3, #16
 8008a4a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	330c      	adds	r3, #12
 8008a54:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008a58:	65ba      	str	r2, [r7, #88]	; 0x58
 8008a5a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a5c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008a5e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008a60:	e841 2300 	strex	r3, r2, [r1]
 8008a64:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008a66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d1e3      	bne.n	8008a34 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a70:	4618      	mov	r0, r3
 8008a72:	f7fb fbad 	bl	80041d0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	1ad3      	subs	r3, r2, r3
 8008a82:	b29b      	uxth	r3, r3
 8008a84:	4619      	mov	r1, r3
 8008a86:	6878      	ldr	r0, [r7, #4]
 8008a88:	f000 f8d4 	bl	8008c34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a8c:	e099      	b.n	8008bc2 <HAL_UART_IRQHandler+0x50e>
 8008a8e:	bf00      	nop
 8008a90:	08009147 	.word	0x08009147
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a9c:	b29b      	uxth	r3, r3
 8008a9e:	1ad3      	subs	r3, r2, r3
 8008aa0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008aa8:	b29b      	uxth	r3, r3
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	f000 808b 	beq.w	8008bc6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008ab0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	f000 8086 	beq.w	8008bc6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	330c      	adds	r3, #12
 8008ac0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ac4:	e853 3f00 	ldrex	r3, [r3]
 8008ac8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008acc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008ad0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	330c      	adds	r3, #12
 8008ada:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008ade:	647a      	str	r2, [r7, #68]	; 0x44
 8008ae0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008ae4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ae6:	e841 2300 	strex	r3, r2, [r1]
 8008aea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008aec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d1e3      	bne.n	8008aba <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	3314      	adds	r3, #20
 8008af8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008afc:	e853 3f00 	ldrex	r3, [r3]
 8008b00:	623b      	str	r3, [r7, #32]
   return(result);
 8008b02:	6a3b      	ldr	r3, [r7, #32]
 8008b04:	f023 0301 	bic.w	r3, r3, #1
 8008b08:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	3314      	adds	r3, #20
 8008b12:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008b16:	633a      	str	r2, [r7, #48]	; 0x30
 8008b18:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b1e:	e841 2300 	strex	r3, r2, [r1]
 8008b22:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1e3      	bne.n	8008af2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2220      	movs	r2, #32
 8008b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2200      	movs	r2, #0
 8008b36:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	330c      	adds	r3, #12
 8008b3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	e853 3f00 	ldrex	r3, [r3]
 8008b46:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	f023 0310 	bic.w	r3, r3, #16
 8008b4e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	330c      	adds	r3, #12
 8008b58:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008b5c:	61fa      	str	r2, [r7, #28]
 8008b5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b60:	69b9      	ldr	r1, [r7, #24]
 8008b62:	69fa      	ldr	r2, [r7, #28]
 8008b64:	e841 2300 	strex	r3, r2, [r1]
 8008b68:	617b      	str	r3, [r7, #20]
   return(result);
 8008b6a:	697b      	ldr	r3, [r7, #20]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d1e3      	bne.n	8008b38 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008b74:	4619      	mov	r1, r3
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f000 f85c 	bl	8008c34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b7c:	e023      	b.n	8008bc6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d009      	beq.n	8008b9e <HAL_UART_IRQHandler+0x4ea>
 8008b8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d003      	beq.n	8008b9e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f000 fae9 	bl	800916e <UART_Transmit_IT>
    return;
 8008b9c:	e014      	b.n	8008bc8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d00e      	beq.n	8008bc8 <HAL_UART_IRQHandler+0x514>
 8008baa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d008      	beq.n	8008bc8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 fb29 	bl	800920e <UART_EndTransmit_IT>
    return;
 8008bbc:	e004      	b.n	8008bc8 <HAL_UART_IRQHandler+0x514>
    return;
 8008bbe:	bf00      	nop
 8008bc0:	e002      	b.n	8008bc8 <HAL_UART_IRQHandler+0x514>
      return;
 8008bc2:	bf00      	nop
 8008bc4:	e000      	b.n	8008bc8 <HAL_UART_IRQHandler+0x514>
      return;
 8008bc6:	bf00      	nop
  }
}
 8008bc8:	37e8      	adds	r7, #232	; 0xe8
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop

08008bd0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008bd8:	bf00      	nop
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008bec:	bf00      	nop
 8008bee:	370c      	adds	r7, #12
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf6:	4770      	bx	lr

08008bf8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008bf8:	b480      	push	{r7}
 8008bfa:	b083      	sub	sp, #12
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008c00:	bf00      	nop
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b083      	sub	sp, #12
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008c14:	bf00      	nop
 8008c16:	370c      	adds	r7, #12
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr

08008c20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b083      	sub	sp, #12
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008c28:	bf00      	nop
 8008c2a:	370c      	adds	r7, #12
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
 8008c3c:	460b      	mov	r3, r1
 8008c3e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c40:	bf00      	nop
 8008c42:	370c      	adds	r7, #12
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b090      	sub	sp, #64	; 0x40
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c58:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d137      	bne.n	8008cd8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008c6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	3314      	adds	r3, #20
 8008c74:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c78:	e853 3f00 	ldrex	r3, [r3]
 8008c7c:	623b      	str	r3, [r7, #32]
   return(result);
 8008c7e:	6a3b      	ldr	r3, [r7, #32]
 8008c80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c84:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	3314      	adds	r3, #20
 8008c8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008c8e:	633a      	str	r2, [r7, #48]	; 0x30
 8008c90:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c92:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008c94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c96:	e841 2300 	strex	r3, r2, [r1]
 8008c9a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d1e5      	bne.n	8008c6e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008ca2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	330c      	adds	r3, #12
 8008ca8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	e853 3f00 	ldrex	r3, [r3]
 8008cb0:	60fb      	str	r3, [r7, #12]
   return(result);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cb8:	637b      	str	r3, [r7, #52]	; 0x34
 8008cba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	330c      	adds	r3, #12
 8008cc0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008cc2:	61fa      	str	r2, [r7, #28]
 8008cc4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc6:	69b9      	ldr	r1, [r7, #24]
 8008cc8:	69fa      	ldr	r2, [r7, #28]
 8008cca:	e841 2300 	strex	r3, r2, [r1]
 8008cce:	617b      	str	r3, [r7, #20]
   return(result);
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d1e5      	bne.n	8008ca2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008cd6:	e002      	b.n	8008cde <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008cd8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008cda:	f7ff ff79 	bl	8008bd0 <HAL_UART_TxCpltCallback>
}
 8008cde:	bf00      	nop
 8008ce0:	3740      	adds	r7, #64	; 0x40
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}

08008ce6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008ce6:	b580      	push	{r7, lr}
 8008ce8:	b084      	sub	sp, #16
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cf2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008cf4:	68f8      	ldr	r0, [r7, #12]
 8008cf6:	f7ff ff75 	bl	8008be4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cfa:	bf00      	nop
 8008cfc:	3710      	adds	r7, #16
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}

08008d02 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008d02:	b580      	push	{r7, lr}
 8008d04:	b09c      	sub	sp, #112	; 0x70
 8008d06:	af00      	add	r7, sp, #0
 8008d08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d0e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d172      	bne.n	8008e04 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008d1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d20:	2200      	movs	r2, #0
 8008d22:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	330c      	adds	r3, #12
 8008d2a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d2e:	e853 3f00 	ldrex	r3, [r3]
 8008d32:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008d34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d3a:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	330c      	adds	r3, #12
 8008d42:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008d44:	65ba      	str	r2, [r7, #88]	; 0x58
 8008d46:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d48:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008d4a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008d4c:	e841 2300 	strex	r3, r2, [r1]
 8008d50:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008d52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d1e5      	bne.n	8008d24 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	3314      	adds	r3, #20
 8008d5e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d62:	e853 3f00 	ldrex	r3, [r3]
 8008d66:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d6a:	f023 0301 	bic.w	r3, r3, #1
 8008d6e:	667b      	str	r3, [r7, #100]	; 0x64
 8008d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	3314      	adds	r3, #20
 8008d76:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008d78:	647a      	str	r2, [r7, #68]	; 0x44
 8008d7a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d7c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008d7e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008d80:	e841 2300 	strex	r3, r2, [r1]
 8008d84:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008d86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d1e5      	bne.n	8008d58 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	3314      	adds	r3, #20
 8008d92:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d96:	e853 3f00 	ldrex	r3, [r3]
 8008d9a:	623b      	str	r3, [r7, #32]
   return(result);
 8008d9c:	6a3b      	ldr	r3, [r7, #32]
 8008d9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008da2:	663b      	str	r3, [r7, #96]	; 0x60
 8008da4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	3314      	adds	r3, #20
 8008daa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008dac:	633a      	str	r2, [r7, #48]	; 0x30
 8008dae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008db2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008db4:	e841 2300 	strex	r3, r2, [r1]
 8008db8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d1e5      	bne.n	8008d8c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008dc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dc2:	2220      	movs	r2, #32
 8008dc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dcc:	2b01      	cmp	r3, #1
 8008dce:	d119      	bne.n	8008e04 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	330c      	adds	r3, #12
 8008dd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	e853 3f00 	ldrex	r3, [r3]
 8008dde:	60fb      	str	r3, [r7, #12]
   return(result);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	f023 0310 	bic.w	r3, r3, #16
 8008de6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008de8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	330c      	adds	r3, #12
 8008dee:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008df0:	61fa      	str	r2, [r7, #28]
 8008df2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df4:	69b9      	ldr	r1, [r7, #24]
 8008df6:	69fa      	ldr	r2, [r7, #28]
 8008df8:	e841 2300 	strex	r3, r2, [r1]
 8008dfc:	617b      	str	r3, [r7, #20]
   return(result);
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d1e5      	bne.n	8008dd0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	d106      	bne.n	8008e1a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008e0e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008e10:	4619      	mov	r1, r3
 8008e12:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008e14:	f7ff ff0e 	bl	8008c34 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008e18:	e002      	b.n	8008e20 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8008e1a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008e1c:	f7ff feec 	bl	8008bf8 <HAL_UART_RxCpltCallback>
}
 8008e20:	bf00      	nop
 8008e22:	3770      	adds	r7, #112	; 0x70
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}

08008e28 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e34:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d108      	bne.n	8008e50 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008e42:	085b      	lsrs	r3, r3, #1
 8008e44:	b29b      	uxth	r3, r3
 8008e46:	4619      	mov	r1, r3
 8008e48:	68f8      	ldr	r0, [r7, #12]
 8008e4a:	f7ff fef3 	bl	8008c34 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008e4e:	e002      	b.n	8008e56 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008e50:	68f8      	ldr	r0, [r7, #12]
 8008e52:	f7ff fedb 	bl	8008c0c <HAL_UART_RxHalfCpltCallback>
}
 8008e56:	bf00      	nop
 8008e58:	3710      	adds	r7, #16
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008e5e:	b580      	push	{r7, lr}
 8008e60:	b084      	sub	sp, #16
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008e66:	2300      	movs	r3, #0
 8008e68:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e6e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008e70:	68bb      	ldr	r3, [r7, #8]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	695b      	ldr	r3, [r3, #20]
 8008e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e7a:	2b80      	cmp	r3, #128	; 0x80
 8008e7c:	bf0c      	ite	eq
 8008e7e:	2301      	moveq	r3, #1
 8008e80:	2300      	movne	r3, #0
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	2b21      	cmp	r3, #33	; 0x21
 8008e90:	d108      	bne.n	8008ea4 <UART_DMAError+0x46>
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d005      	beq.n	8008ea4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008e9e:	68b8      	ldr	r0, [r7, #8]
 8008ea0:	f000 f8c6 	bl	8009030 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	695b      	ldr	r3, [r3, #20]
 8008eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eae:	2b40      	cmp	r3, #64	; 0x40
 8008eb0:	bf0c      	ite	eq
 8008eb2:	2301      	moveq	r3, #1
 8008eb4:	2300      	movne	r3, #0
 8008eb6:	b2db      	uxtb	r3, r3
 8008eb8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ec0:	b2db      	uxtb	r3, r3
 8008ec2:	2b22      	cmp	r3, #34	; 0x22
 8008ec4:	d108      	bne.n	8008ed8 <UART_DMAError+0x7a>
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d005      	beq.n	8008ed8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008ed2:	68b8      	ldr	r0, [r7, #8]
 8008ed4:	f000 f8d4 	bl	8009080 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008edc:	f043 0210 	orr.w	r2, r3, #16
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ee4:	68b8      	ldr	r0, [r7, #8]
 8008ee6:	f7ff fe9b 	bl	8008c20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008eea:	bf00      	nop
 8008eec:	3710      	adds	r7, #16
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}
	...

08008ef4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b098      	sub	sp, #96	; 0x60
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	60f8      	str	r0, [r7, #12]
 8008efc:	60b9      	str	r1, [r7, #8]
 8008efe:	4613      	mov	r3, r2
 8008f00:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008f02:	68ba      	ldr	r2, [r7, #8]
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	88fa      	ldrh	r2, [r7, #6]
 8008f0c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2200      	movs	r2, #0
 8008f12:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2222      	movs	r2, #34	; 0x22
 8008f18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f20:	4a40      	ldr	r2, [pc, #256]	; (8009024 <UART_Start_Receive_DMA+0x130>)
 8008f22:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f28:	4a3f      	ldr	r2, [pc, #252]	; (8009028 <UART_Start_Receive_DMA+0x134>)
 8008f2a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f30:	4a3e      	ldr	r2, [pc, #248]	; (800902c <UART_Start_Receive_DMA+0x138>)
 8008f32:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f38:	2200      	movs	r2, #0
 8008f3a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008f3c:	f107 0308 	add.w	r3, r7, #8
 8008f40:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	3304      	adds	r3, #4
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	88fb      	ldrh	r3, [r7, #6]
 8008f54:	f7fb f8e4 	bl	8004120 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008f58:	2300      	movs	r3, #0
 8008f5a:	613b      	str	r3, [r7, #16]
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	613b      	str	r3, [r7, #16]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	685b      	ldr	r3, [r3, #4]
 8008f6a:	613b      	str	r3, [r7, #16]
 8008f6c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2200      	movs	r2, #0
 8008f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	691b      	ldr	r3, [r3, #16]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d019      	beq.n	8008fb2 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	330c      	adds	r3, #12
 8008f84:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f88:	e853 3f00 	ldrex	r3, [r3]
 8008f8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f94:	65bb      	str	r3, [r7, #88]	; 0x58
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	330c      	adds	r3, #12
 8008f9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008f9e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008fa0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fa2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008fa4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008fa6:	e841 2300 	strex	r3, r2, [r1]
 8008faa:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008fac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d1e5      	bne.n	8008f7e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	3314      	adds	r3, #20
 8008fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fbc:	e853 3f00 	ldrex	r3, [r3]
 8008fc0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fc4:	f043 0301 	orr.w	r3, r3, #1
 8008fc8:	657b      	str	r3, [r7, #84]	; 0x54
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	3314      	adds	r3, #20
 8008fd0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008fd2:	63ba      	str	r2, [r7, #56]	; 0x38
 8008fd4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fd6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008fd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008fda:	e841 2300 	strex	r3, r2, [r1]
 8008fde:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d1e5      	bne.n	8008fb2 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	3314      	adds	r3, #20
 8008fec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fee:	69bb      	ldr	r3, [r7, #24]
 8008ff0:	e853 3f00 	ldrex	r3, [r3]
 8008ff4:	617b      	str	r3, [r7, #20]
   return(result);
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ffc:	653b      	str	r3, [r7, #80]	; 0x50
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	3314      	adds	r3, #20
 8009004:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009006:	627a      	str	r2, [r7, #36]	; 0x24
 8009008:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800900a:	6a39      	ldr	r1, [r7, #32]
 800900c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800900e:	e841 2300 	strex	r3, r2, [r1]
 8009012:	61fb      	str	r3, [r7, #28]
   return(result);
 8009014:	69fb      	ldr	r3, [r7, #28]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d1e5      	bne.n	8008fe6 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800901a:	2300      	movs	r3, #0
}
 800901c:	4618      	mov	r0, r3
 800901e:	3760      	adds	r7, #96	; 0x60
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}
 8009024:	08008d03 	.word	0x08008d03
 8009028:	08008e29 	.word	0x08008e29
 800902c:	08008e5f 	.word	0x08008e5f

08009030 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009030:	b480      	push	{r7}
 8009032:	b089      	sub	sp, #36	; 0x24
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	330c      	adds	r3, #12
 800903e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	e853 3f00 	ldrex	r3, [r3]
 8009046:	60bb      	str	r3, [r7, #8]
   return(result);
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800904e:	61fb      	str	r3, [r7, #28]
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	330c      	adds	r3, #12
 8009056:	69fa      	ldr	r2, [r7, #28]
 8009058:	61ba      	str	r2, [r7, #24]
 800905a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800905c:	6979      	ldr	r1, [r7, #20]
 800905e:	69ba      	ldr	r2, [r7, #24]
 8009060:	e841 2300 	strex	r3, r2, [r1]
 8009064:	613b      	str	r3, [r7, #16]
   return(result);
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d1e5      	bne.n	8009038 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2220      	movs	r2, #32
 8009070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009074:	bf00      	nop
 8009076:	3724      	adds	r7, #36	; 0x24
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr

08009080 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009080:	b480      	push	{r7}
 8009082:	b095      	sub	sp, #84	; 0x54
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	330c      	adds	r3, #12
 800908e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009090:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009092:	e853 3f00 	ldrex	r3, [r3]
 8009096:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800909a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800909e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	330c      	adds	r3, #12
 80090a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80090a8:	643a      	str	r2, [r7, #64]	; 0x40
 80090aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80090ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80090b0:	e841 2300 	strex	r3, r2, [r1]
 80090b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80090b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d1e5      	bne.n	8009088 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	3314      	adds	r3, #20
 80090c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c4:	6a3b      	ldr	r3, [r7, #32]
 80090c6:	e853 3f00 	ldrex	r3, [r3]
 80090ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80090cc:	69fb      	ldr	r3, [r7, #28]
 80090ce:	f023 0301 	bic.w	r3, r3, #1
 80090d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	3314      	adds	r3, #20
 80090da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80090dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80090de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090e4:	e841 2300 	strex	r3, r2, [r1]
 80090e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80090ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d1e5      	bne.n	80090bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	d119      	bne.n	800912c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	330c      	adds	r3, #12
 80090fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	e853 3f00 	ldrex	r3, [r3]
 8009106:	60bb      	str	r3, [r7, #8]
   return(result);
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	f023 0310 	bic.w	r3, r3, #16
 800910e:	647b      	str	r3, [r7, #68]	; 0x44
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	330c      	adds	r3, #12
 8009116:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009118:	61ba      	str	r2, [r7, #24]
 800911a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800911c:	6979      	ldr	r1, [r7, #20]
 800911e:	69ba      	ldr	r2, [r7, #24]
 8009120:	e841 2300 	strex	r3, r2, [r1]
 8009124:	613b      	str	r3, [r7, #16]
   return(result);
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1e5      	bne.n	80090f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2220      	movs	r2, #32
 8009130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2200      	movs	r2, #0
 8009138:	631a      	str	r2, [r3, #48]	; 0x30
}
 800913a:	bf00      	nop
 800913c:	3754      	adds	r7, #84	; 0x54
 800913e:	46bd      	mov	sp, r7
 8009140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009144:	4770      	bx	lr

08009146 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009146:	b580      	push	{r7, lr}
 8009148:	b084      	sub	sp, #16
 800914a:	af00      	add	r7, sp, #0
 800914c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009152:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2200      	movs	r2, #0
 8009158:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	2200      	movs	r2, #0
 800915e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009160:	68f8      	ldr	r0, [r7, #12]
 8009162:	f7ff fd5d 	bl	8008c20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009166:	bf00      	nop
 8009168:	3710      	adds	r7, #16
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}

0800916e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800916e:	b480      	push	{r7}
 8009170:	b085      	sub	sp, #20
 8009172:	af00      	add	r7, sp, #0
 8009174:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800917c:	b2db      	uxtb	r3, r3
 800917e:	2b21      	cmp	r3, #33	; 0x21
 8009180:	d13e      	bne.n	8009200 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800918a:	d114      	bne.n	80091b6 <UART_Transmit_IT+0x48>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	691b      	ldr	r3, [r3, #16]
 8009190:	2b00      	cmp	r3, #0
 8009192:	d110      	bne.n	80091b6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6a1b      	ldr	r3, [r3, #32]
 8009198:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	881b      	ldrh	r3, [r3, #0]
 800919e:	461a      	mov	r2, r3
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091a8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6a1b      	ldr	r3, [r3, #32]
 80091ae:	1c9a      	adds	r2, r3, #2
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	621a      	str	r2, [r3, #32]
 80091b4:	e008      	b.n	80091c8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6a1b      	ldr	r3, [r3, #32]
 80091ba:	1c59      	adds	r1, r3, #1
 80091bc:	687a      	ldr	r2, [r7, #4]
 80091be:	6211      	str	r1, [r2, #32]
 80091c0:	781a      	ldrb	r2, [r3, #0]
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80091cc:	b29b      	uxth	r3, r3
 80091ce:	3b01      	subs	r3, #1
 80091d0:	b29b      	uxth	r3, r3
 80091d2:	687a      	ldr	r2, [r7, #4]
 80091d4:	4619      	mov	r1, r3
 80091d6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d10f      	bne.n	80091fc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	68da      	ldr	r2, [r3, #12]
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80091ea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	68da      	ldr	r2, [r3, #12]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80091fa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80091fc:	2300      	movs	r3, #0
 80091fe:	e000      	b.n	8009202 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009200:	2302      	movs	r3, #2
  }
}
 8009202:	4618      	mov	r0, r3
 8009204:	3714      	adds	r7, #20
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr

0800920e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800920e:	b580      	push	{r7, lr}
 8009210:	b082      	sub	sp, #8
 8009212:	af00      	add	r7, sp, #0
 8009214:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	68da      	ldr	r2, [r3, #12]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009224:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2220      	movs	r2, #32
 800922a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f7ff fcce 	bl	8008bd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	3708      	adds	r7, #8
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800923e:	b580      	push	{r7, lr}
 8009240:	b08c      	sub	sp, #48	; 0x30
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800924c:	b2db      	uxtb	r3, r3
 800924e:	2b22      	cmp	r3, #34	; 0x22
 8009250:	f040 80ab 	bne.w	80093aa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800925c:	d117      	bne.n	800928e <UART_Receive_IT+0x50>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	691b      	ldr	r3, [r3, #16]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d113      	bne.n	800928e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009266:	2300      	movs	r3, #0
 8009268:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800926e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	b29b      	uxth	r3, r3
 8009278:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800927c:	b29a      	uxth	r2, r3
 800927e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009280:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009286:	1c9a      	adds	r2, r3, #2
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	629a      	str	r2, [r3, #40]	; 0x28
 800928c:	e026      	b.n	80092dc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009292:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009294:	2300      	movs	r3, #0
 8009296:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	689b      	ldr	r3, [r3, #8]
 800929c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092a0:	d007      	beq.n	80092b2 <UART_Receive_IT+0x74>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d10a      	bne.n	80092c0 <UART_Receive_IT+0x82>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	691b      	ldr	r3, [r3, #16]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d106      	bne.n	80092c0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	b2da      	uxtb	r2, r3
 80092ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092bc:	701a      	strb	r2, [r3, #0]
 80092be:	e008      	b.n	80092d2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	b2db      	uxtb	r3, r3
 80092c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80092cc:	b2da      	uxtb	r2, r3
 80092ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092d0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092d6:	1c5a      	adds	r2, r3, #1
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	3b01      	subs	r3, #1
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	4619      	mov	r1, r3
 80092ea:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d15a      	bne.n	80093a6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	68da      	ldr	r2, [r3, #12]
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f022 0220 	bic.w	r2, r2, #32
 80092fe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	68da      	ldr	r2, [r3, #12]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800930e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	695a      	ldr	r2, [r3, #20]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f022 0201 	bic.w	r2, r2, #1
 800931e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2220      	movs	r2, #32
 8009324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800932c:	2b01      	cmp	r3, #1
 800932e:	d135      	bne.n	800939c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	330c      	adds	r3, #12
 800933c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	e853 3f00 	ldrex	r3, [r3]
 8009344:	613b      	str	r3, [r7, #16]
   return(result);
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	f023 0310 	bic.w	r3, r3, #16
 800934c:	627b      	str	r3, [r7, #36]	; 0x24
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	330c      	adds	r3, #12
 8009354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009356:	623a      	str	r2, [r7, #32]
 8009358:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800935a:	69f9      	ldr	r1, [r7, #28]
 800935c:	6a3a      	ldr	r2, [r7, #32]
 800935e:	e841 2300 	strex	r3, r2, [r1]
 8009362:	61bb      	str	r3, [r7, #24]
   return(result);
 8009364:	69bb      	ldr	r3, [r7, #24]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d1e5      	bne.n	8009336 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	f003 0310 	and.w	r3, r3, #16
 8009374:	2b10      	cmp	r3, #16
 8009376:	d10a      	bne.n	800938e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009378:	2300      	movs	r3, #0
 800937a:	60fb      	str	r3, [r7, #12]
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	60fb      	str	r3, [r7, #12]
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	685b      	ldr	r3, [r3, #4]
 800938a:	60fb      	str	r3, [r7, #12]
 800938c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009392:	4619      	mov	r1, r3
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f7ff fc4d 	bl	8008c34 <HAL_UARTEx_RxEventCallback>
 800939a:	e002      	b.n	80093a2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f7ff fc2b 	bl	8008bf8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80093a2:	2300      	movs	r3, #0
 80093a4:	e002      	b.n	80093ac <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80093a6:	2300      	movs	r3, #0
 80093a8:	e000      	b.n	80093ac <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80093aa:	2302      	movs	r3, #2
  }
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3730      	adds	r7, #48	; 0x30
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}

080093b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093b8:	b0c0      	sub	sp, #256	; 0x100
 80093ba:	af00      	add	r7, sp, #0
 80093bc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	691b      	ldr	r3, [r3, #16]
 80093c8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80093cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093d0:	68d9      	ldr	r1, [r3, #12]
 80093d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093d6:	681a      	ldr	r2, [r3, #0]
 80093d8:	ea40 0301 	orr.w	r3, r0, r1
 80093dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80093de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093e2:	689a      	ldr	r2, [r3, #8]
 80093e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093e8:	691b      	ldr	r3, [r3, #16]
 80093ea:	431a      	orrs	r2, r3
 80093ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093f0:	695b      	ldr	r3, [r3, #20]
 80093f2:	431a      	orrs	r2, r3
 80093f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093f8:	69db      	ldr	r3, [r3, #28]
 80093fa:	4313      	orrs	r3, r2
 80093fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	68db      	ldr	r3, [r3, #12]
 8009408:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800940c:	f021 010c 	bic.w	r1, r1, #12
 8009410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009414:	681a      	ldr	r2, [r3, #0]
 8009416:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800941a:	430b      	orrs	r3, r1
 800941c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800941e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	695b      	ldr	r3, [r3, #20]
 8009426:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800942a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800942e:	6999      	ldr	r1, [r3, #24]
 8009430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009434:	681a      	ldr	r2, [r3, #0]
 8009436:	ea40 0301 	orr.w	r3, r0, r1
 800943a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800943c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009440:	681a      	ldr	r2, [r3, #0]
 8009442:	4b8f      	ldr	r3, [pc, #572]	; (8009680 <UART_SetConfig+0x2cc>)
 8009444:	429a      	cmp	r2, r3
 8009446:	d005      	beq.n	8009454 <UART_SetConfig+0xa0>
 8009448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	4b8d      	ldr	r3, [pc, #564]	; (8009684 <UART_SetConfig+0x2d0>)
 8009450:	429a      	cmp	r2, r3
 8009452:	d104      	bne.n	800945e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009454:	f7fd fbb4 	bl	8006bc0 <HAL_RCC_GetPCLK2Freq>
 8009458:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800945c:	e003      	b.n	8009466 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800945e:	f7fd fb9b 	bl	8006b98 <HAL_RCC_GetPCLK1Freq>
 8009462:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800946a:	69db      	ldr	r3, [r3, #28]
 800946c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009470:	f040 810c 	bne.w	800968c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009474:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009478:	2200      	movs	r2, #0
 800947a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800947e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009482:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009486:	4622      	mov	r2, r4
 8009488:	462b      	mov	r3, r5
 800948a:	1891      	adds	r1, r2, r2
 800948c:	65b9      	str	r1, [r7, #88]	; 0x58
 800948e:	415b      	adcs	r3, r3
 8009490:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009492:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009496:	4621      	mov	r1, r4
 8009498:	eb12 0801 	adds.w	r8, r2, r1
 800949c:	4629      	mov	r1, r5
 800949e:	eb43 0901 	adc.w	r9, r3, r1
 80094a2:	f04f 0200 	mov.w	r2, #0
 80094a6:	f04f 0300 	mov.w	r3, #0
 80094aa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80094ae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80094b2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80094b6:	4690      	mov	r8, r2
 80094b8:	4699      	mov	r9, r3
 80094ba:	4623      	mov	r3, r4
 80094bc:	eb18 0303 	adds.w	r3, r8, r3
 80094c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80094c4:	462b      	mov	r3, r5
 80094c6:	eb49 0303 	adc.w	r3, r9, r3
 80094ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80094ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80094da:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80094de:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80094e2:	460b      	mov	r3, r1
 80094e4:	18db      	adds	r3, r3, r3
 80094e6:	653b      	str	r3, [r7, #80]	; 0x50
 80094e8:	4613      	mov	r3, r2
 80094ea:	eb42 0303 	adc.w	r3, r2, r3
 80094ee:	657b      	str	r3, [r7, #84]	; 0x54
 80094f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80094f4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80094f8:	f7f7 f92e 	bl	8000758 <__aeabi_uldivmod>
 80094fc:	4602      	mov	r2, r0
 80094fe:	460b      	mov	r3, r1
 8009500:	4b61      	ldr	r3, [pc, #388]	; (8009688 <UART_SetConfig+0x2d4>)
 8009502:	fba3 2302 	umull	r2, r3, r3, r2
 8009506:	095b      	lsrs	r3, r3, #5
 8009508:	011c      	lsls	r4, r3, #4
 800950a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800950e:	2200      	movs	r2, #0
 8009510:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009514:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009518:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800951c:	4642      	mov	r2, r8
 800951e:	464b      	mov	r3, r9
 8009520:	1891      	adds	r1, r2, r2
 8009522:	64b9      	str	r1, [r7, #72]	; 0x48
 8009524:	415b      	adcs	r3, r3
 8009526:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009528:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800952c:	4641      	mov	r1, r8
 800952e:	eb12 0a01 	adds.w	sl, r2, r1
 8009532:	4649      	mov	r1, r9
 8009534:	eb43 0b01 	adc.w	fp, r3, r1
 8009538:	f04f 0200 	mov.w	r2, #0
 800953c:	f04f 0300 	mov.w	r3, #0
 8009540:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009544:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009548:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800954c:	4692      	mov	sl, r2
 800954e:	469b      	mov	fp, r3
 8009550:	4643      	mov	r3, r8
 8009552:	eb1a 0303 	adds.w	r3, sl, r3
 8009556:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800955a:	464b      	mov	r3, r9
 800955c:	eb4b 0303 	adc.w	r3, fp, r3
 8009560:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	2200      	movs	r2, #0
 800956c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009570:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009574:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009578:	460b      	mov	r3, r1
 800957a:	18db      	adds	r3, r3, r3
 800957c:	643b      	str	r3, [r7, #64]	; 0x40
 800957e:	4613      	mov	r3, r2
 8009580:	eb42 0303 	adc.w	r3, r2, r3
 8009584:	647b      	str	r3, [r7, #68]	; 0x44
 8009586:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800958a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800958e:	f7f7 f8e3 	bl	8000758 <__aeabi_uldivmod>
 8009592:	4602      	mov	r2, r0
 8009594:	460b      	mov	r3, r1
 8009596:	4611      	mov	r1, r2
 8009598:	4b3b      	ldr	r3, [pc, #236]	; (8009688 <UART_SetConfig+0x2d4>)
 800959a:	fba3 2301 	umull	r2, r3, r3, r1
 800959e:	095b      	lsrs	r3, r3, #5
 80095a0:	2264      	movs	r2, #100	; 0x64
 80095a2:	fb02 f303 	mul.w	r3, r2, r3
 80095a6:	1acb      	subs	r3, r1, r3
 80095a8:	00db      	lsls	r3, r3, #3
 80095aa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80095ae:	4b36      	ldr	r3, [pc, #216]	; (8009688 <UART_SetConfig+0x2d4>)
 80095b0:	fba3 2302 	umull	r2, r3, r3, r2
 80095b4:	095b      	lsrs	r3, r3, #5
 80095b6:	005b      	lsls	r3, r3, #1
 80095b8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80095bc:	441c      	add	r4, r3
 80095be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80095c2:	2200      	movs	r2, #0
 80095c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80095c8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80095cc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80095d0:	4642      	mov	r2, r8
 80095d2:	464b      	mov	r3, r9
 80095d4:	1891      	adds	r1, r2, r2
 80095d6:	63b9      	str	r1, [r7, #56]	; 0x38
 80095d8:	415b      	adcs	r3, r3
 80095da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80095dc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80095e0:	4641      	mov	r1, r8
 80095e2:	1851      	adds	r1, r2, r1
 80095e4:	6339      	str	r1, [r7, #48]	; 0x30
 80095e6:	4649      	mov	r1, r9
 80095e8:	414b      	adcs	r3, r1
 80095ea:	637b      	str	r3, [r7, #52]	; 0x34
 80095ec:	f04f 0200 	mov.w	r2, #0
 80095f0:	f04f 0300 	mov.w	r3, #0
 80095f4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80095f8:	4659      	mov	r1, fp
 80095fa:	00cb      	lsls	r3, r1, #3
 80095fc:	4651      	mov	r1, sl
 80095fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009602:	4651      	mov	r1, sl
 8009604:	00ca      	lsls	r2, r1, #3
 8009606:	4610      	mov	r0, r2
 8009608:	4619      	mov	r1, r3
 800960a:	4603      	mov	r3, r0
 800960c:	4642      	mov	r2, r8
 800960e:	189b      	adds	r3, r3, r2
 8009610:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009614:	464b      	mov	r3, r9
 8009616:	460a      	mov	r2, r1
 8009618:	eb42 0303 	adc.w	r3, r2, r3
 800961c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009624:	685b      	ldr	r3, [r3, #4]
 8009626:	2200      	movs	r2, #0
 8009628:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800962c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009630:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009634:	460b      	mov	r3, r1
 8009636:	18db      	adds	r3, r3, r3
 8009638:	62bb      	str	r3, [r7, #40]	; 0x28
 800963a:	4613      	mov	r3, r2
 800963c:	eb42 0303 	adc.w	r3, r2, r3
 8009640:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009642:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009646:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800964a:	f7f7 f885 	bl	8000758 <__aeabi_uldivmod>
 800964e:	4602      	mov	r2, r0
 8009650:	460b      	mov	r3, r1
 8009652:	4b0d      	ldr	r3, [pc, #52]	; (8009688 <UART_SetConfig+0x2d4>)
 8009654:	fba3 1302 	umull	r1, r3, r3, r2
 8009658:	095b      	lsrs	r3, r3, #5
 800965a:	2164      	movs	r1, #100	; 0x64
 800965c:	fb01 f303 	mul.w	r3, r1, r3
 8009660:	1ad3      	subs	r3, r2, r3
 8009662:	00db      	lsls	r3, r3, #3
 8009664:	3332      	adds	r3, #50	; 0x32
 8009666:	4a08      	ldr	r2, [pc, #32]	; (8009688 <UART_SetConfig+0x2d4>)
 8009668:	fba2 2303 	umull	r2, r3, r2, r3
 800966c:	095b      	lsrs	r3, r3, #5
 800966e:	f003 0207 	and.w	r2, r3, #7
 8009672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	4422      	add	r2, r4
 800967a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800967c:	e105      	b.n	800988a <UART_SetConfig+0x4d6>
 800967e:	bf00      	nop
 8009680:	40011000 	.word	0x40011000
 8009684:	40011400 	.word	0x40011400
 8009688:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800968c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009690:	2200      	movs	r2, #0
 8009692:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009696:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800969a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800969e:	4642      	mov	r2, r8
 80096a0:	464b      	mov	r3, r9
 80096a2:	1891      	adds	r1, r2, r2
 80096a4:	6239      	str	r1, [r7, #32]
 80096a6:	415b      	adcs	r3, r3
 80096a8:	627b      	str	r3, [r7, #36]	; 0x24
 80096aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80096ae:	4641      	mov	r1, r8
 80096b0:	1854      	adds	r4, r2, r1
 80096b2:	4649      	mov	r1, r9
 80096b4:	eb43 0501 	adc.w	r5, r3, r1
 80096b8:	f04f 0200 	mov.w	r2, #0
 80096bc:	f04f 0300 	mov.w	r3, #0
 80096c0:	00eb      	lsls	r3, r5, #3
 80096c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80096c6:	00e2      	lsls	r2, r4, #3
 80096c8:	4614      	mov	r4, r2
 80096ca:	461d      	mov	r5, r3
 80096cc:	4643      	mov	r3, r8
 80096ce:	18e3      	adds	r3, r4, r3
 80096d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80096d4:	464b      	mov	r3, r9
 80096d6:	eb45 0303 	adc.w	r3, r5, r3
 80096da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80096de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	2200      	movs	r2, #0
 80096e6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80096ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80096ee:	f04f 0200 	mov.w	r2, #0
 80096f2:	f04f 0300 	mov.w	r3, #0
 80096f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80096fa:	4629      	mov	r1, r5
 80096fc:	008b      	lsls	r3, r1, #2
 80096fe:	4621      	mov	r1, r4
 8009700:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009704:	4621      	mov	r1, r4
 8009706:	008a      	lsls	r2, r1, #2
 8009708:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800970c:	f7f7 f824 	bl	8000758 <__aeabi_uldivmod>
 8009710:	4602      	mov	r2, r0
 8009712:	460b      	mov	r3, r1
 8009714:	4b60      	ldr	r3, [pc, #384]	; (8009898 <UART_SetConfig+0x4e4>)
 8009716:	fba3 2302 	umull	r2, r3, r3, r2
 800971a:	095b      	lsrs	r3, r3, #5
 800971c:	011c      	lsls	r4, r3, #4
 800971e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009722:	2200      	movs	r2, #0
 8009724:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009728:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800972c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009730:	4642      	mov	r2, r8
 8009732:	464b      	mov	r3, r9
 8009734:	1891      	adds	r1, r2, r2
 8009736:	61b9      	str	r1, [r7, #24]
 8009738:	415b      	adcs	r3, r3
 800973a:	61fb      	str	r3, [r7, #28]
 800973c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009740:	4641      	mov	r1, r8
 8009742:	1851      	adds	r1, r2, r1
 8009744:	6139      	str	r1, [r7, #16]
 8009746:	4649      	mov	r1, r9
 8009748:	414b      	adcs	r3, r1
 800974a:	617b      	str	r3, [r7, #20]
 800974c:	f04f 0200 	mov.w	r2, #0
 8009750:	f04f 0300 	mov.w	r3, #0
 8009754:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009758:	4659      	mov	r1, fp
 800975a:	00cb      	lsls	r3, r1, #3
 800975c:	4651      	mov	r1, sl
 800975e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009762:	4651      	mov	r1, sl
 8009764:	00ca      	lsls	r2, r1, #3
 8009766:	4610      	mov	r0, r2
 8009768:	4619      	mov	r1, r3
 800976a:	4603      	mov	r3, r0
 800976c:	4642      	mov	r2, r8
 800976e:	189b      	adds	r3, r3, r2
 8009770:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009774:	464b      	mov	r3, r9
 8009776:	460a      	mov	r2, r1
 8009778:	eb42 0303 	adc.w	r3, r2, r3
 800977c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009784:	685b      	ldr	r3, [r3, #4]
 8009786:	2200      	movs	r2, #0
 8009788:	67bb      	str	r3, [r7, #120]	; 0x78
 800978a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800978c:	f04f 0200 	mov.w	r2, #0
 8009790:	f04f 0300 	mov.w	r3, #0
 8009794:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009798:	4649      	mov	r1, r9
 800979a:	008b      	lsls	r3, r1, #2
 800979c:	4641      	mov	r1, r8
 800979e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80097a2:	4641      	mov	r1, r8
 80097a4:	008a      	lsls	r2, r1, #2
 80097a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80097aa:	f7f6 ffd5 	bl	8000758 <__aeabi_uldivmod>
 80097ae:	4602      	mov	r2, r0
 80097b0:	460b      	mov	r3, r1
 80097b2:	4b39      	ldr	r3, [pc, #228]	; (8009898 <UART_SetConfig+0x4e4>)
 80097b4:	fba3 1302 	umull	r1, r3, r3, r2
 80097b8:	095b      	lsrs	r3, r3, #5
 80097ba:	2164      	movs	r1, #100	; 0x64
 80097bc:	fb01 f303 	mul.w	r3, r1, r3
 80097c0:	1ad3      	subs	r3, r2, r3
 80097c2:	011b      	lsls	r3, r3, #4
 80097c4:	3332      	adds	r3, #50	; 0x32
 80097c6:	4a34      	ldr	r2, [pc, #208]	; (8009898 <UART_SetConfig+0x4e4>)
 80097c8:	fba2 2303 	umull	r2, r3, r2, r3
 80097cc:	095b      	lsrs	r3, r3, #5
 80097ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80097d2:	441c      	add	r4, r3
 80097d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80097d8:	2200      	movs	r2, #0
 80097da:	673b      	str	r3, [r7, #112]	; 0x70
 80097dc:	677a      	str	r2, [r7, #116]	; 0x74
 80097de:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80097e2:	4642      	mov	r2, r8
 80097e4:	464b      	mov	r3, r9
 80097e6:	1891      	adds	r1, r2, r2
 80097e8:	60b9      	str	r1, [r7, #8]
 80097ea:	415b      	adcs	r3, r3
 80097ec:	60fb      	str	r3, [r7, #12]
 80097ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80097f2:	4641      	mov	r1, r8
 80097f4:	1851      	adds	r1, r2, r1
 80097f6:	6039      	str	r1, [r7, #0]
 80097f8:	4649      	mov	r1, r9
 80097fa:	414b      	adcs	r3, r1
 80097fc:	607b      	str	r3, [r7, #4]
 80097fe:	f04f 0200 	mov.w	r2, #0
 8009802:	f04f 0300 	mov.w	r3, #0
 8009806:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800980a:	4659      	mov	r1, fp
 800980c:	00cb      	lsls	r3, r1, #3
 800980e:	4651      	mov	r1, sl
 8009810:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009814:	4651      	mov	r1, sl
 8009816:	00ca      	lsls	r2, r1, #3
 8009818:	4610      	mov	r0, r2
 800981a:	4619      	mov	r1, r3
 800981c:	4603      	mov	r3, r0
 800981e:	4642      	mov	r2, r8
 8009820:	189b      	adds	r3, r3, r2
 8009822:	66bb      	str	r3, [r7, #104]	; 0x68
 8009824:	464b      	mov	r3, r9
 8009826:	460a      	mov	r2, r1
 8009828:	eb42 0303 	adc.w	r3, r2, r3
 800982c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800982e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	2200      	movs	r2, #0
 8009836:	663b      	str	r3, [r7, #96]	; 0x60
 8009838:	667a      	str	r2, [r7, #100]	; 0x64
 800983a:	f04f 0200 	mov.w	r2, #0
 800983e:	f04f 0300 	mov.w	r3, #0
 8009842:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009846:	4649      	mov	r1, r9
 8009848:	008b      	lsls	r3, r1, #2
 800984a:	4641      	mov	r1, r8
 800984c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009850:	4641      	mov	r1, r8
 8009852:	008a      	lsls	r2, r1, #2
 8009854:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009858:	f7f6 ff7e 	bl	8000758 <__aeabi_uldivmod>
 800985c:	4602      	mov	r2, r0
 800985e:	460b      	mov	r3, r1
 8009860:	4b0d      	ldr	r3, [pc, #52]	; (8009898 <UART_SetConfig+0x4e4>)
 8009862:	fba3 1302 	umull	r1, r3, r3, r2
 8009866:	095b      	lsrs	r3, r3, #5
 8009868:	2164      	movs	r1, #100	; 0x64
 800986a:	fb01 f303 	mul.w	r3, r1, r3
 800986e:	1ad3      	subs	r3, r2, r3
 8009870:	011b      	lsls	r3, r3, #4
 8009872:	3332      	adds	r3, #50	; 0x32
 8009874:	4a08      	ldr	r2, [pc, #32]	; (8009898 <UART_SetConfig+0x4e4>)
 8009876:	fba2 2303 	umull	r2, r3, r2, r3
 800987a:	095b      	lsrs	r3, r3, #5
 800987c:	f003 020f 	and.w	r2, r3, #15
 8009880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4422      	add	r2, r4
 8009888:	609a      	str	r2, [r3, #8]
}
 800988a:	bf00      	nop
 800988c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009890:	46bd      	mov	sp, r7
 8009892:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009896:	bf00      	nop
 8009898:	51eb851f 	.word	0x51eb851f

0800989c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800989c:	b084      	sub	sp, #16
 800989e:	b580      	push	{r7, lr}
 80098a0:	b084      	sub	sp, #16
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]
 80098a6:	f107 001c 	add.w	r0, r7, #28
 80098aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80098ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d122      	bne.n	80098fa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098b8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	68db      	ldr	r3, [r3, #12]
 80098c4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80098c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80098cc:	687a      	ldr	r2, [r7, #4]
 80098ce:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80098dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098de:	2b01      	cmp	r3, #1
 80098e0:	d105      	bne.n	80098ee <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	68db      	ldr	r3, [r3, #12]
 80098e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f001 fbee 	bl	800b0d0 <USB_CoreReset>
 80098f4:	4603      	mov	r3, r0
 80098f6:	73fb      	strb	r3, [r7, #15]
 80098f8:	e01a      	b.n	8009930 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	68db      	ldr	r3, [r3, #12]
 80098fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f001 fbe2 	bl	800b0d0 <USB_CoreReset>
 800990c:	4603      	mov	r3, r0
 800990e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009910:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009912:	2b00      	cmp	r3, #0
 8009914:	d106      	bne.n	8009924 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800991a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	639a      	str	r2, [r3, #56]	; 0x38
 8009922:	e005      	b.n	8009930 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009928:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009932:	2b01      	cmp	r3, #1
 8009934:	d10b      	bne.n	800994e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	689b      	ldr	r3, [r3, #8]
 800993a:	f043 0206 	orr.w	r2, r3, #6
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	689b      	ldr	r3, [r3, #8]
 8009946:	f043 0220 	orr.w	r2, r3, #32
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800994e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009950:	4618      	mov	r0, r3
 8009952:	3710      	adds	r7, #16
 8009954:	46bd      	mov	sp, r7
 8009956:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800995a:	b004      	add	sp, #16
 800995c:	4770      	bx	lr
	...

08009960 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009960:	b480      	push	{r7}
 8009962:	b087      	sub	sp, #28
 8009964:	af00      	add	r7, sp, #0
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	60b9      	str	r1, [r7, #8]
 800996a:	4613      	mov	r3, r2
 800996c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800996e:	79fb      	ldrb	r3, [r7, #7]
 8009970:	2b02      	cmp	r3, #2
 8009972:	d165      	bne.n	8009a40 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	4a41      	ldr	r2, [pc, #260]	; (8009a7c <USB_SetTurnaroundTime+0x11c>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d906      	bls.n	800998a <USB_SetTurnaroundTime+0x2a>
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	4a40      	ldr	r2, [pc, #256]	; (8009a80 <USB_SetTurnaroundTime+0x120>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d202      	bcs.n	800998a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009984:	230f      	movs	r3, #15
 8009986:	617b      	str	r3, [r7, #20]
 8009988:	e062      	b.n	8009a50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	4a3c      	ldr	r2, [pc, #240]	; (8009a80 <USB_SetTurnaroundTime+0x120>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d306      	bcc.n	80099a0 <USB_SetTurnaroundTime+0x40>
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	4a3b      	ldr	r2, [pc, #236]	; (8009a84 <USB_SetTurnaroundTime+0x124>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d202      	bcs.n	80099a0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800999a:	230e      	movs	r3, #14
 800999c:	617b      	str	r3, [r7, #20]
 800999e:	e057      	b.n	8009a50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	4a38      	ldr	r2, [pc, #224]	; (8009a84 <USB_SetTurnaroundTime+0x124>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d306      	bcc.n	80099b6 <USB_SetTurnaroundTime+0x56>
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	4a37      	ldr	r2, [pc, #220]	; (8009a88 <USB_SetTurnaroundTime+0x128>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d202      	bcs.n	80099b6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80099b0:	230d      	movs	r3, #13
 80099b2:	617b      	str	r3, [r7, #20]
 80099b4:	e04c      	b.n	8009a50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	4a33      	ldr	r2, [pc, #204]	; (8009a88 <USB_SetTurnaroundTime+0x128>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d306      	bcc.n	80099cc <USB_SetTurnaroundTime+0x6c>
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	4a32      	ldr	r2, [pc, #200]	; (8009a8c <USB_SetTurnaroundTime+0x12c>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d802      	bhi.n	80099cc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80099c6:	230c      	movs	r3, #12
 80099c8:	617b      	str	r3, [r7, #20]
 80099ca:	e041      	b.n	8009a50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	4a2f      	ldr	r2, [pc, #188]	; (8009a8c <USB_SetTurnaroundTime+0x12c>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d906      	bls.n	80099e2 <USB_SetTurnaroundTime+0x82>
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	4a2e      	ldr	r2, [pc, #184]	; (8009a90 <USB_SetTurnaroundTime+0x130>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d802      	bhi.n	80099e2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80099dc:	230b      	movs	r3, #11
 80099de:	617b      	str	r3, [r7, #20]
 80099e0:	e036      	b.n	8009a50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	4a2a      	ldr	r2, [pc, #168]	; (8009a90 <USB_SetTurnaroundTime+0x130>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d906      	bls.n	80099f8 <USB_SetTurnaroundTime+0x98>
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	4a29      	ldr	r2, [pc, #164]	; (8009a94 <USB_SetTurnaroundTime+0x134>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d802      	bhi.n	80099f8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80099f2:	230a      	movs	r3, #10
 80099f4:	617b      	str	r3, [r7, #20]
 80099f6:	e02b      	b.n	8009a50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	4a26      	ldr	r2, [pc, #152]	; (8009a94 <USB_SetTurnaroundTime+0x134>)
 80099fc:	4293      	cmp	r3, r2
 80099fe:	d906      	bls.n	8009a0e <USB_SetTurnaroundTime+0xae>
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	4a25      	ldr	r2, [pc, #148]	; (8009a98 <USB_SetTurnaroundTime+0x138>)
 8009a04:	4293      	cmp	r3, r2
 8009a06:	d202      	bcs.n	8009a0e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009a08:	2309      	movs	r3, #9
 8009a0a:	617b      	str	r3, [r7, #20]
 8009a0c:	e020      	b.n	8009a50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	4a21      	ldr	r2, [pc, #132]	; (8009a98 <USB_SetTurnaroundTime+0x138>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d306      	bcc.n	8009a24 <USB_SetTurnaroundTime+0xc4>
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	4a20      	ldr	r2, [pc, #128]	; (8009a9c <USB_SetTurnaroundTime+0x13c>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d802      	bhi.n	8009a24 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009a1e:	2308      	movs	r3, #8
 8009a20:	617b      	str	r3, [r7, #20]
 8009a22:	e015      	b.n	8009a50 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	4a1d      	ldr	r2, [pc, #116]	; (8009a9c <USB_SetTurnaroundTime+0x13c>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d906      	bls.n	8009a3a <USB_SetTurnaroundTime+0xda>
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	4a1c      	ldr	r2, [pc, #112]	; (8009aa0 <USB_SetTurnaroundTime+0x140>)
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d202      	bcs.n	8009a3a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009a34:	2307      	movs	r3, #7
 8009a36:	617b      	str	r3, [r7, #20]
 8009a38:	e00a      	b.n	8009a50 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009a3a:	2306      	movs	r3, #6
 8009a3c:	617b      	str	r3, [r7, #20]
 8009a3e:	e007      	b.n	8009a50 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009a40:	79fb      	ldrb	r3, [r7, #7]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d102      	bne.n	8009a4c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009a46:	2309      	movs	r3, #9
 8009a48:	617b      	str	r3, [r7, #20]
 8009a4a:	e001      	b.n	8009a50 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009a4c:	2309      	movs	r3, #9
 8009a4e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	68db      	ldr	r3, [r3, #12]
 8009a54:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	68da      	ldr	r2, [r3, #12]
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	029b      	lsls	r3, r3, #10
 8009a64:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8009a68:	431a      	orrs	r2, r3
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009a6e:	2300      	movs	r3, #0
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	371c      	adds	r7, #28
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr
 8009a7c:	00d8acbf 	.word	0x00d8acbf
 8009a80:	00e4e1c0 	.word	0x00e4e1c0
 8009a84:	00f42400 	.word	0x00f42400
 8009a88:	01067380 	.word	0x01067380
 8009a8c:	011a499f 	.word	0x011a499f
 8009a90:	01312cff 	.word	0x01312cff
 8009a94:	014ca43f 	.word	0x014ca43f
 8009a98:	016e3600 	.word	0x016e3600
 8009a9c:	01a6ab1f 	.word	0x01a6ab1f
 8009aa0:	01e84800 	.word	0x01e84800

08009aa4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b083      	sub	sp, #12
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	689b      	ldr	r3, [r3, #8]
 8009ab0:	f043 0201 	orr.w	r2, r3, #1
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ab8:	2300      	movs	r3, #0
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	370c      	adds	r7, #12
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac4:	4770      	bx	lr

08009ac6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009ac6:	b480      	push	{r7}
 8009ac8:	b083      	sub	sp, #12
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	689b      	ldr	r3, [r3, #8]
 8009ad2:	f023 0201 	bic.w	r2, r3, #1
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ada:	2300      	movs	r3, #0
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	370c      	adds	r7, #12
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr

08009ae8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b084      	sub	sp, #16
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	460b      	mov	r3, r1
 8009af2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009af4:	2300      	movs	r3, #0
 8009af6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	68db      	ldr	r3, [r3, #12]
 8009afc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009b04:	78fb      	ldrb	r3, [r7, #3]
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d115      	bne.n	8009b36 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	68db      	ldr	r3, [r3, #12]
 8009b0e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009b16:	2001      	movs	r0, #1
 8009b18:	f7f9 fc38 	bl	800338c <HAL_Delay>
      ms++;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	3301      	adds	r3, #1
 8009b20:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f001 fa45 	bl	800afb2 <USB_GetMode>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	d01e      	beq.n	8009b6c <USB_SetCurrentMode+0x84>
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	2b31      	cmp	r3, #49	; 0x31
 8009b32:	d9f0      	bls.n	8009b16 <USB_SetCurrentMode+0x2e>
 8009b34:	e01a      	b.n	8009b6c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009b36:	78fb      	ldrb	r3, [r7, #3]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d115      	bne.n	8009b68 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	68db      	ldr	r3, [r3, #12]
 8009b40:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009b48:	2001      	movs	r0, #1
 8009b4a:	f7f9 fc1f 	bl	800338c <HAL_Delay>
      ms++;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	3301      	adds	r3, #1
 8009b52:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f001 fa2c 	bl	800afb2 <USB_GetMode>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d005      	beq.n	8009b6c <USB_SetCurrentMode+0x84>
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	2b31      	cmp	r3, #49	; 0x31
 8009b64:	d9f0      	bls.n	8009b48 <USB_SetCurrentMode+0x60>
 8009b66:	e001      	b.n	8009b6c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009b68:	2301      	movs	r3, #1
 8009b6a:	e005      	b.n	8009b78 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	2b32      	cmp	r3, #50	; 0x32
 8009b70:	d101      	bne.n	8009b76 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009b72:	2301      	movs	r3, #1
 8009b74:	e000      	b.n	8009b78 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009b76:	2300      	movs	r3, #0
}
 8009b78:	4618      	mov	r0, r3
 8009b7a:	3710      	adds	r7, #16
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	bd80      	pop	{r7, pc}

08009b80 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009b80:	b084      	sub	sp, #16
 8009b82:	b580      	push	{r7, lr}
 8009b84:	b086      	sub	sp, #24
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	6078      	str	r0, [r7, #4]
 8009b8a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009b8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009b92:	2300      	movs	r3, #0
 8009b94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	613b      	str	r3, [r7, #16]
 8009b9e:	e009      	b.n	8009bb4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	3340      	adds	r3, #64	; 0x40
 8009ba6:	009b      	lsls	r3, r3, #2
 8009ba8:	4413      	add	r3, r2
 8009baa:	2200      	movs	r2, #0
 8009bac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009bae:	693b      	ldr	r3, [r7, #16]
 8009bb0:	3301      	adds	r3, #1
 8009bb2:	613b      	str	r3, [r7, #16]
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	2b0e      	cmp	r3, #14
 8009bb8:	d9f2      	bls.n	8009ba0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009bba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d11c      	bne.n	8009bfa <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bc6:	685b      	ldr	r3, [r3, #4]
 8009bc8:	68fa      	ldr	r2, [r7, #12]
 8009bca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009bce:	f043 0302 	orr.w	r3, r3, #2
 8009bd2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bd8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009be4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bf0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	639a      	str	r2, [r3, #56]	; 0x38
 8009bf8:	e00b      	b.n	8009c12 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bfe:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c0a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009c18:	461a      	mov	r2, r3
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c24:	4619      	mov	r1, r3
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c2c:	461a      	mov	r2, r3
 8009c2e:	680b      	ldr	r3, [r1, #0]
 8009c30:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c34:	2b01      	cmp	r3, #1
 8009c36:	d10c      	bne.n	8009c52 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d104      	bne.n	8009c48 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009c3e:	2100      	movs	r1, #0
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	f000 f965 	bl	8009f10 <USB_SetDevSpeed>
 8009c46:	e008      	b.n	8009c5a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009c48:	2101      	movs	r1, #1
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f000 f960 	bl	8009f10 <USB_SetDevSpeed>
 8009c50:	e003      	b.n	8009c5a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009c52:	2103      	movs	r1, #3
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f000 f95b 	bl	8009f10 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009c5a:	2110      	movs	r1, #16
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f000 f8f3 	bl	8009e48 <USB_FlushTxFifo>
 8009c62:	4603      	mov	r3, r0
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d001      	beq.n	8009c6c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8009c68:	2301      	movs	r3, #1
 8009c6a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f000 f91f 	bl	8009eb0 <USB_FlushRxFifo>
 8009c72:	4603      	mov	r3, r0
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d001      	beq.n	8009c7c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8009c78:	2301      	movs	r3, #1
 8009c7a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c82:	461a      	mov	r2, r3
 8009c84:	2300      	movs	r3, #0
 8009c86:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c8e:	461a      	mov	r2, r3
 8009c90:	2300      	movs	r3, #0
 8009c92:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	613b      	str	r3, [r7, #16]
 8009ca4:	e043      	b.n	8009d2e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	015a      	lsls	r2, r3, #5
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	4413      	add	r3, r2
 8009cae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009cb8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009cbc:	d118      	bne.n	8009cf0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8009cbe:	693b      	ldr	r3, [r7, #16]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d10a      	bne.n	8009cda <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	015a      	lsls	r2, r3, #5
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	4413      	add	r3, r2
 8009ccc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cd0:	461a      	mov	r2, r3
 8009cd2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009cd6:	6013      	str	r3, [r2, #0]
 8009cd8:	e013      	b.n	8009d02 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	015a      	lsls	r2, r3, #5
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	4413      	add	r3, r2
 8009ce2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ce6:	461a      	mov	r2, r3
 8009ce8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009cec:	6013      	str	r3, [r2, #0]
 8009cee:	e008      	b.n	8009d02 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009cf0:	693b      	ldr	r3, [r7, #16]
 8009cf2:	015a      	lsls	r2, r3, #5
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	4413      	add	r3, r2
 8009cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009cfc:	461a      	mov	r2, r3
 8009cfe:	2300      	movs	r3, #0
 8009d00:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009d02:	693b      	ldr	r3, [r7, #16]
 8009d04:	015a      	lsls	r2, r3, #5
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	4413      	add	r3, r2
 8009d0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d0e:	461a      	mov	r2, r3
 8009d10:	2300      	movs	r3, #0
 8009d12:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009d14:	693b      	ldr	r3, [r7, #16]
 8009d16:	015a      	lsls	r2, r3, #5
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	4413      	add	r3, r2
 8009d1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d20:	461a      	mov	r2, r3
 8009d22:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009d26:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	3301      	adds	r3, #1
 8009d2c:	613b      	str	r3, [r7, #16]
 8009d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d30:	693a      	ldr	r2, [r7, #16]
 8009d32:	429a      	cmp	r2, r3
 8009d34:	d3b7      	bcc.n	8009ca6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009d36:	2300      	movs	r3, #0
 8009d38:	613b      	str	r3, [r7, #16]
 8009d3a:	e043      	b.n	8009dc4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	015a      	lsls	r2, r3, #5
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	4413      	add	r3, r2
 8009d44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009d4e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009d52:	d118      	bne.n	8009d86 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d10a      	bne.n	8009d70 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009d5a:	693b      	ldr	r3, [r7, #16]
 8009d5c:	015a      	lsls	r2, r3, #5
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	4413      	add	r3, r2
 8009d62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d66:	461a      	mov	r2, r3
 8009d68:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009d6c:	6013      	str	r3, [r2, #0]
 8009d6e:	e013      	b.n	8009d98 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009d70:	693b      	ldr	r3, [r7, #16]
 8009d72:	015a      	lsls	r2, r3, #5
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	4413      	add	r3, r2
 8009d78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009d82:	6013      	str	r3, [r2, #0]
 8009d84:	e008      	b.n	8009d98 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	015a      	lsls	r2, r3, #5
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	4413      	add	r3, r2
 8009d8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d92:	461a      	mov	r2, r3
 8009d94:	2300      	movs	r3, #0
 8009d96:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009d98:	693b      	ldr	r3, [r7, #16]
 8009d9a:	015a      	lsls	r2, r3, #5
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	4413      	add	r3, r2
 8009da0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009da4:	461a      	mov	r2, r3
 8009da6:	2300      	movs	r3, #0
 8009da8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	015a      	lsls	r2, r3, #5
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	4413      	add	r3, r2
 8009db2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009db6:	461a      	mov	r2, r3
 8009db8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009dbc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	613b      	str	r3, [r7, #16]
 8009dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc6:	693a      	ldr	r2, [r7, #16]
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d3b7      	bcc.n	8009d3c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dd2:	691b      	ldr	r3, [r3, #16]
 8009dd4:	68fa      	ldr	r2, [r7, #12]
 8009dd6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009dda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009dde:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2200      	movs	r2, #0
 8009de4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009dec:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d105      	bne.n	8009e00 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	699b      	ldr	r3, [r3, #24]
 8009df8:	f043 0210 	orr.w	r2, r3, #16
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	699a      	ldr	r2, [r3, #24]
 8009e04:	4b0f      	ldr	r3, [pc, #60]	; (8009e44 <USB_DevInit+0x2c4>)
 8009e06:	4313      	orrs	r3, r2
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d005      	beq.n	8009e1e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	699b      	ldr	r3, [r3, #24]
 8009e16:	f043 0208 	orr.w	r2, r3, #8
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009e1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e20:	2b01      	cmp	r3, #1
 8009e22:	d107      	bne.n	8009e34 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	699b      	ldr	r3, [r3, #24]
 8009e28:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009e2c:	f043 0304 	orr.w	r3, r3, #4
 8009e30:	687a      	ldr	r2, [r7, #4]
 8009e32:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009e34:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e36:	4618      	mov	r0, r3
 8009e38:	3718      	adds	r7, #24
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009e40:	b004      	add	sp, #16
 8009e42:	4770      	bx	lr
 8009e44:	803c3800 	.word	0x803c3800

08009e48 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b085      	sub	sp, #20
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009e52:	2300      	movs	r3, #0
 8009e54:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	3301      	adds	r3, #1
 8009e5a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	4a13      	ldr	r2, [pc, #76]	; (8009eac <USB_FlushTxFifo+0x64>)
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d901      	bls.n	8009e68 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009e64:	2303      	movs	r3, #3
 8009e66:	e01b      	b.n	8009ea0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	691b      	ldr	r3, [r3, #16]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	daf2      	bge.n	8009e56 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009e70:	2300      	movs	r3, #0
 8009e72:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	019b      	lsls	r3, r3, #6
 8009e78:	f043 0220 	orr.w	r2, r3, #32
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	3301      	adds	r3, #1
 8009e84:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	4a08      	ldr	r2, [pc, #32]	; (8009eac <USB_FlushTxFifo+0x64>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	d901      	bls.n	8009e92 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009e8e:	2303      	movs	r3, #3
 8009e90:	e006      	b.n	8009ea0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	691b      	ldr	r3, [r3, #16]
 8009e96:	f003 0320 	and.w	r3, r3, #32
 8009e9a:	2b20      	cmp	r3, #32
 8009e9c:	d0f0      	beq.n	8009e80 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009e9e:	2300      	movs	r3, #0
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3714      	adds	r7, #20
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eaa:	4770      	bx	lr
 8009eac:	00030d40 	.word	0x00030d40

08009eb0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b085      	sub	sp, #20
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	4a11      	ldr	r2, [pc, #68]	; (8009f0c <USB_FlushRxFifo+0x5c>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d901      	bls.n	8009ece <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009eca:	2303      	movs	r3, #3
 8009ecc:	e018      	b.n	8009f00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	691b      	ldr	r3, [r3, #16]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	daf2      	bge.n	8009ebc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2210      	movs	r2, #16
 8009ede:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	4a08      	ldr	r2, [pc, #32]	; (8009f0c <USB_FlushRxFifo+0x5c>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d901      	bls.n	8009ef2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009eee:	2303      	movs	r3, #3
 8009ef0:	e006      	b.n	8009f00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	691b      	ldr	r3, [r3, #16]
 8009ef6:	f003 0310 	and.w	r3, r3, #16
 8009efa:	2b10      	cmp	r3, #16
 8009efc:	d0f0      	beq.n	8009ee0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009efe:	2300      	movs	r3, #0
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3714      	adds	r7, #20
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr
 8009f0c:	00030d40 	.word	0x00030d40

08009f10 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009f10:	b480      	push	{r7}
 8009f12:	b085      	sub	sp, #20
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	460b      	mov	r3, r1
 8009f1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	78fb      	ldrb	r3, [r7, #3]
 8009f2a:	68f9      	ldr	r1, [r7, #12]
 8009f2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009f30:	4313      	orrs	r3, r2
 8009f32:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009f34:	2300      	movs	r3, #0
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	3714      	adds	r7, #20
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f40:	4770      	bx	lr

08009f42 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009f42:	b480      	push	{r7}
 8009f44:	b087      	sub	sp, #28
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f54:	689b      	ldr	r3, [r3, #8]
 8009f56:	f003 0306 	and.w	r3, r3, #6
 8009f5a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d102      	bne.n	8009f68 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009f62:	2300      	movs	r3, #0
 8009f64:	75fb      	strb	r3, [r7, #23]
 8009f66:	e00a      	b.n	8009f7e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	2b02      	cmp	r3, #2
 8009f6c:	d002      	beq.n	8009f74 <USB_GetDevSpeed+0x32>
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	2b06      	cmp	r3, #6
 8009f72:	d102      	bne.n	8009f7a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009f74:	2302      	movs	r3, #2
 8009f76:	75fb      	strb	r3, [r7, #23]
 8009f78:	e001      	b.n	8009f7e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009f7a:	230f      	movs	r3, #15
 8009f7c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009f7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	371c      	adds	r7, #28
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b085      	sub	sp, #20
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
 8009f94:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	781b      	ldrb	r3, [r3, #0]
 8009f9e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009fa0:	683b      	ldr	r3, [r7, #0]
 8009fa2:	785b      	ldrb	r3, [r3, #1]
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d13a      	bne.n	800a01e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fae:	69da      	ldr	r2, [r3, #28]
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	781b      	ldrb	r3, [r3, #0]
 8009fb4:	f003 030f 	and.w	r3, r3, #15
 8009fb8:	2101      	movs	r1, #1
 8009fba:	fa01 f303 	lsl.w	r3, r1, r3
 8009fbe:	b29b      	uxth	r3, r3
 8009fc0:	68f9      	ldr	r1, [r7, #12]
 8009fc2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	015a      	lsls	r2, r3, #5
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	4413      	add	r3, r2
 8009fd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d155      	bne.n	800a08c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	015a      	lsls	r2, r3, #5
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	4413      	add	r3, r2
 8009fe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fec:	681a      	ldr	r2, [r3, #0]
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	68db      	ldr	r3, [r3, #12]
 8009ff2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	791b      	ldrb	r3, [r3, #4]
 8009ffa:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009ffc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	059b      	lsls	r3, r3, #22
 800a002:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a004:	4313      	orrs	r3, r2
 800a006:	68ba      	ldr	r2, [r7, #8]
 800a008:	0151      	lsls	r1, r2, #5
 800a00a:	68fa      	ldr	r2, [r7, #12]
 800a00c:	440a      	add	r2, r1
 800a00e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a012:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a016:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a01a:	6013      	str	r3, [r2, #0]
 800a01c:	e036      	b.n	800a08c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a024:	69da      	ldr	r2, [r3, #28]
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	781b      	ldrb	r3, [r3, #0]
 800a02a:	f003 030f 	and.w	r3, r3, #15
 800a02e:	2101      	movs	r1, #1
 800a030:	fa01 f303 	lsl.w	r3, r1, r3
 800a034:	041b      	lsls	r3, r3, #16
 800a036:	68f9      	ldr	r1, [r7, #12]
 800a038:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a03c:	4313      	orrs	r3, r2
 800a03e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	015a      	lsls	r2, r3, #5
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	4413      	add	r3, r2
 800a048:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a052:	2b00      	cmp	r3, #0
 800a054:	d11a      	bne.n	800a08c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	015a      	lsls	r2, r3, #5
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	4413      	add	r3, r2
 800a05e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a062:	681a      	ldr	r2, [r3, #0]
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	68db      	ldr	r3, [r3, #12]
 800a068:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	791b      	ldrb	r3, [r3, #4]
 800a070:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a072:	430b      	orrs	r3, r1
 800a074:	4313      	orrs	r3, r2
 800a076:	68ba      	ldr	r2, [r7, #8]
 800a078:	0151      	lsls	r1, r2, #5
 800a07a:	68fa      	ldr	r2, [r7, #12]
 800a07c:	440a      	add	r2, r1
 800a07e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a082:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a086:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a08a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3714      	adds	r7, #20
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr
	...

0800a09c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b085      	sub	sp, #20
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
 800a0a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	781b      	ldrb	r3, [r3, #0]
 800a0ae:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	785b      	ldrb	r3, [r3, #1]
 800a0b4:	2b01      	cmp	r3, #1
 800a0b6:	d161      	bne.n	800a17c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	015a      	lsls	r2, r3, #5
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	4413      	add	r3, r2
 800a0c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a0ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a0ce:	d11f      	bne.n	800a110 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	015a      	lsls	r2, r3, #5
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	4413      	add	r3, r2
 800a0d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	68ba      	ldr	r2, [r7, #8]
 800a0e0:	0151      	lsls	r1, r2, #5
 800a0e2:	68fa      	ldr	r2, [r7, #12]
 800a0e4:	440a      	add	r2, r1
 800a0e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0ea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a0ee:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a0f0:	68bb      	ldr	r3, [r7, #8]
 800a0f2:	015a      	lsls	r2, r3, #5
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	4413      	add	r3, r2
 800a0f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	68ba      	ldr	r2, [r7, #8]
 800a100:	0151      	lsls	r1, r2, #5
 800a102:	68fa      	ldr	r2, [r7, #12]
 800a104:	440a      	add	r2, r1
 800a106:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a10a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a10e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a116:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	781b      	ldrb	r3, [r3, #0]
 800a11c:	f003 030f 	and.w	r3, r3, #15
 800a120:	2101      	movs	r1, #1
 800a122:	fa01 f303 	lsl.w	r3, r1, r3
 800a126:	b29b      	uxth	r3, r3
 800a128:	43db      	mvns	r3, r3
 800a12a:	68f9      	ldr	r1, [r7, #12]
 800a12c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a130:	4013      	ands	r3, r2
 800a132:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a13a:	69da      	ldr	r2, [r3, #28]
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	781b      	ldrb	r3, [r3, #0]
 800a140:	f003 030f 	and.w	r3, r3, #15
 800a144:	2101      	movs	r1, #1
 800a146:	fa01 f303 	lsl.w	r3, r1, r3
 800a14a:	b29b      	uxth	r3, r3
 800a14c:	43db      	mvns	r3, r3
 800a14e:	68f9      	ldr	r1, [r7, #12]
 800a150:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a154:	4013      	ands	r3, r2
 800a156:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	015a      	lsls	r2, r3, #5
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	4413      	add	r3, r2
 800a160:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a164:	681a      	ldr	r2, [r3, #0]
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	0159      	lsls	r1, r3, #5
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	440b      	add	r3, r1
 800a16e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a172:	4619      	mov	r1, r3
 800a174:	4b35      	ldr	r3, [pc, #212]	; (800a24c <USB_DeactivateEndpoint+0x1b0>)
 800a176:	4013      	ands	r3, r2
 800a178:	600b      	str	r3, [r1, #0]
 800a17a:	e060      	b.n	800a23e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	015a      	lsls	r2, r3, #5
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	4413      	add	r3, r2
 800a184:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a18e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a192:	d11f      	bne.n	800a1d4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	015a      	lsls	r2, r3, #5
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	4413      	add	r3, r2
 800a19c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	68ba      	ldr	r2, [r7, #8]
 800a1a4:	0151      	lsls	r1, r2, #5
 800a1a6:	68fa      	ldr	r2, [r7, #12]
 800a1a8:	440a      	add	r2, r1
 800a1aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1ae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a1b2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a1b4:	68bb      	ldr	r3, [r7, #8]
 800a1b6:	015a      	lsls	r2, r3, #5
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	4413      	add	r3, r2
 800a1bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	68ba      	ldr	r2, [r7, #8]
 800a1c4:	0151      	lsls	r1, r2, #5
 800a1c6:	68fa      	ldr	r2, [r7, #12]
 800a1c8:	440a      	add	r2, r1
 800a1ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a1d2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	781b      	ldrb	r3, [r3, #0]
 800a1e0:	f003 030f 	and.w	r3, r3, #15
 800a1e4:	2101      	movs	r1, #1
 800a1e6:	fa01 f303 	lsl.w	r3, r1, r3
 800a1ea:	041b      	lsls	r3, r3, #16
 800a1ec:	43db      	mvns	r3, r3
 800a1ee:	68f9      	ldr	r1, [r7, #12]
 800a1f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a1f4:	4013      	ands	r3, r2
 800a1f6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1fe:	69da      	ldr	r2, [r3, #28]
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	781b      	ldrb	r3, [r3, #0]
 800a204:	f003 030f 	and.w	r3, r3, #15
 800a208:	2101      	movs	r1, #1
 800a20a:	fa01 f303 	lsl.w	r3, r1, r3
 800a20e:	041b      	lsls	r3, r3, #16
 800a210:	43db      	mvns	r3, r3
 800a212:	68f9      	ldr	r1, [r7, #12]
 800a214:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a218:	4013      	ands	r3, r2
 800a21a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	015a      	lsls	r2, r3, #5
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	4413      	add	r3, r2
 800a224:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	0159      	lsls	r1, r3, #5
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	440b      	add	r3, r1
 800a232:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a236:	4619      	mov	r1, r3
 800a238:	4b05      	ldr	r3, [pc, #20]	; (800a250 <USB_DeactivateEndpoint+0x1b4>)
 800a23a:	4013      	ands	r3, r2
 800a23c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a23e:	2300      	movs	r3, #0
}
 800a240:	4618      	mov	r0, r3
 800a242:	3714      	adds	r7, #20
 800a244:	46bd      	mov	sp, r7
 800a246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24a:	4770      	bx	lr
 800a24c:	ec337800 	.word	0xec337800
 800a250:	eff37800 	.word	0xeff37800

0800a254 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b08a      	sub	sp, #40	; 0x28
 800a258:	af02      	add	r7, sp, #8
 800a25a:	60f8      	str	r0, [r7, #12]
 800a25c:	60b9      	str	r1, [r7, #8]
 800a25e:	4613      	mov	r3, r2
 800a260:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	785b      	ldrb	r3, [r3, #1]
 800a270:	2b01      	cmp	r3, #1
 800a272:	f040 815c 	bne.w	800a52e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	699b      	ldr	r3, [r3, #24]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d132      	bne.n	800a2e4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a27e:	69bb      	ldr	r3, [r7, #24]
 800a280:	015a      	lsls	r2, r3, #5
 800a282:	69fb      	ldr	r3, [r7, #28]
 800a284:	4413      	add	r3, r2
 800a286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a28a:	691b      	ldr	r3, [r3, #16]
 800a28c:	69ba      	ldr	r2, [r7, #24]
 800a28e:	0151      	lsls	r1, r2, #5
 800a290:	69fa      	ldr	r2, [r7, #28]
 800a292:	440a      	add	r2, r1
 800a294:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a298:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a29c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a2a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a2a2:	69bb      	ldr	r3, [r7, #24]
 800a2a4:	015a      	lsls	r2, r3, #5
 800a2a6:	69fb      	ldr	r3, [r7, #28]
 800a2a8:	4413      	add	r3, r2
 800a2aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a2ae:	691b      	ldr	r3, [r3, #16]
 800a2b0:	69ba      	ldr	r2, [r7, #24]
 800a2b2:	0151      	lsls	r1, r2, #5
 800a2b4:	69fa      	ldr	r2, [r7, #28]
 800a2b6:	440a      	add	r2, r1
 800a2b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a2bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a2c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a2c2:	69bb      	ldr	r3, [r7, #24]
 800a2c4:	015a      	lsls	r2, r3, #5
 800a2c6:	69fb      	ldr	r3, [r7, #28]
 800a2c8:	4413      	add	r3, r2
 800a2ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a2ce:	691b      	ldr	r3, [r3, #16]
 800a2d0:	69ba      	ldr	r2, [r7, #24]
 800a2d2:	0151      	lsls	r1, r2, #5
 800a2d4:	69fa      	ldr	r2, [r7, #28]
 800a2d6:	440a      	add	r2, r1
 800a2d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a2dc:	0cdb      	lsrs	r3, r3, #19
 800a2de:	04db      	lsls	r3, r3, #19
 800a2e0:	6113      	str	r3, [r2, #16]
 800a2e2:	e074      	b.n	800a3ce <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a2e4:	69bb      	ldr	r3, [r7, #24]
 800a2e6:	015a      	lsls	r2, r3, #5
 800a2e8:	69fb      	ldr	r3, [r7, #28]
 800a2ea:	4413      	add	r3, r2
 800a2ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a2f0:	691b      	ldr	r3, [r3, #16]
 800a2f2:	69ba      	ldr	r2, [r7, #24]
 800a2f4:	0151      	lsls	r1, r2, #5
 800a2f6:	69fa      	ldr	r2, [r7, #28]
 800a2f8:	440a      	add	r2, r1
 800a2fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a2fe:	0cdb      	lsrs	r3, r3, #19
 800a300:	04db      	lsls	r3, r3, #19
 800a302:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a304:	69bb      	ldr	r3, [r7, #24]
 800a306:	015a      	lsls	r2, r3, #5
 800a308:	69fb      	ldr	r3, [r7, #28]
 800a30a:	4413      	add	r3, r2
 800a30c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a310:	691b      	ldr	r3, [r3, #16]
 800a312:	69ba      	ldr	r2, [r7, #24]
 800a314:	0151      	lsls	r1, r2, #5
 800a316:	69fa      	ldr	r2, [r7, #28]
 800a318:	440a      	add	r2, r1
 800a31a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a31e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a322:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a326:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a328:	69bb      	ldr	r3, [r7, #24]
 800a32a:	015a      	lsls	r2, r3, #5
 800a32c:	69fb      	ldr	r3, [r7, #28]
 800a32e:	4413      	add	r3, r2
 800a330:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a334:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	6999      	ldr	r1, [r3, #24]
 800a33a:	68bb      	ldr	r3, [r7, #8]
 800a33c:	68db      	ldr	r3, [r3, #12]
 800a33e:	440b      	add	r3, r1
 800a340:	1e59      	subs	r1, r3, #1
 800a342:	68bb      	ldr	r3, [r7, #8]
 800a344:	68db      	ldr	r3, [r3, #12]
 800a346:	fbb1 f3f3 	udiv	r3, r1, r3
 800a34a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800a34c:	4b9d      	ldr	r3, [pc, #628]	; (800a5c4 <USB_EPStartXfer+0x370>)
 800a34e:	400b      	ands	r3, r1
 800a350:	69b9      	ldr	r1, [r7, #24]
 800a352:	0148      	lsls	r0, r1, #5
 800a354:	69f9      	ldr	r1, [r7, #28]
 800a356:	4401      	add	r1, r0
 800a358:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a35c:	4313      	orrs	r3, r2
 800a35e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a360:	69bb      	ldr	r3, [r7, #24]
 800a362:	015a      	lsls	r2, r3, #5
 800a364:	69fb      	ldr	r3, [r7, #28]
 800a366:	4413      	add	r3, r2
 800a368:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a36c:	691a      	ldr	r2, [r3, #16]
 800a36e:	68bb      	ldr	r3, [r7, #8]
 800a370:	699b      	ldr	r3, [r3, #24]
 800a372:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a376:	69b9      	ldr	r1, [r7, #24]
 800a378:	0148      	lsls	r0, r1, #5
 800a37a:	69f9      	ldr	r1, [r7, #28]
 800a37c:	4401      	add	r1, r0
 800a37e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a382:	4313      	orrs	r3, r2
 800a384:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	791b      	ldrb	r3, [r3, #4]
 800a38a:	2b01      	cmp	r3, #1
 800a38c:	d11f      	bne.n	800a3ce <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a38e:	69bb      	ldr	r3, [r7, #24]
 800a390:	015a      	lsls	r2, r3, #5
 800a392:	69fb      	ldr	r3, [r7, #28]
 800a394:	4413      	add	r3, r2
 800a396:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a39a:	691b      	ldr	r3, [r3, #16]
 800a39c:	69ba      	ldr	r2, [r7, #24]
 800a39e:	0151      	lsls	r1, r2, #5
 800a3a0:	69fa      	ldr	r2, [r7, #28]
 800a3a2:	440a      	add	r2, r1
 800a3a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3a8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800a3ac:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800a3ae:	69bb      	ldr	r3, [r7, #24]
 800a3b0:	015a      	lsls	r2, r3, #5
 800a3b2:	69fb      	ldr	r3, [r7, #28]
 800a3b4:	4413      	add	r3, r2
 800a3b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3ba:	691b      	ldr	r3, [r3, #16]
 800a3bc:	69ba      	ldr	r2, [r7, #24]
 800a3be:	0151      	lsls	r1, r2, #5
 800a3c0:	69fa      	ldr	r2, [r7, #28]
 800a3c2:	440a      	add	r2, r1
 800a3c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a3c8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a3cc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800a3ce:	79fb      	ldrb	r3, [r7, #7]
 800a3d0:	2b01      	cmp	r3, #1
 800a3d2:	d14b      	bne.n	800a46c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	695b      	ldr	r3, [r3, #20]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d009      	beq.n	800a3f0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a3dc:	69bb      	ldr	r3, [r7, #24]
 800a3de:	015a      	lsls	r2, r3, #5
 800a3e0:	69fb      	ldr	r3, [r7, #28]
 800a3e2:	4413      	add	r3, r2
 800a3e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a3e8:	461a      	mov	r2, r3
 800a3ea:	68bb      	ldr	r3, [r7, #8]
 800a3ec:	695b      	ldr	r3, [r3, #20]
 800a3ee:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	791b      	ldrb	r3, [r3, #4]
 800a3f4:	2b01      	cmp	r3, #1
 800a3f6:	d128      	bne.n	800a44a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a3f8:	69fb      	ldr	r3, [r7, #28]
 800a3fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a404:	2b00      	cmp	r3, #0
 800a406:	d110      	bne.n	800a42a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a408:	69bb      	ldr	r3, [r7, #24]
 800a40a:	015a      	lsls	r2, r3, #5
 800a40c:	69fb      	ldr	r3, [r7, #28]
 800a40e:	4413      	add	r3, r2
 800a410:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	69ba      	ldr	r2, [r7, #24]
 800a418:	0151      	lsls	r1, r2, #5
 800a41a:	69fa      	ldr	r2, [r7, #28]
 800a41c:	440a      	add	r2, r1
 800a41e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a422:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a426:	6013      	str	r3, [r2, #0]
 800a428:	e00f      	b.n	800a44a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a42a:	69bb      	ldr	r3, [r7, #24]
 800a42c:	015a      	lsls	r2, r3, #5
 800a42e:	69fb      	ldr	r3, [r7, #28]
 800a430:	4413      	add	r3, r2
 800a432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	69ba      	ldr	r2, [r7, #24]
 800a43a:	0151      	lsls	r1, r2, #5
 800a43c:	69fa      	ldr	r2, [r7, #28]
 800a43e:	440a      	add	r2, r1
 800a440:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a448:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a44a:	69bb      	ldr	r3, [r7, #24]
 800a44c:	015a      	lsls	r2, r3, #5
 800a44e:	69fb      	ldr	r3, [r7, #28]
 800a450:	4413      	add	r3, r2
 800a452:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	69ba      	ldr	r2, [r7, #24]
 800a45a:	0151      	lsls	r1, r2, #5
 800a45c:	69fa      	ldr	r2, [r7, #28]
 800a45e:	440a      	add	r2, r1
 800a460:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a464:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a468:	6013      	str	r3, [r2, #0]
 800a46a:	e133      	b.n	800a6d4 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a46c:	69bb      	ldr	r3, [r7, #24]
 800a46e:	015a      	lsls	r2, r3, #5
 800a470:	69fb      	ldr	r3, [r7, #28]
 800a472:	4413      	add	r3, r2
 800a474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	69ba      	ldr	r2, [r7, #24]
 800a47c:	0151      	lsls	r1, r2, #5
 800a47e:	69fa      	ldr	r2, [r7, #28]
 800a480:	440a      	add	r2, r1
 800a482:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a486:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a48a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	791b      	ldrb	r3, [r3, #4]
 800a490:	2b01      	cmp	r3, #1
 800a492:	d015      	beq.n	800a4c0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	699b      	ldr	r3, [r3, #24]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	f000 811b 	beq.w	800a6d4 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a49e:	69fb      	ldr	r3, [r7, #28]
 800a4a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	781b      	ldrb	r3, [r3, #0]
 800a4aa:	f003 030f 	and.w	r3, r3, #15
 800a4ae:	2101      	movs	r1, #1
 800a4b0:	fa01 f303 	lsl.w	r3, r1, r3
 800a4b4:	69f9      	ldr	r1, [r7, #28]
 800a4b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	634b      	str	r3, [r1, #52]	; 0x34
 800a4be:	e109      	b.n	800a6d4 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a4c0:	69fb      	ldr	r3, [r7, #28]
 800a4c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d110      	bne.n	800a4f2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a4d0:	69bb      	ldr	r3, [r7, #24]
 800a4d2:	015a      	lsls	r2, r3, #5
 800a4d4:	69fb      	ldr	r3, [r7, #28]
 800a4d6:	4413      	add	r3, r2
 800a4d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	69ba      	ldr	r2, [r7, #24]
 800a4e0:	0151      	lsls	r1, r2, #5
 800a4e2:	69fa      	ldr	r2, [r7, #28]
 800a4e4:	440a      	add	r2, r1
 800a4e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a4ea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a4ee:	6013      	str	r3, [r2, #0]
 800a4f0:	e00f      	b.n	800a512 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a4f2:	69bb      	ldr	r3, [r7, #24]
 800a4f4:	015a      	lsls	r2, r3, #5
 800a4f6:	69fb      	ldr	r3, [r7, #28]
 800a4f8:	4413      	add	r3, r2
 800a4fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	69ba      	ldr	r2, [r7, #24]
 800a502:	0151      	lsls	r1, r2, #5
 800a504:	69fa      	ldr	r2, [r7, #28]
 800a506:	440a      	add	r2, r1
 800a508:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a50c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a510:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	6919      	ldr	r1, [r3, #16]
 800a516:	68bb      	ldr	r3, [r7, #8]
 800a518:	781a      	ldrb	r2, [r3, #0]
 800a51a:	68bb      	ldr	r3, [r7, #8]
 800a51c:	699b      	ldr	r3, [r3, #24]
 800a51e:	b298      	uxth	r0, r3
 800a520:	79fb      	ldrb	r3, [r7, #7]
 800a522:	9300      	str	r3, [sp, #0]
 800a524:	4603      	mov	r3, r0
 800a526:	68f8      	ldr	r0, [r7, #12]
 800a528:	f000 fade 	bl	800aae8 <USB_WritePacket>
 800a52c:	e0d2      	b.n	800a6d4 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a52e:	69bb      	ldr	r3, [r7, #24]
 800a530:	015a      	lsls	r2, r3, #5
 800a532:	69fb      	ldr	r3, [r7, #28]
 800a534:	4413      	add	r3, r2
 800a536:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a53a:	691b      	ldr	r3, [r3, #16]
 800a53c:	69ba      	ldr	r2, [r7, #24]
 800a53e:	0151      	lsls	r1, r2, #5
 800a540:	69fa      	ldr	r2, [r7, #28]
 800a542:	440a      	add	r2, r1
 800a544:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a548:	0cdb      	lsrs	r3, r3, #19
 800a54a:	04db      	lsls	r3, r3, #19
 800a54c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a54e:	69bb      	ldr	r3, [r7, #24]
 800a550:	015a      	lsls	r2, r3, #5
 800a552:	69fb      	ldr	r3, [r7, #28]
 800a554:	4413      	add	r3, r2
 800a556:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a55a:	691b      	ldr	r3, [r3, #16]
 800a55c:	69ba      	ldr	r2, [r7, #24]
 800a55e:	0151      	lsls	r1, r2, #5
 800a560:	69fa      	ldr	r2, [r7, #28]
 800a562:	440a      	add	r2, r1
 800a564:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a568:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a56c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a570:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800a572:	68bb      	ldr	r3, [r7, #8]
 800a574:	699b      	ldr	r3, [r3, #24]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d126      	bne.n	800a5c8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a57a:	69bb      	ldr	r3, [r7, #24]
 800a57c:	015a      	lsls	r2, r3, #5
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	4413      	add	r3, r2
 800a582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a586:	691a      	ldr	r2, [r3, #16]
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	68db      	ldr	r3, [r3, #12]
 800a58c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a590:	69b9      	ldr	r1, [r7, #24]
 800a592:	0148      	lsls	r0, r1, #5
 800a594:	69f9      	ldr	r1, [r7, #28]
 800a596:	4401      	add	r1, r0
 800a598:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a59c:	4313      	orrs	r3, r2
 800a59e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a5a0:	69bb      	ldr	r3, [r7, #24]
 800a5a2:	015a      	lsls	r2, r3, #5
 800a5a4:	69fb      	ldr	r3, [r7, #28]
 800a5a6:	4413      	add	r3, r2
 800a5a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5ac:	691b      	ldr	r3, [r3, #16]
 800a5ae:	69ba      	ldr	r2, [r7, #24]
 800a5b0:	0151      	lsls	r1, r2, #5
 800a5b2:	69fa      	ldr	r2, [r7, #28]
 800a5b4:	440a      	add	r2, r1
 800a5b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a5ba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a5be:	6113      	str	r3, [r2, #16]
 800a5c0:	e03a      	b.n	800a638 <USB_EPStartXfer+0x3e4>
 800a5c2:	bf00      	nop
 800a5c4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	699a      	ldr	r2, [r3, #24]
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	68db      	ldr	r3, [r3, #12]
 800a5d0:	4413      	add	r3, r2
 800a5d2:	1e5a      	subs	r2, r3, #1
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	68db      	ldr	r3, [r3, #12]
 800a5d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5dc:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	68db      	ldr	r3, [r3, #12]
 800a5e2:	8afa      	ldrh	r2, [r7, #22]
 800a5e4:	fb03 f202 	mul.w	r2, r3, r2
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a5ec:	69bb      	ldr	r3, [r7, #24]
 800a5ee:	015a      	lsls	r2, r3, #5
 800a5f0:	69fb      	ldr	r3, [r7, #28]
 800a5f2:	4413      	add	r3, r2
 800a5f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a5f8:	691a      	ldr	r2, [r3, #16]
 800a5fa:	8afb      	ldrh	r3, [r7, #22]
 800a5fc:	04d9      	lsls	r1, r3, #19
 800a5fe:	4b38      	ldr	r3, [pc, #224]	; (800a6e0 <USB_EPStartXfer+0x48c>)
 800a600:	400b      	ands	r3, r1
 800a602:	69b9      	ldr	r1, [r7, #24]
 800a604:	0148      	lsls	r0, r1, #5
 800a606:	69f9      	ldr	r1, [r7, #28]
 800a608:	4401      	add	r1, r0
 800a60a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a60e:	4313      	orrs	r3, r2
 800a610:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a612:	69bb      	ldr	r3, [r7, #24]
 800a614:	015a      	lsls	r2, r3, #5
 800a616:	69fb      	ldr	r3, [r7, #28]
 800a618:	4413      	add	r3, r2
 800a61a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a61e:	691a      	ldr	r2, [r3, #16]
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	69db      	ldr	r3, [r3, #28]
 800a624:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a628:	69b9      	ldr	r1, [r7, #24]
 800a62a:	0148      	lsls	r0, r1, #5
 800a62c:	69f9      	ldr	r1, [r7, #28]
 800a62e:	4401      	add	r1, r0
 800a630:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a634:	4313      	orrs	r3, r2
 800a636:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a638:	79fb      	ldrb	r3, [r7, #7]
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	d10d      	bne.n	800a65a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	691b      	ldr	r3, [r3, #16]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d009      	beq.n	800a65a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	6919      	ldr	r1, [r3, #16]
 800a64a:	69bb      	ldr	r3, [r7, #24]
 800a64c:	015a      	lsls	r2, r3, #5
 800a64e:	69fb      	ldr	r3, [r7, #28]
 800a650:	4413      	add	r3, r2
 800a652:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a656:	460a      	mov	r2, r1
 800a658:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	791b      	ldrb	r3, [r3, #4]
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d128      	bne.n	800a6b4 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a662:	69fb      	ldr	r3, [r7, #28]
 800a664:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a668:	689b      	ldr	r3, [r3, #8]
 800a66a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d110      	bne.n	800a694 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a672:	69bb      	ldr	r3, [r7, #24]
 800a674:	015a      	lsls	r2, r3, #5
 800a676:	69fb      	ldr	r3, [r7, #28]
 800a678:	4413      	add	r3, r2
 800a67a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	69ba      	ldr	r2, [r7, #24]
 800a682:	0151      	lsls	r1, r2, #5
 800a684:	69fa      	ldr	r2, [r7, #28]
 800a686:	440a      	add	r2, r1
 800a688:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a68c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a690:	6013      	str	r3, [r2, #0]
 800a692:	e00f      	b.n	800a6b4 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a694:	69bb      	ldr	r3, [r7, #24]
 800a696:	015a      	lsls	r2, r3, #5
 800a698:	69fb      	ldr	r3, [r7, #28]
 800a69a:	4413      	add	r3, r2
 800a69c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	69ba      	ldr	r2, [r7, #24]
 800a6a4:	0151      	lsls	r1, r2, #5
 800a6a6:	69fa      	ldr	r2, [r7, #28]
 800a6a8:	440a      	add	r2, r1
 800a6aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a6ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a6b2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a6b4:	69bb      	ldr	r3, [r7, #24]
 800a6b6:	015a      	lsls	r2, r3, #5
 800a6b8:	69fb      	ldr	r3, [r7, #28]
 800a6ba:	4413      	add	r3, r2
 800a6bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	69ba      	ldr	r2, [r7, #24]
 800a6c4:	0151      	lsls	r1, r2, #5
 800a6c6:	69fa      	ldr	r2, [r7, #28]
 800a6c8:	440a      	add	r2, r1
 800a6ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a6ce:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a6d2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a6d4:	2300      	movs	r3, #0
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3720      	adds	r7, #32
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}
 800a6de:	bf00      	nop
 800a6e0:	1ff80000 	.word	0x1ff80000

0800a6e4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b087      	sub	sp, #28
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	60f8      	str	r0, [r7, #12]
 800a6ec:	60b9      	str	r1, [r7, #8]
 800a6ee:	4613      	mov	r3, r2
 800a6f0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	781b      	ldrb	r3, [r3, #0]
 800a6fa:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a6fc:	68bb      	ldr	r3, [r7, #8]
 800a6fe:	785b      	ldrb	r3, [r3, #1]
 800a700:	2b01      	cmp	r3, #1
 800a702:	f040 80ce 	bne.w	800a8a2 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	699b      	ldr	r3, [r3, #24]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d132      	bne.n	800a774 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a70e:	693b      	ldr	r3, [r7, #16]
 800a710:	015a      	lsls	r2, r3, #5
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	4413      	add	r3, r2
 800a716:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a71a:	691b      	ldr	r3, [r3, #16]
 800a71c:	693a      	ldr	r2, [r7, #16]
 800a71e:	0151      	lsls	r1, r2, #5
 800a720:	697a      	ldr	r2, [r7, #20]
 800a722:	440a      	add	r2, r1
 800a724:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a728:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a72c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a730:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	015a      	lsls	r2, r3, #5
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	4413      	add	r3, r2
 800a73a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a73e:	691b      	ldr	r3, [r3, #16]
 800a740:	693a      	ldr	r2, [r7, #16]
 800a742:	0151      	lsls	r1, r2, #5
 800a744:	697a      	ldr	r2, [r7, #20]
 800a746:	440a      	add	r2, r1
 800a748:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a74c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a750:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a752:	693b      	ldr	r3, [r7, #16]
 800a754:	015a      	lsls	r2, r3, #5
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	4413      	add	r3, r2
 800a75a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a75e:	691b      	ldr	r3, [r3, #16]
 800a760:	693a      	ldr	r2, [r7, #16]
 800a762:	0151      	lsls	r1, r2, #5
 800a764:	697a      	ldr	r2, [r7, #20]
 800a766:	440a      	add	r2, r1
 800a768:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a76c:	0cdb      	lsrs	r3, r3, #19
 800a76e:	04db      	lsls	r3, r3, #19
 800a770:	6113      	str	r3, [r2, #16]
 800a772:	e04e      	b.n	800a812 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a774:	693b      	ldr	r3, [r7, #16]
 800a776:	015a      	lsls	r2, r3, #5
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	4413      	add	r3, r2
 800a77c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a780:	691b      	ldr	r3, [r3, #16]
 800a782:	693a      	ldr	r2, [r7, #16]
 800a784:	0151      	lsls	r1, r2, #5
 800a786:	697a      	ldr	r2, [r7, #20]
 800a788:	440a      	add	r2, r1
 800a78a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a78e:	0cdb      	lsrs	r3, r3, #19
 800a790:	04db      	lsls	r3, r3, #19
 800a792:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	015a      	lsls	r2, r3, #5
 800a798:	697b      	ldr	r3, [r7, #20]
 800a79a:	4413      	add	r3, r2
 800a79c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7a0:	691b      	ldr	r3, [r3, #16]
 800a7a2:	693a      	ldr	r2, [r7, #16]
 800a7a4:	0151      	lsls	r1, r2, #5
 800a7a6:	697a      	ldr	r2, [r7, #20]
 800a7a8:	440a      	add	r2, r1
 800a7aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a7ae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a7b2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a7b6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	699a      	ldr	r2, [r3, #24]
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	68db      	ldr	r3, [r3, #12]
 800a7c0:	429a      	cmp	r2, r3
 800a7c2:	d903      	bls.n	800a7cc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800a7c4:	68bb      	ldr	r3, [r7, #8]
 800a7c6:	68da      	ldr	r2, [r3, #12]
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	015a      	lsls	r2, r3, #5
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	4413      	add	r3, r2
 800a7d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7d8:	691b      	ldr	r3, [r3, #16]
 800a7da:	693a      	ldr	r2, [r7, #16]
 800a7dc:	0151      	lsls	r1, r2, #5
 800a7de:	697a      	ldr	r2, [r7, #20]
 800a7e0:	440a      	add	r2, r1
 800a7e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a7e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a7ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	015a      	lsls	r2, r3, #5
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	4413      	add	r3, r2
 800a7f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a7f8:	691a      	ldr	r2, [r3, #16]
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	699b      	ldr	r3, [r3, #24]
 800a7fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a802:	6939      	ldr	r1, [r7, #16]
 800a804:	0148      	lsls	r0, r1, #5
 800a806:	6979      	ldr	r1, [r7, #20]
 800a808:	4401      	add	r1, r0
 800a80a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800a80e:	4313      	orrs	r3, r2
 800a810:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a812:	79fb      	ldrb	r3, [r7, #7]
 800a814:	2b01      	cmp	r3, #1
 800a816:	d11e      	bne.n	800a856 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a818:	68bb      	ldr	r3, [r7, #8]
 800a81a:	695b      	ldr	r3, [r3, #20]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d009      	beq.n	800a834 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a820:	693b      	ldr	r3, [r7, #16]
 800a822:	015a      	lsls	r2, r3, #5
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	4413      	add	r3, r2
 800a828:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a82c:	461a      	mov	r2, r3
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	695b      	ldr	r3, [r3, #20]
 800a832:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a834:	693b      	ldr	r3, [r7, #16]
 800a836:	015a      	lsls	r2, r3, #5
 800a838:	697b      	ldr	r3, [r7, #20]
 800a83a:	4413      	add	r3, r2
 800a83c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	693a      	ldr	r2, [r7, #16]
 800a844:	0151      	lsls	r1, r2, #5
 800a846:	697a      	ldr	r2, [r7, #20]
 800a848:	440a      	add	r2, r1
 800a84a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a84e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a852:	6013      	str	r3, [r2, #0]
 800a854:	e097      	b.n	800a986 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a856:	693b      	ldr	r3, [r7, #16]
 800a858:	015a      	lsls	r2, r3, #5
 800a85a:	697b      	ldr	r3, [r7, #20]
 800a85c:	4413      	add	r3, r2
 800a85e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	693a      	ldr	r2, [r7, #16]
 800a866:	0151      	lsls	r1, r2, #5
 800a868:	697a      	ldr	r2, [r7, #20]
 800a86a:	440a      	add	r2, r1
 800a86c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a870:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a874:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	699b      	ldr	r3, [r3, #24]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	f000 8083 	beq.w	800a986 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a886:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	781b      	ldrb	r3, [r3, #0]
 800a88c:	f003 030f 	and.w	r3, r3, #15
 800a890:	2101      	movs	r1, #1
 800a892:	fa01 f303 	lsl.w	r3, r1, r3
 800a896:	6979      	ldr	r1, [r7, #20]
 800a898:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a89c:	4313      	orrs	r3, r2
 800a89e:	634b      	str	r3, [r1, #52]	; 0x34
 800a8a0:	e071      	b.n	800a986 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	015a      	lsls	r2, r3, #5
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	4413      	add	r3, r2
 800a8aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8ae:	691b      	ldr	r3, [r3, #16]
 800a8b0:	693a      	ldr	r2, [r7, #16]
 800a8b2:	0151      	lsls	r1, r2, #5
 800a8b4:	697a      	ldr	r2, [r7, #20]
 800a8b6:	440a      	add	r2, r1
 800a8b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a8bc:	0cdb      	lsrs	r3, r3, #19
 800a8be:	04db      	lsls	r3, r3, #19
 800a8c0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a8c2:	693b      	ldr	r3, [r7, #16]
 800a8c4:	015a      	lsls	r2, r3, #5
 800a8c6:	697b      	ldr	r3, [r7, #20]
 800a8c8:	4413      	add	r3, r2
 800a8ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8ce:	691b      	ldr	r3, [r3, #16]
 800a8d0:	693a      	ldr	r2, [r7, #16]
 800a8d2:	0151      	lsls	r1, r2, #5
 800a8d4:	697a      	ldr	r2, [r7, #20]
 800a8d6:	440a      	add	r2, r1
 800a8d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a8dc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a8e0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a8e4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	699b      	ldr	r3, [r3, #24]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d003      	beq.n	800a8f6 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	68da      	ldr	r2, [r3, #12]
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	68da      	ldr	r2, [r3, #12]
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	015a      	lsls	r2, r3, #5
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	4413      	add	r3, r2
 800a906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a90a:	691b      	ldr	r3, [r3, #16]
 800a90c:	693a      	ldr	r2, [r7, #16]
 800a90e:	0151      	lsls	r1, r2, #5
 800a910:	697a      	ldr	r2, [r7, #20]
 800a912:	440a      	add	r2, r1
 800a914:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a918:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a91c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a91e:	693b      	ldr	r3, [r7, #16]
 800a920:	015a      	lsls	r2, r3, #5
 800a922:	697b      	ldr	r3, [r7, #20]
 800a924:	4413      	add	r3, r2
 800a926:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a92a:	691a      	ldr	r2, [r3, #16]
 800a92c:	68bb      	ldr	r3, [r7, #8]
 800a92e:	69db      	ldr	r3, [r3, #28]
 800a930:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a934:	6939      	ldr	r1, [r7, #16]
 800a936:	0148      	lsls	r0, r1, #5
 800a938:	6979      	ldr	r1, [r7, #20]
 800a93a:	4401      	add	r1, r0
 800a93c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800a940:	4313      	orrs	r3, r2
 800a942:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800a944:	79fb      	ldrb	r3, [r7, #7]
 800a946:	2b01      	cmp	r3, #1
 800a948:	d10d      	bne.n	800a966 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	691b      	ldr	r3, [r3, #16]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d009      	beq.n	800a966 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a952:	68bb      	ldr	r3, [r7, #8]
 800a954:	6919      	ldr	r1, [r3, #16]
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	015a      	lsls	r2, r3, #5
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	4413      	add	r3, r2
 800a95e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a962:	460a      	mov	r2, r1
 800a964:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a966:	693b      	ldr	r3, [r7, #16]
 800a968:	015a      	lsls	r2, r3, #5
 800a96a:	697b      	ldr	r3, [r7, #20]
 800a96c:	4413      	add	r3, r2
 800a96e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	693a      	ldr	r2, [r7, #16]
 800a976:	0151      	lsls	r1, r2, #5
 800a978:	697a      	ldr	r2, [r7, #20]
 800a97a:	440a      	add	r2, r1
 800a97c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a980:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a984:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a986:	2300      	movs	r3, #0
}
 800a988:	4618      	mov	r0, r3
 800a98a:	371c      	adds	r7, #28
 800a98c:	46bd      	mov	sp, r7
 800a98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a992:	4770      	bx	lr

0800a994 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a994:	b480      	push	{r7}
 800a996:	b087      	sub	sp, #28
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
 800a99c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a99e:	2300      	movs	r3, #0
 800a9a0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a9aa:	683b      	ldr	r3, [r7, #0]
 800a9ac:	785b      	ldrb	r3, [r3, #1]
 800a9ae:	2b01      	cmp	r3, #1
 800a9b0:	d14a      	bne.n	800aa48 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	781b      	ldrb	r3, [r3, #0]
 800a9b6:	015a      	lsls	r2, r3, #5
 800a9b8:	693b      	ldr	r3, [r7, #16]
 800a9ba:	4413      	add	r3, r2
 800a9bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a9c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a9ca:	f040 8086 	bne.w	800aada <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a9ce:	683b      	ldr	r3, [r7, #0]
 800a9d0:	781b      	ldrb	r3, [r3, #0]
 800a9d2:	015a      	lsls	r2, r3, #5
 800a9d4:	693b      	ldr	r3, [r7, #16]
 800a9d6:	4413      	add	r3, r2
 800a9d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	683a      	ldr	r2, [r7, #0]
 800a9e0:	7812      	ldrb	r2, [r2, #0]
 800a9e2:	0151      	lsls	r1, r2, #5
 800a9e4:	693a      	ldr	r2, [r7, #16]
 800a9e6:	440a      	add	r2, r1
 800a9e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9ec:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a9f0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	781b      	ldrb	r3, [r3, #0]
 800a9f6:	015a      	lsls	r2, r3, #5
 800a9f8:	693b      	ldr	r3, [r7, #16]
 800a9fa:	4413      	add	r3, r2
 800a9fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	683a      	ldr	r2, [r7, #0]
 800aa04:	7812      	ldrb	r2, [r2, #0]
 800aa06:	0151      	lsls	r1, r2, #5
 800aa08:	693a      	ldr	r2, [r7, #16]
 800aa0a:	440a      	add	r2, r1
 800aa0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa10:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aa14:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	3301      	adds	r3, #1
 800aa1a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	f242 7210 	movw	r2, #10000	; 0x2710
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d902      	bls.n	800aa2c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800aa26:	2301      	movs	r3, #1
 800aa28:	75fb      	strb	r3, [r7, #23]
          break;
 800aa2a:	e056      	b.n	800aada <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800aa2c:	683b      	ldr	r3, [r7, #0]
 800aa2e:	781b      	ldrb	r3, [r3, #0]
 800aa30:	015a      	lsls	r2, r3, #5
 800aa32:	693b      	ldr	r3, [r7, #16]
 800aa34:	4413      	add	r3, r2
 800aa36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa40:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa44:	d0e7      	beq.n	800aa16 <USB_EPStopXfer+0x82>
 800aa46:	e048      	b.n	800aada <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	015a      	lsls	r2, r3, #5
 800aa4e:	693b      	ldr	r3, [r7, #16]
 800aa50:	4413      	add	r3, r2
 800aa52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa60:	d13b      	bne.n	800aada <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	781b      	ldrb	r3, [r3, #0]
 800aa66:	015a      	lsls	r2, r3, #5
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	4413      	add	r3, r2
 800aa6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	683a      	ldr	r2, [r7, #0]
 800aa74:	7812      	ldrb	r2, [r2, #0]
 800aa76:	0151      	lsls	r1, r2, #5
 800aa78:	693a      	ldr	r2, [r7, #16]
 800aa7a:	440a      	add	r2, r1
 800aa7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa80:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800aa84:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	781b      	ldrb	r3, [r3, #0]
 800aa8a:	015a      	lsls	r2, r3, #5
 800aa8c:	693b      	ldr	r3, [r7, #16]
 800aa8e:	4413      	add	r3, r2
 800aa90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	683a      	ldr	r2, [r7, #0]
 800aa98:	7812      	ldrb	r2, [r2, #0]
 800aa9a:	0151      	lsls	r1, r2, #5
 800aa9c:	693a      	ldr	r2, [r7, #16]
 800aa9e:	440a      	add	r2, r1
 800aaa0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aaa4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aaa8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	3301      	adds	r3, #1
 800aaae:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	f242 7210 	movw	r2, #10000	; 0x2710
 800aab6:	4293      	cmp	r3, r2
 800aab8:	d902      	bls.n	800aac0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800aaba:	2301      	movs	r3, #1
 800aabc:	75fb      	strb	r3, [r7, #23]
          break;
 800aabe:	e00c      	b.n	800aada <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	781b      	ldrb	r3, [r3, #0]
 800aac4:	015a      	lsls	r2, r3, #5
 800aac6:	693b      	ldr	r3, [r7, #16]
 800aac8:	4413      	add	r3, r2
 800aaca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aad4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aad8:	d0e7      	beq.n	800aaaa <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800aada:	7dfb      	ldrb	r3, [r7, #23]
}
 800aadc:	4618      	mov	r0, r3
 800aade:	371c      	adds	r7, #28
 800aae0:	46bd      	mov	sp, r7
 800aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae6:	4770      	bx	lr

0800aae8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800aae8:	b480      	push	{r7}
 800aaea:	b089      	sub	sp, #36	; 0x24
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	60f8      	str	r0, [r7, #12]
 800aaf0:	60b9      	str	r1, [r7, #8]
 800aaf2:	4611      	mov	r1, r2
 800aaf4:	461a      	mov	r2, r3
 800aaf6:	460b      	mov	r3, r1
 800aaf8:	71fb      	strb	r3, [r7, #7]
 800aafa:	4613      	mov	r3, r2
 800aafc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800ab06:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d123      	bne.n	800ab56 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ab0e:	88bb      	ldrh	r3, [r7, #4]
 800ab10:	3303      	adds	r3, #3
 800ab12:	089b      	lsrs	r3, r3, #2
 800ab14:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ab16:	2300      	movs	r3, #0
 800ab18:	61bb      	str	r3, [r7, #24]
 800ab1a:	e018      	b.n	800ab4e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ab1c:	79fb      	ldrb	r3, [r7, #7]
 800ab1e:	031a      	lsls	r2, r3, #12
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	4413      	add	r3, r2
 800ab24:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab28:	461a      	mov	r2, r3
 800ab2a:	69fb      	ldr	r3, [r7, #28]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ab30:	69fb      	ldr	r3, [r7, #28]
 800ab32:	3301      	adds	r3, #1
 800ab34:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ab36:	69fb      	ldr	r3, [r7, #28]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ab3c:	69fb      	ldr	r3, [r7, #28]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ab42:	69fb      	ldr	r3, [r7, #28]
 800ab44:	3301      	adds	r3, #1
 800ab46:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ab48:	69bb      	ldr	r3, [r7, #24]
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	61bb      	str	r3, [r7, #24]
 800ab4e:	69ba      	ldr	r2, [r7, #24]
 800ab50:	693b      	ldr	r3, [r7, #16]
 800ab52:	429a      	cmp	r2, r3
 800ab54:	d3e2      	bcc.n	800ab1c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ab56:	2300      	movs	r3, #0
}
 800ab58:	4618      	mov	r0, r3
 800ab5a:	3724      	adds	r7, #36	; 0x24
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr

0800ab64 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b08b      	sub	sp, #44	; 0x2c
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	60f8      	str	r0, [r7, #12]
 800ab6c:	60b9      	str	r1, [r7, #8]
 800ab6e:	4613      	mov	r3, r2
 800ab70:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800ab7a:	88fb      	ldrh	r3, [r7, #6]
 800ab7c:	089b      	lsrs	r3, r3, #2
 800ab7e:	b29b      	uxth	r3, r3
 800ab80:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800ab82:	88fb      	ldrh	r3, [r7, #6]
 800ab84:	f003 0303 	and.w	r3, r3, #3
 800ab88:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	623b      	str	r3, [r7, #32]
 800ab8e:	e014      	b.n	800abba <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ab90:	69bb      	ldr	r3, [r7, #24]
 800ab92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ab96:	681a      	ldr	r2, [r3, #0]
 800ab98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab9a:	601a      	str	r2, [r3, #0]
    pDest++;
 800ab9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab9e:	3301      	adds	r3, #1
 800aba0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800aba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aba4:	3301      	adds	r3, #1
 800aba6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800aba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abaa:	3301      	adds	r3, #1
 800abac:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800abae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abb0:	3301      	adds	r3, #1
 800abb2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800abb4:	6a3b      	ldr	r3, [r7, #32]
 800abb6:	3301      	adds	r3, #1
 800abb8:	623b      	str	r3, [r7, #32]
 800abba:	6a3a      	ldr	r2, [r7, #32]
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	429a      	cmp	r2, r3
 800abc0:	d3e6      	bcc.n	800ab90 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800abc2:	8bfb      	ldrh	r3, [r7, #30]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d01e      	beq.n	800ac06 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800abc8:	2300      	movs	r3, #0
 800abca:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800abcc:	69bb      	ldr	r3, [r7, #24]
 800abce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abd2:	461a      	mov	r2, r3
 800abd4:	f107 0310 	add.w	r3, r7, #16
 800abd8:	6812      	ldr	r2, [r2, #0]
 800abda:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800abdc:	693a      	ldr	r2, [r7, #16]
 800abde:	6a3b      	ldr	r3, [r7, #32]
 800abe0:	b2db      	uxtb	r3, r3
 800abe2:	00db      	lsls	r3, r3, #3
 800abe4:	fa22 f303 	lsr.w	r3, r2, r3
 800abe8:	b2da      	uxtb	r2, r3
 800abea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abec:	701a      	strb	r2, [r3, #0]
      i++;
 800abee:	6a3b      	ldr	r3, [r7, #32]
 800abf0:	3301      	adds	r3, #1
 800abf2:	623b      	str	r3, [r7, #32]
      pDest++;
 800abf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abf6:	3301      	adds	r3, #1
 800abf8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800abfa:	8bfb      	ldrh	r3, [r7, #30]
 800abfc:	3b01      	subs	r3, #1
 800abfe:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800ac00:	8bfb      	ldrh	r3, [r7, #30]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d1ea      	bne.n	800abdc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800ac06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	372c      	adds	r7, #44	; 0x2c
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr

0800ac14 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ac14:	b480      	push	{r7}
 800ac16:	b085      	sub	sp, #20
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	781b      	ldrb	r3, [r3, #0]
 800ac26:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	785b      	ldrb	r3, [r3, #1]
 800ac2c:	2b01      	cmp	r3, #1
 800ac2e:	d12c      	bne.n	800ac8a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	015a      	lsls	r2, r3, #5
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	4413      	add	r3, r2
 800ac38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	db12      	blt.n	800ac68 <USB_EPSetStall+0x54>
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d00f      	beq.n	800ac68 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	015a      	lsls	r2, r3, #5
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	4413      	add	r3, r2
 800ac50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	68ba      	ldr	r2, [r7, #8]
 800ac58:	0151      	lsls	r1, r2, #5
 800ac5a:	68fa      	ldr	r2, [r7, #12]
 800ac5c:	440a      	add	r2, r1
 800ac5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac62:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ac66:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	015a      	lsls	r2, r3, #5
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	4413      	add	r3, r2
 800ac70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	68ba      	ldr	r2, [r7, #8]
 800ac78:	0151      	lsls	r1, r2, #5
 800ac7a:	68fa      	ldr	r2, [r7, #12]
 800ac7c:	440a      	add	r2, r1
 800ac7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac82:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ac86:	6013      	str	r3, [r2, #0]
 800ac88:	e02b      	b.n	800ace2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	015a      	lsls	r2, r3, #5
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	4413      	add	r3, r2
 800ac92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	db12      	blt.n	800acc2 <USB_EPSetStall+0xae>
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d00f      	beq.n	800acc2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	015a      	lsls	r2, r3, #5
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	4413      	add	r3, r2
 800acaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	68ba      	ldr	r2, [r7, #8]
 800acb2:	0151      	lsls	r1, r2, #5
 800acb4:	68fa      	ldr	r2, [r7, #12]
 800acb6:	440a      	add	r2, r1
 800acb8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800acbc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800acc0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	015a      	lsls	r2, r3, #5
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	4413      	add	r3, r2
 800acca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	68ba      	ldr	r2, [r7, #8]
 800acd2:	0151      	lsls	r1, r2, #5
 800acd4:	68fa      	ldr	r2, [r7, #12]
 800acd6:	440a      	add	r2, r1
 800acd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800acdc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ace0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ace2:	2300      	movs	r3, #0
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3714      	adds	r7, #20
 800ace8:	46bd      	mov	sp, r7
 800acea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acee:	4770      	bx	lr

0800acf0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800acf0:	b480      	push	{r7}
 800acf2:	b085      	sub	sp, #20
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	781b      	ldrb	r3, [r3, #0]
 800ad02:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	785b      	ldrb	r3, [r3, #1]
 800ad08:	2b01      	cmp	r3, #1
 800ad0a:	d128      	bne.n	800ad5e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	015a      	lsls	r2, r3, #5
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	4413      	add	r3, r2
 800ad14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	68ba      	ldr	r2, [r7, #8]
 800ad1c:	0151      	lsls	r1, r2, #5
 800ad1e:	68fa      	ldr	r2, [r7, #12]
 800ad20:	440a      	add	r2, r1
 800ad22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad26:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ad2a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	791b      	ldrb	r3, [r3, #4]
 800ad30:	2b03      	cmp	r3, #3
 800ad32:	d003      	beq.n	800ad3c <USB_EPClearStall+0x4c>
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	791b      	ldrb	r3, [r3, #4]
 800ad38:	2b02      	cmp	r3, #2
 800ad3a:	d138      	bne.n	800adae <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ad3c:	68bb      	ldr	r3, [r7, #8]
 800ad3e:	015a      	lsls	r2, r3, #5
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	4413      	add	r3, r2
 800ad44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	68ba      	ldr	r2, [r7, #8]
 800ad4c:	0151      	lsls	r1, r2, #5
 800ad4e:	68fa      	ldr	r2, [r7, #12]
 800ad50:	440a      	add	r2, r1
 800ad52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad5a:	6013      	str	r3, [r2, #0]
 800ad5c:	e027      	b.n	800adae <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	015a      	lsls	r2, r3, #5
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	4413      	add	r3, r2
 800ad66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	68ba      	ldr	r2, [r7, #8]
 800ad6e:	0151      	lsls	r1, r2, #5
 800ad70:	68fa      	ldr	r2, [r7, #12]
 800ad72:	440a      	add	r2, r1
 800ad74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad78:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ad7c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	791b      	ldrb	r3, [r3, #4]
 800ad82:	2b03      	cmp	r3, #3
 800ad84:	d003      	beq.n	800ad8e <USB_EPClearStall+0x9e>
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	791b      	ldrb	r3, [r3, #4]
 800ad8a:	2b02      	cmp	r3, #2
 800ad8c:	d10f      	bne.n	800adae <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	015a      	lsls	r2, r3, #5
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	4413      	add	r3, r2
 800ad96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	68ba      	ldr	r2, [r7, #8]
 800ad9e:	0151      	lsls	r1, r2, #5
 800ada0:	68fa      	ldr	r2, [r7, #12]
 800ada2:	440a      	add	r2, r1
 800ada4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ada8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800adac:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800adae:	2300      	movs	r3, #0
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	3714      	adds	r7, #20
 800adb4:	46bd      	mov	sp, r7
 800adb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adba:	4770      	bx	lr

0800adbc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800adbc:	b480      	push	{r7}
 800adbe:	b085      	sub	sp, #20
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
 800adc4:	460b      	mov	r3, r1
 800adc6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	68fa      	ldr	r2, [r7, #12]
 800add6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800adda:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800adde:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ade6:	681a      	ldr	r2, [r3, #0]
 800ade8:	78fb      	ldrb	r3, [r7, #3]
 800adea:	011b      	lsls	r3, r3, #4
 800adec:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800adf0:	68f9      	ldr	r1, [r7, #12]
 800adf2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800adf6:	4313      	orrs	r3, r2
 800adf8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800adfa:	2300      	movs	r3, #0
}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3714      	adds	r7, #20
 800ae00:	46bd      	mov	sp, r7
 800ae02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae06:	4770      	bx	lr

0800ae08 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ae08:	b480      	push	{r7}
 800ae0a:	b085      	sub	sp, #20
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	68fa      	ldr	r2, [r7, #12]
 800ae1e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ae22:	f023 0303 	bic.w	r3, r3, #3
 800ae26:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae2e:	685b      	ldr	r3, [r3, #4]
 800ae30:	68fa      	ldr	r2, [r7, #12]
 800ae32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ae36:	f023 0302 	bic.w	r3, r3, #2
 800ae3a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ae3c:	2300      	movs	r3, #0
}
 800ae3e:	4618      	mov	r0, r3
 800ae40:	3714      	adds	r7, #20
 800ae42:	46bd      	mov	sp, r7
 800ae44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae48:	4770      	bx	lr

0800ae4a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ae4a:	b480      	push	{r7}
 800ae4c:	b085      	sub	sp, #20
 800ae4e:	af00      	add	r7, sp, #0
 800ae50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	68fa      	ldr	r2, [r7, #12]
 800ae60:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ae64:	f023 0303 	bic.w	r3, r3, #3
 800ae68:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae70:	685b      	ldr	r3, [r3, #4]
 800ae72:	68fa      	ldr	r2, [r7, #12]
 800ae74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ae78:	f043 0302 	orr.w	r3, r3, #2
 800ae7c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ae7e:	2300      	movs	r3, #0
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	3714      	adds	r7, #20
 800ae84:	46bd      	mov	sp, r7
 800ae86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8a:	4770      	bx	lr

0800ae8c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b085      	sub	sp, #20
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	695b      	ldr	r3, [r3, #20]
 800ae98:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	699b      	ldr	r3, [r3, #24]
 800ae9e:	68fa      	ldr	r2, [r7, #12]
 800aea0:	4013      	ands	r3, r2
 800aea2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800aea4:	68fb      	ldr	r3, [r7, #12]
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3714      	adds	r7, #20
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb0:	4770      	bx	lr

0800aeb2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800aeb2:	b480      	push	{r7}
 800aeb4:	b085      	sub	sp, #20
 800aeb6:	af00      	add	r7, sp, #0
 800aeb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aec4:	699b      	ldr	r3, [r3, #24]
 800aec6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aece:	69db      	ldr	r3, [r3, #28]
 800aed0:	68ba      	ldr	r2, [r7, #8]
 800aed2:	4013      	ands	r3, r2
 800aed4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	0c1b      	lsrs	r3, r3, #16
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3714      	adds	r7, #20
 800aede:	46bd      	mov	sp, r7
 800aee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee4:	4770      	bx	lr

0800aee6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800aee6:	b480      	push	{r7}
 800aee8:	b085      	sub	sp, #20
 800aeea:	af00      	add	r7, sp, #0
 800aeec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aef8:	699b      	ldr	r3, [r3, #24]
 800aefa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af02:	69db      	ldr	r3, [r3, #28]
 800af04:	68ba      	ldr	r2, [r7, #8]
 800af06:	4013      	ands	r3, r2
 800af08:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	b29b      	uxth	r3, r3
}
 800af0e:	4618      	mov	r0, r3
 800af10:	3714      	adds	r7, #20
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr

0800af1a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800af1a:	b480      	push	{r7}
 800af1c:	b085      	sub	sp, #20
 800af1e:	af00      	add	r7, sp, #0
 800af20:	6078      	str	r0, [r7, #4]
 800af22:	460b      	mov	r3, r1
 800af24:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800af2a:	78fb      	ldrb	r3, [r7, #3]
 800af2c:	015a      	lsls	r2, r3, #5
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	4413      	add	r3, r2
 800af32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af36:	689b      	ldr	r3, [r3, #8]
 800af38:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af40:	695b      	ldr	r3, [r3, #20]
 800af42:	68ba      	ldr	r2, [r7, #8]
 800af44:	4013      	ands	r3, r2
 800af46:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800af48:	68bb      	ldr	r3, [r7, #8]
}
 800af4a:	4618      	mov	r0, r3
 800af4c:	3714      	adds	r7, #20
 800af4e:	46bd      	mov	sp, r7
 800af50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af54:	4770      	bx	lr

0800af56 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800af56:	b480      	push	{r7}
 800af58:	b087      	sub	sp, #28
 800af5a:	af00      	add	r7, sp, #0
 800af5c:	6078      	str	r0, [r7, #4]
 800af5e:	460b      	mov	r3, r1
 800af60:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af6c:	691b      	ldr	r3, [r3, #16]
 800af6e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800af70:	697b      	ldr	r3, [r7, #20]
 800af72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af78:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800af7a:	78fb      	ldrb	r3, [r7, #3]
 800af7c:	f003 030f 	and.w	r3, r3, #15
 800af80:	68fa      	ldr	r2, [r7, #12]
 800af82:	fa22 f303 	lsr.w	r3, r2, r3
 800af86:	01db      	lsls	r3, r3, #7
 800af88:	b2db      	uxtb	r3, r3
 800af8a:	693a      	ldr	r2, [r7, #16]
 800af8c:	4313      	orrs	r3, r2
 800af8e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800af90:	78fb      	ldrb	r3, [r7, #3]
 800af92:	015a      	lsls	r2, r3, #5
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	4413      	add	r3, r2
 800af98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af9c:	689b      	ldr	r3, [r3, #8]
 800af9e:	693a      	ldr	r2, [r7, #16]
 800afa0:	4013      	ands	r3, r2
 800afa2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800afa4:	68bb      	ldr	r3, [r7, #8]
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	371c      	adds	r7, #28
 800afaa:	46bd      	mov	sp, r7
 800afac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb0:	4770      	bx	lr

0800afb2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800afb2:	b480      	push	{r7}
 800afb4:	b083      	sub	sp, #12
 800afb6:	af00      	add	r7, sp, #0
 800afb8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	695b      	ldr	r3, [r3, #20]
 800afbe:	f003 0301 	and.w	r3, r3, #1
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	370c      	adds	r7, #12
 800afc6:	46bd      	mov	sp, r7
 800afc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afcc:	4770      	bx	lr

0800afce <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800afce:	b480      	push	{r7}
 800afd0:	b085      	sub	sp, #20
 800afd2:	af00      	add	r7, sp, #0
 800afd4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	68fa      	ldr	r2, [r7, #12]
 800afe4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800afe8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800afec:	f023 0307 	bic.w	r3, r3, #7
 800aff0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aff8:	685b      	ldr	r3, [r3, #4]
 800affa:	68fa      	ldr	r2, [r7, #12]
 800affc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b004:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b006:	2300      	movs	r3, #0
}
 800b008:	4618      	mov	r0, r3
 800b00a:	3714      	adds	r7, #20
 800b00c:	46bd      	mov	sp, r7
 800b00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b012:	4770      	bx	lr

0800b014 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b014:	b480      	push	{r7}
 800b016:	b087      	sub	sp, #28
 800b018:	af00      	add	r7, sp, #0
 800b01a:	60f8      	str	r0, [r7, #12]
 800b01c:	460b      	mov	r3, r1
 800b01e:	607a      	str	r2, [r7, #4]
 800b020:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	333c      	adds	r3, #60	; 0x3c
 800b02a:	3304      	adds	r3, #4
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	4a26      	ldr	r2, [pc, #152]	; (800b0cc <USB_EP0_OutStart+0xb8>)
 800b034:	4293      	cmp	r3, r2
 800b036:	d90a      	bls.n	800b04e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b044:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b048:	d101      	bne.n	800b04e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b04a:	2300      	movs	r3, #0
 800b04c:	e037      	b.n	800b0be <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b04e:	697b      	ldr	r3, [r7, #20]
 800b050:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b054:	461a      	mov	r2, r3
 800b056:	2300      	movs	r3, #0
 800b058:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b05a:	697b      	ldr	r3, [r7, #20]
 800b05c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b060:	691b      	ldr	r3, [r3, #16]
 800b062:	697a      	ldr	r2, [r7, #20]
 800b064:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b068:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b06c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b074:	691b      	ldr	r3, [r3, #16]
 800b076:	697a      	ldr	r2, [r7, #20]
 800b078:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b07c:	f043 0318 	orr.w	r3, r3, #24
 800b080:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b082:	697b      	ldr	r3, [r7, #20]
 800b084:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b088:	691b      	ldr	r3, [r3, #16]
 800b08a:	697a      	ldr	r2, [r7, #20]
 800b08c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b090:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b094:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b096:	7afb      	ldrb	r3, [r7, #11]
 800b098:	2b01      	cmp	r3, #1
 800b09a:	d10f      	bne.n	800b0bc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0a2:	461a      	mov	r2, r3
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b0a8:	697b      	ldr	r3, [r7, #20]
 800b0aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	697a      	ldr	r2, [r7, #20]
 800b0b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b0b6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b0ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b0bc:	2300      	movs	r3, #0
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	371c      	adds	r7, #28
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr
 800b0ca:	bf00      	nop
 800b0cc:	4f54300a 	.word	0x4f54300a

0800b0d0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b0d0:	b480      	push	{r7}
 800b0d2:	b085      	sub	sp, #20
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b0d8:	2300      	movs	r3, #0
 800b0da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	3301      	adds	r3, #1
 800b0e0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	4a13      	ldr	r2, [pc, #76]	; (800b134 <USB_CoreReset+0x64>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d901      	bls.n	800b0ee <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b0ea:	2303      	movs	r3, #3
 800b0ec:	e01b      	b.n	800b126 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	691b      	ldr	r3, [r3, #16]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	daf2      	bge.n	800b0dc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	691b      	ldr	r3, [r3, #16]
 800b0fe:	f043 0201 	orr.w	r2, r3, #1
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	3301      	adds	r3, #1
 800b10a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	4a09      	ldr	r2, [pc, #36]	; (800b134 <USB_CoreReset+0x64>)
 800b110:	4293      	cmp	r3, r2
 800b112:	d901      	bls.n	800b118 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b114:	2303      	movs	r3, #3
 800b116:	e006      	b.n	800b126 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	691b      	ldr	r3, [r3, #16]
 800b11c:	f003 0301 	and.w	r3, r3, #1
 800b120:	2b01      	cmp	r3, #1
 800b122:	d0f0      	beq.n	800b106 <USB_CoreReset+0x36>

  return HAL_OK;
 800b124:	2300      	movs	r3, #0
}
 800b126:	4618      	mov	r0, r3
 800b128:	3714      	adds	r7, #20
 800b12a:	46bd      	mov	sp, r7
 800b12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b130:	4770      	bx	lr
 800b132:	bf00      	nop
 800b134:	00030d40 	.word	0x00030d40

0800b138 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
 800b140:	460b      	mov	r3, r1
 800b142:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b144:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b148:	f005 fa10 	bl	801056c <USBD_static_malloc>
 800b14c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d109      	bne.n	800b168 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	32b0      	adds	r2, #176	; 0xb0
 800b15e:	2100      	movs	r1, #0
 800b160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b164:	2302      	movs	r3, #2
 800b166:	e0d4      	b.n	800b312 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800b168:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800b16c:	2100      	movs	r1, #0
 800b16e:	68f8      	ldr	r0, [r7, #12]
 800b170:	f00f ffb8 	bl	801b0e4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	32b0      	adds	r2, #176	; 0xb0
 800b17e:	68f9      	ldr	r1, [r7, #12]
 800b180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	32b0      	adds	r2, #176	; 0xb0
 800b18e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	7c1b      	ldrb	r3, [r3, #16]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d138      	bne.n	800b212 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b1a0:	4b5e      	ldr	r3, [pc, #376]	; (800b31c <USBD_CDC_Init+0x1e4>)
 800b1a2:	7819      	ldrb	r1, [r3, #0]
 800b1a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b1a8:	2202      	movs	r2, #2
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f005 f8bb 	bl	8010326 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b1b0:	4b5a      	ldr	r3, [pc, #360]	; (800b31c <USBD_CDC_Init+0x1e4>)
 800b1b2:	781b      	ldrb	r3, [r3, #0]
 800b1b4:	f003 020f 	and.w	r2, r3, #15
 800b1b8:	6879      	ldr	r1, [r7, #4]
 800b1ba:	4613      	mov	r3, r2
 800b1bc:	009b      	lsls	r3, r3, #2
 800b1be:	4413      	add	r3, r2
 800b1c0:	009b      	lsls	r3, r3, #2
 800b1c2:	440b      	add	r3, r1
 800b1c4:	3324      	adds	r3, #36	; 0x24
 800b1c6:	2201      	movs	r2, #1
 800b1c8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b1ca:	4b55      	ldr	r3, [pc, #340]	; (800b320 <USBD_CDC_Init+0x1e8>)
 800b1cc:	7819      	ldrb	r1, [r3, #0]
 800b1ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b1d2:	2202      	movs	r2, #2
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f005 f8a6 	bl	8010326 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b1da:	4b51      	ldr	r3, [pc, #324]	; (800b320 <USBD_CDC_Init+0x1e8>)
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	f003 020f 	and.w	r2, r3, #15
 800b1e2:	6879      	ldr	r1, [r7, #4]
 800b1e4:	4613      	mov	r3, r2
 800b1e6:	009b      	lsls	r3, r3, #2
 800b1e8:	4413      	add	r3, r2
 800b1ea:	009b      	lsls	r3, r3, #2
 800b1ec:	440b      	add	r3, r1
 800b1ee:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b1f2:	2201      	movs	r2, #1
 800b1f4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b1f6:	4b4b      	ldr	r3, [pc, #300]	; (800b324 <USBD_CDC_Init+0x1ec>)
 800b1f8:	781b      	ldrb	r3, [r3, #0]
 800b1fa:	f003 020f 	and.w	r2, r3, #15
 800b1fe:	6879      	ldr	r1, [r7, #4]
 800b200:	4613      	mov	r3, r2
 800b202:	009b      	lsls	r3, r3, #2
 800b204:	4413      	add	r3, r2
 800b206:	009b      	lsls	r3, r3, #2
 800b208:	440b      	add	r3, r1
 800b20a:	3326      	adds	r3, #38	; 0x26
 800b20c:	2210      	movs	r2, #16
 800b20e:	801a      	strh	r2, [r3, #0]
 800b210:	e035      	b.n	800b27e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b212:	4b42      	ldr	r3, [pc, #264]	; (800b31c <USBD_CDC_Init+0x1e4>)
 800b214:	7819      	ldrb	r1, [r3, #0]
 800b216:	2340      	movs	r3, #64	; 0x40
 800b218:	2202      	movs	r2, #2
 800b21a:	6878      	ldr	r0, [r7, #4]
 800b21c:	f005 f883 	bl	8010326 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b220:	4b3e      	ldr	r3, [pc, #248]	; (800b31c <USBD_CDC_Init+0x1e4>)
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	f003 020f 	and.w	r2, r3, #15
 800b228:	6879      	ldr	r1, [r7, #4]
 800b22a:	4613      	mov	r3, r2
 800b22c:	009b      	lsls	r3, r3, #2
 800b22e:	4413      	add	r3, r2
 800b230:	009b      	lsls	r3, r3, #2
 800b232:	440b      	add	r3, r1
 800b234:	3324      	adds	r3, #36	; 0x24
 800b236:	2201      	movs	r2, #1
 800b238:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b23a:	4b39      	ldr	r3, [pc, #228]	; (800b320 <USBD_CDC_Init+0x1e8>)
 800b23c:	7819      	ldrb	r1, [r3, #0]
 800b23e:	2340      	movs	r3, #64	; 0x40
 800b240:	2202      	movs	r2, #2
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f005 f86f 	bl	8010326 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b248:	4b35      	ldr	r3, [pc, #212]	; (800b320 <USBD_CDC_Init+0x1e8>)
 800b24a:	781b      	ldrb	r3, [r3, #0]
 800b24c:	f003 020f 	and.w	r2, r3, #15
 800b250:	6879      	ldr	r1, [r7, #4]
 800b252:	4613      	mov	r3, r2
 800b254:	009b      	lsls	r3, r3, #2
 800b256:	4413      	add	r3, r2
 800b258:	009b      	lsls	r3, r3, #2
 800b25a:	440b      	add	r3, r1
 800b25c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b260:	2201      	movs	r2, #1
 800b262:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b264:	4b2f      	ldr	r3, [pc, #188]	; (800b324 <USBD_CDC_Init+0x1ec>)
 800b266:	781b      	ldrb	r3, [r3, #0]
 800b268:	f003 020f 	and.w	r2, r3, #15
 800b26c:	6879      	ldr	r1, [r7, #4]
 800b26e:	4613      	mov	r3, r2
 800b270:	009b      	lsls	r3, r3, #2
 800b272:	4413      	add	r3, r2
 800b274:	009b      	lsls	r3, r3, #2
 800b276:	440b      	add	r3, r1
 800b278:	3326      	adds	r3, #38	; 0x26
 800b27a:	2210      	movs	r2, #16
 800b27c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b27e:	4b29      	ldr	r3, [pc, #164]	; (800b324 <USBD_CDC_Init+0x1ec>)
 800b280:	7819      	ldrb	r1, [r3, #0]
 800b282:	2308      	movs	r3, #8
 800b284:	2203      	movs	r2, #3
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f005 f84d 	bl	8010326 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b28c:	4b25      	ldr	r3, [pc, #148]	; (800b324 <USBD_CDC_Init+0x1ec>)
 800b28e:	781b      	ldrb	r3, [r3, #0]
 800b290:	f003 020f 	and.w	r2, r3, #15
 800b294:	6879      	ldr	r1, [r7, #4]
 800b296:	4613      	mov	r3, r2
 800b298:	009b      	lsls	r3, r3, #2
 800b29a:	4413      	add	r3, r2
 800b29c:	009b      	lsls	r3, r3, #2
 800b29e:	440b      	add	r3, r1
 800b2a0:	3324      	adds	r3, #36	; 0x24
 800b2a2:	2201      	movs	r2, #1
 800b2a4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b2b4:	687a      	ldr	r2, [r7, #4]
 800b2b6:	33b0      	adds	r3, #176	; 0xb0
 800b2b8:	009b      	lsls	r3, r3, #2
 800b2ba:	4413      	add	r3, r2
 800b2bc:	685b      	ldr	r3, [r3, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d101      	bne.n	800b2e0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800b2dc:	2302      	movs	r3, #2
 800b2de:	e018      	b.n	800b312 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	7c1b      	ldrb	r3, [r3, #16]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d10a      	bne.n	800b2fe <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b2e8:	4b0d      	ldr	r3, [pc, #52]	; (800b320 <USBD_CDC_Init+0x1e8>)
 800b2ea:	7819      	ldrb	r1, [r3, #0]
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b2f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f005 f904 	bl	8010504 <USBD_LL_PrepareReceive>
 800b2fc:	e008      	b.n	800b310 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b2fe:	4b08      	ldr	r3, [pc, #32]	; (800b320 <USBD_CDC_Init+0x1e8>)
 800b300:	7819      	ldrb	r1, [r3, #0]
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b308:	2340      	movs	r3, #64	; 0x40
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f005 f8fa 	bl	8010504 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b310:	2300      	movs	r3, #0
}
 800b312:	4618      	mov	r0, r3
 800b314:	3710      	adds	r7, #16
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}
 800b31a:	bf00      	nop
 800b31c:	20000097 	.word	0x20000097
 800b320:	20000098 	.word	0x20000098
 800b324:	20000099 	.word	0x20000099

0800b328 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b082      	sub	sp, #8
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
 800b330:	460b      	mov	r3, r1
 800b332:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b334:	4b3a      	ldr	r3, [pc, #232]	; (800b420 <USBD_CDC_DeInit+0xf8>)
 800b336:	781b      	ldrb	r3, [r3, #0]
 800b338:	4619      	mov	r1, r3
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f005 f819 	bl	8010372 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b340:	4b37      	ldr	r3, [pc, #220]	; (800b420 <USBD_CDC_DeInit+0xf8>)
 800b342:	781b      	ldrb	r3, [r3, #0]
 800b344:	f003 020f 	and.w	r2, r3, #15
 800b348:	6879      	ldr	r1, [r7, #4]
 800b34a:	4613      	mov	r3, r2
 800b34c:	009b      	lsls	r3, r3, #2
 800b34e:	4413      	add	r3, r2
 800b350:	009b      	lsls	r3, r3, #2
 800b352:	440b      	add	r3, r1
 800b354:	3324      	adds	r3, #36	; 0x24
 800b356:	2200      	movs	r2, #0
 800b358:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b35a:	4b32      	ldr	r3, [pc, #200]	; (800b424 <USBD_CDC_DeInit+0xfc>)
 800b35c:	781b      	ldrb	r3, [r3, #0]
 800b35e:	4619      	mov	r1, r3
 800b360:	6878      	ldr	r0, [r7, #4]
 800b362:	f005 f806 	bl	8010372 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b366:	4b2f      	ldr	r3, [pc, #188]	; (800b424 <USBD_CDC_DeInit+0xfc>)
 800b368:	781b      	ldrb	r3, [r3, #0]
 800b36a:	f003 020f 	and.w	r2, r3, #15
 800b36e:	6879      	ldr	r1, [r7, #4]
 800b370:	4613      	mov	r3, r2
 800b372:	009b      	lsls	r3, r3, #2
 800b374:	4413      	add	r3, r2
 800b376:	009b      	lsls	r3, r3, #2
 800b378:	440b      	add	r3, r1
 800b37a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b37e:	2200      	movs	r2, #0
 800b380:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b382:	4b29      	ldr	r3, [pc, #164]	; (800b428 <USBD_CDC_DeInit+0x100>)
 800b384:	781b      	ldrb	r3, [r3, #0]
 800b386:	4619      	mov	r1, r3
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f004 fff2 	bl	8010372 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b38e:	4b26      	ldr	r3, [pc, #152]	; (800b428 <USBD_CDC_DeInit+0x100>)
 800b390:	781b      	ldrb	r3, [r3, #0]
 800b392:	f003 020f 	and.w	r2, r3, #15
 800b396:	6879      	ldr	r1, [r7, #4]
 800b398:	4613      	mov	r3, r2
 800b39a:	009b      	lsls	r3, r3, #2
 800b39c:	4413      	add	r3, r2
 800b39e:	009b      	lsls	r3, r3, #2
 800b3a0:	440b      	add	r3, r1
 800b3a2:	3324      	adds	r3, #36	; 0x24
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b3a8:	4b1f      	ldr	r3, [pc, #124]	; (800b428 <USBD_CDC_DeInit+0x100>)
 800b3aa:	781b      	ldrb	r3, [r3, #0]
 800b3ac:	f003 020f 	and.w	r2, r3, #15
 800b3b0:	6879      	ldr	r1, [r7, #4]
 800b3b2:	4613      	mov	r3, r2
 800b3b4:	009b      	lsls	r3, r3, #2
 800b3b6:	4413      	add	r3, r2
 800b3b8:	009b      	lsls	r3, r3, #2
 800b3ba:	440b      	add	r3, r1
 800b3bc:	3326      	adds	r3, #38	; 0x26
 800b3be:	2200      	movs	r2, #0
 800b3c0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	32b0      	adds	r2, #176	; 0xb0
 800b3cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d01f      	beq.n	800b414 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b3da:	687a      	ldr	r2, [r7, #4]
 800b3dc:	33b0      	adds	r3, #176	; 0xb0
 800b3de:	009b      	lsls	r3, r3, #2
 800b3e0:	4413      	add	r3, r2
 800b3e2:	685b      	ldr	r3, [r3, #4]
 800b3e4:	685b      	ldr	r3, [r3, #4]
 800b3e6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	32b0      	adds	r2, #176	; 0xb0
 800b3f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f005 f8c6 	bl	8010588 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	32b0      	adds	r2, #176	; 0xb0
 800b406:	2100      	movs	r1, #0
 800b408:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2200      	movs	r2, #0
 800b410:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b414:	2300      	movs	r3, #0
}
 800b416:	4618      	mov	r0, r3
 800b418:	3708      	adds	r7, #8
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}
 800b41e:	bf00      	nop
 800b420:	20000097 	.word	0x20000097
 800b424:	20000098 	.word	0x20000098
 800b428:	20000099 	.word	0x20000099

0800b42c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b086      	sub	sp, #24
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	32b0      	adds	r2, #176	; 0xb0
 800b440:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b444:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b446:	2300      	movs	r3, #0
 800b448:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b44a:	2300      	movs	r3, #0
 800b44c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b44e:	2300      	movs	r3, #0
 800b450:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b452:	693b      	ldr	r3, [r7, #16]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d101      	bne.n	800b45c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b458:	2303      	movs	r3, #3
 800b45a:	e0bf      	b.n	800b5dc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	781b      	ldrb	r3, [r3, #0]
 800b460:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b464:	2b00      	cmp	r3, #0
 800b466:	d050      	beq.n	800b50a <USBD_CDC_Setup+0xde>
 800b468:	2b20      	cmp	r3, #32
 800b46a:	f040 80af 	bne.w	800b5cc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	88db      	ldrh	r3, [r3, #6]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d03a      	beq.n	800b4ec <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b476:	683b      	ldr	r3, [r7, #0]
 800b478:	781b      	ldrb	r3, [r3, #0]
 800b47a:	b25b      	sxtb	r3, r3
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	da1b      	bge.n	800b4b8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b486:	687a      	ldr	r2, [r7, #4]
 800b488:	33b0      	adds	r3, #176	; 0xb0
 800b48a:	009b      	lsls	r3, r3, #2
 800b48c:	4413      	add	r3, r2
 800b48e:	685b      	ldr	r3, [r3, #4]
 800b490:	689b      	ldr	r3, [r3, #8]
 800b492:	683a      	ldr	r2, [r7, #0]
 800b494:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b496:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b498:	683a      	ldr	r2, [r7, #0]
 800b49a:	88d2      	ldrh	r2, [r2, #6]
 800b49c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	88db      	ldrh	r3, [r3, #6]
 800b4a2:	2b07      	cmp	r3, #7
 800b4a4:	bf28      	it	cs
 800b4a6:	2307      	movcs	r3, #7
 800b4a8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b4aa:	693b      	ldr	r3, [r7, #16]
 800b4ac:	89fa      	ldrh	r2, [r7, #14]
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f001 fd43 	bl	800cf3c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b4b6:	e090      	b.n	800b5da <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	785a      	ldrb	r2, [r3, #1]
 800b4bc:	693b      	ldr	r3, [r7, #16]
 800b4be:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	88db      	ldrh	r3, [r3, #6]
 800b4c6:	2b3f      	cmp	r3, #63	; 0x3f
 800b4c8:	d803      	bhi.n	800b4d2 <USBD_CDC_Setup+0xa6>
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	88db      	ldrh	r3, [r3, #6]
 800b4ce:	b2da      	uxtb	r2, r3
 800b4d0:	e000      	b.n	800b4d4 <USBD_CDC_Setup+0xa8>
 800b4d2:	2240      	movs	r2, #64	; 0x40
 800b4d4:	693b      	ldr	r3, [r7, #16]
 800b4d6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b4da:	6939      	ldr	r1, [r7, #16]
 800b4dc:	693b      	ldr	r3, [r7, #16]
 800b4de:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800b4e2:	461a      	mov	r2, r3
 800b4e4:	6878      	ldr	r0, [r7, #4]
 800b4e6:	f001 fd55 	bl	800cf94 <USBD_CtlPrepareRx>
      break;
 800b4ea:	e076      	b.n	800b5da <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b4f2:	687a      	ldr	r2, [r7, #4]
 800b4f4:	33b0      	adds	r3, #176	; 0xb0
 800b4f6:	009b      	lsls	r3, r3, #2
 800b4f8:	4413      	add	r3, r2
 800b4fa:	685b      	ldr	r3, [r3, #4]
 800b4fc:	689b      	ldr	r3, [r3, #8]
 800b4fe:	683a      	ldr	r2, [r7, #0]
 800b500:	7850      	ldrb	r0, [r2, #1]
 800b502:	2200      	movs	r2, #0
 800b504:	6839      	ldr	r1, [r7, #0]
 800b506:	4798      	blx	r3
      break;
 800b508:	e067      	b.n	800b5da <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	785b      	ldrb	r3, [r3, #1]
 800b50e:	2b0b      	cmp	r3, #11
 800b510:	d851      	bhi.n	800b5b6 <USBD_CDC_Setup+0x18a>
 800b512:	a201      	add	r2, pc, #4	; (adr r2, 800b518 <USBD_CDC_Setup+0xec>)
 800b514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b518:	0800b549 	.word	0x0800b549
 800b51c:	0800b5c5 	.word	0x0800b5c5
 800b520:	0800b5b7 	.word	0x0800b5b7
 800b524:	0800b5b7 	.word	0x0800b5b7
 800b528:	0800b5b7 	.word	0x0800b5b7
 800b52c:	0800b5b7 	.word	0x0800b5b7
 800b530:	0800b5b7 	.word	0x0800b5b7
 800b534:	0800b5b7 	.word	0x0800b5b7
 800b538:	0800b5b7 	.word	0x0800b5b7
 800b53c:	0800b5b7 	.word	0x0800b5b7
 800b540:	0800b573 	.word	0x0800b573
 800b544:	0800b59d 	.word	0x0800b59d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b54e:	b2db      	uxtb	r3, r3
 800b550:	2b03      	cmp	r3, #3
 800b552:	d107      	bne.n	800b564 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b554:	f107 030a 	add.w	r3, r7, #10
 800b558:	2202      	movs	r2, #2
 800b55a:	4619      	mov	r1, r3
 800b55c:	6878      	ldr	r0, [r7, #4]
 800b55e:	f001 fced 	bl	800cf3c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b562:	e032      	b.n	800b5ca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b564:	6839      	ldr	r1, [r7, #0]
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f001 fc77 	bl	800ce5a <USBD_CtlError>
            ret = USBD_FAIL;
 800b56c:	2303      	movs	r3, #3
 800b56e:	75fb      	strb	r3, [r7, #23]
          break;
 800b570:	e02b      	b.n	800b5ca <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b578:	b2db      	uxtb	r3, r3
 800b57a:	2b03      	cmp	r3, #3
 800b57c:	d107      	bne.n	800b58e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b57e:	f107 030d 	add.w	r3, r7, #13
 800b582:	2201      	movs	r2, #1
 800b584:	4619      	mov	r1, r3
 800b586:	6878      	ldr	r0, [r7, #4]
 800b588:	f001 fcd8 	bl	800cf3c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b58c:	e01d      	b.n	800b5ca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b58e:	6839      	ldr	r1, [r7, #0]
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f001 fc62 	bl	800ce5a <USBD_CtlError>
            ret = USBD_FAIL;
 800b596:	2303      	movs	r3, #3
 800b598:	75fb      	strb	r3, [r7, #23]
          break;
 800b59a:	e016      	b.n	800b5ca <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b5a2:	b2db      	uxtb	r3, r3
 800b5a4:	2b03      	cmp	r3, #3
 800b5a6:	d00f      	beq.n	800b5c8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b5a8:	6839      	ldr	r1, [r7, #0]
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f001 fc55 	bl	800ce5a <USBD_CtlError>
            ret = USBD_FAIL;
 800b5b0:	2303      	movs	r3, #3
 800b5b2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b5b4:	e008      	b.n	800b5c8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b5b6:	6839      	ldr	r1, [r7, #0]
 800b5b8:	6878      	ldr	r0, [r7, #4]
 800b5ba:	f001 fc4e 	bl	800ce5a <USBD_CtlError>
          ret = USBD_FAIL;
 800b5be:	2303      	movs	r3, #3
 800b5c0:	75fb      	strb	r3, [r7, #23]
          break;
 800b5c2:	e002      	b.n	800b5ca <USBD_CDC_Setup+0x19e>
          break;
 800b5c4:	bf00      	nop
 800b5c6:	e008      	b.n	800b5da <USBD_CDC_Setup+0x1ae>
          break;
 800b5c8:	bf00      	nop
      }
      break;
 800b5ca:	e006      	b.n	800b5da <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b5cc:	6839      	ldr	r1, [r7, #0]
 800b5ce:	6878      	ldr	r0, [r7, #4]
 800b5d0:	f001 fc43 	bl	800ce5a <USBD_CtlError>
      ret = USBD_FAIL;
 800b5d4:	2303      	movs	r3, #3
 800b5d6:	75fb      	strb	r3, [r7, #23]
      break;
 800b5d8:	bf00      	nop
  }

  return (uint8_t)ret;
 800b5da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3718      	adds	r7, #24
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd80      	pop	{r7, pc}

0800b5e4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b084      	sub	sp, #16
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
 800b5ec:	460b      	mov	r3, r1
 800b5ee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800b5f6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	32b0      	adds	r2, #176	; 0xb0
 800b602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d101      	bne.n	800b60e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b60a:	2303      	movs	r3, #3
 800b60c:	e065      	b.n	800b6da <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	32b0      	adds	r2, #176	; 0xb0
 800b618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b61c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b61e:	78fb      	ldrb	r3, [r7, #3]
 800b620:	f003 020f 	and.w	r2, r3, #15
 800b624:	6879      	ldr	r1, [r7, #4]
 800b626:	4613      	mov	r3, r2
 800b628:	009b      	lsls	r3, r3, #2
 800b62a:	4413      	add	r3, r2
 800b62c:	009b      	lsls	r3, r3, #2
 800b62e:	440b      	add	r3, r1
 800b630:	3318      	adds	r3, #24
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d02f      	beq.n	800b698 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b638:	78fb      	ldrb	r3, [r7, #3]
 800b63a:	f003 020f 	and.w	r2, r3, #15
 800b63e:	6879      	ldr	r1, [r7, #4]
 800b640:	4613      	mov	r3, r2
 800b642:	009b      	lsls	r3, r3, #2
 800b644:	4413      	add	r3, r2
 800b646:	009b      	lsls	r3, r3, #2
 800b648:	440b      	add	r3, r1
 800b64a:	3318      	adds	r3, #24
 800b64c:	681a      	ldr	r2, [r3, #0]
 800b64e:	78fb      	ldrb	r3, [r7, #3]
 800b650:	f003 010f 	and.w	r1, r3, #15
 800b654:	68f8      	ldr	r0, [r7, #12]
 800b656:	460b      	mov	r3, r1
 800b658:	00db      	lsls	r3, r3, #3
 800b65a:	440b      	add	r3, r1
 800b65c:	009b      	lsls	r3, r3, #2
 800b65e:	4403      	add	r3, r0
 800b660:	3348      	adds	r3, #72	; 0x48
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	fbb2 f1f3 	udiv	r1, r2, r3
 800b668:	fb01 f303 	mul.w	r3, r1, r3
 800b66c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d112      	bne.n	800b698 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b672:	78fb      	ldrb	r3, [r7, #3]
 800b674:	f003 020f 	and.w	r2, r3, #15
 800b678:	6879      	ldr	r1, [r7, #4]
 800b67a:	4613      	mov	r3, r2
 800b67c:	009b      	lsls	r3, r3, #2
 800b67e:	4413      	add	r3, r2
 800b680:	009b      	lsls	r3, r3, #2
 800b682:	440b      	add	r3, r1
 800b684:	3318      	adds	r3, #24
 800b686:	2200      	movs	r2, #0
 800b688:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b68a:	78f9      	ldrb	r1, [r7, #3]
 800b68c:	2300      	movs	r3, #0
 800b68e:	2200      	movs	r2, #0
 800b690:	6878      	ldr	r0, [r7, #4]
 800b692:	f004 ff16 	bl	80104c2 <USBD_LL_Transmit>
 800b696:	e01f      	b.n	800b6d8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b698:	68bb      	ldr	r3, [r7, #8]
 800b69a:	2200      	movs	r2, #0
 800b69c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b6a6:	687a      	ldr	r2, [r7, #4]
 800b6a8:	33b0      	adds	r3, #176	; 0xb0
 800b6aa:	009b      	lsls	r3, r3, #2
 800b6ac:	4413      	add	r3, r2
 800b6ae:	685b      	ldr	r3, [r3, #4]
 800b6b0:	691b      	ldr	r3, [r3, #16]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d010      	beq.n	800b6d8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b6bc:	687a      	ldr	r2, [r7, #4]
 800b6be:	33b0      	adds	r3, #176	; 0xb0
 800b6c0:	009b      	lsls	r3, r3, #2
 800b6c2:	4413      	add	r3, r2
 800b6c4:	685b      	ldr	r3, [r3, #4]
 800b6c6:	691b      	ldr	r3, [r3, #16]
 800b6c8:	68ba      	ldr	r2, [r7, #8]
 800b6ca:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800b6ce:	68ba      	ldr	r2, [r7, #8]
 800b6d0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800b6d4:	78fa      	ldrb	r2, [r7, #3]
 800b6d6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b6d8:	2300      	movs	r3, #0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	3710      	adds	r7, #16
 800b6de:	46bd      	mov	sp, r7
 800b6e0:	bd80      	pop	{r7, pc}

0800b6e2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b6e2:	b580      	push	{r7, lr}
 800b6e4:	b084      	sub	sp, #16
 800b6e6:	af00      	add	r7, sp, #0
 800b6e8:	6078      	str	r0, [r7, #4]
 800b6ea:	460b      	mov	r3, r1
 800b6ec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	32b0      	adds	r2, #176	; 0xb0
 800b6f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6fc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	32b0      	adds	r2, #176	; 0xb0
 800b708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d101      	bne.n	800b714 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b710:	2303      	movs	r3, #3
 800b712:	e01a      	b.n	800b74a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b714:	78fb      	ldrb	r3, [r7, #3]
 800b716:	4619      	mov	r1, r3
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f004 ff14 	bl	8010546 <USBD_LL_GetRxDataSize>
 800b71e:	4602      	mov	r2, r0
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b72c:	687a      	ldr	r2, [r7, #4]
 800b72e:	33b0      	adds	r3, #176	; 0xb0
 800b730:	009b      	lsls	r3, r3, #2
 800b732:	4413      	add	r3, r2
 800b734:	685b      	ldr	r3, [r3, #4]
 800b736:	68db      	ldr	r3, [r3, #12]
 800b738:	68fa      	ldr	r2, [r7, #12]
 800b73a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b73e:	68fa      	ldr	r2, [r7, #12]
 800b740:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b744:	4611      	mov	r1, r2
 800b746:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b748:	2300      	movs	r3, #0
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	3710      	adds	r7, #16
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}

0800b752 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b752:	b580      	push	{r7, lr}
 800b754:	b084      	sub	sp, #16
 800b756:	af00      	add	r7, sp, #0
 800b758:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	32b0      	adds	r2, #176	; 0xb0
 800b764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b768:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d101      	bne.n	800b774 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b770:	2303      	movs	r3, #3
 800b772:	e025      	b.n	800b7c0 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b77a:	687a      	ldr	r2, [r7, #4]
 800b77c:	33b0      	adds	r3, #176	; 0xb0
 800b77e:	009b      	lsls	r3, r3, #2
 800b780:	4413      	add	r3, r2
 800b782:	685b      	ldr	r3, [r3, #4]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d01a      	beq.n	800b7be <USBD_CDC_EP0_RxReady+0x6c>
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b78e:	2bff      	cmp	r3, #255	; 0xff
 800b790:	d015      	beq.n	800b7be <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b798:	687a      	ldr	r2, [r7, #4]
 800b79a:	33b0      	adds	r3, #176	; 0xb0
 800b79c:	009b      	lsls	r3, r3, #2
 800b79e:	4413      	add	r3, r2
 800b7a0:	685b      	ldr	r3, [r3, #4]
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	68fa      	ldr	r2, [r7, #12]
 800b7a6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800b7aa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b7ac:	68fa      	ldr	r2, [r7, #12]
 800b7ae:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b7b2:	b292      	uxth	r2, r2
 800b7b4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	22ff      	movs	r2, #255	; 0xff
 800b7ba:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800b7be:	2300      	movs	r3, #0
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3710      	adds	r7, #16
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}

0800b7c8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b086      	sub	sp, #24
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b7d0:	2182      	movs	r1, #130	; 0x82
 800b7d2:	4818      	ldr	r0, [pc, #96]	; (800b834 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b7d4:	f000 fd09 	bl	800c1ea <USBD_GetEpDesc>
 800b7d8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b7da:	2101      	movs	r1, #1
 800b7dc:	4815      	ldr	r0, [pc, #84]	; (800b834 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b7de:	f000 fd04 	bl	800c1ea <USBD_GetEpDesc>
 800b7e2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b7e4:	2181      	movs	r1, #129	; 0x81
 800b7e6:	4813      	ldr	r0, [pc, #76]	; (800b834 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b7e8:	f000 fcff 	bl	800c1ea <USBD_GetEpDesc>
 800b7ec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d002      	beq.n	800b7fa <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b7f4:	697b      	ldr	r3, [r7, #20]
 800b7f6:	2210      	movs	r2, #16
 800b7f8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b7fa:	693b      	ldr	r3, [r7, #16]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d006      	beq.n	800b80e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	2200      	movs	r2, #0
 800b804:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b808:	711a      	strb	r2, [r3, #4]
 800b80a:	2200      	movs	r2, #0
 800b80c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d006      	beq.n	800b822 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	2200      	movs	r2, #0
 800b818:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b81c:	711a      	strb	r2, [r3, #4]
 800b81e:	2200      	movs	r2, #0
 800b820:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2243      	movs	r2, #67	; 0x43
 800b826:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b828:	4b02      	ldr	r3, [pc, #8]	; (800b834 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b82a:	4618      	mov	r0, r3
 800b82c:	3718      	adds	r7, #24
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}
 800b832:	bf00      	nop
 800b834:	20000054 	.word	0x20000054

0800b838 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b086      	sub	sp, #24
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b840:	2182      	movs	r1, #130	; 0x82
 800b842:	4818      	ldr	r0, [pc, #96]	; (800b8a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b844:	f000 fcd1 	bl	800c1ea <USBD_GetEpDesc>
 800b848:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b84a:	2101      	movs	r1, #1
 800b84c:	4815      	ldr	r0, [pc, #84]	; (800b8a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b84e:	f000 fccc 	bl	800c1ea <USBD_GetEpDesc>
 800b852:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b854:	2181      	movs	r1, #129	; 0x81
 800b856:	4813      	ldr	r0, [pc, #76]	; (800b8a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b858:	f000 fcc7 	bl	800c1ea <USBD_GetEpDesc>
 800b85c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b85e:	697b      	ldr	r3, [r7, #20]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d002      	beq.n	800b86a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	2210      	movs	r2, #16
 800b868:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b86a:	693b      	ldr	r3, [r7, #16]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d006      	beq.n	800b87e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b870:	693b      	ldr	r3, [r7, #16]
 800b872:	2200      	movs	r2, #0
 800b874:	711a      	strb	r2, [r3, #4]
 800b876:	2200      	movs	r2, #0
 800b878:	f042 0202 	orr.w	r2, r2, #2
 800b87c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d006      	beq.n	800b892 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	2200      	movs	r2, #0
 800b888:	711a      	strb	r2, [r3, #4]
 800b88a:	2200      	movs	r2, #0
 800b88c:	f042 0202 	orr.w	r2, r2, #2
 800b890:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2243      	movs	r2, #67	; 0x43
 800b896:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b898:	4b02      	ldr	r3, [pc, #8]	; (800b8a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	3718      	adds	r7, #24
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bd80      	pop	{r7, pc}
 800b8a2:	bf00      	nop
 800b8a4:	20000054 	.word	0x20000054

0800b8a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b086      	sub	sp, #24
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b8b0:	2182      	movs	r1, #130	; 0x82
 800b8b2:	4818      	ldr	r0, [pc, #96]	; (800b914 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b8b4:	f000 fc99 	bl	800c1ea <USBD_GetEpDesc>
 800b8b8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b8ba:	2101      	movs	r1, #1
 800b8bc:	4815      	ldr	r0, [pc, #84]	; (800b914 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b8be:	f000 fc94 	bl	800c1ea <USBD_GetEpDesc>
 800b8c2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b8c4:	2181      	movs	r1, #129	; 0x81
 800b8c6:	4813      	ldr	r0, [pc, #76]	; (800b914 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b8c8:	f000 fc8f 	bl	800c1ea <USBD_GetEpDesc>
 800b8cc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b8ce:	697b      	ldr	r3, [r7, #20]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d002      	beq.n	800b8da <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b8d4:	697b      	ldr	r3, [r7, #20]
 800b8d6:	2210      	movs	r2, #16
 800b8d8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d006      	beq.n	800b8ee <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b8e0:	693b      	ldr	r3, [r7, #16]
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b8e8:	711a      	strb	r2, [r3, #4]
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d006      	beq.n	800b902 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b8fc:	711a      	strb	r2, [r3, #4]
 800b8fe:	2200      	movs	r2, #0
 800b900:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2243      	movs	r2, #67	; 0x43
 800b906:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b908:	4b02      	ldr	r3, [pc, #8]	; (800b914 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	3718      	adds	r7, #24
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd80      	pop	{r7, pc}
 800b912:	bf00      	nop
 800b914:	20000054 	.word	0x20000054

0800b918 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b918:	b480      	push	{r7}
 800b91a:	b083      	sub	sp, #12
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	220a      	movs	r2, #10
 800b924:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b926:	4b03      	ldr	r3, [pc, #12]	; (800b934 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b928:	4618      	mov	r0, r3
 800b92a:	370c      	adds	r7, #12
 800b92c:	46bd      	mov	sp, r7
 800b92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b932:	4770      	bx	lr
 800b934:	20000010 	.word	0x20000010

0800b938 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b938:	b480      	push	{r7}
 800b93a:	b083      	sub	sp, #12
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
 800b940:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d101      	bne.n	800b94c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b948:	2303      	movs	r3, #3
 800b94a:	e009      	b.n	800b960 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800b952:	687a      	ldr	r2, [r7, #4]
 800b954:	33b0      	adds	r3, #176	; 0xb0
 800b956:	009b      	lsls	r3, r3, #2
 800b958:	4413      	add	r3, r2
 800b95a:	683a      	ldr	r2, [r7, #0]
 800b95c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b95e:	2300      	movs	r3, #0
}
 800b960:	4618      	mov	r0, r3
 800b962:	370c      	adds	r7, #12
 800b964:	46bd      	mov	sp, r7
 800b966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96a:	4770      	bx	lr

0800b96c <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b96c:	b480      	push	{r7}
 800b96e:	b087      	sub	sp, #28
 800b970:	af00      	add	r7, sp, #0
 800b972:	60f8      	str	r0, [r7, #12]
 800b974:	60b9      	str	r1, [r7, #8]
 800b976:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	32b0      	adds	r2, #176	; 0xb0
 800b982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b986:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800b988:	697b      	ldr	r3, [r7, #20]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d101      	bne.n	800b992 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b98e:	2303      	movs	r3, #3
 800b990:	e008      	b.n	800b9a4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b992:	697b      	ldr	r3, [r7, #20]
 800b994:	68ba      	ldr	r2, [r7, #8]
 800b996:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b99a:	697b      	ldr	r3, [r7, #20]
 800b99c:	687a      	ldr	r2, [r7, #4]
 800b99e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b9a2:	2300      	movs	r3, #0
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	371c      	adds	r7, #28
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ae:	4770      	bx	lr

0800b9b0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b9b0:	b480      	push	{r7}
 800b9b2:	b085      	sub	sp, #20
 800b9b4:	af00      	add	r7, sp, #0
 800b9b6:	6078      	str	r0, [r7, #4]
 800b9b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	32b0      	adds	r2, #176	; 0xb0
 800b9c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9c8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d101      	bne.n	800b9d4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b9d0:	2303      	movs	r3, #3
 800b9d2:	e004      	b.n	800b9de <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	683a      	ldr	r2, [r7, #0]
 800b9d8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b9dc:	2300      	movs	r3, #0
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3714      	adds	r7, #20
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e8:	4770      	bx	lr
	...

0800b9ec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b084      	sub	sp, #16
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	32b0      	adds	r2, #176	; 0xb0
 800b9fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba02:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	32b0      	adds	r2, #176	; 0xb0
 800ba0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d101      	bne.n	800ba1a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800ba16:	2303      	movs	r3, #3
 800ba18:	e018      	b.n	800ba4c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	7c1b      	ldrb	r3, [r3, #16]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d10a      	bne.n	800ba38 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ba22:	4b0c      	ldr	r3, [pc, #48]	; (800ba54 <USBD_CDC_ReceivePacket+0x68>)
 800ba24:	7819      	ldrb	r1, [r3, #0]
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ba2c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f004 fd67 	bl	8010504 <USBD_LL_PrepareReceive>
 800ba36:	e008      	b.n	800ba4a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ba38:	4b06      	ldr	r3, [pc, #24]	; (800ba54 <USBD_CDC_ReceivePacket+0x68>)
 800ba3a:	7819      	ldrb	r1, [r3, #0]
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ba42:	2340      	movs	r3, #64	; 0x40
 800ba44:	6878      	ldr	r0, [r7, #4]
 800ba46:	f004 fd5d 	bl	8010504 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ba4a:	2300      	movs	r3, #0
}
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	3710      	adds	r7, #16
 800ba50:	46bd      	mov	sp, r7
 800ba52:	bd80      	pop	{r7, pc}
 800ba54:	20000098 	.word	0x20000098

0800ba58 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b086      	sub	sp, #24
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	60f8      	str	r0, [r7, #12]
 800ba60:	60b9      	str	r1, [r7, #8]
 800ba62:	4613      	mov	r3, r2
 800ba64:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d101      	bne.n	800ba70 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ba6c:	2303      	movs	r3, #3
 800ba6e:	e01f      	b.n	800bab0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	2200      	movs	r2, #0
 800ba74:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	2200      	movs	r2, #0
 800ba84:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ba88:	68bb      	ldr	r3, [r7, #8]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d003      	beq.n	800ba96 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	68ba      	ldr	r2, [r7, #8]
 800ba92:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	2201      	movs	r2, #1
 800ba9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	79fa      	ldrb	r2, [r7, #7]
 800baa2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800baa4:	68f8      	ldr	r0, [r7, #12]
 800baa6:	f004 fbd7 	bl	8010258 <USBD_LL_Init>
 800baaa:	4603      	mov	r3, r0
 800baac:	75fb      	strb	r3, [r7, #23]

  return ret;
 800baae:	7dfb      	ldrb	r3, [r7, #23]
}
 800bab0:	4618      	mov	r0, r3
 800bab2:	3718      	adds	r7, #24
 800bab4:	46bd      	mov	sp, r7
 800bab6:	bd80      	pop	{r7, pc}

0800bab8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800bab8:	b580      	push	{r7, lr}
 800baba:	b084      	sub	sp, #16
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
 800bac0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bac2:	2300      	movs	r3, #0
 800bac4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d101      	bne.n	800bad0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800bacc:	2303      	movs	r3, #3
 800bace:	e025      	b.n	800bb1c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	683a      	ldr	r2, [r7, #0]
 800bad4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	32ae      	adds	r2, #174	; 0xae
 800bae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d00f      	beq.n	800bb0c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	32ae      	adds	r2, #174	; 0xae
 800baf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bafa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bafc:	f107 020e 	add.w	r2, r7, #14
 800bb00:	4610      	mov	r0, r2
 800bb02:	4798      	blx	r3
 800bb04:	4602      	mov	r2, r0
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800bb12:	1c5a      	adds	r2, r3, #1
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800bb1a:	2300      	movs	r3, #0
}
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	3710      	adds	r7, #16
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}

0800bb24 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b082      	sub	sp, #8
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800bb2c:	6878      	ldr	r0, [r7, #4]
 800bb2e:	f004 fbdf 	bl	80102f0 <USBD_LL_Start>
 800bb32:	4603      	mov	r3, r0
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	3708      	adds	r7, #8
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b083      	sub	sp, #12
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bb44:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800bb46:	4618      	mov	r0, r3
 800bb48:	370c      	adds	r7, #12
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb50:	4770      	bx	lr

0800bb52 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb52:	b580      	push	{r7, lr}
 800bb54:	b084      	sub	sp, #16
 800bb56:	af00      	add	r7, sp, #0
 800bb58:	6078      	str	r0, [r7, #4]
 800bb5a:	460b      	mov	r3, r1
 800bb5c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d009      	beq.n	800bb80 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	78fa      	ldrb	r2, [r7, #3]
 800bb76:	4611      	mov	r1, r2
 800bb78:	6878      	ldr	r0, [r7, #4]
 800bb7a:	4798      	blx	r3
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bb80:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	3710      	adds	r7, #16
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}

0800bb8a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb8a:	b580      	push	{r7, lr}
 800bb8c:	b084      	sub	sp, #16
 800bb8e:	af00      	add	r7, sp, #0
 800bb90:	6078      	str	r0, [r7, #4]
 800bb92:	460b      	mov	r3, r1
 800bb94:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb96:	2300      	movs	r3, #0
 800bb98:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bba0:	685b      	ldr	r3, [r3, #4]
 800bba2:	78fa      	ldrb	r2, [r7, #3]
 800bba4:	4611      	mov	r1, r2
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	4798      	blx	r3
 800bbaa:	4603      	mov	r3, r0
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d001      	beq.n	800bbb4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800bbb0:	2303      	movs	r3, #3
 800bbb2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bbb4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	3710      	adds	r7, #16
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}

0800bbbe <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bbbe:	b580      	push	{r7, lr}
 800bbc0:	b084      	sub	sp, #16
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	6078      	str	r0, [r7, #4]
 800bbc6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800bbce:	6839      	ldr	r1, [r7, #0]
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	f001 f908 	bl	800cde6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	2201      	movs	r2, #1
 800bbda:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800bbe4:	461a      	mov	r2, r3
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800bbf2:	f003 031f 	and.w	r3, r3, #31
 800bbf6:	2b02      	cmp	r3, #2
 800bbf8:	d01a      	beq.n	800bc30 <USBD_LL_SetupStage+0x72>
 800bbfa:	2b02      	cmp	r3, #2
 800bbfc:	d822      	bhi.n	800bc44 <USBD_LL_SetupStage+0x86>
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d002      	beq.n	800bc08 <USBD_LL_SetupStage+0x4a>
 800bc02:	2b01      	cmp	r3, #1
 800bc04:	d00a      	beq.n	800bc1c <USBD_LL_SetupStage+0x5e>
 800bc06:	e01d      	b.n	800bc44 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800bc0e:	4619      	mov	r1, r3
 800bc10:	6878      	ldr	r0, [r7, #4]
 800bc12:	f000 fb5f 	bl	800c2d4 <USBD_StdDevReq>
 800bc16:	4603      	mov	r3, r0
 800bc18:	73fb      	strb	r3, [r7, #15]
      break;
 800bc1a:	e020      	b.n	800bc5e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800bc22:	4619      	mov	r1, r3
 800bc24:	6878      	ldr	r0, [r7, #4]
 800bc26:	f000 fbc7 	bl	800c3b8 <USBD_StdItfReq>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	73fb      	strb	r3, [r7, #15]
      break;
 800bc2e:	e016      	b.n	800bc5e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800bc36:	4619      	mov	r1, r3
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f000 fc29 	bl	800c490 <USBD_StdEPReq>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	73fb      	strb	r3, [r7, #15]
      break;
 800bc42:	e00c      	b.n	800bc5e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800bc4a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bc4e:	b2db      	uxtb	r3, r3
 800bc50:	4619      	mov	r1, r3
 800bc52:	6878      	ldr	r0, [r7, #4]
 800bc54:	f004 fbac 	bl	80103b0 <USBD_LL_StallEP>
 800bc58:	4603      	mov	r3, r0
 800bc5a:	73fb      	strb	r3, [r7, #15]
      break;
 800bc5c:	bf00      	nop
  }

  return ret;
 800bc5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc60:	4618      	mov	r0, r3
 800bc62:	3710      	adds	r7, #16
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bd80      	pop	{r7, pc}

0800bc68 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b086      	sub	sp, #24
 800bc6c:	af00      	add	r7, sp, #0
 800bc6e:	60f8      	str	r0, [r7, #12]
 800bc70:	460b      	mov	r3, r1
 800bc72:	607a      	str	r2, [r7, #4]
 800bc74:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800bc76:	2300      	movs	r3, #0
 800bc78:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800bc7a:	7afb      	ldrb	r3, [r7, #11]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d16e      	bne.n	800bd5e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800bc86:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bc8e:	2b03      	cmp	r3, #3
 800bc90:	f040 8098 	bne.w	800bdc4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800bc94:	693b      	ldr	r3, [r7, #16]
 800bc96:	689a      	ldr	r2, [r3, #8]
 800bc98:	693b      	ldr	r3, [r7, #16]
 800bc9a:	68db      	ldr	r3, [r3, #12]
 800bc9c:	429a      	cmp	r2, r3
 800bc9e:	d913      	bls.n	800bcc8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800bca0:	693b      	ldr	r3, [r7, #16]
 800bca2:	689a      	ldr	r2, [r3, #8]
 800bca4:	693b      	ldr	r3, [r7, #16]
 800bca6:	68db      	ldr	r3, [r3, #12]
 800bca8:	1ad2      	subs	r2, r2, r3
 800bcaa:	693b      	ldr	r3, [r7, #16]
 800bcac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	68da      	ldr	r2, [r3, #12]
 800bcb2:	693b      	ldr	r3, [r7, #16]
 800bcb4:	689b      	ldr	r3, [r3, #8]
 800bcb6:	4293      	cmp	r3, r2
 800bcb8:	bf28      	it	cs
 800bcba:	4613      	movcs	r3, r2
 800bcbc:	461a      	mov	r2, r3
 800bcbe:	6879      	ldr	r1, [r7, #4]
 800bcc0:	68f8      	ldr	r0, [r7, #12]
 800bcc2:	f001 f984 	bl	800cfce <USBD_CtlContinueRx>
 800bcc6:	e07d      	b.n	800bdc4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800bcce:	f003 031f 	and.w	r3, r3, #31
 800bcd2:	2b02      	cmp	r3, #2
 800bcd4:	d014      	beq.n	800bd00 <USBD_LL_DataOutStage+0x98>
 800bcd6:	2b02      	cmp	r3, #2
 800bcd8:	d81d      	bhi.n	800bd16 <USBD_LL_DataOutStage+0xae>
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d002      	beq.n	800bce4 <USBD_LL_DataOutStage+0x7c>
 800bcde:	2b01      	cmp	r3, #1
 800bce0:	d003      	beq.n	800bcea <USBD_LL_DataOutStage+0x82>
 800bce2:	e018      	b.n	800bd16 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800bce4:	2300      	movs	r3, #0
 800bce6:	75bb      	strb	r3, [r7, #22]
            break;
 800bce8:	e018      	b.n	800bd1c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800bcf0:	b2db      	uxtb	r3, r3
 800bcf2:	4619      	mov	r1, r3
 800bcf4:	68f8      	ldr	r0, [r7, #12]
 800bcf6:	f000 fa5e 	bl	800c1b6 <USBD_CoreFindIF>
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	75bb      	strb	r3, [r7, #22]
            break;
 800bcfe:	e00d      	b.n	800bd1c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800bd06:	b2db      	uxtb	r3, r3
 800bd08:	4619      	mov	r1, r3
 800bd0a:	68f8      	ldr	r0, [r7, #12]
 800bd0c:	f000 fa60 	bl	800c1d0 <USBD_CoreFindEP>
 800bd10:	4603      	mov	r3, r0
 800bd12:	75bb      	strb	r3, [r7, #22]
            break;
 800bd14:	e002      	b.n	800bd1c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800bd16:	2300      	movs	r3, #0
 800bd18:	75bb      	strb	r3, [r7, #22]
            break;
 800bd1a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800bd1c:	7dbb      	ldrb	r3, [r7, #22]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d119      	bne.n	800bd56 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd28:	b2db      	uxtb	r3, r3
 800bd2a:	2b03      	cmp	r3, #3
 800bd2c:	d113      	bne.n	800bd56 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800bd2e:	7dba      	ldrb	r2, [r7, #22]
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	32ae      	adds	r2, #174	; 0xae
 800bd34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd38:	691b      	ldr	r3, [r3, #16]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d00b      	beq.n	800bd56 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800bd3e:	7dba      	ldrb	r2, [r7, #22]
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800bd46:	7dba      	ldrb	r2, [r7, #22]
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	32ae      	adds	r2, #174	; 0xae
 800bd4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd50:	691b      	ldr	r3, [r3, #16]
 800bd52:	68f8      	ldr	r0, [r7, #12]
 800bd54:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800bd56:	68f8      	ldr	r0, [r7, #12]
 800bd58:	f001 f94a 	bl	800cff0 <USBD_CtlSendStatus>
 800bd5c:	e032      	b.n	800bdc4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800bd5e:	7afb      	ldrb	r3, [r7, #11]
 800bd60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd64:	b2db      	uxtb	r3, r3
 800bd66:	4619      	mov	r1, r3
 800bd68:	68f8      	ldr	r0, [r7, #12]
 800bd6a:	f000 fa31 	bl	800c1d0 <USBD_CoreFindEP>
 800bd6e:	4603      	mov	r3, r0
 800bd70:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bd72:	7dbb      	ldrb	r3, [r7, #22]
 800bd74:	2bff      	cmp	r3, #255	; 0xff
 800bd76:	d025      	beq.n	800bdc4 <USBD_LL_DataOutStage+0x15c>
 800bd78:	7dbb      	ldrb	r3, [r7, #22]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d122      	bne.n	800bdc4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd84:	b2db      	uxtb	r3, r3
 800bd86:	2b03      	cmp	r3, #3
 800bd88:	d117      	bne.n	800bdba <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800bd8a:	7dba      	ldrb	r2, [r7, #22]
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	32ae      	adds	r2, #174	; 0xae
 800bd90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd94:	699b      	ldr	r3, [r3, #24]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d00f      	beq.n	800bdba <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800bd9a:	7dba      	ldrb	r2, [r7, #22]
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800bda2:	7dba      	ldrb	r2, [r7, #22]
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	32ae      	adds	r2, #174	; 0xae
 800bda8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdac:	699b      	ldr	r3, [r3, #24]
 800bdae:	7afa      	ldrb	r2, [r7, #11]
 800bdb0:	4611      	mov	r1, r2
 800bdb2:	68f8      	ldr	r0, [r7, #12]
 800bdb4:	4798      	blx	r3
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800bdba:	7dfb      	ldrb	r3, [r7, #23]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d001      	beq.n	800bdc4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800bdc0:	7dfb      	ldrb	r3, [r7, #23]
 800bdc2:	e000      	b.n	800bdc6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800bdc4:	2300      	movs	r3, #0
}
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	3718      	adds	r7, #24
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	bd80      	pop	{r7, pc}

0800bdce <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bdce:	b580      	push	{r7, lr}
 800bdd0:	b086      	sub	sp, #24
 800bdd2:	af00      	add	r7, sp, #0
 800bdd4:	60f8      	str	r0, [r7, #12]
 800bdd6:	460b      	mov	r3, r1
 800bdd8:	607a      	str	r2, [r7, #4]
 800bdda:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800bddc:	7afb      	ldrb	r3, [r7, #11]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d16f      	bne.n	800bec2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	3314      	adds	r3, #20
 800bde6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bdee:	2b02      	cmp	r3, #2
 800bdf0:	d15a      	bne.n	800bea8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800bdf2:	693b      	ldr	r3, [r7, #16]
 800bdf4:	689a      	ldr	r2, [r3, #8]
 800bdf6:	693b      	ldr	r3, [r7, #16]
 800bdf8:	68db      	ldr	r3, [r3, #12]
 800bdfa:	429a      	cmp	r2, r3
 800bdfc:	d914      	bls.n	800be28 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800bdfe:	693b      	ldr	r3, [r7, #16]
 800be00:	689a      	ldr	r2, [r3, #8]
 800be02:	693b      	ldr	r3, [r7, #16]
 800be04:	68db      	ldr	r3, [r3, #12]
 800be06:	1ad2      	subs	r2, r2, r3
 800be08:	693b      	ldr	r3, [r7, #16]
 800be0a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800be0c:	693b      	ldr	r3, [r7, #16]
 800be0e:	689b      	ldr	r3, [r3, #8]
 800be10:	461a      	mov	r2, r3
 800be12:	6879      	ldr	r1, [r7, #4]
 800be14:	68f8      	ldr	r0, [r7, #12]
 800be16:	f001 f8ac 	bl	800cf72 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800be1a:	2300      	movs	r3, #0
 800be1c:	2200      	movs	r2, #0
 800be1e:	2100      	movs	r1, #0
 800be20:	68f8      	ldr	r0, [r7, #12]
 800be22:	f004 fb6f 	bl	8010504 <USBD_LL_PrepareReceive>
 800be26:	e03f      	b.n	800bea8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800be28:	693b      	ldr	r3, [r7, #16]
 800be2a:	68da      	ldr	r2, [r3, #12]
 800be2c:	693b      	ldr	r3, [r7, #16]
 800be2e:	689b      	ldr	r3, [r3, #8]
 800be30:	429a      	cmp	r2, r3
 800be32:	d11c      	bne.n	800be6e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800be34:	693b      	ldr	r3, [r7, #16]
 800be36:	685a      	ldr	r2, [r3, #4]
 800be38:	693b      	ldr	r3, [r7, #16]
 800be3a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d316      	bcc.n	800be6e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800be40:	693b      	ldr	r3, [r7, #16]
 800be42:	685a      	ldr	r2, [r3, #4]
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800be4a:	429a      	cmp	r2, r3
 800be4c:	d20f      	bcs.n	800be6e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800be4e:	2200      	movs	r2, #0
 800be50:	2100      	movs	r1, #0
 800be52:	68f8      	ldr	r0, [r7, #12]
 800be54:	f001 f88d 	bl	800cf72 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	2200      	movs	r2, #0
 800be5c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800be60:	2300      	movs	r3, #0
 800be62:	2200      	movs	r2, #0
 800be64:	2100      	movs	r1, #0
 800be66:	68f8      	ldr	r0, [r7, #12]
 800be68:	f004 fb4c 	bl	8010504 <USBD_LL_PrepareReceive>
 800be6c:	e01c      	b.n	800bea8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be74:	b2db      	uxtb	r3, r3
 800be76:	2b03      	cmp	r3, #3
 800be78:	d10f      	bne.n	800be9a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be80:	68db      	ldr	r3, [r3, #12]
 800be82:	2b00      	cmp	r3, #0
 800be84:	d009      	beq.n	800be9a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	2200      	movs	r2, #0
 800be8a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800be94:	68db      	ldr	r3, [r3, #12]
 800be96:	68f8      	ldr	r0, [r7, #12]
 800be98:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800be9a:	2180      	movs	r1, #128	; 0x80
 800be9c:	68f8      	ldr	r0, [r7, #12]
 800be9e:	f004 fa87 	bl	80103b0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bea2:	68f8      	ldr	r0, [r7, #12]
 800bea4:	f001 f8b7 	bl	800d016 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d03a      	beq.n	800bf28 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800beb2:	68f8      	ldr	r0, [r7, #12]
 800beb4:	f7ff fe42 	bl	800bb3c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	2200      	movs	r2, #0
 800bebc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800bec0:	e032      	b.n	800bf28 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800bec2:	7afb      	ldrb	r3, [r7, #11]
 800bec4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bec8:	b2db      	uxtb	r3, r3
 800beca:	4619      	mov	r1, r3
 800becc:	68f8      	ldr	r0, [r7, #12]
 800bece:	f000 f97f 	bl	800c1d0 <USBD_CoreFindEP>
 800bed2:	4603      	mov	r3, r0
 800bed4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bed6:	7dfb      	ldrb	r3, [r7, #23]
 800bed8:	2bff      	cmp	r3, #255	; 0xff
 800beda:	d025      	beq.n	800bf28 <USBD_LL_DataInStage+0x15a>
 800bedc:	7dfb      	ldrb	r3, [r7, #23]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d122      	bne.n	800bf28 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bee8:	b2db      	uxtb	r3, r3
 800beea:	2b03      	cmp	r3, #3
 800beec:	d11c      	bne.n	800bf28 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800beee:	7dfa      	ldrb	r2, [r7, #23]
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	32ae      	adds	r2, #174	; 0xae
 800bef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bef8:	695b      	ldr	r3, [r3, #20]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d014      	beq.n	800bf28 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800befe:	7dfa      	ldrb	r2, [r7, #23]
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800bf06:	7dfa      	ldrb	r2, [r7, #23]
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	32ae      	adds	r2, #174	; 0xae
 800bf0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf10:	695b      	ldr	r3, [r3, #20]
 800bf12:	7afa      	ldrb	r2, [r7, #11]
 800bf14:	4611      	mov	r1, r2
 800bf16:	68f8      	ldr	r0, [r7, #12]
 800bf18:	4798      	blx	r3
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800bf1e:	7dbb      	ldrb	r3, [r7, #22]
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d001      	beq.n	800bf28 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800bf24:	7dbb      	ldrb	r3, [r7, #22]
 800bf26:	e000      	b.n	800bf2a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800bf28:	2300      	movs	r3, #0
}
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	3718      	adds	r7, #24
 800bf2e:	46bd      	mov	sp, r7
 800bf30:	bd80      	pop	{r7, pc}

0800bf32 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bf32:	b580      	push	{r7, lr}
 800bf34:	b084      	sub	sp, #16
 800bf36:	af00      	add	r7, sp, #0
 800bf38:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	2201      	movs	r2, #1
 800bf42:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	2200      	movs	r2, #0
 800bf4a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	2200      	movs	r2, #0
 800bf52:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2200      	movs	r2, #0
 800bf58:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	2200      	movs	r2, #0
 800bf60:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d014      	beq.n	800bf98 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf74:	685b      	ldr	r3, [r3, #4]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d00e      	beq.n	800bf98 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf80:	685b      	ldr	r3, [r3, #4]
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	6852      	ldr	r2, [r2, #4]
 800bf86:	b2d2      	uxtb	r2, r2
 800bf88:	4611      	mov	r1, r2
 800bf8a:	6878      	ldr	r0, [r7, #4]
 800bf8c:	4798      	blx	r3
 800bf8e:	4603      	mov	r3, r0
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d001      	beq.n	800bf98 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800bf94:	2303      	movs	r3, #3
 800bf96:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bf98:	2340      	movs	r3, #64	; 0x40
 800bf9a:	2200      	movs	r2, #0
 800bf9c:	2100      	movs	r1, #0
 800bf9e:	6878      	ldr	r0, [r7, #4]
 800bfa0:	f004 f9c1 	bl	8010326 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	2201      	movs	r2, #1
 800bfa8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2240      	movs	r2, #64	; 0x40
 800bfb0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bfb4:	2340      	movs	r3, #64	; 0x40
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	2180      	movs	r1, #128	; 0x80
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f004 f9b3 	bl	8010326 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	2201      	movs	r2, #1
 800bfc4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2240      	movs	r2, #64	; 0x40
 800bfca:	621a      	str	r2, [r3, #32]

  return ret;
 800bfcc:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	3710      	adds	r7, #16
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	bd80      	pop	{r7, pc}

0800bfd6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bfd6:	b480      	push	{r7}
 800bfd8:	b083      	sub	sp, #12
 800bfda:	af00      	add	r7, sp, #0
 800bfdc:	6078      	str	r0, [r7, #4]
 800bfde:	460b      	mov	r3, r1
 800bfe0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	78fa      	ldrb	r2, [r7, #3]
 800bfe6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bfe8:	2300      	movs	r3, #0
}
 800bfea:	4618      	mov	r0, r3
 800bfec:	370c      	adds	r7, #12
 800bfee:	46bd      	mov	sp, r7
 800bff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff4:	4770      	bx	lr

0800bff6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bff6:	b480      	push	{r7}
 800bff8:	b083      	sub	sp, #12
 800bffa:	af00      	add	r7, sp, #0
 800bffc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c004:	b2da      	uxtb	r2, r3
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	2204      	movs	r2, #4
 800c010:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c014:	2300      	movs	r3, #0
}
 800c016:	4618      	mov	r0, r3
 800c018:	370c      	adds	r7, #12
 800c01a:	46bd      	mov	sp, r7
 800c01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c020:	4770      	bx	lr

0800c022 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c022:	b480      	push	{r7}
 800c024:	b083      	sub	sp, #12
 800c026:	af00      	add	r7, sp, #0
 800c028:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c030:	b2db      	uxtb	r3, r3
 800c032:	2b04      	cmp	r3, #4
 800c034:	d106      	bne.n	800c044 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800c03c:	b2da      	uxtb	r2, r3
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c044:	2300      	movs	r3, #0
}
 800c046:	4618      	mov	r0, r3
 800c048:	370c      	adds	r7, #12
 800c04a:	46bd      	mov	sp, r7
 800c04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c050:	4770      	bx	lr

0800c052 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c052:	b580      	push	{r7, lr}
 800c054:	b082      	sub	sp, #8
 800c056:	af00      	add	r7, sp, #0
 800c058:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c060:	b2db      	uxtb	r3, r3
 800c062:	2b03      	cmp	r3, #3
 800c064:	d110      	bne.n	800c088 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d00b      	beq.n	800c088 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c076:	69db      	ldr	r3, [r3, #28]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d005      	beq.n	800c088 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c082:	69db      	ldr	r3, [r3, #28]
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800c088:	2300      	movs	r3, #0
}
 800c08a:	4618      	mov	r0, r3
 800c08c:	3708      	adds	r7, #8
 800c08e:	46bd      	mov	sp, r7
 800c090:	bd80      	pop	{r7, pc}

0800c092 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c092:	b580      	push	{r7, lr}
 800c094:	b082      	sub	sp, #8
 800c096:	af00      	add	r7, sp, #0
 800c098:	6078      	str	r0, [r7, #4]
 800c09a:	460b      	mov	r3, r1
 800c09c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	32ae      	adds	r2, #174	; 0xae
 800c0a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d101      	bne.n	800c0b4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800c0b0:	2303      	movs	r3, #3
 800c0b2:	e01c      	b.n	800c0ee <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0ba:	b2db      	uxtb	r3, r3
 800c0bc:	2b03      	cmp	r3, #3
 800c0be:	d115      	bne.n	800c0ec <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	32ae      	adds	r2, #174	; 0xae
 800c0ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0ce:	6a1b      	ldr	r3, [r3, #32]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d00b      	beq.n	800c0ec <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	32ae      	adds	r2, #174	; 0xae
 800c0de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0e2:	6a1b      	ldr	r3, [r3, #32]
 800c0e4:	78fa      	ldrb	r2, [r7, #3]
 800c0e6:	4611      	mov	r1, r2
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c0ec:	2300      	movs	r3, #0
}
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	3708      	adds	r7, #8
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	bd80      	pop	{r7, pc}

0800c0f6 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c0f6:	b580      	push	{r7, lr}
 800c0f8:	b082      	sub	sp, #8
 800c0fa:	af00      	add	r7, sp, #0
 800c0fc:	6078      	str	r0, [r7, #4]
 800c0fe:	460b      	mov	r3, r1
 800c100:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	32ae      	adds	r2, #174	; 0xae
 800c10c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d101      	bne.n	800c118 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800c114:	2303      	movs	r3, #3
 800c116:	e01c      	b.n	800c152 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c11e:	b2db      	uxtb	r3, r3
 800c120:	2b03      	cmp	r3, #3
 800c122:	d115      	bne.n	800c150 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	32ae      	adds	r2, #174	; 0xae
 800c12e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c134:	2b00      	cmp	r3, #0
 800c136:	d00b      	beq.n	800c150 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	32ae      	adds	r2, #174	; 0xae
 800c142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c148:	78fa      	ldrb	r2, [r7, #3]
 800c14a:	4611      	mov	r1, r2
 800c14c:	6878      	ldr	r0, [r7, #4]
 800c14e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c150:	2300      	movs	r3, #0
}
 800c152:	4618      	mov	r0, r3
 800c154:	3708      	adds	r7, #8
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}

0800c15a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c15a:	b480      	push	{r7}
 800c15c:	b083      	sub	sp, #12
 800c15e:	af00      	add	r7, sp, #0
 800c160:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c162:	2300      	movs	r3, #0
}
 800c164:	4618      	mov	r0, r3
 800c166:	370c      	adds	r7, #12
 800c168:	46bd      	mov	sp, r7
 800c16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16e:	4770      	bx	lr

0800c170 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b084      	sub	sp, #16
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c178:	2300      	movs	r3, #0
 800c17a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	2201      	movs	r2, #1
 800c180:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d00e      	beq.n	800c1ac <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c194:	685b      	ldr	r3, [r3, #4]
 800c196:	687a      	ldr	r2, [r7, #4]
 800c198:	6852      	ldr	r2, [r2, #4]
 800c19a:	b2d2      	uxtb	r2, r2
 800c19c:	4611      	mov	r1, r2
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	4798      	blx	r3
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d001      	beq.n	800c1ac <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c1a8:	2303      	movs	r3, #3
 800c1aa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c1ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	3710      	adds	r7, #16
 800c1b2:	46bd      	mov	sp, r7
 800c1b4:	bd80      	pop	{r7, pc}

0800c1b6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c1b6:	b480      	push	{r7}
 800c1b8:	b083      	sub	sp, #12
 800c1ba:	af00      	add	r7, sp, #0
 800c1bc:	6078      	str	r0, [r7, #4]
 800c1be:	460b      	mov	r3, r1
 800c1c0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c1c2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	370c      	adds	r7, #12
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ce:	4770      	bx	lr

0800c1d0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c1d0:	b480      	push	{r7}
 800c1d2:	b083      	sub	sp, #12
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
 800c1d8:	460b      	mov	r3, r1
 800c1da:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c1dc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c1de:	4618      	mov	r0, r3
 800c1e0:	370c      	adds	r7, #12
 800c1e2:	46bd      	mov	sp, r7
 800c1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e8:	4770      	bx	lr

0800c1ea <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c1ea:	b580      	push	{r7, lr}
 800c1ec:	b086      	sub	sp, #24
 800c1ee:	af00      	add	r7, sp, #0
 800c1f0:	6078      	str	r0, [r7, #4]
 800c1f2:	460b      	mov	r3, r1
 800c1f4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c1fe:	2300      	movs	r3, #0
 800c200:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	885b      	ldrh	r3, [r3, #2]
 800c206:	b29a      	uxth	r2, r3
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	781b      	ldrb	r3, [r3, #0]
 800c20c:	b29b      	uxth	r3, r3
 800c20e:	429a      	cmp	r2, r3
 800c210:	d920      	bls.n	800c254 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	781b      	ldrb	r3, [r3, #0]
 800c216:	b29b      	uxth	r3, r3
 800c218:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c21a:	e013      	b.n	800c244 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c21c:	f107 030a 	add.w	r3, r7, #10
 800c220:	4619      	mov	r1, r3
 800c222:	6978      	ldr	r0, [r7, #20]
 800c224:	f000 f81b 	bl	800c25e <USBD_GetNextDesc>
 800c228:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c22a:	697b      	ldr	r3, [r7, #20]
 800c22c:	785b      	ldrb	r3, [r3, #1]
 800c22e:	2b05      	cmp	r3, #5
 800c230:	d108      	bne.n	800c244 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c232:	697b      	ldr	r3, [r7, #20]
 800c234:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c236:	693b      	ldr	r3, [r7, #16]
 800c238:	789b      	ldrb	r3, [r3, #2]
 800c23a:	78fa      	ldrb	r2, [r7, #3]
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d008      	beq.n	800c252 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c240:	2300      	movs	r3, #0
 800c242:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	885b      	ldrh	r3, [r3, #2]
 800c248:	b29a      	uxth	r2, r3
 800c24a:	897b      	ldrh	r3, [r7, #10]
 800c24c:	429a      	cmp	r2, r3
 800c24e:	d8e5      	bhi.n	800c21c <USBD_GetEpDesc+0x32>
 800c250:	e000      	b.n	800c254 <USBD_GetEpDesc+0x6a>
          break;
 800c252:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c254:	693b      	ldr	r3, [r7, #16]
}
 800c256:	4618      	mov	r0, r3
 800c258:	3718      	adds	r7, #24
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bd80      	pop	{r7, pc}

0800c25e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c25e:	b480      	push	{r7}
 800c260:	b085      	sub	sp, #20
 800c262:	af00      	add	r7, sp, #0
 800c264:	6078      	str	r0, [r7, #4]
 800c266:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c26c:	683b      	ldr	r3, [r7, #0]
 800c26e:	881a      	ldrh	r2, [r3, #0]
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	781b      	ldrb	r3, [r3, #0]
 800c274:	b29b      	uxth	r3, r3
 800c276:	4413      	add	r3, r2
 800c278:	b29a      	uxth	r2, r3
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	781b      	ldrb	r3, [r3, #0]
 800c282:	461a      	mov	r2, r3
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	4413      	add	r3, r2
 800c288:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c28a:	68fb      	ldr	r3, [r7, #12]
}
 800c28c:	4618      	mov	r0, r3
 800c28e:	3714      	adds	r7, #20
 800c290:	46bd      	mov	sp, r7
 800c292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c296:	4770      	bx	lr

0800c298 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c298:	b480      	push	{r7}
 800c29a:	b087      	sub	sp, #28
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	781b      	ldrb	r3, [r3, #0]
 800c2a8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c2aa:	697b      	ldr	r3, [r7, #20]
 800c2ac:	3301      	adds	r3, #1
 800c2ae:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c2b0:	697b      	ldr	r3, [r7, #20]
 800c2b2:	781b      	ldrb	r3, [r3, #0]
 800c2b4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c2b6:	8a3b      	ldrh	r3, [r7, #16]
 800c2b8:	021b      	lsls	r3, r3, #8
 800c2ba:	b21a      	sxth	r2, r3
 800c2bc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c2c0:	4313      	orrs	r3, r2
 800c2c2:	b21b      	sxth	r3, r3
 800c2c4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c2c6:	89fb      	ldrh	r3, [r7, #14]
}
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	371c      	adds	r7, #28
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d2:	4770      	bx	lr

0800c2d4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b084      	sub	sp, #16
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c2de:	2300      	movs	r3, #0
 800c2e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c2e2:	683b      	ldr	r3, [r7, #0]
 800c2e4:	781b      	ldrb	r3, [r3, #0]
 800c2e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c2ea:	2b40      	cmp	r3, #64	; 0x40
 800c2ec:	d005      	beq.n	800c2fa <USBD_StdDevReq+0x26>
 800c2ee:	2b40      	cmp	r3, #64	; 0x40
 800c2f0:	d857      	bhi.n	800c3a2 <USBD_StdDevReq+0xce>
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d00f      	beq.n	800c316 <USBD_StdDevReq+0x42>
 800c2f6:	2b20      	cmp	r3, #32
 800c2f8:	d153      	bne.n	800c3a2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	32ae      	adds	r2, #174	; 0xae
 800c304:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c308:	689b      	ldr	r3, [r3, #8]
 800c30a:	6839      	ldr	r1, [r7, #0]
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	4798      	blx	r3
 800c310:	4603      	mov	r3, r0
 800c312:	73fb      	strb	r3, [r7, #15]
      break;
 800c314:	e04a      	b.n	800c3ac <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c316:	683b      	ldr	r3, [r7, #0]
 800c318:	785b      	ldrb	r3, [r3, #1]
 800c31a:	2b09      	cmp	r3, #9
 800c31c:	d83b      	bhi.n	800c396 <USBD_StdDevReq+0xc2>
 800c31e:	a201      	add	r2, pc, #4	; (adr r2, 800c324 <USBD_StdDevReq+0x50>)
 800c320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c324:	0800c379 	.word	0x0800c379
 800c328:	0800c38d 	.word	0x0800c38d
 800c32c:	0800c397 	.word	0x0800c397
 800c330:	0800c383 	.word	0x0800c383
 800c334:	0800c397 	.word	0x0800c397
 800c338:	0800c357 	.word	0x0800c357
 800c33c:	0800c34d 	.word	0x0800c34d
 800c340:	0800c397 	.word	0x0800c397
 800c344:	0800c36f 	.word	0x0800c36f
 800c348:	0800c361 	.word	0x0800c361
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c34c:	6839      	ldr	r1, [r7, #0]
 800c34e:	6878      	ldr	r0, [r7, #4]
 800c350:	f000 fa3c 	bl	800c7cc <USBD_GetDescriptor>
          break;
 800c354:	e024      	b.n	800c3a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c356:	6839      	ldr	r1, [r7, #0]
 800c358:	6878      	ldr	r0, [r7, #4]
 800c35a:	f000 fba1 	bl	800caa0 <USBD_SetAddress>
          break;
 800c35e:	e01f      	b.n	800c3a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c360:	6839      	ldr	r1, [r7, #0]
 800c362:	6878      	ldr	r0, [r7, #4]
 800c364:	f000 fbe0 	bl	800cb28 <USBD_SetConfig>
 800c368:	4603      	mov	r3, r0
 800c36a:	73fb      	strb	r3, [r7, #15]
          break;
 800c36c:	e018      	b.n	800c3a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c36e:	6839      	ldr	r1, [r7, #0]
 800c370:	6878      	ldr	r0, [r7, #4]
 800c372:	f000 fc83 	bl	800cc7c <USBD_GetConfig>
          break;
 800c376:	e013      	b.n	800c3a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c378:	6839      	ldr	r1, [r7, #0]
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	f000 fcb4 	bl	800cce8 <USBD_GetStatus>
          break;
 800c380:	e00e      	b.n	800c3a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c382:	6839      	ldr	r1, [r7, #0]
 800c384:	6878      	ldr	r0, [r7, #4]
 800c386:	f000 fce3 	bl	800cd50 <USBD_SetFeature>
          break;
 800c38a:	e009      	b.n	800c3a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c38c:	6839      	ldr	r1, [r7, #0]
 800c38e:	6878      	ldr	r0, [r7, #4]
 800c390:	f000 fd07 	bl	800cda2 <USBD_ClrFeature>
          break;
 800c394:	e004      	b.n	800c3a0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c396:	6839      	ldr	r1, [r7, #0]
 800c398:	6878      	ldr	r0, [r7, #4]
 800c39a:	f000 fd5e 	bl	800ce5a <USBD_CtlError>
          break;
 800c39e:	bf00      	nop
      }
      break;
 800c3a0:	e004      	b.n	800c3ac <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c3a2:	6839      	ldr	r1, [r7, #0]
 800c3a4:	6878      	ldr	r0, [r7, #4]
 800c3a6:	f000 fd58 	bl	800ce5a <USBD_CtlError>
      break;
 800c3aa:	bf00      	nop
  }

  return ret;
 800c3ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	3710      	adds	r7, #16
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	bd80      	pop	{r7, pc}
 800c3b6:	bf00      	nop

0800c3b8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	b084      	sub	sp, #16
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	6078      	str	r0, [r7, #4]
 800c3c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c3c6:	683b      	ldr	r3, [r7, #0]
 800c3c8:	781b      	ldrb	r3, [r3, #0]
 800c3ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c3ce:	2b40      	cmp	r3, #64	; 0x40
 800c3d0:	d005      	beq.n	800c3de <USBD_StdItfReq+0x26>
 800c3d2:	2b40      	cmp	r3, #64	; 0x40
 800c3d4:	d852      	bhi.n	800c47c <USBD_StdItfReq+0xc4>
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d001      	beq.n	800c3de <USBD_StdItfReq+0x26>
 800c3da:	2b20      	cmp	r3, #32
 800c3dc:	d14e      	bne.n	800c47c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c3e4:	b2db      	uxtb	r3, r3
 800c3e6:	3b01      	subs	r3, #1
 800c3e8:	2b02      	cmp	r3, #2
 800c3ea:	d840      	bhi.n	800c46e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	889b      	ldrh	r3, [r3, #4]
 800c3f0:	b2db      	uxtb	r3, r3
 800c3f2:	2b01      	cmp	r3, #1
 800c3f4:	d836      	bhi.n	800c464 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c3f6:	683b      	ldr	r3, [r7, #0]
 800c3f8:	889b      	ldrh	r3, [r3, #4]
 800c3fa:	b2db      	uxtb	r3, r3
 800c3fc:	4619      	mov	r1, r3
 800c3fe:	6878      	ldr	r0, [r7, #4]
 800c400:	f7ff fed9 	bl	800c1b6 <USBD_CoreFindIF>
 800c404:	4603      	mov	r3, r0
 800c406:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c408:	7bbb      	ldrb	r3, [r7, #14]
 800c40a:	2bff      	cmp	r3, #255	; 0xff
 800c40c:	d01d      	beq.n	800c44a <USBD_StdItfReq+0x92>
 800c40e:	7bbb      	ldrb	r3, [r7, #14]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d11a      	bne.n	800c44a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c414:	7bba      	ldrb	r2, [r7, #14]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	32ae      	adds	r2, #174	; 0xae
 800c41a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c41e:	689b      	ldr	r3, [r3, #8]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d00f      	beq.n	800c444 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c424:	7bba      	ldrb	r2, [r7, #14]
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c42c:	7bba      	ldrb	r2, [r7, #14]
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	32ae      	adds	r2, #174	; 0xae
 800c432:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c436:	689b      	ldr	r3, [r3, #8]
 800c438:	6839      	ldr	r1, [r7, #0]
 800c43a:	6878      	ldr	r0, [r7, #4]
 800c43c:	4798      	blx	r3
 800c43e:	4603      	mov	r3, r0
 800c440:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c442:	e004      	b.n	800c44e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c444:	2303      	movs	r3, #3
 800c446:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c448:	e001      	b.n	800c44e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c44a:	2303      	movs	r3, #3
 800c44c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	88db      	ldrh	r3, [r3, #6]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d110      	bne.n	800c478 <USBD_StdItfReq+0xc0>
 800c456:	7bfb      	ldrb	r3, [r7, #15]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d10d      	bne.n	800c478 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f000 fdc7 	bl	800cff0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c462:	e009      	b.n	800c478 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c464:	6839      	ldr	r1, [r7, #0]
 800c466:	6878      	ldr	r0, [r7, #4]
 800c468:	f000 fcf7 	bl	800ce5a <USBD_CtlError>
          break;
 800c46c:	e004      	b.n	800c478 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c46e:	6839      	ldr	r1, [r7, #0]
 800c470:	6878      	ldr	r0, [r7, #4]
 800c472:	f000 fcf2 	bl	800ce5a <USBD_CtlError>
          break;
 800c476:	e000      	b.n	800c47a <USBD_StdItfReq+0xc2>
          break;
 800c478:	bf00      	nop
      }
      break;
 800c47a:	e004      	b.n	800c486 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c47c:	6839      	ldr	r1, [r7, #0]
 800c47e:	6878      	ldr	r0, [r7, #4]
 800c480:	f000 fceb 	bl	800ce5a <USBD_CtlError>
      break;
 800c484:	bf00      	nop
  }

  return ret;
 800c486:	7bfb      	ldrb	r3, [r7, #15]
}
 800c488:	4618      	mov	r0, r3
 800c48a:	3710      	adds	r7, #16
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bd80      	pop	{r7, pc}

0800c490 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	b084      	sub	sp, #16
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
 800c498:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c49a:	2300      	movs	r3, #0
 800c49c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	889b      	ldrh	r3, [r3, #4]
 800c4a2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	781b      	ldrb	r3, [r3, #0]
 800c4a8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c4ac:	2b40      	cmp	r3, #64	; 0x40
 800c4ae:	d007      	beq.n	800c4c0 <USBD_StdEPReq+0x30>
 800c4b0:	2b40      	cmp	r3, #64	; 0x40
 800c4b2:	f200 817f 	bhi.w	800c7b4 <USBD_StdEPReq+0x324>
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d02a      	beq.n	800c510 <USBD_StdEPReq+0x80>
 800c4ba:	2b20      	cmp	r3, #32
 800c4bc:	f040 817a 	bne.w	800c7b4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c4c0:	7bbb      	ldrb	r3, [r7, #14]
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	6878      	ldr	r0, [r7, #4]
 800c4c6:	f7ff fe83 	bl	800c1d0 <USBD_CoreFindEP>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c4ce:	7b7b      	ldrb	r3, [r7, #13]
 800c4d0:	2bff      	cmp	r3, #255	; 0xff
 800c4d2:	f000 8174 	beq.w	800c7be <USBD_StdEPReq+0x32e>
 800c4d6:	7b7b      	ldrb	r3, [r7, #13]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	f040 8170 	bne.w	800c7be <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800c4de:	7b7a      	ldrb	r2, [r7, #13]
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c4e6:	7b7a      	ldrb	r2, [r7, #13]
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	32ae      	adds	r2, #174	; 0xae
 800c4ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4f0:	689b      	ldr	r3, [r3, #8]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	f000 8163 	beq.w	800c7be <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c4f8:	7b7a      	ldrb	r2, [r7, #13]
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	32ae      	adds	r2, #174	; 0xae
 800c4fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c502:	689b      	ldr	r3, [r3, #8]
 800c504:	6839      	ldr	r1, [r7, #0]
 800c506:	6878      	ldr	r0, [r7, #4]
 800c508:	4798      	blx	r3
 800c50a:	4603      	mov	r3, r0
 800c50c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c50e:	e156      	b.n	800c7be <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	785b      	ldrb	r3, [r3, #1]
 800c514:	2b03      	cmp	r3, #3
 800c516:	d008      	beq.n	800c52a <USBD_StdEPReq+0x9a>
 800c518:	2b03      	cmp	r3, #3
 800c51a:	f300 8145 	bgt.w	800c7a8 <USBD_StdEPReq+0x318>
 800c51e:	2b00      	cmp	r3, #0
 800c520:	f000 809b 	beq.w	800c65a <USBD_StdEPReq+0x1ca>
 800c524:	2b01      	cmp	r3, #1
 800c526:	d03c      	beq.n	800c5a2 <USBD_StdEPReq+0x112>
 800c528:	e13e      	b.n	800c7a8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c530:	b2db      	uxtb	r3, r3
 800c532:	2b02      	cmp	r3, #2
 800c534:	d002      	beq.n	800c53c <USBD_StdEPReq+0xac>
 800c536:	2b03      	cmp	r3, #3
 800c538:	d016      	beq.n	800c568 <USBD_StdEPReq+0xd8>
 800c53a:	e02c      	b.n	800c596 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c53c:	7bbb      	ldrb	r3, [r7, #14]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d00d      	beq.n	800c55e <USBD_StdEPReq+0xce>
 800c542:	7bbb      	ldrb	r3, [r7, #14]
 800c544:	2b80      	cmp	r3, #128	; 0x80
 800c546:	d00a      	beq.n	800c55e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c548:	7bbb      	ldrb	r3, [r7, #14]
 800c54a:	4619      	mov	r1, r3
 800c54c:	6878      	ldr	r0, [r7, #4]
 800c54e:	f003 ff2f 	bl	80103b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c552:	2180      	movs	r1, #128	; 0x80
 800c554:	6878      	ldr	r0, [r7, #4]
 800c556:	f003 ff2b 	bl	80103b0 <USBD_LL_StallEP>
 800c55a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c55c:	e020      	b.n	800c5a0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c55e:	6839      	ldr	r1, [r7, #0]
 800c560:	6878      	ldr	r0, [r7, #4]
 800c562:	f000 fc7a 	bl	800ce5a <USBD_CtlError>
              break;
 800c566:	e01b      	b.n	800c5a0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c568:	683b      	ldr	r3, [r7, #0]
 800c56a:	885b      	ldrh	r3, [r3, #2]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d10e      	bne.n	800c58e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c570:	7bbb      	ldrb	r3, [r7, #14]
 800c572:	2b00      	cmp	r3, #0
 800c574:	d00b      	beq.n	800c58e <USBD_StdEPReq+0xfe>
 800c576:	7bbb      	ldrb	r3, [r7, #14]
 800c578:	2b80      	cmp	r3, #128	; 0x80
 800c57a:	d008      	beq.n	800c58e <USBD_StdEPReq+0xfe>
 800c57c:	683b      	ldr	r3, [r7, #0]
 800c57e:	88db      	ldrh	r3, [r3, #6]
 800c580:	2b00      	cmp	r3, #0
 800c582:	d104      	bne.n	800c58e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c584:	7bbb      	ldrb	r3, [r7, #14]
 800c586:	4619      	mov	r1, r3
 800c588:	6878      	ldr	r0, [r7, #4]
 800c58a:	f003 ff11 	bl	80103b0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c58e:	6878      	ldr	r0, [r7, #4]
 800c590:	f000 fd2e 	bl	800cff0 <USBD_CtlSendStatus>

              break;
 800c594:	e004      	b.n	800c5a0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c596:	6839      	ldr	r1, [r7, #0]
 800c598:	6878      	ldr	r0, [r7, #4]
 800c59a:	f000 fc5e 	bl	800ce5a <USBD_CtlError>
              break;
 800c59e:	bf00      	nop
          }
          break;
 800c5a0:	e107      	b.n	800c7b2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5a8:	b2db      	uxtb	r3, r3
 800c5aa:	2b02      	cmp	r3, #2
 800c5ac:	d002      	beq.n	800c5b4 <USBD_StdEPReq+0x124>
 800c5ae:	2b03      	cmp	r3, #3
 800c5b0:	d016      	beq.n	800c5e0 <USBD_StdEPReq+0x150>
 800c5b2:	e04b      	b.n	800c64c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c5b4:	7bbb      	ldrb	r3, [r7, #14]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d00d      	beq.n	800c5d6 <USBD_StdEPReq+0x146>
 800c5ba:	7bbb      	ldrb	r3, [r7, #14]
 800c5bc:	2b80      	cmp	r3, #128	; 0x80
 800c5be:	d00a      	beq.n	800c5d6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c5c0:	7bbb      	ldrb	r3, [r7, #14]
 800c5c2:	4619      	mov	r1, r3
 800c5c4:	6878      	ldr	r0, [r7, #4]
 800c5c6:	f003 fef3 	bl	80103b0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c5ca:	2180      	movs	r1, #128	; 0x80
 800c5cc:	6878      	ldr	r0, [r7, #4]
 800c5ce:	f003 feef 	bl	80103b0 <USBD_LL_StallEP>
 800c5d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c5d4:	e040      	b.n	800c658 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c5d6:	6839      	ldr	r1, [r7, #0]
 800c5d8:	6878      	ldr	r0, [r7, #4]
 800c5da:	f000 fc3e 	bl	800ce5a <USBD_CtlError>
              break;
 800c5de:	e03b      	b.n	800c658 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c5e0:	683b      	ldr	r3, [r7, #0]
 800c5e2:	885b      	ldrh	r3, [r3, #2]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d136      	bne.n	800c656 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c5e8:	7bbb      	ldrb	r3, [r7, #14]
 800c5ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d004      	beq.n	800c5fc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c5f2:	7bbb      	ldrb	r3, [r7, #14]
 800c5f4:	4619      	mov	r1, r3
 800c5f6:	6878      	ldr	r0, [r7, #4]
 800c5f8:	f003 fef9 	bl	80103ee <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c5fc:	6878      	ldr	r0, [r7, #4]
 800c5fe:	f000 fcf7 	bl	800cff0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c602:	7bbb      	ldrb	r3, [r7, #14]
 800c604:	4619      	mov	r1, r3
 800c606:	6878      	ldr	r0, [r7, #4]
 800c608:	f7ff fde2 	bl	800c1d0 <USBD_CoreFindEP>
 800c60c:	4603      	mov	r3, r0
 800c60e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c610:	7b7b      	ldrb	r3, [r7, #13]
 800c612:	2bff      	cmp	r3, #255	; 0xff
 800c614:	d01f      	beq.n	800c656 <USBD_StdEPReq+0x1c6>
 800c616:	7b7b      	ldrb	r3, [r7, #13]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d11c      	bne.n	800c656 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c61c:	7b7a      	ldrb	r2, [r7, #13]
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c624:	7b7a      	ldrb	r2, [r7, #13]
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	32ae      	adds	r2, #174	; 0xae
 800c62a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c62e:	689b      	ldr	r3, [r3, #8]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d010      	beq.n	800c656 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c634:	7b7a      	ldrb	r2, [r7, #13]
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	32ae      	adds	r2, #174	; 0xae
 800c63a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c63e:	689b      	ldr	r3, [r3, #8]
 800c640:	6839      	ldr	r1, [r7, #0]
 800c642:	6878      	ldr	r0, [r7, #4]
 800c644:	4798      	blx	r3
 800c646:	4603      	mov	r3, r0
 800c648:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c64a:	e004      	b.n	800c656 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c64c:	6839      	ldr	r1, [r7, #0]
 800c64e:	6878      	ldr	r0, [r7, #4]
 800c650:	f000 fc03 	bl	800ce5a <USBD_CtlError>
              break;
 800c654:	e000      	b.n	800c658 <USBD_StdEPReq+0x1c8>
              break;
 800c656:	bf00      	nop
          }
          break;
 800c658:	e0ab      	b.n	800c7b2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c660:	b2db      	uxtb	r3, r3
 800c662:	2b02      	cmp	r3, #2
 800c664:	d002      	beq.n	800c66c <USBD_StdEPReq+0x1dc>
 800c666:	2b03      	cmp	r3, #3
 800c668:	d032      	beq.n	800c6d0 <USBD_StdEPReq+0x240>
 800c66a:	e097      	b.n	800c79c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c66c:	7bbb      	ldrb	r3, [r7, #14]
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d007      	beq.n	800c682 <USBD_StdEPReq+0x1f2>
 800c672:	7bbb      	ldrb	r3, [r7, #14]
 800c674:	2b80      	cmp	r3, #128	; 0x80
 800c676:	d004      	beq.n	800c682 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c678:	6839      	ldr	r1, [r7, #0]
 800c67a:	6878      	ldr	r0, [r7, #4]
 800c67c:	f000 fbed 	bl	800ce5a <USBD_CtlError>
                break;
 800c680:	e091      	b.n	800c7a6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c682:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c686:	2b00      	cmp	r3, #0
 800c688:	da0b      	bge.n	800c6a2 <USBD_StdEPReq+0x212>
 800c68a:	7bbb      	ldrb	r3, [r7, #14]
 800c68c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c690:	4613      	mov	r3, r2
 800c692:	009b      	lsls	r3, r3, #2
 800c694:	4413      	add	r3, r2
 800c696:	009b      	lsls	r3, r3, #2
 800c698:	3310      	adds	r3, #16
 800c69a:	687a      	ldr	r2, [r7, #4]
 800c69c:	4413      	add	r3, r2
 800c69e:	3304      	adds	r3, #4
 800c6a0:	e00b      	b.n	800c6ba <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c6a2:	7bbb      	ldrb	r3, [r7, #14]
 800c6a4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c6a8:	4613      	mov	r3, r2
 800c6aa:	009b      	lsls	r3, r3, #2
 800c6ac:	4413      	add	r3, r2
 800c6ae:	009b      	lsls	r3, r3, #2
 800c6b0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c6b4:	687a      	ldr	r2, [r7, #4]
 800c6b6:	4413      	add	r3, r2
 800c6b8:	3304      	adds	r3, #4
 800c6ba:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c6bc:	68bb      	ldr	r3, [r7, #8]
 800c6be:	2200      	movs	r2, #0
 800c6c0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c6c2:	68bb      	ldr	r3, [r7, #8]
 800c6c4:	2202      	movs	r2, #2
 800c6c6:	4619      	mov	r1, r3
 800c6c8:	6878      	ldr	r0, [r7, #4]
 800c6ca:	f000 fc37 	bl	800cf3c <USBD_CtlSendData>
              break;
 800c6ce:	e06a      	b.n	800c7a6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c6d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	da11      	bge.n	800c6fc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c6d8:	7bbb      	ldrb	r3, [r7, #14]
 800c6da:	f003 020f 	and.w	r2, r3, #15
 800c6de:	6879      	ldr	r1, [r7, #4]
 800c6e0:	4613      	mov	r3, r2
 800c6e2:	009b      	lsls	r3, r3, #2
 800c6e4:	4413      	add	r3, r2
 800c6e6:	009b      	lsls	r3, r3, #2
 800c6e8:	440b      	add	r3, r1
 800c6ea:	3324      	adds	r3, #36	; 0x24
 800c6ec:	881b      	ldrh	r3, [r3, #0]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d117      	bne.n	800c722 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c6f2:	6839      	ldr	r1, [r7, #0]
 800c6f4:	6878      	ldr	r0, [r7, #4]
 800c6f6:	f000 fbb0 	bl	800ce5a <USBD_CtlError>
                  break;
 800c6fa:	e054      	b.n	800c7a6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c6fc:	7bbb      	ldrb	r3, [r7, #14]
 800c6fe:	f003 020f 	and.w	r2, r3, #15
 800c702:	6879      	ldr	r1, [r7, #4]
 800c704:	4613      	mov	r3, r2
 800c706:	009b      	lsls	r3, r3, #2
 800c708:	4413      	add	r3, r2
 800c70a:	009b      	lsls	r3, r3, #2
 800c70c:	440b      	add	r3, r1
 800c70e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c712:	881b      	ldrh	r3, [r3, #0]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d104      	bne.n	800c722 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c718:	6839      	ldr	r1, [r7, #0]
 800c71a:	6878      	ldr	r0, [r7, #4]
 800c71c:	f000 fb9d 	bl	800ce5a <USBD_CtlError>
                  break;
 800c720:	e041      	b.n	800c7a6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c722:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c726:	2b00      	cmp	r3, #0
 800c728:	da0b      	bge.n	800c742 <USBD_StdEPReq+0x2b2>
 800c72a:	7bbb      	ldrb	r3, [r7, #14]
 800c72c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c730:	4613      	mov	r3, r2
 800c732:	009b      	lsls	r3, r3, #2
 800c734:	4413      	add	r3, r2
 800c736:	009b      	lsls	r3, r3, #2
 800c738:	3310      	adds	r3, #16
 800c73a:	687a      	ldr	r2, [r7, #4]
 800c73c:	4413      	add	r3, r2
 800c73e:	3304      	adds	r3, #4
 800c740:	e00b      	b.n	800c75a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c742:	7bbb      	ldrb	r3, [r7, #14]
 800c744:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c748:	4613      	mov	r3, r2
 800c74a:	009b      	lsls	r3, r3, #2
 800c74c:	4413      	add	r3, r2
 800c74e:	009b      	lsls	r3, r3, #2
 800c750:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c754:	687a      	ldr	r2, [r7, #4]
 800c756:	4413      	add	r3, r2
 800c758:	3304      	adds	r3, #4
 800c75a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c75c:	7bbb      	ldrb	r3, [r7, #14]
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d002      	beq.n	800c768 <USBD_StdEPReq+0x2d8>
 800c762:	7bbb      	ldrb	r3, [r7, #14]
 800c764:	2b80      	cmp	r3, #128	; 0x80
 800c766:	d103      	bne.n	800c770 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c768:	68bb      	ldr	r3, [r7, #8]
 800c76a:	2200      	movs	r2, #0
 800c76c:	601a      	str	r2, [r3, #0]
 800c76e:	e00e      	b.n	800c78e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c770:	7bbb      	ldrb	r3, [r7, #14]
 800c772:	4619      	mov	r1, r3
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f003 fe59 	bl	801042c <USBD_LL_IsStallEP>
 800c77a:	4603      	mov	r3, r0
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d003      	beq.n	800c788 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c780:	68bb      	ldr	r3, [r7, #8]
 800c782:	2201      	movs	r2, #1
 800c784:	601a      	str	r2, [r3, #0]
 800c786:	e002      	b.n	800c78e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	2200      	movs	r2, #0
 800c78c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	2202      	movs	r2, #2
 800c792:	4619      	mov	r1, r3
 800c794:	6878      	ldr	r0, [r7, #4]
 800c796:	f000 fbd1 	bl	800cf3c <USBD_CtlSendData>
              break;
 800c79a:	e004      	b.n	800c7a6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c79c:	6839      	ldr	r1, [r7, #0]
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f000 fb5b 	bl	800ce5a <USBD_CtlError>
              break;
 800c7a4:	bf00      	nop
          }
          break;
 800c7a6:	e004      	b.n	800c7b2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c7a8:	6839      	ldr	r1, [r7, #0]
 800c7aa:	6878      	ldr	r0, [r7, #4]
 800c7ac:	f000 fb55 	bl	800ce5a <USBD_CtlError>
          break;
 800c7b0:	bf00      	nop
      }
      break;
 800c7b2:	e005      	b.n	800c7c0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c7b4:	6839      	ldr	r1, [r7, #0]
 800c7b6:	6878      	ldr	r0, [r7, #4]
 800c7b8:	f000 fb4f 	bl	800ce5a <USBD_CtlError>
      break;
 800c7bc:	e000      	b.n	800c7c0 <USBD_StdEPReq+0x330>
      break;
 800c7be:	bf00      	nop
  }

  return ret;
 800c7c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7c2:	4618      	mov	r0, r3
 800c7c4:	3710      	adds	r7, #16
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	bd80      	pop	{r7, pc}
	...

0800c7cc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7cc:	b580      	push	{r7, lr}
 800c7ce:	b084      	sub	sp, #16
 800c7d0:	af00      	add	r7, sp, #0
 800c7d2:	6078      	str	r0, [r7, #4]
 800c7d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	885b      	ldrh	r3, [r3, #2]
 800c7e6:	0a1b      	lsrs	r3, r3, #8
 800c7e8:	b29b      	uxth	r3, r3
 800c7ea:	3b01      	subs	r3, #1
 800c7ec:	2b06      	cmp	r3, #6
 800c7ee:	f200 8128 	bhi.w	800ca42 <USBD_GetDescriptor+0x276>
 800c7f2:	a201      	add	r2, pc, #4	; (adr r2, 800c7f8 <USBD_GetDescriptor+0x2c>)
 800c7f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7f8:	0800c815 	.word	0x0800c815
 800c7fc:	0800c82d 	.word	0x0800c82d
 800c800:	0800c86d 	.word	0x0800c86d
 800c804:	0800ca43 	.word	0x0800ca43
 800c808:	0800ca43 	.word	0x0800ca43
 800c80c:	0800c9e3 	.word	0x0800c9e3
 800c810:	0800ca0f 	.word	0x0800ca0f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	687a      	ldr	r2, [r7, #4]
 800c81e:	7c12      	ldrb	r2, [r2, #16]
 800c820:	f107 0108 	add.w	r1, r7, #8
 800c824:	4610      	mov	r0, r2
 800c826:	4798      	blx	r3
 800c828:	60f8      	str	r0, [r7, #12]
      break;
 800c82a:	e112      	b.n	800ca52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	7c1b      	ldrb	r3, [r3, #16]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d10d      	bne.n	800c850 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c83a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c83c:	f107 0208 	add.w	r2, r7, #8
 800c840:	4610      	mov	r0, r2
 800c842:	4798      	blx	r3
 800c844:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	3301      	adds	r3, #1
 800c84a:	2202      	movs	r2, #2
 800c84c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c84e:	e100      	b.n	800ca52 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c858:	f107 0208 	add.w	r2, r7, #8
 800c85c:	4610      	mov	r0, r2
 800c85e:	4798      	blx	r3
 800c860:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	3301      	adds	r3, #1
 800c866:	2202      	movs	r2, #2
 800c868:	701a      	strb	r2, [r3, #0]
      break;
 800c86a:	e0f2      	b.n	800ca52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	885b      	ldrh	r3, [r3, #2]
 800c870:	b2db      	uxtb	r3, r3
 800c872:	2b05      	cmp	r3, #5
 800c874:	f200 80ac 	bhi.w	800c9d0 <USBD_GetDescriptor+0x204>
 800c878:	a201      	add	r2, pc, #4	; (adr r2, 800c880 <USBD_GetDescriptor+0xb4>)
 800c87a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c87e:	bf00      	nop
 800c880:	0800c899 	.word	0x0800c899
 800c884:	0800c8cd 	.word	0x0800c8cd
 800c888:	0800c901 	.word	0x0800c901
 800c88c:	0800c935 	.word	0x0800c935
 800c890:	0800c969 	.word	0x0800c969
 800c894:	0800c99d 	.word	0x0800c99d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c89e:	685b      	ldr	r3, [r3, #4]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d00b      	beq.n	800c8bc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c8aa:	685b      	ldr	r3, [r3, #4]
 800c8ac:	687a      	ldr	r2, [r7, #4]
 800c8ae:	7c12      	ldrb	r2, [r2, #16]
 800c8b0:	f107 0108 	add.w	r1, r7, #8
 800c8b4:	4610      	mov	r0, r2
 800c8b6:	4798      	blx	r3
 800c8b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c8ba:	e091      	b.n	800c9e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c8bc:	6839      	ldr	r1, [r7, #0]
 800c8be:	6878      	ldr	r0, [r7, #4]
 800c8c0:	f000 facb 	bl	800ce5a <USBD_CtlError>
            err++;
 800c8c4:	7afb      	ldrb	r3, [r7, #11]
 800c8c6:	3301      	adds	r3, #1
 800c8c8:	72fb      	strb	r3, [r7, #11]
          break;
 800c8ca:	e089      	b.n	800c9e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c8d2:	689b      	ldr	r3, [r3, #8]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d00b      	beq.n	800c8f0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c8de:	689b      	ldr	r3, [r3, #8]
 800c8e0:	687a      	ldr	r2, [r7, #4]
 800c8e2:	7c12      	ldrb	r2, [r2, #16]
 800c8e4:	f107 0108 	add.w	r1, r7, #8
 800c8e8:	4610      	mov	r0, r2
 800c8ea:	4798      	blx	r3
 800c8ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c8ee:	e077      	b.n	800c9e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c8f0:	6839      	ldr	r1, [r7, #0]
 800c8f2:	6878      	ldr	r0, [r7, #4]
 800c8f4:	f000 fab1 	bl	800ce5a <USBD_CtlError>
            err++;
 800c8f8:	7afb      	ldrb	r3, [r7, #11]
 800c8fa:	3301      	adds	r3, #1
 800c8fc:	72fb      	strb	r3, [r7, #11]
          break;
 800c8fe:	e06f      	b.n	800c9e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c906:	68db      	ldr	r3, [r3, #12]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d00b      	beq.n	800c924 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c912:	68db      	ldr	r3, [r3, #12]
 800c914:	687a      	ldr	r2, [r7, #4]
 800c916:	7c12      	ldrb	r2, [r2, #16]
 800c918:	f107 0108 	add.w	r1, r7, #8
 800c91c:	4610      	mov	r0, r2
 800c91e:	4798      	blx	r3
 800c920:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c922:	e05d      	b.n	800c9e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c924:	6839      	ldr	r1, [r7, #0]
 800c926:	6878      	ldr	r0, [r7, #4]
 800c928:	f000 fa97 	bl	800ce5a <USBD_CtlError>
            err++;
 800c92c:	7afb      	ldrb	r3, [r7, #11]
 800c92e:	3301      	adds	r3, #1
 800c930:	72fb      	strb	r3, [r7, #11]
          break;
 800c932:	e055      	b.n	800c9e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c93a:	691b      	ldr	r3, [r3, #16]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d00b      	beq.n	800c958 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c946:	691b      	ldr	r3, [r3, #16]
 800c948:	687a      	ldr	r2, [r7, #4]
 800c94a:	7c12      	ldrb	r2, [r2, #16]
 800c94c:	f107 0108 	add.w	r1, r7, #8
 800c950:	4610      	mov	r0, r2
 800c952:	4798      	blx	r3
 800c954:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c956:	e043      	b.n	800c9e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c958:	6839      	ldr	r1, [r7, #0]
 800c95a:	6878      	ldr	r0, [r7, #4]
 800c95c:	f000 fa7d 	bl	800ce5a <USBD_CtlError>
            err++;
 800c960:	7afb      	ldrb	r3, [r7, #11]
 800c962:	3301      	adds	r3, #1
 800c964:	72fb      	strb	r3, [r7, #11]
          break;
 800c966:	e03b      	b.n	800c9e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c96e:	695b      	ldr	r3, [r3, #20]
 800c970:	2b00      	cmp	r3, #0
 800c972:	d00b      	beq.n	800c98c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c97a:	695b      	ldr	r3, [r3, #20]
 800c97c:	687a      	ldr	r2, [r7, #4]
 800c97e:	7c12      	ldrb	r2, [r2, #16]
 800c980:	f107 0108 	add.w	r1, r7, #8
 800c984:	4610      	mov	r0, r2
 800c986:	4798      	blx	r3
 800c988:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c98a:	e029      	b.n	800c9e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c98c:	6839      	ldr	r1, [r7, #0]
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f000 fa63 	bl	800ce5a <USBD_CtlError>
            err++;
 800c994:	7afb      	ldrb	r3, [r7, #11]
 800c996:	3301      	adds	r3, #1
 800c998:	72fb      	strb	r3, [r7, #11]
          break;
 800c99a:	e021      	b.n	800c9e0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c9a2:	699b      	ldr	r3, [r3, #24]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d00b      	beq.n	800c9c0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c9ae:	699b      	ldr	r3, [r3, #24]
 800c9b0:	687a      	ldr	r2, [r7, #4]
 800c9b2:	7c12      	ldrb	r2, [r2, #16]
 800c9b4:	f107 0108 	add.w	r1, r7, #8
 800c9b8:	4610      	mov	r0, r2
 800c9ba:	4798      	blx	r3
 800c9bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c9be:	e00f      	b.n	800c9e0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c9c0:	6839      	ldr	r1, [r7, #0]
 800c9c2:	6878      	ldr	r0, [r7, #4]
 800c9c4:	f000 fa49 	bl	800ce5a <USBD_CtlError>
            err++;
 800c9c8:	7afb      	ldrb	r3, [r7, #11]
 800c9ca:	3301      	adds	r3, #1
 800c9cc:	72fb      	strb	r3, [r7, #11]
          break;
 800c9ce:	e007      	b.n	800c9e0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c9d0:	6839      	ldr	r1, [r7, #0]
 800c9d2:	6878      	ldr	r0, [r7, #4]
 800c9d4:	f000 fa41 	bl	800ce5a <USBD_CtlError>
          err++;
 800c9d8:	7afb      	ldrb	r3, [r7, #11]
 800c9da:	3301      	adds	r3, #1
 800c9dc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c9de:	bf00      	nop
      }
      break;
 800c9e0:	e037      	b.n	800ca52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	7c1b      	ldrb	r3, [r3, #16]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d109      	bne.n	800c9fe <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c9f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9f2:	f107 0208 	add.w	r2, r7, #8
 800c9f6:	4610      	mov	r0, r2
 800c9f8:	4798      	blx	r3
 800c9fa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c9fc:	e029      	b.n	800ca52 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c9fe:	6839      	ldr	r1, [r7, #0]
 800ca00:	6878      	ldr	r0, [r7, #4]
 800ca02:	f000 fa2a 	bl	800ce5a <USBD_CtlError>
        err++;
 800ca06:	7afb      	ldrb	r3, [r7, #11]
 800ca08:	3301      	adds	r3, #1
 800ca0a:	72fb      	strb	r3, [r7, #11]
      break;
 800ca0c:	e021      	b.n	800ca52 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	7c1b      	ldrb	r3, [r3, #16]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d10d      	bne.n	800ca32 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ca1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca1e:	f107 0208 	add.w	r2, r7, #8
 800ca22:	4610      	mov	r0, r2
 800ca24:	4798      	blx	r3
 800ca26:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	3301      	adds	r3, #1
 800ca2c:	2207      	movs	r2, #7
 800ca2e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ca30:	e00f      	b.n	800ca52 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ca32:	6839      	ldr	r1, [r7, #0]
 800ca34:	6878      	ldr	r0, [r7, #4]
 800ca36:	f000 fa10 	bl	800ce5a <USBD_CtlError>
        err++;
 800ca3a:	7afb      	ldrb	r3, [r7, #11]
 800ca3c:	3301      	adds	r3, #1
 800ca3e:	72fb      	strb	r3, [r7, #11]
      break;
 800ca40:	e007      	b.n	800ca52 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800ca42:	6839      	ldr	r1, [r7, #0]
 800ca44:	6878      	ldr	r0, [r7, #4]
 800ca46:	f000 fa08 	bl	800ce5a <USBD_CtlError>
      err++;
 800ca4a:	7afb      	ldrb	r3, [r7, #11]
 800ca4c:	3301      	adds	r3, #1
 800ca4e:	72fb      	strb	r3, [r7, #11]
      break;
 800ca50:	bf00      	nop
  }

  if (err != 0U)
 800ca52:	7afb      	ldrb	r3, [r7, #11]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d11e      	bne.n	800ca96 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	88db      	ldrh	r3, [r3, #6]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d016      	beq.n	800ca8e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ca60:	893b      	ldrh	r3, [r7, #8]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d00e      	beq.n	800ca84 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ca66:	683b      	ldr	r3, [r7, #0]
 800ca68:	88da      	ldrh	r2, [r3, #6]
 800ca6a:	893b      	ldrh	r3, [r7, #8]
 800ca6c:	4293      	cmp	r3, r2
 800ca6e:	bf28      	it	cs
 800ca70:	4613      	movcs	r3, r2
 800ca72:	b29b      	uxth	r3, r3
 800ca74:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ca76:	893b      	ldrh	r3, [r7, #8]
 800ca78:	461a      	mov	r2, r3
 800ca7a:	68f9      	ldr	r1, [r7, #12]
 800ca7c:	6878      	ldr	r0, [r7, #4]
 800ca7e:	f000 fa5d 	bl	800cf3c <USBD_CtlSendData>
 800ca82:	e009      	b.n	800ca98 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ca84:	6839      	ldr	r1, [r7, #0]
 800ca86:	6878      	ldr	r0, [r7, #4]
 800ca88:	f000 f9e7 	bl	800ce5a <USBD_CtlError>
 800ca8c:	e004      	b.n	800ca98 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ca8e:	6878      	ldr	r0, [r7, #4]
 800ca90:	f000 faae 	bl	800cff0 <USBD_CtlSendStatus>
 800ca94:	e000      	b.n	800ca98 <USBD_GetDescriptor+0x2cc>
    return;
 800ca96:	bf00      	nop
  }
}
 800ca98:	3710      	adds	r7, #16
 800ca9a:	46bd      	mov	sp, r7
 800ca9c:	bd80      	pop	{r7, pc}
 800ca9e:	bf00      	nop

0800caa0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b084      	sub	sp, #16
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
 800caa8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800caaa:	683b      	ldr	r3, [r7, #0]
 800caac:	889b      	ldrh	r3, [r3, #4]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d131      	bne.n	800cb16 <USBD_SetAddress+0x76>
 800cab2:	683b      	ldr	r3, [r7, #0]
 800cab4:	88db      	ldrh	r3, [r3, #6]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d12d      	bne.n	800cb16 <USBD_SetAddress+0x76>
 800caba:	683b      	ldr	r3, [r7, #0]
 800cabc:	885b      	ldrh	r3, [r3, #2]
 800cabe:	2b7f      	cmp	r3, #127	; 0x7f
 800cac0:	d829      	bhi.n	800cb16 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	885b      	ldrh	r3, [r3, #2]
 800cac6:	b2db      	uxtb	r3, r3
 800cac8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cacc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cad4:	b2db      	uxtb	r3, r3
 800cad6:	2b03      	cmp	r3, #3
 800cad8:	d104      	bne.n	800cae4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800cada:	6839      	ldr	r1, [r7, #0]
 800cadc:	6878      	ldr	r0, [r7, #4]
 800cade:	f000 f9bc 	bl	800ce5a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cae2:	e01d      	b.n	800cb20 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	7bfa      	ldrb	r2, [r7, #15]
 800cae8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800caec:	7bfb      	ldrb	r3, [r7, #15]
 800caee:	4619      	mov	r1, r3
 800caf0:	6878      	ldr	r0, [r7, #4]
 800caf2:	f003 fcc7 	bl	8010484 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800caf6:	6878      	ldr	r0, [r7, #4]
 800caf8:	f000 fa7a 	bl	800cff0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cafc:	7bfb      	ldrb	r3, [r7, #15]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d004      	beq.n	800cb0c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	2202      	movs	r2, #2
 800cb06:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb0a:	e009      	b.n	800cb20 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	2201      	movs	r2, #1
 800cb10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cb14:	e004      	b.n	800cb20 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cb16:	6839      	ldr	r1, [r7, #0]
 800cb18:	6878      	ldr	r0, [r7, #4]
 800cb1a:	f000 f99e 	bl	800ce5a <USBD_CtlError>
  }
}
 800cb1e:	bf00      	nop
 800cb20:	bf00      	nop
 800cb22:	3710      	adds	r7, #16
 800cb24:	46bd      	mov	sp, r7
 800cb26:	bd80      	pop	{r7, pc}

0800cb28 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb28:	b580      	push	{r7, lr}
 800cb2a:	b084      	sub	sp, #16
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
 800cb30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cb32:	2300      	movs	r3, #0
 800cb34:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	885b      	ldrh	r3, [r3, #2]
 800cb3a:	b2da      	uxtb	r2, r3
 800cb3c:	4b4e      	ldr	r3, [pc, #312]	; (800cc78 <USBD_SetConfig+0x150>)
 800cb3e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cb40:	4b4d      	ldr	r3, [pc, #308]	; (800cc78 <USBD_SetConfig+0x150>)
 800cb42:	781b      	ldrb	r3, [r3, #0]
 800cb44:	2b01      	cmp	r3, #1
 800cb46:	d905      	bls.n	800cb54 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800cb48:	6839      	ldr	r1, [r7, #0]
 800cb4a:	6878      	ldr	r0, [r7, #4]
 800cb4c:	f000 f985 	bl	800ce5a <USBD_CtlError>
    return USBD_FAIL;
 800cb50:	2303      	movs	r3, #3
 800cb52:	e08c      	b.n	800cc6e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cb5a:	b2db      	uxtb	r3, r3
 800cb5c:	2b02      	cmp	r3, #2
 800cb5e:	d002      	beq.n	800cb66 <USBD_SetConfig+0x3e>
 800cb60:	2b03      	cmp	r3, #3
 800cb62:	d029      	beq.n	800cbb8 <USBD_SetConfig+0x90>
 800cb64:	e075      	b.n	800cc52 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800cb66:	4b44      	ldr	r3, [pc, #272]	; (800cc78 <USBD_SetConfig+0x150>)
 800cb68:	781b      	ldrb	r3, [r3, #0]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d020      	beq.n	800cbb0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800cb6e:	4b42      	ldr	r3, [pc, #264]	; (800cc78 <USBD_SetConfig+0x150>)
 800cb70:	781b      	ldrb	r3, [r3, #0]
 800cb72:	461a      	mov	r2, r3
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cb78:	4b3f      	ldr	r3, [pc, #252]	; (800cc78 <USBD_SetConfig+0x150>)
 800cb7a:	781b      	ldrb	r3, [r3, #0]
 800cb7c:	4619      	mov	r1, r3
 800cb7e:	6878      	ldr	r0, [r7, #4]
 800cb80:	f7fe ffe7 	bl	800bb52 <USBD_SetClassConfig>
 800cb84:	4603      	mov	r3, r0
 800cb86:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800cb88:	7bfb      	ldrb	r3, [r7, #15]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d008      	beq.n	800cba0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800cb8e:	6839      	ldr	r1, [r7, #0]
 800cb90:	6878      	ldr	r0, [r7, #4]
 800cb92:	f000 f962 	bl	800ce5a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	2202      	movs	r2, #2
 800cb9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cb9e:	e065      	b.n	800cc6c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cba0:	6878      	ldr	r0, [r7, #4]
 800cba2:	f000 fa25 	bl	800cff0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	2203      	movs	r2, #3
 800cbaa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800cbae:	e05d      	b.n	800cc6c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cbb0:	6878      	ldr	r0, [r7, #4]
 800cbb2:	f000 fa1d 	bl	800cff0 <USBD_CtlSendStatus>
      break;
 800cbb6:	e059      	b.n	800cc6c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cbb8:	4b2f      	ldr	r3, [pc, #188]	; (800cc78 <USBD_SetConfig+0x150>)
 800cbba:	781b      	ldrb	r3, [r3, #0]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d112      	bne.n	800cbe6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2202      	movs	r2, #2
 800cbc4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800cbc8:	4b2b      	ldr	r3, [pc, #172]	; (800cc78 <USBD_SetConfig+0x150>)
 800cbca:	781b      	ldrb	r3, [r3, #0]
 800cbcc:	461a      	mov	r2, r3
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cbd2:	4b29      	ldr	r3, [pc, #164]	; (800cc78 <USBD_SetConfig+0x150>)
 800cbd4:	781b      	ldrb	r3, [r3, #0]
 800cbd6:	4619      	mov	r1, r3
 800cbd8:	6878      	ldr	r0, [r7, #4]
 800cbda:	f7fe ffd6 	bl	800bb8a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800cbde:	6878      	ldr	r0, [r7, #4]
 800cbe0:	f000 fa06 	bl	800cff0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800cbe4:	e042      	b.n	800cc6c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800cbe6:	4b24      	ldr	r3, [pc, #144]	; (800cc78 <USBD_SetConfig+0x150>)
 800cbe8:	781b      	ldrb	r3, [r3, #0]
 800cbea:	461a      	mov	r2, r3
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	685b      	ldr	r3, [r3, #4]
 800cbf0:	429a      	cmp	r2, r3
 800cbf2:	d02a      	beq.n	800cc4a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	685b      	ldr	r3, [r3, #4]
 800cbf8:	b2db      	uxtb	r3, r3
 800cbfa:	4619      	mov	r1, r3
 800cbfc:	6878      	ldr	r0, [r7, #4]
 800cbfe:	f7fe ffc4 	bl	800bb8a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cc02:	4b1d      	ldr	r3, [pc, #116]	; (800cc78 <USBD_SetConfig+0x150>)
 800cc04:	781b      	ldrb	r3, [r3, #0]
 800cc06:	461a      	mov	r2, r3
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cc0c:	4b1a      	ldr	r3, [pc, #104]	; (800cc78 <USBD_SetConfig+0x150>)
 800cc0e:	781b      	ldrb	r3, [r3, #0]
 800cc10:	4619      	mov	r1, r3
 800cc12:	6878      	ldr	r0, [r7, #4]
 800cc14:	f7fe ff9d 	bl	800bb52 <USBD_SetClassConfig>
 800cc18:	4603      	mov	r3, r0
 800cc1a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800cc1c:	7bfb      	ldrb	r3, [r7, #15]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d00f      	beq.n	800cc42 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800cc22:	6839      	ldr	r1, [r7, #0]
 800cc24:	6878      	ldr	r0, [r7, #4]
 800cc26:	f000 f918 	bl	800ce5a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	685b      	ldr	r3, [r3, #4]
 800cc2e:	b2db      	uxtb	r3, r3
 800cc30:	4619      	mov	r1, r3
 800cc32:	6878      	ldr	r0, [r7, #4]
 800cc34:	f7fe ffa9 	bl	800bb8a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	2202      	movs	r2, #2
 800cc3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800cc40:	e014      	b.n	800cc6c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800cc42:	6878      	ldr	r0, [r7, #4]
 800cc44:	f000 f9d4 	bl	800cff0 <USBD_CtlSendStatus>
      break;
 800cc48:	e010      	b.n	800cc6c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cc4a:	6878      	ldr	r0, [r7, #4]
 800cc4c:	f000 f9d0 	bl	800cff0 <USBD_CtlSendStatus>
      break;
 800cc50:	e00c      	b.n	800cc6c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800cc52:	6839      	ldr	r1, [r7, #0]
 800cc54:	6878      	ldr	r0, [r7, #4]
 800cc56:	f000 f900 	bl	800ce5a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cc5a:	4b07      	ldr	r3, [pc, #28]	; (800cc78 <USBD_SetConfig+0x150>)
 800cc5c:	781b      	ldrb	r3, [r3, #0]
 800cc5e:	4619      	mov	r1, r3
 800cc60:	6878      	ldr	r0, [r7, #4]
 800cc62:	f7fe ff92 	bl	800bb8a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800cc66:	2303      	movs	r3, #3
 800cc68:	73fb      	strb	r3, [r7, #15]
      break;
 800cc6a:	bf00      	nop
  }

  return ret;
 800cc6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc6e:	4618      	mov	r0, r3
 800cc70:	3710      	adds	r7, #16
 800cc72:	46bd      	mov	sp, r7
 800cc74:	bd80      	pop	{r7, pc}
 800cc76:	bf00      	nop
 800cc78:	2000b1cc 	.word	0x2000b1cc

0800cc7c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc7c:	b580      	push	{r7, lr}
 800cc7e:	b082      	sub	sp, #8
 800cc80:	af00      	add	r7, sp, #0
 800cc82:	6078      	str	r0, [r7, #4]
 800cc84:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cc86:	683b      	ldr	r3, [r7, #0]
 800cc88:	88db      	ldrh	r3, [r3, #6]
 800cc8a:	2b01      	cmp	r3, #1
 800cc8c:	d004      	beq.n	800cc98 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cc8e:	6839      	ldr	r1, [r7, #0]
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	f000 f8e2 	bl	800ce5a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cc96:	e023      	b.n	800cce0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc9e:	b2db      	uxtb	r3, r3
 800cca0:	2b02      	cmp	r3, #2
 800cca2:	dc02      	bgt.n	800ccaa <USBD_GetConfig+0x2e>
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	dc03      	bgt.n	800ccb0 <USBD_GetConfig+0x34>
 800cca8:	e015      	b.n	800ccd6 <USBD_GetConfig+0x5a>
 800ccaa:	2b03      	cmp	r3, #3
 800ccac:	d00b      	beq.n	800ccc6 <USBD_GetConfig+0x4a>
 800ccae:	e012      	b.n	800ccd6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	3308      	adds	r3, #8
 800ccba:	2201      	movs	r2, #1
 800ccbc:	4619      	mov	r1, r3
 800ccbe:	6878      	ldr	r0, [r7, #4]
 800ccc0:	f000 f93c 	bl	800cf3c <USBD_CtlSendData>
        break;
 800ccc4:	e00c      	b.n	800cce0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	3304      	adds	r3, #4
 800ccca:	2201      	movs	r2, #1
 800cccc:	4619      	mov	r1, r3
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	f000 f934 	bl	800cf3c <USBD_CtlSendData>
        break;
 800ccd4:	e004      	b.n	800cce0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ccd6:	6839      	ldr	r1, [r7, #0]
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f000 f8be 	bl	800ce5a <USBD_CtlError>
        break;
 800ccde:	bf00      	nop
}
 800cce0:	bf00      	nop
 800cce2:	3708      	adds	r7, #8
 800cce4:	46bd      	mov	sp, r7
 800cce6:	bd80      	pop	{r7, pc}

0800cce8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b082      	sub	sp, #8
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
 800ccf0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ccf8:	b2db      	uxtb	r3, r3
 800ccfa:	3b01      	subs	r3, #1
 800ccfc:	2b02      	cmp	r3, #2
 800ccfe:	d81e      	bhi.n	800cd3e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	88db      	ldrh	r3, [r3, #6]
 800cd04:	2b02      	cmp	r3, #2
 800cd06:	d004      	beq.n	800cd12 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800cd08:	6839      	ldr	r1, [r7, #0]
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f000 f8a5 	bl	800ce5a <USBD_CtlError>
        break;
 800cd10:	e01a      	b.n	800cd48 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	2201      	movs	r2, #1
 800cd16:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d005      	beq.n	800cd2e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	68db      	ldr	r3, [r3, #12]
 800cd26:	f043 0202 	orr.w	r2, r3, #2
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	330c      	adds	r3, #12
 800cd32:	2202      	movs	r2, #2
 800cd34:	4619      	mov	r1, r3
 800cd36:	6878      	ldr	r0, [r7, #4]
 800cd38:	f000 f900 	bl	800cf3c <USBD_CtlSendData>
      break;
 800cd3c:	e004      	b.n	800cd48 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800cd3e:	6839      	ldr	r1, [r7, #0]
 800cd40:	6878      	ldr	r0, [r7, #4]
 800cd42:	f000 f88a 	bl	800ce5a <USBD_CtlError>
      break;
 800cd46:	bf00      	nop
  }
}
 800cd48:	bf00      	nop
 800cd4a:	3708      	adds	r7, #8
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	bd80      	pop	{r7, pc}

0800cd50 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd50:	b580      	push	{r7, lr}
 800cd52:	b082      	sub	sp, #8
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	6078      	str	r0, [r7, #4]
 800cd58:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	885b      	ldrh	r3, [r3, #2]
 800cd5e:	2b01      	cmp	r3, #1
 800cd60:	d107      	bne.n	800cd72 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	2201      	movs	r2, #1
 800cd66:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cd6a:	6878      	ldr	r0, [r7, #4]
 800cd6c:	f000 f940 	bl	800cff0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800cd70:	e013      	b.n	800cd9a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	885b      	ldrh	r3, [r3, #2]
 800cd76:	2b02      	cmp	r3, #2
 800cd78:	d10b      	bne.n	800cd92 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800cd7a:	683b      	ldr	r3, [r7, #0]
 800cd7c:	889b      	ldrh	r3, [r3, #4]
 800cd7e:	0a1b      	lsrs	r3, r3, #8
 800cd80:	b29b      	uxth	r3, r3
 800cd82:	b2da      	uxtb	r2, r3
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800cd8a:	6878      	ldr	r0, [r7, #4]
 800cd8c:	f000 f930 	bl	800cff0 <USBD_CtlSendStatus>
}
 800cd90:	e003      	b.n	800cd9a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800cd92:	6839      	ldr	r1, [r7, #0]
 800cd94:	6878      	ldr	r0, [r7, #4]
 800cd96:	f000 f860 	bl	800ce5a <USBD_CtlError>
}
 800cd9a:	bf00      	nop
 800cd9c:	3708      	adds	r7, #8
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bd80      	pop	{r7, pc}

0800cda2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cda2:	b580      	push	{r7, lr}
 800cda4:	b082      	sub	sp, #8
 800cda6:	af00      	add	r7, sp, #0
 800cda8:	6078      	str	r0, [r7, #4]
 800cdaa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cdb2:	b2db      	uxtb	r3, r3
 800cdb4:	3b01      	subs	r3, #1
 800cdb6:	2b02      	cmp	r3, #2
 800cdb8:	d80b      	bhi.n	800cdd2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cdba:	683b      	ldr	r3, [r7, #0]
 800cdbc:	885b      	ldrh	r3, [r3, #2]
 800cdbe:	2b01      	cmp	r3, #1
 800cdc0:	d10c      	bne.n	800cddc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cdca:	6878      	ldr	r0, [r7, #4]
 800cdcc:	f000 f910 	bl	800cff0 <USBD_CtlSendStatus>
      }
      break;
 800cdd0:	e004      	b.n	800cddc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cdd2:	6839      	ldr	r1, [r7, #0]
 800cdd4:	6878      	ldr	r0, [r7, #4]
 800cdd6:	f000 f840 	bl	800ce5a <USBD_CtlError>
      break;
 800cdda:	e000      	b.n	800cdde <USBD_ClrFeature+0x3c>
      break;
 800cddc:	bf00      	nop
  }
}
 800cdde:	bf00      	nop
 800cde0:	3708      	adds	r7, #8
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}

0800cde6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cde6:	b580      	push	{r7, lr}
 800cde8:	b084      	sub	sp, #16
 800cdea:	af00      	add	r7, sp, #0
 800cdec:	6078      	str	r0, [r7, #4]
 800cdee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cdf0:	683b      	ldr	r3, [r7, #0]
 800cdf2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	781a      	ldrb	r2, [r3, #0]
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	3301      	adds	r3, #1
 800ce00:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	781a      	ldrb	r2, [r3, #0]
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	3301      	adds	r3, #1
 800ce0e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ce10:	68f8      	ldr	r0, [r7, #12]
 800ce12:	f7ff fa41 	bl	800c298 <SWAPBYTE>
 800ce16:	4603      	mov	r3, r0
 800ce18:	461a      	mov	r2, r3
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	3301      	adds	r3, #1
 800ce22:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	3301      	adds	r3, #1
 800ce28:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ce2a:	68f8      	ldr	r0, [r7, #12]
 800ce2c:	f7ff fa34 	bl	800c298 <SWAPBYTE>
 800ce30:	4603      	mov	r3, r0
 800ce32:	461a      	mov	r2, r3
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	3301      	adds	r3, #1
 800ce42:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ce44:	68f8      	ldr	r0, [r7, #12]
 800ce46:	f7ff fa27 	bl	800c298 <SWAPBYTE>
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	461a      	mov	r2, r3
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	80da      	strh	r2, [r3, #6]
}
 800ce52:	bf00      	nop
 800ce54:	3710      	adds	r7, #16
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}

0800ce5a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce5a:	b580      	push	{r7, lr}
 800ce5c:	b082      	sub	sp, #8
 800ce5e:	af00      	add	r7, sp, #0
 800ce60:	6078      	str	r0, [r7, #4]
 800ce62:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ce64:	2180      	movs	r1, #128	; 0x80
 800ce66:	6878      	ldr	r0, [r7, #4]
 800ce68:	f003 faa2 	bl	80103b0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ce6c:	2100      	movs	r1, #0
 800ce6e:	6878      	ldr	r0, [r7, #4]
 800ce70:	f003 fa9e 	bl	80103b0 <USBD_LL_StallEP>
}
 800ce74:	bf00      	nop
 800ce76:	3708      	adds	r7, #8
 800ce78:	46bd      	mov	sp, r7
 800ce7a:	bd80      	pop	{r7, pc}

0800ce7c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b086      	sub	sp, #24
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	60f8      	str	r0, [r7, #12]
 800ce84:	60b9      	str	r1, [r7, #8]
 800ce86:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ce88:	2300      	movs	r3, #0
 800ce8a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d036      	beq.n	800cf00 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ce96:	6938      	ldr	r0, [r7, #16]
 800ce98:	f000 f836 	bl	800cf08 <USBD_GetLen>
 800ce9c:	4603      	mov	r3, r0
 800ce9e:	3301      	adds	r3, #1
 800cea0:	b29b      	uxth	r3, r3
 800cea2:	005b      	lsls	r3, r3, #1
 800cea4:	b29a      	uxth	r2, r3
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ceaa:	7dfb      	ldrb	r3, [r7, #23]
 800ceac:	68ba      	ldr	r2, [r7, #8]
 800ceae:	4413      	add	r3, r2
 800ceb0:	687a      	ldr	r2, [r7, #4]
 800ceb2:	7812      	ldrb	r2, [r2, #0]
 800ceb4:	701a      	strb	r2, [r3, #0]
  idx++;
 800ceb6:	7dfb      	ldrb	r3, [r7, #23]
 800ceb8:	3301      	adds	r3, #1
 800ceba:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cebc:	7dfb      	ldrb	r3, [r7, #23]
 800cebe:	68ba      	ldr	r2, [r7, #8]
 800cec0:	4413      	add	r3, r2
 800cec2:	2203      	movs	r2, #3
 800cec4:	701a      	strb	r2, [r3, #0]
  idx++;
 800cec6:	7dfb      	ldrb	r3, [r7, #23]
 800cec8:	3301      	adds	r3, #1
 800ceca:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cecc:	e013      	b.n	800cef6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800cece:	7dfb      	ldrb	r3, [r7, #23]
 800ced0:	68ba      	ldr	r2, [r7, #8]
 800ced2:	4413      	add	r3, r2
 800ced4:	693a      	ldr	r2, [r7, #16]
 800ced6:	7812      	ldrb	r2, [r2, #0]
 800ced8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ceda:	693b      	ldr	r3, [r7, #16]
 800cedc:	3301      	adds	r3, #1
 800cede:	613b      	str	r3, [r7, #16]
    idx++;
 800cee0:	7dfb      	ldrb	r3, [r7, #23]
 800cee2:	3301      	adds	r3, #1
 800cee4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800cee6:	7dfb      	ldrb	r3, [r7, #23]
 800cee8:	68ba      	ldr	r2, [r7, #8]
 800ceea:	4413      	add	r3, r2
 800ceec:	2200      	movs	r2, #0
 800ceee:	701a      	strb	r2, [r3, #0]
    idx++;
 800cef0:	7dfb      	ldrb	r3, [r7, #23]
 800cef2:	3301      	adds	r3, #1
 800cef4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800cef6:	693b      	ldr	r3, [r7, #16]
 800cef8:	781b      	ldrb	r3, [r3, #0]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d1e7      	bne.n	800cece <USBD_GetString+0x52>
 800cefe:	e000      	b.n	800cf02 <USBD_GetString+0x86>
    return;
 800cf00:	bf00      	nop
  }
}
 800cf02:	3718      	adds	r7, #24
 800cf04:	46bd      	mov	sp, r7
 800cf06:	bd80      	pop	{r7, pc}

0800cf08 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800cf08:	b480      	push	{r7}
 800cf0a:	b085      	sub	sp, #20
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800cf10:	2300      	movs	r3, #0
 800cf12:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800cf18:	e005      	b.n	800cf26 <USBD_GetLen+0x1e>
  {
    len++;
 800cf1a:	7bfb      	ldrb	r3, [r7, #15]
 800cf1c:	3301      	adds	r3, #1
 800cf1e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	3301      	adds	r3, #1
 800cf24:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800cf26:	68bb      	ldr	r3, [r7, #8]
 800cf28:	781b      	ldrb	r3, [r3, #0]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d1f5      	bne.n	800cf1a <USBD_GetLen+0x12>
  }

  return len;
 800cf2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf30:	4618      	mov	r0, r3
 800cf32:	3714      	adds	r7, #20
 800cf34:	46bd      	mov	sp, r7
 800cf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf3a:	4770      	bx	lr

0800cf3c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b084      	sub	sp, #16
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	60f8      	str	r0, [r7, #12]
 800cf44:	60b9      	str	r1, [r7, #8]
 800cf46:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	2202      	movs	r2, #2
 800cf4c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	687a      	ldr	r2, [r7, #4]
 800cf54:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	687a      	ldr	r2, [r7, #4]
 800cf5a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	68ba      	ldr	r2, [r7, #8]
 800cf60:	2100      	movs	r1, #0
 800cf62:	68f8      	ldr	r0, [r7, #12]
 800cf64:	f003 faad 	bl	80104c2 <USBD_LL_Transmit>

  return USBD_OK;
 800cf68:	2300      	movs	r3, #0
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3710      	adds	r7, #16
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}

0800cf72 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800cf72:	b580      	push	{r7, lr}
 800cf74:	b084      	sub	sp, #16
 800cf76:	af00      	add	r7, sp, #0
 800cf78:	60f8      	str	r0, [r7, #12]
 800cf7a:	60b9      	str	r1, [r7, #8]
 800cf7c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	68ba      	ldr	r2, [r7, #8]
 800cf82:	2100      	movs	r1, #0
 800cf84:	68f8      	ldr	r0, [r7, #12]
 800cf86:	f003 fa9c 	bl	80104c2 <USBD_LL_Transmit>

  return USBD_OK;
 800cf8a:	2300      	movs	r3, #0
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	3710      	adds	r7, #16
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}

0800cf94 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b084      	sub	sp, #16
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	60f8      	str	r0, [r7, #12]
 800cf9c:	60b9      	str	r1, [r7, #8]
 800cf9e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	2203      	movs	r2, #3
 800cfa4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	687a      	ldr	r2, [r7, #4]
 800cfac:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	687a      	ldr	r2, [r7, #4]
 800cfb4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	68ba      	ldr	r2, [r7, #8]
 800cfbc:	2100      	movs	r1, #0
 800cfbe:	68f8      	ldr	r0, [r7, #12]
 800cfc0:	f003 faa0 	bl	8010504 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cfc4:	2300      	movs	r3, #0
}
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	3710      	adds	r7, #16
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	bd80      	pop	{r7, pc}

0800cfce <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cfce:	b580      	push	{r7, lr}
 800cfd0:	b084      	sub	sp, #16
 800cfd2:	af00      	add	r7, sp, #0
 800cfd4:	60f8      	str	r0, [r7, #12]
 800cfd6:	60b9      	str	r1, [r7, #8]
 800cfd8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	68ba      	ldr	r2, [r7, #8]
 800cfde:	2100      	movs	r1, #0
 800cfe0:	68f8      	ldr	r0, [r7, #12]
 800cfe2:	f003 fa8f 	bl	8010504 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cfe6:	2300      	movs	r3, #0
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	3710      	adds	r7, #16
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}

0800cff0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b082      	sub	sp, #8
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	2204      	movs	r2, #4
 800cffc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d000:	2300      	movs	r3, #0
 800d002:	2200      	movs	r2, #0
 800d004:	2100      	movs	r1, #0
 800d006:	6878      	ldr	r0, [r7, #4]
 800d008:	f003 fa5b 	bl	80104c2 <USBD_LL_Transmit>

  return USBD_OK;
 800d00c:	2300      	movs	r3, #0
}
 800d00e:	4618      	mov	r0, r3
 800d010:	3708      	adds	r7, #8
 800d012:	46bd      	mov	sp, r7
 800d014:	bd80      	pop	{r7, pc}

0800d016 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d016:	b580      	push	{r7, lr}
 800d018:	b082      	sub	sp, #8
 800d01a:	af00      	add	r7, sp, #0
 800d01c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	2205      	movs	r2, #5
 800d022:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d026:	2300      	movs	r3, #0
 800d028:	2200      	movs	r2, #0
 800d02a:	2100      	movs	r1, #0
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	f003 fa69 	bl	8010504 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d032:	2300      	movs	r3, #0
}
 800d034:	4618      	mov	r0, r3
 800d036:	3708      	adds	r7, #8
 800d038:	46bd      	mov	sp, r7
 800d03a:	bd80      	pop	{r7, pc}

0800d03c <__NVIC_SetPriority>:
{
 800d03c:	b480      	push	{r7}
 800d03e:	b083      	sub	sp, #12
 800d040:	af00      	add	r7, sp, #0
 800d042:	4603      	mov	r3, r0
 800d044:	6039      	str	r1, [r7, #0]
 800d046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	db0a      	blt.n	800d066 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d050:	683b      	ldr	r3, [r7, #0]
 800d052:	b2da      	uxtb	r2, r3
 800d054:	490c      	ldr	r1, [pc, #48]	; (800d088 <__NVIC_SetPriority+0x4c>)
 800d056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d05a:	0112      	lsls	r2, r2, #4
 800d05c:	b2d2      	uxtb	r2, r2
 800d05e:	440b      	add	r3, r1
 800d060:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800d064:	e00a      	b.n	800d07c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	b2da      	uxtb	r2, r3
 800d06a:	4908      	ldr	r1, [pc, #32]	; (800d08c <__NVIC_SetPriority+0x50>)
 800d06c:	79fb      	ldrb	r3, [r7, #7]
 800d06e:	f003 030f 	and.w	r3, r3, #15
 800d072:	3b04      	subs	r3, #4
 800d074:	0112      	lsls	r2, r2, #4
 800d076:	b2d2      	uxtb	r2, r2
 800d078:	440b      	add	r3, r1
 800d07a:	761a      	strb	r2, [r3, #24]
}
 800d07c:	bf00      	nop
 800d07e:	370c      	adds	r7, #12
 800d080:	46bd      	mov	sp, r7
 800d082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d086:	4770      	bx	lr
 800d088:	e000e100 	.word	0xe000e100
 800d08c:	e000ed00 	.word	0xe000ed00

0800d090 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800d090:	b580      	push	{r7, lr}
 800d092:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800d094:	4b05      	ldr	r3, [pc, #20]	; (800d0ac <SysTick_Handler+0x1c>)
 800d096:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800d098:	f001 fd4e 	bl	800eb38 <xTaskGetSchedulerState>
 800d09c:	4603      	mov	r3, r0
 800d09e:	2b01      	cmp	r3, #1
 800d0a0:	d001      	beq.n	800d0a6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800d0a2:	f002 fb39 	bl	800f718 <xPortSysTickHandler>
  }
}
 800d0a6:	bf00      	nop
 800d0a8:	bd80      	pop	{r7, pc}
 800d0aa:	bf00      	nop
 800d0ac:	e000e010 	.word	0xe000e010

0800d0b0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800d0b4:	2100      	movs	r1, #0
 800d0b6:	f06f 0004 	mvn.w	r0, #4
 800d0ba:	f7ff ffbf 	bl	800d03c <__NVIC_SetPriority>
#endif
}
 800d0be:	bf00      	nop
 800d0c0:	bd80      	pop	{r7, pc}
	...

0800d0c4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800d0c4:	b480      	push	{r7}
 800d0c6:	b083      	sub	sp, #12
 800d0c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d0ca:	f3ef 8305 	mrs	r3, IPSR
 800d0ce:	603b      	str	r3, [r7, #0]
  return(result);
 800d0d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d003      	beq.n	800d0de <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800d0d6:	f06f 0305 	mvn.w	r3, #5
 800d0da:	607b      	str	r3, [r7, #4]
 800d0dc:	e00c      	b.n	800d0f8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800d0de:	4b0a      	ldr	r3, [pc, #40]	; (800d108 <osKernelInitialize+0x44>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d105      	bne.n	800d0f2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800d0e6:	4b08      	ldr	r3, [pc, #32]	; (800d108 <osKernelInitialize+0x44>)
 800d0e8:	2201      	movs	r2, #1
 800d0ea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	607b      	str	r3, [r7, #4]
 800d0f0:	e002      	b.n	800d0f8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d0f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d0f6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d0f8:	687b      	ldr	r3, [r7, #4]
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	370c      	adds	r7, #12
 800d0fe:	46bd      	mov	sp, r7
 800d100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d104:	4770      	bx	lr
 800d106:	bf00      	nop
 800d108:	2000b1d0 	.word	0x2000b1d0

0800d10c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b082      	sub	sp, #8
 800d110:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d112:	f3ef 8305 	mrs	r3, IPSR
 800d116:	603b      	str	r3, [r7, #0]
  return(result);
 800d118:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d003      	beq.n	800d126 <osKernelStart+0x1a>
    stat = osErrorISR;
 800d11e:	f06f 0305 	mvn.w	r3, #5
 800d122:	607b      	str	r3, [r7, #4]
 800d124:	e010      	b.n	800d148 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d126:	4b0b      	ldr	r3, [pc, #44]	; (800d154 <osKernelStart+0x48>)
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	2b01      	cmp	r3, #1
 800d12c:	d109      	bne.n	800d142 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d12e:	f7ff ffbf 	bl	800d0b0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d132:	4b08      	ldr	r3, [pc, #32]	; (800d154 <osKernelStart+0x48>)
 800d134:	2202      	movs	r2, #2
 800d136:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d138:	f001 f87c 	bl	800e234 <vTaskStartScheduler>
      stat = osOK;
 800d13c:	2300      	movs	r3, #0
 800d13e:	607b      	str	r3, [r7, #4]
 800d140:	e002      	b.n	800d148 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d142:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d146:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d148:	687b      	ldr	r3, [r7, #4]
}
 800d14a:	4618      	mov	r0, r3
 800d14c:	3708      	adds	r7, #8
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}
 800d152:	bf00      	nop
 800d154:	2000b1d0 	.word	0x2000b1d0

0800d158 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d158:	b580      	push	{r7, lr}
 800d15a:	b08e      	sub	sp, #56	; 0x38
 800d15c:	af04      	add	r7, sp, #16
 800d15e:	60f8      	str	r0, [r7, #12]
 800d160:	60b9      	str	r1, [r7, #8]
 800d162:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d164:	2300      	movs	r3, #0
 800d166:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d168:	f3ef 8305 	mrs	r3, IPSR
 800d16c:	617b      	str	r3, [r7, #20]
  return(result);
 800d16e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d170:	2b00      	cmp	r3, #0
 800d172:	d17e      	bne.n	800d272 <osThreadNew+0x11a>
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d07b      	beq.n	800d272 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800d17a:	2380      	movs	r3, #128	; 0x80
 800d17c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d17e:	2318      	movs	r3, #24
 800d180:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d182:	2300      	movs	r3, #0
 800d184:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800d186:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d18a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d045      	beq.n	800d21e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d002      	beq.n	800d1a0 <osThreadNew+0x48>
        name = attr->name;
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	699b      	ldr	r3, [r3, #24]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d002      	beq.n	800d1ae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	699b      	ldr	r3, [r3, #24]
 800d1ac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d1ae:	69fb      	ldr	r3, [r7, #28]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d008      	beq.n	800d1c6 <osThreadNew+0x6e>
 800d1b4:	69fb      	ldr	r3, [r7, #28]
 800d1b6:	2b38      	cmp	r3, #56	; 0x38
 800d1b8:	d805      	bhi.n	800d1c6 <osThreadNew+0x6e>
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	685b      	ldr	r3, [r3, #4]
 800d1be:	f003 0301 	and.w	r3, r3, #1
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d001      	beq.n	800d1ca <osThreadNew+0x72>
        return (NULL);
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	e054      	b.n	800d274 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	695b      	ldr	r3, [r3, #20]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d003      	beq.n	800d1da <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	695b      	ldr	r3, [r3, #20]
 800d1d6:	089b      	lsrs	r3, r3, #2
 800d1d8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	689b      	ldr	r3, [r3, #8]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d00e      	beq.n	800d200 <osThreadNew+0xa8>
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	68db      	ldr	r3, [r3, #12]
 800d1e6:	2bbb      	cmp	r3, #187	; 0xbb
 800d1e8:	d90a      	bls.n	800d200 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d006      	beq.n	800d200 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	695b      	ldr	r3, [r3, #20]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d002      	beq.n	800d200 <osThreadNew+0xa8>
        mem = 1;
 800d1fa:	2301      	movs	r3, #1
 800d1fc:	61bb      	str	r3, [r7, #24]
 800d1fe:	e010      	b.n	800d222 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	689b      	ldr	r3, [r3, #8]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d10c      	bne.n	800d222 <osThreadNew+0xca>
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	68db      	ldr	r3, [r3, #12]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d108      	bne.n	800d222 <osThreadNew+0xca>
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	691b      	ldr	r3, [r3, #16]
 800d214:	2b00      	cmp	r3, #0
 800d216:	d104      	bne.n	800d222 <osThreadNew+0xca>
          mem = 0;
 800d218:	2300      	movs	r3, #0
 800d21a:	61bb      	str	r3, [r7, #24]
 800d21c:	e001      	b.n	800d222 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800d21e:	2300      	movs	r3, #0
 800d220:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d222:	69bb      	ldr	r3, [r7, #24]
 800d224:	2b01      	cmp	r3, #1
 800d226:	d110      	bne.n	800d24a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d22c:	687a      	ldr	r2, [r7, #4]
 800d22e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d230:	9202      	str	r2, [sp, #8]
 800d232:	9301      	str	r3, [sp, #4]
 800d234:	69fb      	ldr	r3, [r7, #28]
 800d236:	9300      	str	r3, [sp, #0]
 800d238:	68bb      	ldr	r3, [r7, #8]
 800d23a:	6a3a      	ldr	r2, [r7, #32]
 800d23c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d23e:	68f8      	ldr	r0, [r7, #12]
 800d240:	f000 fe0c 	bl	800de5c <xTaskCreateStatic>
 800d244:	4603      	mov	r3, r0
 800d246:	613b      	str	r3, [r7, #16]
 800d248:	e013      	b.n	800d272 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800d24a:	69bb      	ldr	r3, [r7, #24]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d110      	bne.n	800d272 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d250:	6a3b      	ldr	r3, [r7, #32]
 800d252:	b29a      	uxth	r2, r3
 800d254:	f107 0310 	add.w	r3, r7, #16
 800d258:	9301      	str	r3, [sp, #4]
 800d25a:	69fb      	ldr	r3, [r7, #28]
 800d25c:	9300      	str	r3, [sp, #0]
 800d25e:	68bb      	ldr	r3, [r7, #8]
 800d260:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d262:	68f8      	ldr	r0, [r7, #12]
 800d264:	f000 fe57 	bl	800df16 <xTaskCreate>
 800d268:	4603      	mov	r3, r0
 800d26a:	2b01      	cmp	r3, #1
 800d26c:	d001      	beq.n	800d272 <osThreadNew+0x11a>
            hTask = NULL;
 800d26e:	2300      	movs	r3, #0
 800d270:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d272:	693b      	ldr	r3, [r7, #16]
}
 800d274:	4618      	mov	r0, r3
 800d276:	3728      	adds	r7, #40	; 0x28
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}

0800d27c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b084      	sub	sp, #16
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d284:	f3ef 8305 	mrs	r3, IPSR
 800d288:	60bb      	str	r3, [r7, #8]
  return(result);
 800d28a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d003      	beq.n	800d298 <osDelay+0x1c>
    stat = osErrorISR;
 800d290:	f06f 0305 	mvn.w	r3, #5
 800d294:	60fb      	str	r3, [r7, #12]
 800d296:	e007      	b.n	800d2a8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d298:	2300      	movs	r3, #0
 800d29a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d002      	beq.n	800d2a8 <osDelay+0x2c>
      vTaskDelay(ticks);
 800d2a2:	6878      	ldr	r0, [r7, #4]
 800d2a4:	f000 ff92 	bl	800e1cc <vTaskDelay>
    }
  }

  return (stat);
 800d2a8:	68fb      	ldr	r3, [r7, #12]
}
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	3710      	adds	r7, #16
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	bd80      	pop	{r7, pc}
	...

0800d2b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d2b4:	b480      	push	{r7}
 800d2b6:	b085      	sub	sp, #20
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	60f8      	str	r0, [r7, #12]
 800d2bc:	60b9      	str	r1, [r7, #8]
 800d2be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	4a07      	ldr	r2, [pc, #28]	; (800d2e0 <vApplicationGetIdleTaskMemory+0x2c>)
 800d2c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d2c6:	68bb      	ldr	r3, [r7, #8]
 800d2c8:	4a06      	ldr	r2, [pc, #24]	; (800d2e4 <vApplicationGetIdleTaskMemory+0x30>)
 800d2ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2280      	movs	r2, #128	; 0x80
 800d2d0:	601a      	str	r2, [r3, #0]
}
 800d2d2:	bf00      	nop
 800d2d4:	3714      	adds	r7, #20
 800d2d6:	46bd      	mov	sp, r7
 800d2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2dc:	4770      	bx	lr
 800d2de:	bf00      	nop
 800d2e0:	2000b1d4 	.word	0x2000b1d4
 800d2e4:	2000b290 	.word	0x2000b290

0800d2e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d2e8:	b480      	push	{r7}
 800d2ea:	b085      	sub	sp, #20
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	60f8      	str	r0, [r7, #12]
 800d2f0:	60b9      	str	r1, [r7, #8]
 800d2f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	4a07      	ldr	r2, [pc, #28]	; (800d314 <vApplicationGetTimerTaskMemory+0x2c>)
 800d2f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d2fa:	68bb      	ldr	r3, [r7, #8]
 800d2fc:	4a06      	ldr	r2, [pc, #24]	; (800d318 <vApplicationGetTimerTaskMemory+0x30>)
 800d2fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d306:	601a      	str	r2, [r3, #0]
}
 800d308:	bf00      	nop
 800d30a:	3714      	adds	r7, #20
 800d30c:	46bd      	mov	sp, r7
 800d30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d312:	4770      	bx	lr
 800d314:	2000b490 	.word	0x2000b490
 800d318:	2000b54c 	.word	0x2000b54c

0800d31c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d31c:	b480      	push	{r7}
 800d31e:	b083      	sub	sp, #12
 800d320:	af00      	add	r7, sp, #0
 800d322:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	f103 0208 	add.w	r2, r3, #8
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d334:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	f103 0208 	add.w	r2, r3, #8
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	f103 0208 	add.w	r2, r3, #8
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	2200      	movs	r2, #0
 800d34e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d350:	bf00      	nop
 800d352:	370c      	adds	r7, #12
 800d354:	46bd      	mov	sp, r7
 800d356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35a:	4770      	bx	lr

0800d35c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d35c:	b480      	push	{r7}
 800d35e:	b083      	sub	sp, #12
 800d360:	af00      	add	r7, sp, #0
 800d362:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	2200      	movs	r2, #0
 800d368:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d36a:	bf00      	nop
 800d36c:	370c      	adds	r7, #12
 800d36e:	46bd      	mov	sp, r7
 800d370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d374:	4770      	bx	lr

0800d376 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d376:	b480      	push	{r7}
 800d378:	b085      	sub	sp, #20
 800d37a:	af00      	add	r7, sp, #0
 800d37c:	6078      	str	r0, [r7, #4]
 800d37e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	685b      	ldr	r3, [r3, #4]
 800d384:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	68fa      	ldr	r2, [r7, #12]
 800d38a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	689a      	ldr	r2, [r3, #8]
 800d390:	683b      	ldr	r3, [r7, #0]
 800d392:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	689b      	ldr	r3, [r3, #8]
 800d398:	683a      	ldr	r2, [r7, #0]
 800d39a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	683a      	ldr	r2, [r7, #0]
 800d3a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d3a2:	683b      	ldr	r3, [r7, #0]
 800d3a4:	687a      	ldr	r2, [r7, #4]
 800d3a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	1c5a      	adds	r2, r3, #1
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	601a      	str	r2, [r3, #0]
}
 800d3b2:	bf00      	nop
 800d3b4:	3714      	adds	r7, #20
 800d3b6:	46bd      	mov	sp, r7
 800d3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3bc:	4770      	bx	lr

0800d3be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d3be:	b480      	push	{r7}
 800d3c0:	b085      	sub	sp, #20
 800d3c2:	af00      	add	r7, sp, #0
 800d3c4:	6078      	str	r0, [r7, #4]
 800d3c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d3ce:	68bb      	ldr	r3, [r7, #8]
 800d3d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d3d4:	d103      	bne.n	800d3de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	691b      	ldr	r3, [r3, #16]
 800d3da:	60fb      	str	r3, [r7, #12]
 800d3dc:	e00c      	b.n	800d3f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	3308      	adds	r3, #8
 800d3e2:	60fb      	str	r3, [r7, #12]
 800d3e4:	e002      	b.n	800d3ec <vListInsert+0x2e>
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	685b      	ldr	r3, [r3, #4]
 800d3ea:	60fb      	str	r3, [r7, #12]
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	685b      	ldr	r3, [r3, #4]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	68ba      	ldr	r2, [r7, #8]
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d2f6      	bcs.n	800d3e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	685a      	ldr	r2, [r3, #4]
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d400:	683b      	ldr	r3, [r7, #0]
 800d402:	685b      	ldr	r3, [r3, #4]
 800d404:	683a      	ldr	r2, [r7, #0]
 800d406:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	68fa      	ldr	r2, [r7, #12]
 800d40c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	683a      	ldr	r2, [r7, #0]
 800d412:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	687a      	ldr	r2, [r7, #4]
 800d418:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	1c5a      	adds	r2, r3, #1
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	601a      	str	r2, [r3, #0]
}
 800d424:	bf00      	nop
 800d426:	3714      	adds	r7, #20
 800d428:	46bd      	mov	sp, r7
 800d42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42e:	4770      	bx	lr

0800d430 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d430:	b480      	push	{r7}
 800d432:	b085      	sub	sp, #20
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	691b      	ldr	r3, [r3, #16]
 800d43c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	685b      	ldr	r3, [r3, #4]
 800d442:	687a      	ldr	r2, [r7, #4]
 800d444:	6892      	ldr	r2, [r2, #8]
 800d446:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	689b      	ldr	r3, [r3, #8]
 800d44c:	687a      	ldr	r2, [r7, #4]
 800d44e:	6852      	ldr	r2, [r2, #4]
 800d450:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	685b      	ldr	r3, [r3, #4]
 800d456:	687a      	ldr	r2, [r7, #4]
 800d458:	429a      	cmp	r2, r3
 800d45a:	d103      	bne.n	800d464 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	689a      	ldr	r2, [r3, #8]
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2200      	movs	r2, #0
 800d468:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	1e5a      	subs	r2, r3, #1
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	681b      	ldr	r3, [r3, #0]
}
 800d478:	4618      	mov	r0, r3
 800d47a:	3714      	adds	r7, #20
 800d47c:	46bd      	mov	sp, r7
 800d47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d482:	4770      	bx	lr

0800d484 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d484:	b580      	push	{r7, lr}
 800d486:	b084      	sub	sp, #16
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
 800d48c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	2b00      	cmp	r3, #0
 800d496:	d10a      	bne.n	800d4ae <xQueueGenericReset+0x2a>
	__asm volatile
 800d498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d49c:	f383 8811 	msr	BASEPRI, r3
 800d4a0:	f3bf 8f6f 	isb	sy
 800d4a4:	f3bf 8f4f 	dsb	sy
 800d4a8:	60bb      	str	r3, [r7, #8]
}
 800d4aa:	bf00      	nop
 800d4ac:	e7fe      	b.n	800d4ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d4ae:	f002 f8a1 	bl	800f5f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	681a      	ldr	r2, [r3, #0]
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4ba:	68f9      	ldr	r1, [r7, #12]
 800d4bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d4be:	fb01 f303 	mul.w	r3, r1, r3
 800d4c2:	441a      	add	r2, r3
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	681a      	ldr	r2, [r3, #0]
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	681a      	ldr	r2, [r3, #0]
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4de:	3b01      	subs	r3, #1
 800d4e0:	68f9      	ldr	r1, [r7, #12]
 800d4e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d4e4:	fb01 f303 	mul.w	r3, r1, r3
 800d4e8:	441a      	add	r2, r3
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	22ff      	movs	r2, #255	; 0xff
 800d4f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	22ff      	movs	r2, #255	; 0xff
 800d4fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d114      	bne.n	800d52e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	691b      	ldr	r3, [r3, #16]
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d01a      	beq.n	800d542 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	3310      	adds	r3, #16
 800d510:	4618      	mov	r0, r3
 800d512:	f001 f929 	bl	800e768 <xTaskRemoveFromEventList>
 800d516:	4603      	mov	r3, r0
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d012      	beq.n	800d542 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d51c:	4b0c      	ldr	r3, [pc, #48]	; (800d550 <xQueueGenericReset+0xcc>)
 800d51e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d522:	601a      	str	r2, [r3, #0]
 800d524:	f3bf 8f4f 	dsb	sy
 800d528:	f3bf 8f6f 	isb	sy
 800d52c:	e009      	b.n	800d542 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	3310      	adds	r3, #16
 800d532:	4618      	mov	r0, r3
 800d534:	f7ff fef2 	bl	800d31c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	3324      	adds	r3, #36	; 0x24
 800d53c:	4618      	mov	r0, r3
 800d53e:	f7ff feed 	bl	800d31c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d542:	f002 f887 	bl	800f654 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d546:	2301      	movs	r3, #1
}
 800d548:	4618      	mov	r0, r3
 800d54a:	3710      	adds	r7, #16
 800d54c:	46bd      	mov	sp, r7
 800d54e:	bd80      	pop	{r7, pc}
 800d550:	e000ed04 	.word	0xe000ed04

0800d554 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d554:	b580      	push	{r7, lr}
 800d556:	b08e      	sub	sp, #56	; 0x38
 800d558:	af02      	add	r7, sp, #8
 800d55a:	60f8      	str	r0, [r7, #12]
 800d55c:	60b9      	str	r1, [r7, #8]
 800d55e:	607a      	str	r2, [r7, #4]
 800d560:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d10a      	bne.n	800d57e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800d568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d56c:	f383 8811 	msr	BASEPRI, r3
 800d570:	f3bf 8f6f 	isb	sy
 800d574:	f3bf 8f4f 	dsb	sy
 800d578:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d57a:	bf00      	nop
 800d57c:	e7fe      	b.n	800d57c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d57e:	683b      	ldr	r3, [r7, #0]
 800d580:	2b00      	cmp	r3, #0
 800d582:	d10a      	bne.n	800d59a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800d584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d588:	f383 8811 	msr	BASEPRI, r3
 800d58c:	f3bf 8f6f 	isb	sy
 800d590:	f3bf 8f4f 	dsb	sy
 800d594:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d596:	bf00      	nop
 800d598:	e7fe      	b.n	800d598 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d59a:	687b      	ldr	r3, [r7, #4]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d002      	beq.n	800d5a6 <xQueueGenericCreateStatic+0x52>
 800d5a0:	68bb      	ldr	r3, [r7, #8]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d001      	beq.n	800d5aa <xQueueGenericCreateStatic+0x56>
 800d5a6:	2301      	movs	r3, #1
 800d5a8:	e000      	b.n	800d5ac <xQueueGenericCreateStatic+0x58>
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d10a      	bne.n	800d5c6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d5b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5b4:	f383 8811 	msr	BASEPRI, r3
 800d5b8:	f3bf 8f6f 	isb	sy
 800d5bc:	f3bf 8f4f 	dsb	sy
 800d5c0:	623b      	str	r3, [r7, #32]
}
 800d5c2:	bf00      	nop
 800d5c4:	e7fe      	b.n	800d5c4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d102      	bne.n	800d5d2 <xQueueGenericCreateStatic+0x7e>
 800d5cc:	68bb      	ldr	r3, [r7, #8]
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d101      	bne.n	800d5d6 <xQueueGenericCreateStatic+0x82>
 800d5d2:	2301      	movs	r3, #1
 800d5d4:	e000      	b.n	800d5d8 <xQueueGenericCreateStatic+0x84>
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d10a      	bne.n	800d5f2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d5dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5e0:	f383 8811 	msr	BASEPRI, r3
 800d5e4:	f3bf 8f6f 	isb	sy
 800d5e8:	f3bf 8f4f 	dsb	sy
 800d5ec:	61fb      	str	r3, [r7, #28]
}
 800d5ee:	bf00      	nop
 800d5f0:	e7fe      	b.n	800d5f0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d5f2:	2350      	movs	r3, #80	; 0x50
 800d5f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d5f6:	697b      	ldr	r3, [r7, #20]
 800d5f8:	2b50      	cmp	r3, #80	; 0x50
 800d5fa:	d00a      	beq.n	800d612 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d5fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d600:	f383 8811 	msr	BASEPRI, r3
 800d604:	f3bf 8f6f 	isb	sy
 800d608:	f3bf 8f4f 	dsb	sy
 800d60c:	61bb      	str	r3, [r7, #24]
}
 800d60e:	bf00      	nop
 800d610:	e7fe      	b.n	800d610 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d612:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d614:	683b      	ldr	r3, [r7, #0]
 800d616:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d00d      	beq.n	800d63a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d61e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d620:	2201      	movs	r2, #1
 800d622:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d626:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d62a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d62c:	9300      	str	r3, [sp, #0]
 800d62e:	4613      	mov	r3, r2
 800d630:	687a      	ldr	r2, [r7, #4]
 800d632:	68b9      	ldr	r1, [r7, #8]
 800d634:	68f8      	ldr	r0, [r7, #12]
 800d636:	f000 f805 	bl	800d644 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d63a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d63c:	4618      	mov	r0, r3
 800d63e:	3730      	adds	r7, #48	; 0x30
 800d640:	46bd      	mov	sp, r7
 800d642:	bd80      	pop	{r7, pc}

0800d644 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d644:	b580      	push	{r7, lr}
 800d646:	b084      	sub	sp, #16
 800d648:	af00      	add	r7, sp, #0
 800d64a:	60f8      	str	r0, [r7, #12]
 800d64c:	60b9      	str	r1, [r7, #8]
 800d64e:	607a      	str	r2, [r7, #4]
 800d650:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d652:	68bb      	ldr	r3, [r7, #8]
 800d654:	2b00      	cmp	r3, #0
 800d656:	d103      	bne.n	800d660 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d658:	69bb      	ldr	r3, [r7, #24]
 800d65a:	69ba      	ldr	r2, [r7, #24]
 800d65c:	601a      	str	r2, [r3, #0]
 800d65e:	e002      	b.n	800d666 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d660:	69bb      	ldr	r3, [r7, #24]
 800d662:	687a      	ldr	r2, [r7, #4]
 800d664:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d666:	69bb      	ldr	r3, [r7, #24]
 800d668:	68fa      	ldr	r2, [r7, #12]
 800d66a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d66c:	69bb      	ldr	r3, [r7, #24]
 800d66e:	68ba      	ldr	r2, [r7, #8]
 800d670:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d672:	2101      	movs	r1, #1
 800d674:	69b8      	ldr	r0, [r7, #24]
 800d676:	f7ff ff05 	bl	800d484 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d67a:	69bb      	ldr	r3, [r7, #24]
 800d67c:	78fa      	ldrb	r2, [r7, #3]
 800d67e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d682:	bf00      	nop
 800d684:	3710      	adds	r7, #16
 800d686:	46bd      	mov	sp, r7
 800d688:	bd80      	pop	{r7, pc}
	...

0800d68c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b08e      	sub	sp, #56	; 0x38
 800d690:	af00      	add	r7, sp, #0
 800d692:	60f8      	str	r0, [r7, #12]
 800d694:	60b9      	str	r1, [r7, #8]
 800d696:	607a      	str	r2, [r7, #4]
 800d698:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d69a:	2300      	movs	r3, #0
 800d69c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d10a      	bne.n	800d6be <xQueueGenericSend+0x32>
	__asm volatile
 800d6a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ac:	f383 8811 	msr	BASEPRI, r3
 800d6b0:	f3bf 8f6f 	isb	sy
 800d6b4:	f3bf 8f4f 	dsb	sy
 800d6b8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d6ba:	bf00      	nop
 800d6bc:	e7fe      	b.n	800d6bc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d6be:	68bb      	ldr	r3, [r7, #8]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d103      	bne.n	800d6cc <xQueueGenericSend+0x40>
 800d6c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d101      	bne.n	800d6d0 <xQueueGenericSend+0x44>
 800d6cc:	2301      	movs	r3, #1
 800d6ce:	e000      	b.n	800d6d2 <xQueueGenericSend+0x46>
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d10a      	bne.n	800d6ec <xQueueGenericSend+0x60>
	__asm volatile
 800d6d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6da:	f383 8811 	msr	BASEPRI, r3
 800d6de:	f3bf 8f6f 	isb	sy
 800d6e2:	f3bf 8f4f 	dsb	sy
 800d6e6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d6e8:	bf00      	nop
 800d6ea:	e7fe      	b.n	800d6ea <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	2b02      	cmp	r3, #2
 800d6f0:	d103      	bne.n	800d6fa <xQueueGenericSend+0x6e>
 800d6f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6f6:	2b01      	cmp	r3, #1
 800d6f8:	d101      	bne.n	800d6fe <xQueueGenericSend+0x72>
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	e000      	b.n	800d700 <xQueueGenericSend+0x74>
 800d6fe:	2300      	movs	r3, #0
 800d700:	2b00      	cmp	r3, #0
 800d702:	d10a      	bne.n	800d71a <xQueueGenericSend+0x8e>
	__asm volatile
 800d704:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d708:	f383 8811 	msr	BASEPRI, r3
 800d70c:	f3bf 8f6f 	isb	sy
 800d710:	f3bf 8f4f 	dsb	sy
 800d714:	623b      	str	r3, [r7, #32]
}
 800d716:	bf00      	nop
 800d718:	e7fe      	b.n	800d718 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d71a:	f001 fa0d 	bl	800eb38 <xTaskGetSchedulerState>
 800d71e:	4603      	mov	r3, r0
 800d720:	2b00      	cmp	r3, #0
 800d722:	d102      	bne.n	800d72a <xQueueGenericSend+0x9e>
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d101      	bne.n	800d72e <xQueueGenericSend+0xa2>
 800d72a:	2301      	movs	r3, #1
 800d72c:	e000      	b.n	800d730 <xQueueGenericSend+0xa4>
 800d72e:	2300      	movs	r3, #0
 800d730:	2b00      	cmp	r3, #0
 800d732:	d10a      	bne.n	800d74a <xQueueGenericSend+0xbe>
	__asm volatile
 800d734:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d738:	f383 8811 	msr	BASEPRI, r3
 800d73c:	f3bf 8f6f 	isb	sy
 800d740:	f3bf 8f4f 	dsb	sy
 800d744:	61fb      	str	r3, [r7, #28]
}
 800d746:	bf00      	nop
 800d748:	e7fe      	b.n	800d748 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d74a:	f001 ff53 	bl	800f5f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d74e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d750:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d756:	429a      	cmp	r2, r3
 800d758:	d302      	bcc.n	800d760 <xQueueGenericSend+0xd4>
 800d75a:	683b      	ldr	r3, [r7, #0]
 800d75c:	2b02      	cmp	r3, #2
 800d75e:	d129      	bne.n	800d7b4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d760:	683a      	ldr	r2, [r7, #0]
 800d762:	68b9      	ldr	r1, [r7, #8]
 800d764:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d766:	f000 fa0b 	bl	800db80 <prvCopyDataToQueue>
 800d76a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d76c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d76e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d770:	2b00      	cmp	r3, #0
 800d772:	d010      	beq.n	800d796 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d776:	3324      	adds	r3, #36	; 0x24
 800d778:	4618      	mov	r0, r3
 800d77a:	f000 fff5 	bl	800e768 <xTaskRemoveFromEventList>
 800d77e:	4603      	mov	r3, r0
 800d780:	2b00      	cmp	r3, #0
 800d782:	d013      	beq.n	800d7ac <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d784:	4b3f      	ldr	r3, [pc, #252]	; (800d884 <xQueueGenericSend+0x1f8>)
 800d786:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d78a:	601a      	str	r2, [r3, #0]
 800d78c:	f3bf 8f4f 	dsb	sy
 800d790:	f3bf 8f6f 	isb	sy
 800d794:	e00a      	b.n	800d7ac <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d007      	beq.n	800d7ac <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d79c:	4b39      	ldr	r3, [pc, #228]	; (800d884 <xQueueGenericSend+0x1f8>)
 800d79e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7a2:	601a      	str	r2, [r3, #0]
 800d7a4:	f3bf 8f4f 	dsb	sy
 800d7a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d7ac:	f001 ff52 	bl	800f654 <vPortExitCritical>
				return pdPASS;
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	e063      	b.n	800d87c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d103      	bne.n	800d7c2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d7ba:	f001 ff4b 	bl	800f654 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d7be:	2300      	movs	r3, #0
 800d7c0:	e05c      	b.n	800d87c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d7c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d106      	bne.n	800d7d6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d7c8:	f107 0314 	add.w	r3, r7, #20
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	f001 f855 	bl	800e87c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d7d2:	2301      	movs	r3, #1
 800d7d4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d7d6:	f001 ff3d 	bl	800f654 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d7da:	f000 fd9b 	bl	800e314 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d7de:	f001 ff09 	bl	800f5f4 <vPortEnterCritical>
 800d7e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d7e8:	b25b      	sxtb	r3, r3
 800d7ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d7ee:	d103      	bne.n	800d7f8 <xQueueGenericSend+0x16c>
 800d7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7f2:	2200      	movs	r2, #0
 800d7f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d7f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d7fe:	b25b      	sxtb	r3, r3
 800d800:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d804:	d103      	bne.n	800d80e <xQueueGenericSend+0x182>
 800d806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d808:	2200      	movs	r2, #0
 800d80a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d80e:	f001 ff21 	bl	800f654 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d812:	1d3a      	adds	r2, r7, #4
 800d814:	f107 0314 	add.w	r3, r7, #20
 800d818:	4611      	mov	r1, r2
 800d81a:	4618      	mov	r0, r3
 800d81c:	f001 f844 	bl	800e8a8 <xTaskCheckForTimeOut>
 800d820:	4603      	mov	r3, r0
 800d822:	2b00      	cmp	r3, #0
 800d824:	d124      	bne.n	800d870 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d826:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d828:	f000 faa2 	bl	800dd70 <prvIsQueueFull>
 800d82c:	4603      	mov	r3, r0
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d018      	beq.n	800d864 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d834:	3310      	adds	r3, #16
 800d836:	687a      	ldr	r2, [r7, #4]
 800d838:	4611      	mov	r1, r2
 800d83a:	4618      	mov	r0, r3
 800d83c:	f000 ff44 	bl	800e6c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d840:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d842:	f000 fa2d 	bl	800dca0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d846:	f000 fd73 	bl	800e330 <xTaskResumeAll>
 800d84a:	4603      	mov	r3, r0
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	f47f af7c 	bne.w	800d74a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d852:	4b0c      	ldr	r3, [pc, #48]	; (800d884 <xQueueGenericSend+0x1f8>)
 800d854:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d858:	601a      	str	r2, [r3, #0]
 800d85a:	f3bf 8f4f 	dsb	sy
 800d85e:	f3bf 8f6f 	isb	sy
 800d862:	e772      	b.n	800d74a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d864:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d866:	f000 fa1b 	bl	800dca0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d86a:	f000 fd61 	bl	800e330 <xTaskResumeAll>
 800d86e:	e76c      	b.n	800d74a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d870:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d872:	f000 fa15 	bl	800dca0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d876:	f000 fd5b 	bl	800e330 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d87a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d87c:	4618      	mov	r0, r3
 800d87e:	3738      	adds	r7, #56	; 0x38
 800d880:	46bd      	mov	sp, r7
 800d882:	bd80      	pop	{r7, pc}
 800d884:	e000ed04 	.word	0xe000ed04

0800d888 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d888:	b580      	push	{r7, lr}
 800d88a:	b090      	sub	sp, #64	; 0x40
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	60f8      	str	r0, [r7, #12]
 800d890:	60b9      	str	r1, [r7, #8]
 800d892:	607a      	str	r2, [r7, #4]
 800d894:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d89a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d10a      	bne.n	800d8b6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d8a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8a4:	f383 8811 	msr	BASEPRI, r3
 800d8a8:	f3bf 8f6f 	isb	sy
 800d8ac:	f3bf 8f4f 	dsb	sy
 800d8b0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d8b2:	bf00      	nop
 800d8b4:	e7fe      	b.n	800d8b4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d8b6:	68bb      	ldr	r3, [r7, #8]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d103      	bne.n	800d8c4 <xQueueGenericSendFromISR+0x3c>
 800d8bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d101      	bne.n	800d8c8 <xQueueGenericSendFromISR+0x40>
 800d8c4:	2301      	movs	r3, #1
 800d8c6:	e000      	b.n	800d8ca <xQueueGenericSendFromISR+0x42>
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d10a      	bne.n	800d8e4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d8ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8d2:	f383 8811 	msr	BASEPRI, r3
 800d8d6:	f3bf 8f6f 	isb	sy
 800d8da:	f3bf 8f4f 	dsb	sy
 800d8de:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d8e0:	bf00      	nop
 800d8e2:	e7fe      	b.n	800d8e2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d8e4:	683b      	ldr	r3, [r7, #0]
 800d8e6:	2b02      	cmp	r3, #2
 800d8e8:	d103      	bne.n	800d8f2 <xQueueGenericSendFromISR+0x6a>
 800d8ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8ee:	2b01      	cmp	r3, #1
 800d8f0:	d101      	bne.n	800d8f6 <xQueueGenericSendFromISR+0x6e>
 800d8f2:	2301      	movs	r3, #1
 800d8f4:	e000      	b.n	800d8f8 <xQueueGenericSendFromISR+0x70>
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d10a      	bne.n	800d912 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d8fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d900:	f383 8811 	msr	BASEPRI, r3
 800d904:	f3bf 8f6f 	isb	sy
 800d908:	f3bf 8f4f 	dsb	sy
 800d90c:	623b      	str	r3, [r7, #32]
}
 800d90e:	bf00      	nop
 800d910:	e7fe      	b.n	800d910 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d912:	f001 ff51 	bl	800f7b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d916:	f3ef 8211 	mrs	r2, BASEPRI
 800d91a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d91e:	f383 8811 	msr	BASEPRI, r3
 800d922:	f3bf 8f6f 	isb	sy
 800d926:	f3bf 8f4f 	dsb	sy
 800d92a:	61fa      	str	r2, [r7, #28]
 800d92c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d92e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d930:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d934:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d93a:	429a      	cmp	r2, r3
 800d93c:	d302      	bcc.n	800d944 <xQueueGenericSendFromISR+0xbc>
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	2b02      	cmp	r3, #2
 800d942:	d12f      	bne.n	800d9a4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d946:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d94a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d94e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d952:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d954:	683a      	ldr	r2, [r7, #0]
 800d956:	68b9      	ldr	r1, [r7, #8]
 800d958:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d95a:	f000 f911 	bl	800db80 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d95e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800d962:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d966:	d112      	bne.n	800d98e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d96a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d016      	beq.n	800d99e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d972:	3324      	adds	r3, #36	; 0x24
 800d974:	4618      	mov	r0, r3
 800d976:	f000 fef7 	bl	800e768 <xTaskRemoveFromEventList>
 800d97a:	4603      	mov	r3, r0
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d00e      	beq.n	800d99e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	2b00      	cmp	r3, #0
 800d984:	d00b      	beq.n	800d99e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	2201      	movs	r2, #1
 800d98a:	601a      	str	r2, [r3, #0]
 800d98c:	e007      	b.n	800d99e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d98e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d992:	3301      	adds	r3, #1
 800d994:	b2db      	uxtb	r3, r3
 800d996:	b25a      	sxtb	r2, r3
 800d998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d99a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d99e:	2301      	movs	r3, #1
 800d9a0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d9a2:	e001      	b.n	800d9a8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d9a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9aa:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d9ac:	697b      	ldr	r3, [r7, #20]
 800d9ae:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d9b2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d9b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d9b6:	4618      	mov	r0, r3
 800d9b8:	3740      	adds	r7, #64	; 0x40
 800d9ba:	46bd      	mov	sp, r7
 800d9bc:	bd80      	pop	{r7, pc}
	...

0800d9c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b08c      	sub	sp, #48	; 0x30
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	60f8      	str	r0, [r7, #12]
 800d9c8:	60b9      	str	r1, [r7, #8]
 800d9ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d9cc:	2300      	movs	r3, #0
 800d9ce:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d10a      	bne.n	800d9f0 <xQueueReceive+0x30>
	__asm volatile
 800d9da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9de:	f383 8811 	msr	BASEPRI, r3
 800d9e2:	f3bf 8f6f 	isb	sy
 800d9e6:	f3bf 8f4f 	dsb	sy
 800d9ea:	623b      	str	r3, [r7, #32]
}
 800d9ec:	bf00      	nop
 800d9ee:	e7fe      	b.n	800d9ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d9f0:	68bb      	ldr	r3, [r7, #8]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d103      	bne.n	800d9fe <xQueueReceive+0x3e>
 800d9f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d101      	bne.n	800da02 <xQueueReceive+0x42>
 800d9fe:	2301      	movs	r3, #1
 800da00:	e000      	b.n	800da04 <xQueueReceive+0x44>
 800da02:	2300      	movs	r3, #0
 800da04:	2b00      	cmp	r3, #0
 800da06:	d10a      	bne.n	800da1e <xQueueReceive+0x5e>
	__asm volatile
 800da08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da0c:	f383 8811 	msr	BASEPRI, r3
 800da10:	f3bf 8f6f 	isb	sy
 800da14:	f3bf 8f4f 	dsb	sy
 800da18:	61fb      	str	r3, [r7, #28]
}
 800da1a:	bf00      	nop
 800da1c:	e7fe      	b.n	800da1c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800da1e:	f001 f88b 	bl	800eb38 <xTaskGetSchedulerState>
 800da22:	4603      	mov	r3, r0
 800da24:	2b00      	cmp	r3, #0
 800da26:	d102      	bne.n	800da2e <xQueueReceive+0x6e>
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d101      	bne.n	800da32 <xQueueReceive+0x72>
 800da2e:	2301      	movs	r3, #1
 800da30:	e000      	b.n	800da34 <xQueueReceive+0x74>
 800da32:	2300      	movs	r3, #0
 800da34:	2b00      	cmp	r3, #0
 800da36:	d10a      	bne.n	800da4e <xQueueReceive+0x8e>
	__asm volatile
 800da38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da3c:	f383 8811 	msr	BASEPRI, r3
 800da40:	f3bf 8f6f 	isb	sy
 800da44:	f3bf 8f4f 	dsb	sy
 800da48:	61bb      	str	r3, [r7, #24]
}
 800da4a:	bf00      	nop
 800da4c:	e7fe      	b.n	800da4c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800da4e:	f001 fdd1 	bl	800f5f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800da52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da56:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800da58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d01f      	beq.n	800da9e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800da5e:	68b9      	ldr	r1, [r7, #8]
 800da60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800da62:	f000 f8f7 	bl	800dc54 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800da66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da68:	1e5a      	subs	r2, r3, #1
 800da6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da6c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800da6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da70:	691b      	ldr	r3, [r3, #16]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d00f      	beq.n	800da96 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800da76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da78:	3310      	adds	r3, #16
 800da7a:	4618      	mov	r0, r3
 800da7c:	f000 fe74 	bl	800e768 <xTaskRemoveFromEventList>
 800da80:	4603      	mov	r3, r0
 800da82:	2b00      	cmp	r3, #0
 800da84:	d007      	beq.n	800da96 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800da86:	4b3d      	ldr	r3, [pc, #244]	; (800db7c <xQueueReceive+0x1bc>)
 800da88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da8c:	601a      	str	r2, [r3, #0]
 800da8e:	f3bf 8f4f 	dsb	sy
 800da92:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800da96:	f001 fddd 	bl	800f654 <vPortExitCritical>
				return pdPASS;
 800da9a:	2301      	movs	r3, #1
 800da9c:	e069      	b.n	800db72 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d103      	bne.n	800daac <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800daa4:	f001 fdd6 	bl	800f654 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800daa8:	2300      	movs	r3, #0
 800daaa:	e062      	b.n	800db72 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800daac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d106      	bne.n	800dac0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800dab2:	f107 0310 	add.w	r3, r7, #16
 800dab6:	4618      	mov	r0, r3
 800dab8:	f000 fee0 	bl	800e87c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dabc:	2301      	movs	r3, #1
 800dabe:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dac0:	f001 fdc8 	bl	800f654 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dac4:	f000 fc26 	bl	800e314 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dac8:	f001 fd94 	bl	800f5f4 <vPortEnterCritical>
 800dacc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dace:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dad2:	b25b      	sxtb	r3, r3
 800dad4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dad8:	d103      	bne.n	800dae2 <xQueueReceive+0x122>
 800dada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dadc:	2200      	movs	r2, #0
 800dade:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dae4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dae8:	b25b      	sxtb	r3, r3
 800daea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800daee:	d103      	bne.n	800daf8 <xQueueReceive+0x138>
 800daf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800daf2:	2200      	movs	r2, #0
 800daf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800daf8:	f001 fdac 	bl	800f654 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dafc:	1d3a      	adds	r2, r7, #4
 800dafe:	f107 0310 	add.w	r3, r7, #16
 800db02:	4611      	mov	r1, r2
 800db04:	4618      	mov	r0, r3
 800db06:	f000 fecf 	bl	800e8a8 <xTaskCheckForTimeOut>
 800db0a:	4603      	mov	r3, r0
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d123      	bne.n	800db58 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800db10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800db12:	f000 f917 	bl	800dd44 <prvIsQueueEmpty>
 800db16:	4603      	mov	r3, r0
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d017      	beq.n	800db4c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800db1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800db1e:	3324      	adds	r3, #36	; 0x24
 800db20:	687a      	ldr	r2, [r7, #4]
 800db22:	4611      	mov	r1, r2
 800db24:	4618      	mov	r0, r3
 800db26:	f000 fdcf 	bl	800e6c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800db2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800db2c:	f000 f8b8 	bl	800dca0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800db30:	f000 fbfe 	bl	800e330 <xTaskResumeAll>
 800db34:	4603      	mov	r3, r0
 800db36:	2b00      	cmp	r3, #0
 800db38:	d189      	bne.n	800da4e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800db3a:	4b10      	ldr	r3, [pc, #64]	; (800db7c <xQueueReceive+0x1bc>)
 800db3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800db40:	601a      	str	r2, [r3, #0]
 800db42:	f3bf 8f4f 	dsb	sy
 800db46:	f3bf 8f6f 	isb	sy
 800db4a:	e780      	b.n	800da4e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800db4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800db4e:	f000 f8a7 	bl	800dca0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800db52:	f000 fbed 	bl	800e330 <xTaskResumeAll>
 800db56:	e77a      	b.n	800da4e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800db58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800db5a:	f000 f8a1 	bl	800dca0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800db5e:	f000 fbe7 	bl	800e330 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800db62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800db64:	f000 f8ee 	bl	800dd44 <prvIsQueueEmpty>
 800db68:	4603      	mov	r3, r0
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	f43f af6f 	beq.w	800da4e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800db70:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800db72:	4618      	mov	r0, r3
 800db74:	3730      	adds	r7, #48	; 0x30
 800db76:	46bd      	mov	sp, r7
 800db78:	bd80      	pop	{r7, pc}
 800db7a:	bf00      	nop
 800db7c:	e000ed04 	.word	0xe000ed04

0800db80 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800db80:	b580      	push	{r7, lr}
 800db82:	b086      	sub	sp, #24
 800db84:	af00      	add	r7, sp, #0
 800db86:	60f8      	str	r0, [r7, #12]
 800db88:	60b9      	str	r1, [r7, #8]
 800db8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800db8c:	2300      	movs	r3, #0
 800db8e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800db90:	68fb      	ldr	r3, [r7, #12]
 800db92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db94:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d10d      	bne.n	800dbba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d14d      	bne.n	800dc42 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	689b      	ldr	r3, [r3, #8]
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f000 ffe2 	bl	800eb74 <xTaskPriorityDisinherit>
 800dbb0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	609a      	str	r2, [r3, #8]
 800dbb8:	e043      	b.n	800dc42 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d119      	bne.n	800dbf4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	6858      	ldr	r0, [r3, #4]
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbc8:	461a      	mov	r2, r3
 800dbca:	68b9      	ldr	r1, [r7, #8]
 800dbcc:	f00d fa7c 	bl	801b0c8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	685a      	ldr	r2, [r3, #4]
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbd8:	441a      	add	r2, r3
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	685a      	ldr	r2, [r3, #4]
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	689b      	ldr	r3, [r3, #8]
 800dbe6:	429a      	cmp	r2, r3
 800dbe8:	d32b      	bcc.n	800dc42 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	681a      	ldr	r2, [r3, #0]
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	605a      	str	r2, [r3, #4]
 800dbf2:	e026      	b.n	800dc42 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	68d8      	ldr	r0, [r3, #12]
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbfc:	461a      	mov	r2, r3
 800dbfe:	68b9      	ldr	r1, [r7, #8]
 800dc00:	f00d fa62 	bl	801b0c8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	68da      	ldr	r2, [r3, #12]
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc0c:	425b      	negs	r3, r3
 800dc0e:	441a      	add	r2, r3
 800dc10:	68fb      	ldr	r3, [r7, #12]
 800dc12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	68da      	ldr	r2, [r3, #12]
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	429a      	cmp	r2, r3
 800dc1e:	d207      	bcs.n	800dc30 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	689a      	ldr	r2, [r3, #8]
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc28:	425b      	negs	r3, r3
 800dc2a:	441a      	add	r2, r3
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	2b02      	cmp	r3, #2
 800dc34:	d105      	bne.n	800dc42 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dc36:	693b      	ldr	r3, [r7, #16]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d002      	beq.n	800dc42 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dc3c:	693b      	ldr	r3, [r7, #16]
 800dc3e:	3b01      	subs	r3, #1
 800dc40:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dc42:	693b      	ldr	r3, [r7, #16]
 800dc44:	1c5a      	adds	r2, r3, #1
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800dc4a:	697b      	ldr	r3, [r7, #20]
}
 800dc4c:	4618      	mov	r0, r3
 800dc4e:	3718      	adds	r7, #24
 800dc50:	46bd      	mov	sp, r7
 800dc52:	bd80      	pop	{r7, pc}

0800dc54 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b082      	sub	sp, #8
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
 800dc5c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d018      	beq.n	800dc98 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	68da      	ldr	r2, [r3, #12]
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc6e:	441a      	add	r2, r3
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	68da      	ldr	r2, [r3, #12]
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	689b      	ldr	r3, [r3, #8]
 800dc7c:	429a      	cmp	r2, r3
 800dc7e:	d303      	bcc.n	800dc88 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681a      	ldr	r2, [r3, #0]
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	68d9      	ldr	r1, [r3, #12]
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc90:	461a      	mov	r2, r3
 800dc92:	6838      	ldr	r0, [r7, #0]
 800dc94:	f00d fa18 	bl	801b0c8 <memcpy>
	}
}
 800dc98:	bf00      	nop
 800dc9a:	3708      	adds	r7, #8
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	bd80      	pop	{r7, pc}

0800dca0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dca0:	b580      	push	{r7, lr}
 800dca2:	b084      	sub	sp, #16
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dca8:	f001 fca4 	bl	800f5f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dcb2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dcb4:	e011      	b.n	800dcda <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d012      	beq.n	800dce4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	3324      	adds	r3, #36	; 0x24
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f000 fd50 	bl	800e768 <xTaskRemoveFromEventList>
 800dcc8:	4603      	mov	r3, r0
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d001      	beq.n	800dcd2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dcce:	f000 fe4d 	bl	800e96c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dcd2:	7bfb      	ldrb	r3, [r7, #15]
 800dcd4:	3b01      	subs	r3, #1
 800dcd6:	b2db      	uxtb	r3, r3
 800dcd8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dcda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	dce9      	bgt.n	800dcb6 <prvUnlockQueue+0x16>
 800dce2:	e000      	b.n	800dce6 <prvUnlockQueue+0x46>
					break;
 800dce4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	22ff      	movs	r2, #255	; 0xff
 800dcea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800dcee:	f001 fcb1 	bl	800f654 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800dcf2:	f001 fc7f 	bl	800f5f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dcfc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dcfe:	e011      	b.n	800dd24 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	691b      	ldr	r3, [r3, #16]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d012      	beq.n	800dd2e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	3310      	adds	r3, #16
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	f000 fd2b 	bl	800e768 <xTaskRemoveFromEventList>
 800dd12:	4603      	mov	r3, r0
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d001      	beq.n	800dd1c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800dd18:	f000 fe28 	bl	800e96c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800dd1c:	7bbb      	ldrb	r3, [r7, #14]
 800dd1e:	3b01      	subs	r3, #1
 800dd20:	b2db      	uxtb	r3, r3
 800dd22:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dd24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	dce9      	bgt.n	800dd00 <prvUnlockQueue+0x60>
 800dd2c:	e000      	b.n	800dd30 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800dd2e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	22ff      	movs	r2, #255	; 0xff
 800dd34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800dd38:	f001 fc8c 	bl	800f654 <vPortExitCritical>
}
 800dd3c:	bf00      	nop
 800dd3e:	3710      	adds	r7, #16
 800dd40:	46bd      	mov	sp, r7
 800dd42:	bd80      	pop	{r7, pc}

0800dd44 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b084      	sub	sp, #16
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dd4c:	f001 fc52 	bl	800f5f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d102      	bne.n	800dd5e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800dd58:	2301      	movs	r3, #1
 800dd5a:	60fb      	str	r3, [r7, #12]
 800dd5c:	e001      	b.n	800dd62 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dd62:	f001 fc77 	bl	800f654 <vPortExitCritical>

	return xReturn;
 800dd66:	68fb      	ldr	r3, [r7, #12]
}
 800dd68:	4618      	mov	r0, r3
 800dd6a:	3710      	adds	r7, #16
 800dd6c:	46bd      	mov	sp, r7
 800dd6e:	bd80      	pop	{r7, pc}

0800dd70 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800dd70:	b580      	push	{r7, lr}
 800dd72:	b084      	sub	sp, #16
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dd78:	f001 fc3c 	bl	800f5f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd84:	429a      	cmp	r2, r3
 800dd86:	d102      	bne.n	800dd8e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800dd88:	2301      	movs	r3, #1
 800dd8a:	60fb      	str	r3, [r7, #12]
 800dd8c:	e001      	b.n	800dd92 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800dd8e:	2300      	movs	r3, #0
 800dd90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dd92:	f001 fc5f 	bl	800f654 <vPortExitCritical>

	return xReturn;
 800dd96:	68fb      	ldr	r3, [r7, #12]
}
 800dd98:	4618      	mov	r0, r3
 800dd9a:	3710      	adds	r7, #16
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	bd80      	pop	{r7, pc}

0800dda0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800dda0:	b480      	push	{r7}
 800dda2:	b085      	sub	sp, #20
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	6078      	str	r0, [r7, #4]
 800dda8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ddaa:	2300      	movs	r3, #0
 800ddac:	60fb      	str	r3, [r7, #12]
 800ddae:	e014      	b.n	800ddda <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ddb0:	4a0f      	ldr	r2, [pc, #60]	; (800ddf0 <vQueueAddToRegistry+0x50>)
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d10b      	bne.n	800ddd4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ddbc:	490c      	ldr	r1, [pc, #48]	; (800ddf0 <vQueueAddToRegistry+0x50>)
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	683a      	ldr	r2, [r7, #0]
 800ddc2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ddc6:	4a0a      	ldr	r2, [pc, #40]	; (800ddf0 <vQueueAddToRegistry+0x50>)
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	00db      	lsls	r3, r3, #3
 800ddcc:	4413      	add	r3, r2
 800ddce:	687a      	ldr	r2, [r7, #4]
 800ddd0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ddd2:	e006      	b.n	800dde2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	3301      	adds	r3, #1
 800ddd8:	60fb      	str	r3, [r7, #12]
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	2b07      	cmp	r3, #7
 800ddde:	d9e7      	bls.n	800ddb0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800dde0:	bf00      	nop
 800dde2:	bf00      	nop
 800dde4:	3714      	adds	r7, #20
 800dde6:	46bd      	mov	sp, r7
 800dde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddec:	4770      	bx	lr
 800ddee:	bf00      	nop
 800ddf0:	2000b94c 	.word	0x2000b94c

0800ddf4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ddf4:	b580      	push	{r7, lr}
 800ddf6:	b086      	sub	sp, #24
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	60f8      	str	r0, [r7, #12]
 800ddfc:	60b9      	str	r1, [r7, #8]
 800ddfe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800de04:	f001 fbf6 	bl	800f5f4 <vPortEnterCritical>
 800de08:	697b      	ldr	r3, [r7, #20]
 800de0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800de0e:	b25b      	sxtb	r3, r3
 800de10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800de14:	d103      	bne.n	800de1e <vQueueWaitForMessageRestricted+0x2a>
 800de16:	697b      	ldr	r3, [r7, #20]
 800de18:	2200      	movs	r2, #0
 800de1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800de1e:	697b      	ldr	r3, [r7, #20]
 800de20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800de24:	b25b      	sxtb	r3, r3
 800de26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800de2a:	d103      	bne.n	800de34 <vQueueWaitForMessageRestricted+0x40>
 800de2c:	697b      	ldr	r3, [r7, #20]
 800de2e:	2200      	movs	r2, #0
 800de30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800de34:	f001 fc0e 	bl	800f654 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800de38:	697b      	ldr	r3, [r7, #20]
 800de3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d106      	bne.n	800de4e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800de40:	697b      	ldr	r3, [r7, #20]
 800de42:	3324      	adds	r3, #36	; 0x24
 800de44:	687a      	ldr	r2, [r7, #4]
 800de46:	68b9      	ldr	r1, [r7, #8]
 800de48:	4618      	mov	r0, r3
 800de4a:	f000 fc61 	bl	800e710 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800de4e:	6978      	ldr	r0, [r7, #20]
 800de50:	f7ff ff26 	bl	800dca0 <prvUnlockQueue>
	}
 800de54:	bf00      	nop
 800de56:	3718      	adds	r7, #24
 800de58:	46bd      	mov	sp, r7
 800de5a:	bd80      	pop	{r7, pc}

0800de5c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800de5c:	b580      	push	{r7, lr}
 800de5e:	b08e      	sub	sp, #56	; 0x38
 800de60:	af04      	add	r7, sp, #16
 800de62:	60f8      	str	r0, [r7, #12]
 800de64:	60b9      	str	r1, [r7, #8]
 800de66:	607a      	str	r2, [r7, #4]
 800de68:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800de6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d10a      	bne.n	800de86 <xTaskCreateStatic+0x2a>
	__asm volatile
 800de70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de74:	f383 8811 	msr	BASEPRI, r3
 800de78:	f3bf 8f6f 	isb	sy
 800de7c:	f3bf 8f4f 	dsb	sy
 800de80:	623b      	str	r3, [r7, #32]
}
 800de82:	bf00      	nop
 800de84:	e7fe      	b.n	800de84 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800de86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d10a      	bne.n	800dea2 <xTaskCreateStatic+0x46>
	__asm volatile
 800de8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de90:	f383 8811 	msr	BASEPRI, r3
 800de94:	f3bf 8f6f 	isb	sy
 800de98:	f3bf 8f4f 	dsb	sy
 800de9c:	61fb      	str	r3, [r7, #28]
}
 800de9e:	bf00      	nop
 800dea0:	e7fe      	b.n	800dea0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dea2:	23bc      	movs	r3, #188	; 0xbc
 800dea4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dea6:	693b      	ldr	r3, [r7, #16]
 800dea8:	2bbc      	cmp	r3, #188	; 0xbc
 800deaa:	d00a      	beq.n	800dec2 <xTaskCreateStatic+0x66>
	__asm volatile
 800deac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deb0:	f383 8811 	msr	BASEPRI, r3
 800deb4:	f3bf 8f6f 	isb	sy
 800deb8:	f3bf 8f4f 	dsb	sy
 800debc:	61bb      	str	r3, [r7, #24]
}
 800debe:	bf00      	nop
 800dec0:	e7fe      	b.n	800dec0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800dec2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800dec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d01e      	beq.n	800df08 <xTaskCreateStatic+0xac>
 800deca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800decc:	2b00      	cmp	r3, #0
 800dece:	d01b      	beq.n	800df08 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ded0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ded2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ded4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ded8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800deda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dedc:	2202      	movs	r2, #2
 800dede:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800dee2:	2300      	movs	r3, #0
 800dee4:	9303      	str	r3, [sp, #12]
 800dee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dee8:	9302      	str	r3, [sp, #8]
 800deea:	f107 0314 	add.w	r3, r7, #20
 800deee:	9301      	str	r3, [sp, #4]
 800def0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800def2:	9300      	str	r3, [sp, #0]
 800def4:	683b      	ldr	r3, [r7, #0]
 800def6:	687a      	ldr	r2, [r7, #4]
 800def8:	68b9      	ldr	r1, [r7, #8]
 800defa:	68f8      	ldr	r0, [r7, #12]
 800defc:	f000 f850 	bl	800dfa0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800df00:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800df02:	f000 f8f3 	bl	800e0ec <prvAddNewTaskToReadyList>
 800df06:	e001      	b.n	800df0c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800df08:	2300      	movs	r3, #0
 800df0a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800df0c:	697b      	ldr	r3, [r7, #20]
	}
 800df0e:	4618      	mov	r0, r3
 800df10:	3728      	adds	r7, #40	; 0x28
 800df12:	46bd      	mov	sp, r7
 800df14:	bd80      	pop	{r7, pc}

0800df16 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800df16:	b580      	push	{r7, lr}
 800df18:	b08c      	sub	sp, #48	; 0x30
 800df1a:	af04      	add	r7, sp, #16
 800df1c:	60f8      	str	r0, [r7, #12]
 800df1e:	60b9      	str	r1, [r7, #8]
 800df20:	603b      	str	r3, [r7, #0]
 800df22:	4613      	mov	r3, r2
 800df24:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800df26:	88fb      	ldrh	r3, [r7, #6]
 800df28:	009b      	lsls	r3, r3, #2
 800df2a:	4618      	mov	r0, r3
 800df2c:	f001 fc84 	bl	800f838 <pvPortMalloc>
 800df30:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800df32:	697b      	ldr	r3, [r7, #20]
 800df34:	2b00      	cmp	r3, #0
 800df36:	d00e      	beq.n	800df56 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800df38:	20bc      	movs	r0, #188	; 0xbc
 800df3a:	f001 fc7d 	bl	800f838 <pvPortMalloc>
 800df3e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800df40:	69fb      	ldr	r3, [r7, #28]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d003      	beq.n	800df4e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800df46:	69fb      	ldr	r3, [r7, #28]
 800df48:	697a      	ldr	r2, [r7, #20]
 800df4a:	631a      	str	r2, [r3, #48]	; 0x30
 800df4c:	e005      	b.n	800df5a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800df4e:	6978      	ldr	r0, [r7, #20]
 800df50:	f001 fd3e 	bl	800f9d0 <vPortFree>
 800df54:	e001      	b.n	800df5a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800df56:	2300      	movs	r3, #0
 800df58:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800df5a:	69fb      	ldr	r3, [r7, #28]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d017      	beq.n	800df90 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800df60:	69fb      	ldr	r3, [r7, #28]
 800df62:	2200      	movs	r2, #0
 800df64:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800df68:	88fa      	ldrh	r2, [r7, #6]
 800df6a:	2300      	movs	r3, #0
 800df6c:	9303      	str	r3, [sp, #12]
 800df6e:	69fb      	ldr	r3, [r7, #28]
 800df70:	9302      	str	r3, [sp, #8]
 800df72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df74:	9301      	str	r3, [sp, #4]
 800df76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df78:	9300      	str	r3, [sp, #0]
 800df7a:	683b      	ldr	r3, [r7, #0]
 800df7c:	68b9      	ldr	r1, [r7, #8]
 800df7e:	68f8      	ldr	r0, [r7, #12]
 800df80:	f000 f80e 	bl	800dfa0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800df84:	69f8      	ldr	r0, [r7, #28]
 800df86:	f000 f8b1 	bl	800e0ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800df8a:	2301      	movs	r3, #1
 800df8c:	61bb      	str	r3, [r7, #24]
 800df8e:	e002      	b.n	800df96 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800df90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800df94:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800df96:	69bb      	ldr	r3, [r7, #24]
	}
 800df98:	4618      	mov	r0, r3
 800df9a:	3720      	adds	r7, #32
 800df9c:	46bd      	mov	sp, r7
 800df9e:	bd80      	pop	{r7, pc}

0800dfa0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b088      	sub	sp, #32
 800dfa4:	af00      	add	r7, sp, #0
 800dfa6:	60f8      	str	r0, [r7, #12]
 800dfa8:	60b9      	str	r1, [r7, #8]
 800dfaa:	607a      	str	r2, [r7, #4]
 800dfac:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800dfae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfb0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	009b      	lsls	r3, r3, #2
 800dfb6:	461a      	mov	r2, r3
 800dfb8:	21a5      	movs	r1, #165	; 0xa5
 800dfba:	f00d f893 	bl	801b0e4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800dfbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800dfc8:	3b01      	subs	r3, #1
 800dfca:	009b      	lsls	r3, r3, #2
 800dfcc:	4413      	add	r3, r2
 800dfce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800dfd0:	69bb      	ldr	r3, [r7, #24]
 800dfd2:	f023 0307 	bic.w	r3, r3, #7
 800dfd6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800dfd8:	69bb      	ldr	r3, [r7, #24]
 800dfda:	f003 0307 	and.w	r3, r3, #7
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d00a      	beq.n	800dff8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800dfe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfe6:	f383 8811 	msr	BASEPRI, r3
 800dfea:	f3bf 8f6f 	isb	sy
 800dfee:	f3bf 8f4f 	dsb	sy
 800dff2:	617b      	str	r3, [r7, #20]
}
 800dff4:	bf00      	nop
 800dff6:	e7fe      	b.n	800dff6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800dff8:	68bb      	ldr	r3, [r7, #8]
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d01f      	beq.n	800e03e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dffe:	2300      	movs	r3, #0
 800e000:	61fb      	str	r3, [r7, #28]
 800e002:	e012      	b.n	800e02a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e004:	68ba      	ldr	r2, [r7, #8]
 800e006:	69fb      	ldr	r3, [r7, #28]
 800e008:	4413      	add	r3, r2
 800e00a:	7819      	ldrb	r1, [r3, #0]
 800e00c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e00e:	69fb      	ldr	r3, [r7, #28]
 800e010:	4413      	add	r3, r2
 800e012:	3334      	adds	r3, #52	; 0x34
 800e014:	460a      	mov	r2, r1
 800e016:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e018:	68ba      	ldr	r2, [r7, #8]
 800e01a:	69fb      	ldr	r3, [r7, #28]
 800e01c:	4413      	add	r3, r2
 800e01e:	781b      	ldrb	r3, [r3, #0]
 800e020:	2b00      	cmp	r3, #0
 800e022:	d006      	beq.n	800e032 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e024:	69fb      	ldr	r3, [r7, #28]
 800e026:	3301      	adds	r3, #1
 800e028:	61fb      	str	r3, [r7, #28]
 800e02a:	69fb      	ldr	r3, [r7, #28]
 800e02c:	2b0f      	cmp	r3, #15
 800e02e:	d9e9      	bls.n	800e004 <prvInitialiseNewTask+0x64>
 800e030:	e000      	b.n	800e034 <prvInitialiseNewTask+0x94>
			{
				break;
 800e032:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e036:	2200      	movs	r2, #0
 800e038:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e03c:	e003      	b.n	800e046 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e03e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e040:	2200      	movs	r2, #0
 800e042:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e048:	2b37      	cmp	r3, #55	; 0x37
 800e04a:	d901      	bls.n	800e050 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e04c:	2337      	movs	r3, #55	; 0x37
 800e04e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e052:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e054:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e058:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e05a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e05c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e05e:	2200      	movs	r2, #0
 800e060:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e064:	3304      	adds	r3, #4
 800e066:	4618      	mov	r0, r3
 800e068:	f7ff f978 	bl	800d35c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e06c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e06e:	3318      	adds	r3, #24
 800e070:	4618      	mov	r0, r3
 800e072:	f7ff f973 	bl	800d35c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e078:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e07a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e07c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e07e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e084:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e088:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e08a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e08c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e08e:	2200      	movs	r2, #0
 800e090:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e096:	2200      	movs	r2, #0
 800e098:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e09c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e09e:	3354      	adds	r3, #84	; 0x54
 800e0a0:	2260      	movs	r2, #96	; 0x60
 800e0a2:	2100      	movs	r1, #0
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f00d f81d 	bl	801b0e4 <memset>
 800e0aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0ac:	4a0c      	ldr	r2, [pc, #48]	; (800e0e0 <prvInitialiseNewTask+0x140>)
 800e0ae:	659a      	str	r2, [r3, #88]	; 0x58
 800e0b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0b2:	4a0c      	ldr	r2, [pc, #48]	; (800e0e4 <prvInitialiseNewTask+0x144>)
 800e0b4:	65da      	str	r2, [r3, #92]	; 0x5c
 800e0b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0b8:	4a0b      	ldr	r2, [pc, #44]	; (800e0e8 <prvInitialiseNewTask+0x148>)
 800e0ba:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e0bc:	683a      	ldr	r2, [r7, #0]
 800e0be:	68f9      	ldr	r1, [r7, #12]
 800e0c0:	69b8      	ldr	r0, [r7, #24]
 800e0c2:	f001 f967 	bl	800f394 <pxPortInitialiseStack>
 800e0c6:	4602      	mov	r2, r0
 800e0c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0ca:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e0cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d002      	beq.n	800e0d8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e0d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e0d6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e0d8:	bf00      	nop
 800e0da:	3720      	adds	r7, #32
 800e0dc:	46bd      	mov	sp, r7
 800e0de:	bd80      	pop	{r7, pc}
 800e0e0:	0801d978 	.word	0x0801d978
 800e0e4:	0801d998 	.word	0x0801d998
 800e0e8:	0801d958 	.word	0x0801d958

0800e0ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b082      	sub	sp, #8
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e0f4:	f001 fa7e 	bl	800f5f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e0f8:	4b2d      	ldr	r3, [pc, #180]	; (800e1b0 <prvAddNewTaskToReadyList+0xc4>)
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	3301      	adds	r3, #1
 800e0fe:	4a2c      	ldr	r2, [pc, #176]	; (800e1b0 <prvAddNewTaskToReadyList+0xc4>)
 800e100:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e102:	4b2c      	ldr	r3, [pc, #176]	; (800e1b4 <prvAddNewTaskToReadyList+0xc8>)
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	2b00      	cmp	r3, #0
 800e108:	d109      	bne.n	800e11e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e10a:	4a2a      	ldr	r2, [pc, #168]	; (800e1b4 <prvAddNewTaskToReadyList+0xc8>)
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e110:	4b27      	ldr	r3, [pc, #156]	; (800e1b0 <prvAddNewTaskToReadyList+0xc4>)
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	2b01      	cmp	r3, #1
 800e116:	d110      	bne.n	800e13a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e118:	f000 fc4c 	bl	800e9b4 <prvInitialiseTaskLists>
 800e11c:	e00d      	b.n	800e13a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e11e:	4b26      	ldr	r3, [pc, #152]	; (800e1b8 <prvAddNewTaskToReadyList+0xcc>)
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d109      	bne.n	800e13a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e126:	4b23      	ldr	r3, [pc, #140]	; (800e1b4 <prvAddNewTaskToReadyList+0xc8>)
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e130:	429a      	cmp	r2, r3
 800e132:	d802      	bhi.n	800e13a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e134:	4a1f      	ldr	r2, [pc, #124]	; (800e1b4 <prvAddNewTaskToReadyList+0xc8>)
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e13a:	4b20      	ldr	r3, [pc, #128]	; (800e1bc <prvAddNewTaskToReadyList+0xd0>)
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	3301      	adds	r3, #1
 800e140:	4a1e      	ldr	r2, [pc, #120]	; (800e1bc <prvAddNewTaskToReadyList+0xd0>)
 800e142:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e144:	4b1d      	ldr	r3, [pc, #116]	; (800e1bc <prvAddNewTaskToReadyList+0xd0>)
 800e146:	681a      	ldr	r2, [r3, #0]
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e150:	4b1b      	ldr	r3, [pc, #108]	; (800e1c0 <prvAddNewTaskToReadyList+0xd4>)
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	429a      	cmp	r2, r3
 800e156:	d903      	bls.n	800e160 <prvAddNewTaskToReadyList+0x74>
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e15c:	4a18      	ldr	r2, [pc, #96]	; (800e1c0 <prvAddNewTaskToReadyList+0xd4>)
 800e15e:	6013      	str	r3, [r2, #0]
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e164:	4613      	mov	r3, r2
 800e166:	009b      	lsls	r3, r3, #2
 800e168:	4413      	add	r3, r2
 800e16a:	009b      	lsls	r3, r3, #2
 800e16c:	4a15      	ldr	r2, [pc, #84]	; (800e1c4 <prvAddNewTaskToReadyList+0xd8>)
 800e16e:	441a      	add	r2, r3
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	3304      	adds	r3, #4
 800e174:	4619      	mov	r1, r3
 800e176:	4610      	mov	r0, r2
 800e178:	f7ff f8fd 	bl	800d376 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e17c:	f001 fa6a 	bl	800f654 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e180:	4b0d      	ldr	r3, [pc, #52]	; (800e1b8 <prvAddNewTaskToReadyList+0xcc>)
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d00e      	beq.n	800e1a6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e188:	4b0a      	ldr	r3, [pc, #40]	; (800e1b4 <prvAddNewTaskToReadyList+0xc8>)
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e192:	429a      	cmp	r2, r3
 800e194:	d207      	bcs.n	800e1a6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e196:	4b0c      	ldr	r3, [pc, #48]	; (800e1c8 <prvAddNewTaskToReadyList+0xdc>)
 800e198:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e19c:	601a      	str	r2, [r3, #0]
 800e19e:	f3bf 8f4f 	dsb	sy
 800e1a2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e1a6:	bf00      	nop
 800e1a8:	3708      	adds	r7, #8
 800e1aa:	46bd      	mov	sp, r7
 800e1ac:	bd80      	pop	{r7, pc}
 800e1ae:	bf00      	nop
 800e1b0:	2000be60 	.word	0x2000be60
 800e1b4:	2000b98c 	.word	0x2000b98c
 800e1b8:	2000be6c 	.word	0x2000be6c
 800e1bc:	2000be7c 	.word	0x2000be7c
 800e1c0:	2000be68 	.word	0x2000be68
 800e1c4:	2000b990 	.word	0x2000b990
 800e1c8:	e000ed04 	.word	0xe000ed04

0800e1cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b084      	sub	sp, #16
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e1d4:	2300      	movs	r3, #0
 800e1d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d017      	beq.n	800e20e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e1de:	4b13      	ldr	r3, [pc, #76]	; (800e22c <vTaskDelay+0x60>)
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d00a      	beq.n	800e1fc <vTaskDelay+0x30>
	__asm volatile
 800e1e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1ea:	f383 8811 	msr	BASEPRI, r3
 800e1ee:	f3bf 8f6f 	isb	sy
 800e1f2:	f3bf 8f4f 	dsb	sy
 800e1f6:	60bb      	str	r3, [r7, #8]
}
 800e1f8:	bf00      	nop
 800e1fa:	e7fe      	b.n	800e1fa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e1fc:	f000 f88a 	bl	800e314 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e200:	2100      	movs	r1, #0
 800e202:	6878      	ldr	r0, [r7, #4]
 800e204:	f000 fd24 	bl	800ec50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e208:	f000 f892 	bl	800e330 <xTaskResumeAll>
 800e20c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	2b00      	cmp	r3, #0
 800e212:	d107      	bne.n	800e224 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800e214:	4b06      	ldr	r3, [pc, #24]	; (800e230 <vTaskDelay+0x64>)
 800e216:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e21a:	601a      	str	r2, [r3, #0]
 800e21c:	f3bf 8f4f 	dsb	sy
 800e220:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e224:	bf00      	nop
 800e226:	3710      	adds	r7, #16
 800e228:	46bd      	mov	sp, r7
 800e22a:	bd80      	pop	{r7, pc}
 800e22c:	2000be88 	.word	0x2000be88
 800e230:	e000ed04 	.word	0xe000ed04

0800e234 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b08a      	sub	sp, #40	; 0x28
 800e238:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e23a:	2300      	movs	r3, #0
 800e23c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e23e:	2300      	movs	r3, #0
 800e240:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e242:	463a      	mov	r2, r7
 800e244:	1d39      	adds	r1, r7, #4
 800e246:	f107 0308 	add.w	r3, r7, #8
 800e24a:	4618      	mov	r0, r3
 800e24c:	f7ff f832 	bl	800d2b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e250:	6839      	ldr	r1, [r7, #0]
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	68ba      	ldr	r2, [r7, #8]
 800e256:	9202      	str	r2, [sp, #8]
 800e258:	9301      	str	r3, [sp, #4]
 800e25a:	2300      	movs	r3, #0
 800e25c:	9300      	str	r3, [sp, #0]
 800e25e:	2300      	movs	r3, #0
 800e260:	460a      	mov	r2, r1
 800e262:	4924      	ldr	r1, [pc, #144]	; (800e2f4 <vTaskStartScheduler+0xc0>)
 800e264:	4824      	ldr	r0, [pc, #144]	; (800e2f8 <vTaskStartScheduler+0xc4>)
 800e266:	f7ff fdf9 	bl	800de5c <xTaskCreateStatic>
 800e26a:	4603      	mov	r3, r0
 800e26c:	4a23      	ldr	r2, [pc, #140]	; (800e2fc <vTaskStartScheduler+0xc8>)
 800e26e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e270:	4b22      	ldr	r3, [pc, #136]	; (800e2fc <vTaskStartScheduler+0xc8>)
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d002      	beq.n	800e27e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e278:	2301      	movs	r3, #1
 800e27a:	617b      	str	r3, [r7, #20]
 800e27c:	e001      	b.n	800e282 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e27e:	2300      	movs	r3, #0
 800e280:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e282:	697b      	ldr	r3, [r7, #20]
 800e284:	2b01      	cmp	r3, #1
 800e286:	d102      	bne.n	800e28e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e288:	f000 fd36 	bl	800ecf8 <xTimerCreateTimerTask>
 800e28c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e28e:	697b      	ldr	r3, [r7, #20]
 800e290:	2b01      	cmp	r3, #1
 800e292:	d11b      	bne.n	800e2cc <vTaskStartScheduler+0x98>
	__asm volatile
 800e294:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e298:	f383 8811 	msr	BASEPRI, r3
 800e29c:	f3bf 8f6f 	isb	sy
 800e2a0:	f3bf 8f4f 	dsb	sy
 800e2a4:	613b      	str	r3, [r7, #16]
}
 800e2a6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e2a8:	4b15      	ldr	r3, [pc, #84]	; (800e300 <vTaskStartScheduler+0xcc>)
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	3354      	adds	r3, #84	; 0x54
 800e2ae:	4a15      	ldr	r2, [pc, #84]	; (800e304 <vTaskStartScheduler+0xd0>)
 800e2b0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e2b2:	4b15      	ldr	r3, [pc, #84]	; (800e308 <vTaskStartScheduler+0xd4>)
 800e2b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e2b8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e2ba:	4b14      	ldr	r3, [pc, #80]	; (800e30c <vTaskStartScheduler+0xd8>)
 800e2bc:	2201      	movs	r2, #1
 800e2be:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e2c0:	4b13      	ldr	r3, [pc, #76]	; (800e310 <vTaskStartScheduler+0xdc>)
 800e2c2:	2200      	movs	r2, #0
 800e2c4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e2c6:	f001 f8f3 	bl	800f4b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e2ca:	e00e      	b.n	800e2ea <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e2cc:	697b      	ldr	r3, [r7, #20]
 800e2ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e2d2:	d10a      	bne.n	800e2ea <vTaskStartScheduler+0xb6>
	__asm volatile
 800e2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2d8:	f383 8811 	msr	BASEPRI, r3
 800e2dc:	f3bf 8f6f 	isb	sy
 800e2e0:	f3bf 8f4f 	dsb	sy
 800e2e4:	60fb      	str	r3, [r7, #12]
}
 800e2e6:	bf00      	nop
 800e2e8:	e7fe      	b.n	800e2e8 <vTaskStartScheduler+0xb4>
}
 800e2ea:	bf00      	nop
 800e2ec:	3718      	adds	r7, #24
 800e2ee:	46bd      	mov	sp, r7
 800e2f0:	bd80      	pop	{r7, pc}
 800e2f2:	bf00      	nop
 800e2f4:	0801c77c 	.word	0x0801c77c
 800e2f8:	0800e985 	.word	0x0800e985
 800e2fc:	2000be84 	.word	0x2000be84
 800e300:	2000b98c 	.word	0x2000b98c
 800e304:	200009bc 	.word	0x200009bc
 800e308:	2000be80 	.word	0x2000be80
 800e30c:	2000be6c 	.word	0x2000be6c
 800e310:	2000be64 	.word	0x2000be64

0800e314 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e314:	b480      	push	{r7}
 800e316:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e318:	4b04      	ldr	r3, [pc, #16]	; (800e32c <vTaskSuspendAll+0x18>)
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	3301      	adds	r3, #1
 800e31e:	4a03      	ldr	r2, [pc, #12]	; (800e32c <vTaskSuspendAll+0x18>)
 800e320:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e322:	bf00      	nop
 800e324:	46bd      	mov	sp, r7
 800e326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e32a:	4770      	bx	lr
 800e32c:	2000be88 	.word	0x2000be88

0800e330 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e330:	b580      	push	{r7, lr}
 800e332:	b084      	sub	sp, #16
 800e334:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e336:	2300      	movs	r3, #0
 800e338:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e33a:	2300      	movs	r3, #0
 800e33c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e33e:	4b42      	ldr	r3, [pc, #264]	; (800e448 <xTaskResumeAll+0x118>)
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	2b00      	cmp	r3, #0
 800e344:	d10a      	bne.n	800e35c <xTaskResumeAll+0x2c>
	__asm volatile
 800e346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e34a:	f383 8811 	msr	BASEPRI, r3
 800e34e:	f3bf 8f6f 	isb	sy
 800e352:	f3bf 8f4f 	dsb	sy
 800e356:	603b      	str	r3, [r7, #0]
}
 800e358:	bf00      	nop
 800e35a:	e7fe      	b.n	800e35a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e35c:	f001 f94a 	bl	800f5f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e360:	4b39      	ldr	r3, [pc, #228]	; (800e448 <xTaskResumeAll+0x118>)
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	3b01      	subs	r3, #1
 800e366:	4a38      	ldr	r2, [pc, #224]	; (800e448 <xTaskResumeAll+0x118>)
 800e368:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e36a:	4b37      	ldr	r3, [pc, #220]	; (800e448 <xTaskResumeAll+0x118>)
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d162      	bne.n	800e438 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e372:	4b36      	ldr	r3, [pc, #216]	; (800e44c <xTaskResumeAll+0x11c>)
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d05e      	beq.n	800e438 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e37a:	e02f      	b.n	800e3dc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e37c:	4b34      	ldr	r3, [pc, #208]	; (800e450 <xTaskResumeAll+0x120>)
 800e37e:	68db      	ldr	r3, [r3, #12]
 800e380:	68db      	ldr	r3, [r3, #12]
 800e382:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	3318      	adds	r3, #24
 800e388:	4618      	mov	r0, r3
 800e38a:	f7ff f851 	bl	800d430 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	3304      	adds	r3, #4
 800e392:	4618      	mov	r0, r3
 800e394:	f7ff f84c 	bl	800d430 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e398:	68fb      	ldr	r3, [r7, #12]
 800e39a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e39c:	4b2d      	ldr	r3, [pc, #180]	; (800e454 <xTaskResumeAll+0x124>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	429a      	cmp	r2, r3
 800e3a2:	d903      	bls.n	800e3ac <xTaskResumeAll+0x7c>
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3a8:	4a2a      	ldr	r2, [pc, #168]	; (800e454 <xTaskResumeAll+0x124>)
 800e3aa:	6013      	str	r3, [r2, #0]
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3b0:	4613      	mov	r3, r2
 800e3b2:	009b      	lsls	r3, r3, #2
 800e3b4:	4413      	add	r3, r2
 800e3b6:	009b      	lsls	r3, r3, #2
 800e3b8:	4a27      	ldr	r2, [pc, #156]	; (800e458 <xTaskResumeAll+0x128>)
 800e3ba:	441a      	add	r2, r3
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	3304      	adds	r3, #4
 800e3c0:	4619      	mov	r1, r3
 800e3c2:	4610      	mov	r0, r2
 800e3c4:	f7fe ffd7 	bl	800d376 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3cc:	4b23      	ldr	r3, [pc, #140]	; (800e45c <xTaskResumeAll+0x12c>)
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3d2:	429a      	cmp	r2, r3
 800e3d4:	d302      	bcc.n	800e3dc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e3d6:	4b22      	ldr	r3, [pc, #136]	; (800e460 <xTaskResumeAll+0x130>)
 800e3d8:	2201      	movs	r2, #1
 800e3da:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e3dc:	4b1c      	ldr	r3, [pc, #112]	; (800e450 <xTaskResumeAll+0x120>)
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d1cb      	bne.n	800e37c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d001      	beq.n	800e3ee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e3ea:	f000 fb85 	bl	800eaf8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e3ee:	4b1d      	ldr	r3, [pc, #116]	; (800e464 <xTaskResumeAll+0x134>)
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d010      	beq.n	800e41c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e3fa:	f000 f847 	bl	800e48c <xTaskIncrementTick>
 800e3fe:	4603      	mov	r3, r0
 800e400:	2b00      	cmp	r3, #0
 800e402:	d002      	beq.n	800e40a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e404:	4b16      	ldr	r3, [pc, #88]	; (800e460 <xTaskResumeAll+0x130>)
 800e406:	2201      	movs	r2, #1
 800e408:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	3b01      	subs	r3, #1
 800e40e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d1f1      	bne.n	800e3fa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e416:	4b13      	ldr	r3, [pc, #76]	; (800e464 <xTaskResumeAll+0x134>)
 800e418:	2200      	movs	r2, #0
 800e41a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e41c:	4b10      	ldr	r3, [pc, #64]	; (800e460 <xTaskResumeAll+0x130>)
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d009      	beq.n	800e438 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e424:	2301      	movs	r3, #1
 800e426:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e428:	4b0f      	ldr	r3, [pc, #60]	; (800e468 <xTaskResumeAll+0x138>)
 800e42a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e42e:	601a      	str	r2, [r3, #0]
 800e430:	f3bf 8f4f 	dsb	sy
 800e434:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e438:	f001 f90c 	bl	800f654 <vPortExitCritical>

	return xAlreadyYielded;
 800e43c:	68bb      	ldr	r3, [r7, #8]
}
 800e43e:	4618      	mov	r0, r3
 800e440:	3710      	adds	r7, #16
 800e442:	46bd      	mov	sp, r7
 800e444:	bd80      	pop	{r7, pc}
 800e446:	bf00      	nop
 800e448:	2000be88 	.word	0x2000be88
 800e44c:	2000be60 	.word	0x2000be60
 800e450:	2000be20 	.word	0x2000be20
 800e454:	2000be68 	.word	0x2000be68
 800e458:	2000b990 	.word	0x2000b990
 800e45c:	2000b98c 	.word	0x2000b98c
 800e460:	2000be74 	.word	0x2000be74
 800e464:	2000be70 	.word	0x2000be70
 800e468:	e000ed04 	.word	0xe000ed04

0800e46c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e46c:	b480      	push	{r7}
 800e46e:	b083      	sub	sp, #12
 800e470:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e472:	4b05      	ldr	r3, [pc, #20]	; (800e488 <xTaskGetTickCount+0x1c>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e478:	687b      	ldr	r3, [r7, #4]
}
 800e47a:	4618      	mov	r0, r3
 800e47c:	370c      	adds	r7, #12
 800e47e:	46bd      	mov	sp, r7
 800e480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e484:	4770      	bx	lr
 800e486:	bf00      	nop
 800e488:	2000be64 	.word	0x2000be64

0800e48c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	b086      	sub	sp, #24
 800e490:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e492:	2300      	movs	r3, #0
 800e494:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e496:	4b4f      	ldr	r3, [pc, #316]	; (800e5d4 <xTaskIncrementTick+0x148>)
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	f040 808f 	bne.w	800e5be <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e4a0:	4b4d      	ldr	r3, [pc, #308]	; (800e5d8 <xTaskIncrementTick+0x14c>)
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	3301      	adds	r3, #1
 800e4a6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e4a8:	4a4b      	ldr	r2, [pc, #300]	; (800e5d8 <xTaskIncrementTick+0x14c>)
 800e4aa:	693b      	ldr	r3, [r7, #16]
 800e4ac:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e4ae:	693b      	ldr	r3, [r7, #16]
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d120      	bne.n	800e4f6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e4b4:	4b49      	ldr	r3, [pc, #292]	; (800e5dc <xTaskIncrementTick+0x150>)
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d00a      	beq.n	800e4d4 <xTaskIncrementTick+0x48>
	__asm volatile
 800e4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4c2:	f383 8811 	msr	BASEPRI, r3
 800e4c6:	f3bf 8f6f 	isb	sy
 800e4ca:	f3bf 8f4f 	dsb	sy
 800e4ce:	603b      	str	r3, [r7, #0]
}
 800e4d0:	bf00      	nop
 800e4d2:	e7fe      	b.n	800e4d2 <xTaskIncrementTick+0x46>
 800e4d4:	4b41      	ldr	r3, [pc, #260]	; (800e5dc <xTaskIncrementTick+0x150>)
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	60fb      	str	r3, [r7, #12]
 800e4da:	4b41      	ldr	r3, [pc, #260]	; (800e5e0 <xTaskIncrementTick+0x154>)
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	4a3f      	ldr	r2, [pc, #252]	; (800e5dc <xTaskIncrementTick+0x150>)
 800e4e0:	6013      	str	r3, [r2, #0]
 800e4e2:	4a3f      	ldr	r2, [pc, #252]	; (800e5e0 <xTaskIncrementTick+0x154>)
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	6013      	str	r3, [r2, #0]
 800e4e8:	4b3e      	ldr	r3, [pc, #248]	; (800e5e4 <xTaskIncrementTick+0x158>)
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	3301      	adds	r3, #1
 800e4ee:	4a3d      	ldr	r2, [pc, #244]	; (800e5e4 <xTaskIncrementTick+0x158>)
 800e4f0:	6013      	str	r3, [r2, #0]
 800e4f2:	f000 fb01 	bl	800eaf8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e4f6:	4b3c      	ldr	r3, [pc, #240]	; (800e5e8 <xTaskIncrementTick+0x15c>)
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	693a      	ldr	r2, [r7, #16]
 800e4fc:	429a      	cmp	r2, r3
 800e4fe:	d349      	bcc.n	800e594 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e500:	4b36      	ldr	r3, [pc, #216]	; (800e5dc <xTaskIncrementTick+0x150>)
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	2b00      	cmp	r3, #0
 800e508:	d104      	bne.n	800e514 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e50a:	4b37      	ldr	r3, [pc, #220]	; (800e5e8 <xTaskIncrementTick+0x15c>)
 800e50c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e510:	601a      	str	r2, [r3, #0]
					break;
 800e512:	e03f      	b.n	800e594 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e514:	4b31      	ldr	r3, [pc, #196]	; (800e5dc <xTaskIncrementTick+0x150>)
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	68db      	ldr	r3, [r3, #12]
 800e51a:	68db      	ldr	r3, [r3, #12]
 800e51c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e51e:	68bb      	ldr	r3, [r7, #8]
 800e520:	685b      	ldr	r3, [r3, #4]
 800e522:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e524:	693a      	ldr	r2, [r7, #16]
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	429a      	cmp	r2, r3
 800e52a:	d203      	bcs.n	800e534 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e52c:	4a2e      	ldr	r2, [pc, #184]	; (800e5e8 <xTaskIncrementTick+0x15c>)
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e532:	e02f      	b.n	800e594 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e534:	68bb      	ldr	r3, [r7, #8]
 800e536:	3304      	adds	r3, #4
 800e538:	4618      	mov	r0, r3
 800e53a:	f7fe ff79 	bl	800d430 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e53e:	68bb      	ldr	r3, [r7, #8]
 800e540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e542:	2b00      	cmp	r3, #0
 800e544:	d004      	beq.n	800e550 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e546:	68bb      	ldr	r3, [r7, #8]
 800e548:	3318      	adds	r3, #24
 800e54a:	4618      	mov	r0, r3
 800e54c:	f7fe ff70 	bl	800d430 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e550:	68bb      	ldr	r3, [r7, #8]
 800e552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e554:	4b25      	ldr	r3, [pc, #148]	; (800e5ec <xTaskIncrementTick+0x160>)
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	429a      	cmp	r2, r3
 800e55a:	d903      	bls.n	800e564 <xTaskIncrementTick+0xd8>
 800e55c:	68bb      	ldr	r3, [r7, #8]
 800e55e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e560:	4a22      	ldr	r2, [pc, #136]	; (800e5ec <xTaskIncrementTick+0x160>)
 800e562:	6013      	str	r3, [r2, #0]
 800e564:	68bb      	ldr	r3, [r7, #8]
 800e566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e568:	4613      	mov	r3, r2
 800e56a:	009b      	lsls	r3, r3, #2
 800e56c:	4413      	add	r3, r2
 800e56e:	009b      	lsls	r3, r3, #2
 800e570:	4a1f      	ldr	r2, [pc, #124]	; (800e5f0 <xTaskIncrementTick+0x164>)
 800e572:	441a      	add	r2, r3
 800e574:	68bb      	ldr	r3, [r7, #8]
 800e576:	3304      	adds	r3, #4
 800e578:	4619      	mov	r1, r3
 800e57a:	4610      	mov	r0, r2
 800e57c:	f7fe fefb 	bl	800d376 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e580:	68bb      	ldr	r3, [r7, #8]
 800e582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e584:	4b1b      	ldr	r3, [pc, #108]	; (800e5f4 <xTaskIncrementTick+0x168>)
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e58a:	429a      	cmp	r2, r3
 800e58c:	d3b8      	bcc.n	800e500 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e58e:	2301      	movs	r3, #1
 800e590:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e592:	e7b5      	b.n	800e500 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e594:	4b17      	ldr	r3, [pc, #92]	; (800e5f4 <xTaskIncrementTick+0x168>)
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e59a:	4915      	ldr	r1, [pc, #84]	; (800e5f0 <xTaskIncrementTick+0x164>)
 800e59c:	4613      	mov	r3, r2
 800e59e:	009b      	lsls	r3, r3, #2
 800e5a0:	4413      	add	r3, r2
 800e5a2:	009b      	lsls	r3, r3, #2
 800e5a4:	440b      	add	r3, r1
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	2b01      	cmp	r3, #1
 800e5aa:	d901      	bls.n	800e5b0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e5ac:	2301      	movs	r3, #1
 800e5ae:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e5b0:	4b11      	ldr	r3, [pc, #68]	; (800e5f8 <xTaskIncrementTick+0x16c>)
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d007      	beq.n	800e5c8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e5b8:	2301      	movs	r3, #1
 800e5ba:	617b      	str	r3, [r7, #20]
 800e5bc:	e004      	b.n	800e5c8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e5be:	4b0f      	ldr	r3, [pc, #60]	; (800e5fc <xTaskIncrementTick+0x170>)
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	3301      	adds	r3, #1
 800e5c4:	4a0d      	ldr	r2, [pc, #52]	; (800e5fc <xTaskIncrementTick+0x170>)
 800e5c6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e5c8:	697b      	ldr	r3, [r7, #20]
}
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	3718      	adds	r7, #24
 800e5ce:	46bd      	mov	sp, r7
 800e5d0:	bd80      	pop	{r7, pc}
 800e5d2:	bf00      	nop
 800e5d4:	2000be88 	.word	0x2000be88
 800e5d8:	2000be64 	.word	0x2000be64
 800e5dc:	2000be18 	.word	0x2000be18
 800e5e0:	2000be1c 	.word	0x2000be1c
 800e5e4:	2000be78 	.word	0x2000be78
 800e5e8:	2000be80 	.word	0x2000be80
 800e5ec:	2000be68 	.word	0x2000be68
 800e5f0:	2000b990 	.word	0x2000b990
 800e5f4:	2000b98c 	.word	0x2000b98c
 800e5f8:	2000be74 	.word	0x2000be74
 800e5fc:	2000be70 	.word	0x2000be70

0800e600 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e600:	b480      	push	{r7}
 800e602:	b085      	sub	sp, #20
 800e604:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e606:	4b2a      	ldr	r3, [pc, #168]	; (800e6b0 <vTaskSwitchContext+0xb0>)
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d003      	beq.n	800e616 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e60e:	4b29      	ldr	r3, [pc, #164]	; (800e6b4 <vTaskSwitchContext+0xb4>)
 800e610:	2201      	movs	r2, #1
 800e612:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e614:	e046      	b.n	800e6a4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800e616:	4b27      	ldr	r3, [pc, #156]	; (800e6b4 <vTaskSwitchContext+0xb4>)
 800e618:	2200      	movs	r2, #0
 800e61a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e61c:	4b26      	ldr	r3, [pc, #152]	; (800e6b8 <vTaskSwitchContext+0xb8>)
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	60fb      	str	r3, [r7, #12]
 800e622:	e010      	b.n	800e646 <vTaskSwitchContext+0x46>
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d10a      	bne.n	800e640 <vTaskSwitchContext+0x40>
	__asm volatile
 800e62a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e62e:	f383 8811 	msr	BASEPRI, r3
 800e632:	f3bf 8f6f 	isb	sy
 800e636:	f3bf 8f4f 	dsb	sy
 800e63a:	607b      	str	r3, [r7, #4]
}
 800e63c:	bf00      	nop
 800e63e:	e7fe      	b.n	800e63e <vTaskSwitchContext+0x3e>
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	3b01      	subs	r3, #1
 800e644:	60fb      	str	r3, [r7, #12]
 800e646:	491d      	ldr	r1, [pc, #116]	; (800e6bc <vTaskSwitchContext+0xbc>)
 800e648:	68fa      	ldr	r2, [r7, #12]
 800e64a:	4613      	mov	r3, r2
 800e64c:	009b      	lsls	r3, r3, #2
 800e64e:	4413      	add	r3, r2
 800e650:	009b      	lsls	r3, r3, #2
 800e652:	440b      	add	r3, r1
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d0e4      	beq.n	800e624 <vTaskSwitchContext+0x24>
 800e65a:	68fa      	ldr	r2, [r7, #12]
 800e65c:	4613      	mov	r3, r2
 800e65e:	009b      	lsls	r3, r3, #2
 800e660:	4413      	add	r3, r2
 800e662:	009b      	lsls	r3, r3, #2
 800e664:	4a15      	ldr	r2, [pc, #84]	; (800e6bc <vTaskSwitchContext+0xbc>)
 800e666:	4413      	add	r3, r2
 800e668:	60bb      	str	r3, [r7, #8]
 800e66a:	68bb      	ldr	r3, [r7, #8]
 800e66c:	685b      	ldr	r3, [r3, #4]
 800e66e:	685a      	ldr	r2, [r3, #4]
 800e670:	68bb      	ldr	r3, [r7, #8]
 800e672:	605a      	str	r2, [r3, #4]
 800e674:	68bb      	ldr	r3, [r7, #8]
 800e676:	685a      	ldr	r2, [r3, #4]
 800e678:	68bb      	ldr	r3, [r7, #8]
 800e67a:	3308      	adds	r3, #8
 800e67c:	429a      	cmp	r2, r3
 800e67e:	d104      	bne.n	800e68a <vTaskSwitchContext+0x8a>
 800e680:	68bb      	ldr	r3, [r7, #8]
 800e682:	685b      	ldr	r3, [r3, #4]
 800e684:	685a      	ldr	r2, [r3, #4]
 800e686:	68bb      	ldr	r3, [r7, #8]
 800e688:	605a      	str	r2, [r3, #4]
 800e68a:	68bb      	ldr	r3, [r7, #8]
 800e68c:	685b      	ldr	r3, [r3, #4]
 800e68e:	68db      	ldr	r3, [r3, #12]
 800e690:	4a0b      	ldr	r2, [pc, #44]	; (800e6c0 <vTaskSwitchContext+0xc0>)
 800e692:	6013      	str	r3, [r2, #0]
 800e694:	4a08      	ldr	r2, [pc, #32]	; (800e6b8 <vTaskSwitchContext+0xb8>)
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e69a:	4b09      	ldr	r3, [pc, #36]	; (800e6c0 <vTaskSwitchContext+0xc0>)
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	3354      	adds	r3, #84	; 0x54
 800e6a0:	4a08      	ldr	r2, [pc, #32]	; (800e6c4 <vTaskSwitchContext+0xc4>)
 800e6a2:	6013      	str	r3, [r2, #0]
}
 800e6a4:	bf00      	nop
 800e6a6:	3714      	adds	r7, #20
 800e6a8:	46bd      	mov	sp, r7
 800e6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ae:	4770      	bx	lr
 800e6b0:	2000be88 	.word	0x2000be88
 800e6b4:	2000be74 	.word	0x2000be74
 800e6b8:	2000be68 	.word	0x2000be68
 800e6bc:	2000b990 	.word	0x2000b990
 800e6c0:	2000b98c 	.word	0x2000b98c
 800e6c4:	200009bc 	.word	0x200009bc

0800e6c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b084      	sub	sp, #16
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
 800e6d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d10a      	bne.n	800e6ee <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e6d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6dc:	f383 8811 	msr	BASEPRI, r3
 800e6e0:	f3bf 8f6f 	isb	sy
 800e6e4:	f3bf 8f4f 	dsb	sy
 800e6e8:	60fb      	str	r3, [r7, #12]
}
 800e6ea:	bf00      	nop
 800e6ec:	e7fe      	b.n	800e6ec <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e6ee:	4b07      	ldr	r3, [pc, #28]	; (800e70c <vTaskPlaceOnEventList+0x44>)
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	3318      	adds	r3, #24
 800e6f4:	4619      	mov	r1, r3
 800e6f6:	6878      	ldr	r0, [r7, #4]
 800e6f8:	f7fe fe61 	bl	800d3be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e6fc:	2101      	movs	r1, #1
 800e6fe:	6838      	ldr	r0, [r7, #0]
 800e700:	f000 faa6 	bl	800ec50 <prvAddCurrentTaskToDelayedList>
}
 800e704:	bf00      	nop
 800e706:	3710      	adds	r7, #16
 800e708:	46bd      	mov	sp, r7
 800e70a:	bd80      	pop	{r7, pc}
 800e70c:	2000b98c 	.word	0x2000b98c

0800e710 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e710:	b580      	push	{r7, lr}
 800e712:	b086      	sub	sp, #24
 800e714:	af00      	add	r7, sp, #0
 800e716:	60f8      	str	r0, [r7, #12]
 800e718:	60b9      	str	r1, [r7, #8]
 800e71a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d10a      	bne.n	800e738 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e722:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e726:	f383 8811 	msr	BASEPRI, r3
 800e72a:	f3bf 8f6f 	isb	sy
 800e72e:	f3bf 8f4f 	dsb	sy
 800e732:	617b      	str	r3, [r7, #20]
}
 800e734:	bf00      	nop
 800e736:	e7fe      	b.n	800e736 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e738:	4b0a      	ldr	r3, [pc, #40]	; (800e764 <vTaskPlaceOnEventListRestricted+0x54>)
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	3318      	adds	r3, #24
 800e73e:	4619      	mov	r1, r3
 800e740:	68f8      	ldr	r0, [r7, #12]
 800e742:	f7fe fe18 	bl	800d376 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d002      	beq.n	800e752 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e74c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e750:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e752:	6879      	ldr	r1, [r7, #4]
 800e754:	68b8      	ldr	r0, [r7, #8]
 800e756:	f000 fa7b 	bl	800ec50 <prvAddCurrentTaskToDelayedList>
	}
 800e75a:	bf00      	nop
 800e75c:	3718      	adds	r7, #24
 800e75e:	46bd      	mov	sp, r7
 800e760:	bd80      	pop	{r7, pc}
 800e762:	bf00      	nop
 800e764:	2000b98c 	.word	0x2000b98c

0800e768 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b086      	sub	sp, #24
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	68db      	ldr	r3, [r3, #12]
 800e774:	68db      	ldr	r3, [r3, #12]
 800e776:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e778:	693b      	ldr	r3, [r7, #16]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d10a      	bne.n	800e794 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e77e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e782:	f383 8811 	msr	BASEPRI, r3
 800e786:	f3bf 8f6f 	isb	sy
 800e78a:	f3bf 8f4f 	dsb	sy
 800e78e:	60fb      	str	r3, [r7, #12]
}
 800e790:	bf00      	nop
 800e792:	e7fe      	b.n	800e792 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e794:	693b      	ldr	r3, [r7, #16]
 800e796:	3318      	adds	r3, #24
 800e798:	4618      	mov	r0, r3
 800e79a:	f7fe fe49 	bl	800d430 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e79e:	4b1e      	ldr	r3, [pc, #120]	; (800e818 <xTaskRemoveFromEventList+0xb0>)
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d11d      	bne.n	800e7e2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e7a6:	693b      	ldr	r3, [r7, #16]
 800e7a8:	3304      	adds	r3, #4
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	f7fe fe40 	bl	800d430 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e7b0:	693b      	ldr	r3, [r7, #16]
 800e7b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7b4:	4b19      	ldr	r3, [pc, #100]	; (800e81c <xTaskRemoveFromEventList+0xb4>)
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	429a      	cmp	r2, r3
 800e7ba:	d903      	bls.n	800e7c4 <xTaskRemoveFromEventList+0x5c>
 800e7bc:	693b      	ldr	r3, [r7, #16]
 800e7be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7c0:	4a16      	ldr	r2, [pc, #88]	; (800e81c <xTaskRemoveFromEventList+0xb4>)
 800e7c2:	6013      	str	r3, [r2, #0]
 800e7c4:	693b      	ldr	r3, [r7, #16]
 800e7c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7c8:	4613      	mov	r3, r2
 800e7ca:	009b      	lsls	r3, r3, #2
 800e7cc:	4413      	add	r3, r2
 800e7ce:	009b      	lsls	r3, r3, #2
 800e7d0:	4a13      	ldr	r2, [pc, #76]	; (800e820 <xTaskRemoveFromEventList+0xb8>)
 800e7d2:	441a      	add	r2, r3
 800e7d4:	693b      	ldr	r3, [r7, #16]
 800e7d6:	3304      	adds	r3, #4
 800e7d8:	4619      	mov	r1, r3
 800e7da:	4610      	mov	r0, r2
 800e7dc:	f7fe fdcb 	bl	800d376 <vListInsertEnd>
 800e7e0:	e005      	b.n	800e7ee <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e7e2:	693b      	ldr	r3, [r7, #16]
 800e7e4:	3318      	adds	r3, #24
 800e7e6:	4619      	mov	r1, r3
 800e7e8:	480e      	ldr	r0, [pc, #56]	; (800e824 <xTaskRemoveFromEventList+0xbc>)
 800e7ea:	f7fe fdc4 	bl	800d376 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e7ee:	693b      	ldr	r3, [r7, #16]
 800e7f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7f2:	4b0d      	ldr	r3, [pc, #52]	; (800e828 <xTaskRemoveFromEventList+0xc0>)
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7f8:	429a      	cmp	r2, r3
 800e7fa:	d905      	bls.n	800e808 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e7fc:	2301      	movs	r3, #1
 800e7fe:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e800:	4b0a      	ldr	r3, [pc, #40]	; (800e82c <xTaskRemoveFromEventList+0xc4>)
 800e802:	2201      	movs	r2, #1
 800e804:	601a      	str	r2, [r3, #0]
 800e806:	e001      	b.n	800e80c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e808:	2300      	movs	r3, #0
 800e80a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e80c:	697b      	ldr	r3, [r7, #20]
}
 800e80e:	4618      	mov	r0, r3
 800e810:	3718      	adds	r7, #24
 800e812:	46bd      	mov	sp, r7
 800e814:	bd80      	pop	{r7, pc}
 800e816:	bf00      	nop
 800e818:	2000be88 	.word	0x2000be88
 800e81c:	2000be68 	.word	0x2000be68
 800e820:	2000b990 	.word	0x2000b990
 800e824:	2000be20 	.word	0x2000be20
 800e828:	2000b98c 	.word	0x2000b98c
 800e82c:	2000be74 	.word	0x2000be74

0800e830 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e830:	b580      	push	{r7, lr}
 800e832:	b084      	sub	sp, #16
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d10a      	bne.n	800e854 <vTaskSetTimeOutState+0x24>
	__asm volatile
 800e83e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e842:	f383 8811 	msr	BASEPRI, r3
 800e846:	f3bf 8f6f 	isb	sy
 800e84a:	f3bf 8f4f 	dsb	sy
 800e84e:	60fb      	str	r3, [r7, #12]
}
 800e850:	bf00      	nop
 800e852:	e7fe      	b.n	800e852 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800e854:	f000 fece 	bl	800f5f4 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e858:	4b06      	ldr	r3, [pc, #24]	; (800e874 <vTaskSetTimeOutState+0x44>)
 800e85a:	681a      	ldr	r2, [r3, #0]
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800e860:	4b05      	ldr	r3, [pc, #20]	; (800e878 <vTaskSetTimeOutState+0x48>)
 800e862:	681a      	ldr	r2, [r3, #0]
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800e868:	f000 fef4 	bl	800f654 <vPortExitCritical>
}
 800e86c:	bf00      	nop
 800e86e:	3710      	adds	r7, #16
 800e870:	46bd      	mov	sp, r7
 800e872:	bd80      	pop	{r7, pc}
 800e874:	2000be78 	.word	0x2000be78
 800e878:	2000be64 	.word	0x2000be64

0800e87c <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e87c:	b480      	push	{r7}
 800e87e:	b083      	sub	sp, #12
 800e880:	af00      	add	r7, sp, #0
 800e882:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e884:	4b06      	ldr	r3, [pc, #24]	; (800e8a0 <vTaskInternalSetTimeOutState+0x24>)
 800e886:	681a      	ldr	r2, [r3, #0]
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e88c:	4b05      	ldr	r3, [pc, #20]	; (800e8a4 <vTaskInternalSetTimeOutState+0x28>)
 800e88e:	681a      	ldr	r2, [r3, #0]
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	605a      	str	r2, [r3, #4]
}
 800e894:	bf00      	nop
 800e896:	370c      	adds	r7, #12
 800e898:	46bd      	mov	sp, r7
 800e89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e89e:	4770      	bx	lr
 800e8a0:	2000be78 	.word	0x2000be78
 800e8a4:	2000be64 	.word	0x2000be64

0800e8a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b088      	sub	sp, #32
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
 800e8b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d10a      	bne.n	800e8ce <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e8b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8bc:	f383 8811 	msr	BASEPRI, r3
 800e8c0:	f3bf 8f6f 	isb	sy
 800e8c4:	f3bf 8f4f 	dsb	sy
 800e8c8:	613b      	str	r3, [r7, #16]
}
 800e8ca:	bf00      	nop
 800e8cc:	e7fe      	b.n	800e8cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e8ce:	683b      	ldr	r3, [r7, #0]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d10a      	bne.n	800e8ea <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e8d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8d8:	f383 8811 	msr	BASEPRI, r3
 800e8dc:	f3bf 8f6f 	isb	sy
 800e8e0:	f3bf 8f4f 	dsb	sy
 800e8e4:	60fb      	str	r3, [r7, #12]
}
 800e8e6:	bf00      	nop
 800e8e8:	e7fe      	b.n	800e8e8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e8ea:	f000 fe83 	bl	800f5f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e8ee:	4b1d      	ldr	r3, [pc, #116]	; (800e964 <xTaskCheckForTimeOut+0xbc>)
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	685b      	ldr	r3, [r3, #4]
 800e8f8:	69ba      	ldr	r2, [r7, #24]
 800e8fa:	1ad3      	subs	r3, r2, r3
 800e8fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e8fe:	683b      	ldr	r3, [r7, #0]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e906:	d102      	bne.n	800e90e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e908:	2300      	movs	r3, #0
 800e90a:	61fb      	str	r3, [r7, #28]
 800e90c:	e023      	b.n	800e956 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681a      	ldr	r2, [r3, #0]
 800e912:	4b15      	ldr	r3, [pc, #84]	; (800e968 <xTaskCheckForTimeOut+0xc0>)
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	429a      	cmp	r2, r3
 800e918:	d007      	beq.n	800e92a <xTaskCheckForTimeOut+0x82>
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	685b      	ldr	r3, [r3, #4]
 800e91e:	69ba      	ldr	r2, [r7, #24]
 800e920:	429a      	cmp	r2, r3
 800e922:	d302      	bcc.n	800e92a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e924:	2301      	movs	r3, #1
 800e926:	61fb      	str	r3, [r7, #28]
 800e928:	e015      	b.n	800e956 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	697a      	ldr	r2, [r7, #20]
 800e930:	429a      	cmp	r2, r3
 800e932:	d20b      	bcs.n	800e94c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e934:	683b      	ldr	r3, [r7, #0]
 800e936:	681a      	ldr	r2, [r3, #0]
 800e938:	697b      	ldr	r3, [r7, #20]
 800e93a:	1ad2      	subs	r2, r2, r3
 800e93c:	683b      	ldr	r3, [r7, #0]
 800e93e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e940:	6878      	ldr	r0, [r7, #4]
 800e942:	f7ff ff9b 	bl	800e87c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e946:	2300      	movs	r3, #0
 800e948:	61fb      	str	r3, [r7, #28]
 800e94a:	e004      	b.n	800e956 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e94c:	683b      	ldr	r3, [r7, #0]
 800e94e:	2200      	movs	r2, #0
 800e950:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e952:	2301      	movs	r3, #1
 800e954:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e956:	f000 fe7d 	bl	800f654 <vPortExitCritical>

	return xReturn;
 800e95a:	69fb      	ldr	r3, [r7, #28]
}
 800e95c:	4618      	mov	r0, r3
 800e95e:	3720      	adds	r7, #32
 800e960:	46bd      	mov	sp, r7
 800e962:	bd80      	pop	{r7, pc}
 800e964:	2000be64 	.word	0x2000be64
 800e968:	2000be78 	.word	0x2000be78

0800e96c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e96c:	b480      	push	{r7}
 800e96e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e970:	4b03      	ldr	r3, [pc, #12]	; (800e980 <vTaskMissedYield+0x14>)
 800e972:	2201      	movs	r2, #1
 800e974:	601a      	str	r2, [r3, #0]
}
 800e976:	bf00      	nop
 800e978:	46bd      	mov	sp, r7
 800e97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97e:	4770      	bx	lr
 800e980:	2000be74 	.word	0x2000be74

0800e984 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e984:	b580      	push	{r7, lr}
 800e986:	b082      	sub	sp, #8
 800e988:	af00      	add	r7, sp, #0
 800e98a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e98c:	f000 f852 	bl	800ea34 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e990:	4b06      	ldr	r3, [pc, #24]	; (800e9ac <prvIdleTask+0x28>)
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	2b01      	cmp	r3, #1
 800e996:	d9f9      	bls.n	800e98c <prvIdleTask+0x8>
			{
				taskYIELD();
 800e998:	4b05      	ldr	r3, [pc, #20]	; (800e9b0 <prvIdleTask+0x2c>)
 800e99a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e99e:	601a      	str	r2, [r3, #0]
 800e9a0:	f3bf 8f4f 	dsb	sy
 800e9a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e9a8:	e7f0      	b.n	800e98c <prvIdleTask+0x8>
 800e9aa:	bf00      	nop
 800e9ac:	2000b990 	.word	0x2000b990
 800e9b0:	e000ed04 	.word	0xe000ed04

0800e9b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e9b4:	b580      	push	{r7, lr}
 800e9b6:	b082      	sub	sp, #8
 800e9b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e9ba:	2300      	movs	r3, #0
 800e9bc:	607b      	str	r3, [r7, #4]
 800e9be:	e00c      	b.n	800e9da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e9c0:	687a      	ldr	r2, [r7, #4]
 800e9c2:	4613      	mov	r3, r2
 800e9c4:	009b      	lsls	r3, r3, #2
 800e9c6:	4413      	add	r3, r2
 800e9c8:	009b      	lsls	r3, r3, #2
 800e9ca:	4a12      	ldr	r2, [pc, #72]	; (800ea14 <prvInitialiseTaskLists+0x60>)
 800e9cc:	4413      	add	r3, r2
 800e9ce:	4618      	mov	r0, r3
 800e9d0:	f7fe fca4 	bl	800d31c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	3301      	adds	r3, #1
 800e9d8:	607b      	str	r3, [r7, #4]
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	2b37      	cmp	r3, #55	; 0x37
 800e9de:	d9ef      	bls.n	800e9c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e9e0:	480d      	ldr	r0, [pc, #52]	; (800ea18 <prvInitialiseTaskLists+0x64>)
 800e9e2:	f7fe fc9b 	bl	800d31c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e9e6:	480d      	ldr	r0, [pc, #52]	; (800ea1c <prvInitialiseTaskLists+0x68>)
 800e9e8:	f7fe fc98 	bl	800d31c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e9ec:	480c      	ldr	r0, [pc, #48]	; (800ea20 <prvInitialiseTaskLists+0x6c>)
 800e9ee:	f7fe fc95 	bl	800d31c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e9f2:	480c      	ldr	r0, [pc, #48]	; (800ea24 <prvInitialiseTaskLists+0x70>)
 800e9f4:	f7fe fc92 	bl	800d31c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e9f8:	480b      	ldr	r0, [pc, #44]	; (800ea28 <prvInitialiseTaskLists+0x74>)
 800e9fa:	f7fe fc8f 	bl	800d31c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e9fe:	4b0b      	ldr	r3, [pc, #44]	; (800ea2c <prvInitialiseTaskLists+0x78>)
 800ea00:	4a05      	ldr	r2, [pc, #20]	; (800ea18 <prvInitialiseTaskLists+0x64>)
 800ea02:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ea04:	4b0a      	ldr	r3, [pc, #40]	; (800ea30 <prvInitialiseTaskLists+0x7c>)
 800ea06:	4a05      	ldr	r2, [pc, #20]	; (800ea1c <prvInitialiseTaskLists+0x68>)
 800ea08:	601a      	str	r2, [r3, #0]
}
 800ea0a:	bf00      	nop
 800ea0c:	3708      	adds	r7, #8
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	bd80      	pop	{r7, pc}
 800ea12:	bf00      	nop
 800ea14:	2000b990 	.word	0x2000b990
 800ea18:	2000bdf0 	.word	0x2000bdf0
 800ea1c:	2000be04 	.word	0x2000be04
 800ea20:	2000be20 	.word	0x2000be20
 800ea24:	2000be34 	.word	0x2000be34
 800ea28:	2000be4c 	.word	0x2000be4c
 800ea2c:	2000be18 	.word	0x2000be18
 800ea30:	2000be1c 	.word	0x2000be1c

0800ea34 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ea34:	b580      	push	{r7, lr}
 800ea36:	b082      	sub	sp, #8
 800ea38:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ea3a:	e019      	b.n	800ea70 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ea3c:	f000 fdda 	bl	800f5f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea40:	4b10      	ldr	r3, [pc, #64]	; (800ea84 <prvCheckTasksWaitingTermination+0x50>)
 800ea42:	68db      	ldr	r3, [r3, #12]
 800ea44:	68db      	ldr	r3, [r3, #12]
 800ea46:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	3304      	adds	r3, #4
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	f7fe fcef 	bl	800d430 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ea52:	4b0d      	ldr	r3, [pc, #52]	; (800ea88 <prvCheckTasksWaitingTermination+0x54>)
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	3b01      	subs	r3, #1
 800ea58:	4a0b      	ldr	r2, [pc, #44]	; (800ea88 <prvCheckTasksWaitingTermination+0x54>)
 800ea5a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ea5c:	4b0b      	ldr	r3, [pc, #44]	; (800ea8c <prvCheckTasksWaitingTermination+0x58>)
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	3b01      	subs	r3, #1
 800ea62:	4a0a      	ldr	r2, [pc, #40]	; (800ea8c <prvCheckTasksWaitingTermination+0x58>)
 800ea64:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ea66:	f000 fdf5 	bl	800f654 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ea6a:	6878      	ldr	r0, [r7, #4]
 800ea6c:	f000 f810 	bl	800ea90 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ea70:	4b06      	ldr	r3, [pc, #24]	; (800ea8c <prvCheckTasksWaitingTermination+0x58>)
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d1e1      	bne.n	800ea3c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ea78:	bf00      	nop
 800ea7a:	bf00      	nop
 800ea7c:	3708      	adds	r7, #8
 800ea7e:	46bd      	mov	sp, r7
 800ea80:	bd80      	pop	{r7, pc}
 800ea82:	bf00      	nop
 800ea84:	2000be34 	.word	0x2000be34
 800ea88:	2000be60 	.word	0x2000be60
 800ea8c:	2000be48 	.word	0x2000be48

0800ea90 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ea90:	b580      	push	{r7, lr}
 800ea92:	b084      	sub	sp, #16
 800ea94:	af00      	add	r7, sp, #0
 800ea96:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	3354      	adds	r3, #84	; 0x54
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	f00c fcb9 	bl	801b414 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d108      	bne.n	800eabe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eab0:	4618      	mov	r0, r3
 800eab2:	f000 ff8d 	bl	800f9d0 <vPortFree>
				vPortFree( pxTCB );
 800eab6:	6878      	ldr	r0, [r7, #4]
 800eab8:	f000 ff8a 	bl	800f9d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800eabc:	e018      	b.n	800eaf0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800eac4:	2b01      	cmp	r3, #1
 800eac6:	d103      	bne.n	800ead0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800eac8:	6878      	ldr	r0, [r7, #4]
 800eaca:	f000 ff81 	bl	800f9d0 <vPortFree>
	}
 800eace:	e00f      	b.n	800eaf0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800ead6:	2b02      	cmp	r3, #2
 800ead8:	d00a      	beq.n	800eaf0 <prvDeleteTCB+0x60>
	__asm volatile
 800eada:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eade:	f383 8811 	msr	BASEPRI, r3
 800eae2:	f3bf 8f6f 	isb	sy
 800eae6:	f3bf 8f4f 	dsb	sy
 800eaea:	60fb      	str	r3, [r7, #12]
}
 800eaec:	bf00      	nop
 800eaee:	e7fe      	b.n	800eaee <prvDeleteTCB+0x5e>
	}
 800eaf0:	bf00      	nop
 800eaf2:	3710      	adds	r7, #16
 800eaf4:	46bd      	mov	sp, r7
 800eaf6:	bd80      	pop	{r7, pc}

0800eaf8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800eaf8:	b480      	push	{r7}
 800eafa:	b083      	sub	sp, #12
 800eafc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eafe:	4b0c      	ldr	r3, [pc, #48]	; (800eb30 <prvResetNextTaskUnblockTime+0x38>)
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d104      	bne.n	800eb12 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800eb08:	4b0a      	ldr	r3, [pc, #40]	; (800eb34 <prvResetNextTaskUnblockTime+0x3c>)
 800eb0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800eb0e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800eb10:	e008      	b.n	800eb24 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb12:	4b07      	ldr	r3, [pc, #28]	; (800eb30 <prvResetNextTaskUnblockTime+0x38>)
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	68db      	ldr	r3, [r3, #12]
 800eb18:	68db      	ldr	r3, [r3, #12]
 800eb1a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	685b      	ldr	r3, [r3, #4]
 800eb20:	4a04      	ldr	r2, [pc, #16]	; (800eb34 <prvResetNextTaskUnblockTime+0x3c>)
 800eb22:	6013      	str	r3, [r2, #0]
}
 800eb24:	bf00      	nop
 800eb26:	370c      	adds	r7, #12
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2e:	4770      	bx	lr
 800eb30:	2000be18 	.word	0x2000be18
 800eb34:	2000be80 	.word	0x2000be80

0800eb38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800eb38:	b480      	push	{r7}
 800eb3a:	b083      	sub	sp, #12
 800eb3c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800eb3e:	4b0b      	ldr	r3, [pc, #44]	; (800eb6c <xTaskGetSchedulerState+0x34>)
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d102      	bne.n	800eb4c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800eb46:	2301      	movs	r3, #1
 800eb48:	607b      	str	r3, [r7, #4]
 800eb4a:	e008      	b.n	800eb5e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eb4c:	4b08      	ldr	r3, [pc, #32]	; (800eb70 <xTaskGetSchedulerState+0x38>)
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d102      	bne.n	800eb5a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800eb54:	2302      	movs	r3, #2
 800eb56:	607b      	str	r3, [r7, #4]
 800eb58:	e001      	b.n	800eb5e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800eb5e:	687b      	ldr	r3, [r7, #4]
	}
 800eb60:	4618      	mov	r0, r3
 800eb62:	370c      	adds	r7, #12
 800eb64:	46bd      	mov	sp, r7
 800eb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb6a:	4770      	bx	lr
 800eb6c:	2000be6c 	.word	0x2000be6c
 800eb70:	2000be88 	.word	0x2000be88

0800eb74 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800eb74:	b580      	push	{r7, lr}
 800eb76:	b086      	sub	sp, #24
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800eb80:	2300      	movs	r3, #0
 800eb82:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d056      	beq.n	800ec38 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800eb8a:	4b2e      	ldr	r3, [pc, #184]	; (800ec44 <xTaskPriorityDisinherit+0xd0>)
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	693a      	ldr	r2, [r7, #16]
 800eb90:	429a      	cmp	r2, r3
 800eb92:	d00a      	beq.n	800ebaa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800eb94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb98:	f383 8811 	msr	BASEPRI, r3
 800eb9c:	f3bf 8f6f 	isb	sy
 800eba0:	f3bf 8f4f 	dsb	sy
 800eba4:	60fb      	str	r3, [r7, #12]
}
 800eba6:	bf00      	nop
 800eba8:	e7fe      	b.n	800eba8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ebaa:	693b      	ldr	r3, [r7, #16]
 800ebac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d10a      	bne.n	800ebc8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ebb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebb6:	f383 8811 	msr	BASEPRI, r3
 800ebba:	f3bf 8f6f 	isb	sy
 800ebbe:	f3bf 8f4f 	dsb	sy
 800ebc2:	60bb      	str	r3, [r7, #8]
}
 800ebc4:	bf00      	nop
 800ebc6:	e7fe      	b.n	800ebc6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ebc8:	693b      	ldr	r3, [r7, #16]
 800ebca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ebcc:	1e5a      	subs	r2, r3, #1
 800ebce:	693b      	ldr	r3, [r7, #16]
 800ebd0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ebd2:	693b      	ldr	r3, [r7, #16]
 800ebd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ebd6:	693b      	ldr	r3, [r7, #16]
 800ebd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ebda:	429a      	cmp	r2, r3
 800ebdc:	d02c      	beq.n	800ec38 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ebde:	693b      	ldr	r3, [r7, #16]
 800ebe0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d128      	bne.n	800ec38 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ebe6:	693b      	ldr	r3, [r7, #16]
 800ebe8:	3304      	adds	r3, #4
 800ebea:	4618      	mov	r0, r3
 800ebec:	f7fe fc20 	bl	800d430 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ebf0:	693b      	ldr	r3, [r7, #16]
 800ebf2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ebf4:	693b      	ldr	r3, [r7, #16]
 800ebf6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ebf8:	693b      	ldr	r3, [r7, #16]
 800ebfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebfc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ec00:	693b      	ldr	r3, [r7, #16]
 800ec02:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ec04:	693b      	ldr	r3, [r7, #16]
 800ec06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec08:	4b0f      	ldr	r3, [pc, #60]	; (800ec48 <xTaskPriorityDisinherit+0xd4>)
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	429a      	cmp	r2, r3
 800ec0e:	d903      	bls.n	800ec18 <xTaskPriorityDisinherit+0xa4>
 800ec10:	693b      	ldr	r3, [r7, #16]
 800ec12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec14:	4a0c      	ldr	r2, [pc, #48]	; (800ec48 <xTaskPriorityDisinherit+0xd4>)
 800ec16:	6013      	str	r3, [r2, #0]
 800ec18:	693b      	ldr	r3, [r7, #16]
 800ec1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ec1c:	4613      	mov	r3, r2
 800ec1e:	009b      	lsls	r3, r3, #2
 800ec20:	4413      	add	r3, r2
 800ec22:	009b      	lsls	r3, r3, #2
 800ec24:	4a09      	ldr	r2, [pc, #36]	; (800ec4c <xTaskPriorityDisinherit+0xd8>)
 800ec26:	441a      	add	r2, r3
 800ec28:	693b      	ldr	r3, [r7, #16]
 800ec2a:	3304      	adds	r3, #4
 800ec2c:	4619      	mov	r1, r3
 800ec2e:	4610      	mov	r0, r2
 800ec30:	f7fe fba1 	bl	800d376 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ec34:	2301      	movs	r3, #1
 800ec36:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ec38:	697b      	ldr	r3, [r7, #20]
	}
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	3718      	adds	r7, #24
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd80      	pop	{r7, pc}
 800ec42:	bf00      	nop
 800ec44:	2000b98c 	.word	0x2000b98c
 800ec48:	2000be68 	.word	0x2000be68
 800ec4c:	2000b990 	.word	0x2000b990

0800ec50 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	b084      	sub	sp, #16
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
 800ec58:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ec5a:	4b21      	ldr	r3, [pc, #132]	; (800ece0 <prvAddCurrentTaskToDelayedList+0x90>)
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ec60:	4b20      	ldr	r3, [pc, #128]	; (800ece4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	3304      	adds	r3, #4
 800ec66:	4618      	mov	r0, r3
 800ec68:	f7fe fbe2 	bl	800d430 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec72:	d10a      	bne.n	800ec8a <prvAddCurrentTaskToDelayedList+0x3a>
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d007      	beq.n	800ec8a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ec7a:	4b1a      	ldr	r3, [pc, #104]	; (800ece4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	3304      	adds	r3, #4
 800ec80:	4619      	mov	r1, r3
 800ec82:	4819      	ldr	r0, [pc, #100]	; (800ece8 <prvAddCurrentTaskToDelayedList+0x98>)
 800ec84:	f7fe fb77 	bl	800d376 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ec88:	e026      	b.n	800ecd8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ec8a:	68fa      	ldr	r2, [r7, #12]
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	4413      	add	r3, r2
 800ec90:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ec92:	4b14      	ldr	r3, [pc, #80]	; (800ece4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	68ba      	ldr	r2, [r7, #8]
 800ec98:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ec9a:	68ba      	ldr	r2, [r7, #8]
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	429a      	cmp	r2, r3
 800eca0:	d209      	bcs.n	800ecb6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eca2:	4b12      	ldr	r3, [pc, #72]	; (800ecec <prvAddCurrentTaskToDelayedList+0x9c>)
 800eca4:	681a      	ldr	r2, [r3, #0]
 800eca6:	4b0f      	ldr	r3, [pc, #60]	; (800ece4 <prvAddCurrentTaskToDelayedList+0x94>)
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	3304      	adds	r3, #4
 800ecac:	4619      	mov	r1, r3
 800ecae:	4610      	mov	r0, r2
 800ecb0:	f7fe fb85 	bl	800d3be <vListInsert>
}
 800ecb4:	e010      	b.n	800ecd8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ecb6:	4b0e      	ldr	r3, [pc, #56]	; (800ecf0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ecb8:	681a      	ldr	r2, [r3, #0]
 800ecba:	4b0a      	ldr	r3, [pc, #40]	; (800ece4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	3304      	adds	r3, #4
 800ecc0:	4619      	mov	r1, r3
 800ecc2:	4610      	mov	r0, r2
 800ecc4:	f7fe fb7b 	bl	800d3be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ecc8:	4b0a      	ldr	r3, [pc, #40]	; (800ecf4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	68ba      	ldr	r2, [r7, #8]
 800ecce:	429a      	cmp	r2, r3
 800ecd0:	d202      	bcs.n	800ecd8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ecd2:	4a08      	ldr	r2, [pc, #32]	; (800ecf4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ecd4:	68bb      	ldr	r3, [r7, #8]
 800ecd6:	6013      	str	r3, [r2, #0]
}
 800ecd8:	bf00      	nop
 800ecda:	3710      	adds	r7, #16
 800ecdc:	46bd      	mov	sp, r7
 800ecde:	bd80      	pop	{r7, pc}
 800ece0:	2000be64 	.word	0x2000be64
 800ece4:	2000b98c 	.word	0x2000b98c
 800ece8:	2000be4c 	.word	0x2000be4c
 800ecec:	2000be1c 	.word	0x2000be1c
 800ecf0:	2000be18 	.word	0x2000be18
 800ecf4:	2000be80 	.word	0x2000be80

0800ecf8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ecf8:	b580      	push	{r7, lr}
 800ecfa:	b08a      	sub	sp, #40	; 0x28
 800ecfc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ecfe:	2300      	movs	r3, #0
 800ed00:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ed02:	f000 fb07 	bl	800f314 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ed06:	4b1c      	ldr	r3, [pc, #112]	; (800ed78 <xTimerCreateTimerTask+0x80>)
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d021      	beq.n	800ed52 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ed0e:	2300      	movs	r3, #0
 800ed10:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ed12:	2300      	movs	r3, #0
 800ed14:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ed16:	1d3a      	adds	r2, r7, #4
 800ed18:	f107 0108 	add.w	r1, r7, #8
 800ed1c:	f107 030c 	add.w	r3, r7, #12
 800ed20:	4618      	mov	r0, r3
 800ed22:	f7fe fae1 	bl	800d2e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ed26:	6879      	ldr	r1, [r7, #4]
 800ed28:	68bb      	ldr	r3, [r7, #8]
 800ed2a:	68fa      	ldr	r2, [r7, #12]
 800ed2c:	9202      	str	r2, [sp, #8]
 800ed2e:	9301      	str	r3, [sp, #4]
 800ed30:	2302      	movs	r3, #2
 800ed32:	9300      	str	r3, [sp, #0]
 800ed34:	2300      	movs	r3, #0
 800ed36:	460a      	mov	r2, r1
 800ed38:	4910      	ldr	r1, [pc, #64]	; (800ed7c <xTimerCreateTimerTask+0x84>)
 800ed3a:	4811      	ldr	r0, [pc, #68]	; (800ed80 <xTimerCreateTimerTask+0x88>)
 800ed3c:	f7ff f88e 	bl	800de5c <xTaskCreateStatic>
 800ed40:	4603      	mov	r3, r0
 800ed42:	4a10      	ldr	r2, [pc, #64]	; (800ed84 <xTimerCreateTimerTask+0x8c>)
 800ed44:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ed46:	4b0f      	ldr	r3, [pc, #60]	; (800ed84 <xTimerCreateTimerTask+0x8c>)
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d001      	beq.n	800ed52 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ed4e:	2301      	movs	r3, #1
 800ed50:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ed52:	697b      	ldr	r3, [r7, #20]
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	d10a      	bne.n	800ed6e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ed58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed5c:	f383 8811 	msr	BASEPRI, r3
 800ed60:	f3bf 8f6f 	isb	sy
 800ed64:	f3bf 8f4f 	dsb	sy
 800ed68:	613b      	str	r3, [r7, #16]
}
 800ed6a:	bf00      	nop
 800ed6c:	e7fe      	b.n	800ed6c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ed6e:	697b      	ldr	r3, [r7, #20]
}
 800ed70:	4618      	mov	r0, r3
 800ed72:	3718      	adds	r7, #24
 800ed74:	46bd      	mov	sp, r7
 800ed76:	bd80      	pop	{r7, pc}
 800ed78:	2000bebc 	.word	0x2000bebc
 800ed7c:	0801c784 	.word	0x0801c784
 800ed80:	0800eebd 	.word	0x0800eebd
 800ed84:	2000bec0 	.word	0x2000bec0

0800ed88 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ed88:	b580      	push	{r7, lr}
 800ed8a:	b08a      	sub	sp, #40	; 0x28
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	60f8      	str	r0, [r7, #12]
 800ed90:	60b9      	str	r1, [r7, #8]
 800ed92:	607a      	str	r2, [r7, #4]
 800ed94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ed96:	2300      	movs	r3, #0
 800ed98:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d10a      	bne.n	800edb6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800eda0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eda4:	f383 8811 	msr	BASEPRI, r3
 800eda8:	f3bf 8f6f 	isb	sy
 800edac:	f3bf 8f4f 	dsb	sy
 800edb0:	623b      	str	r3, [r7, #32]
}
 800edb2:	bf00      	nop
 800edb4:	e7fe      	b.n	800edb4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800edb6:	4b1a      	ldr	r3, [pc, #104]	; (800ee20 <xTimerGenericCommand+0x98>)
 800edb8:	681b      	ldr	r3, [r3, #0]
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d02a      	beq.n	800ee14 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800edbe:	68bb      	ldr	r3, [r7, #8]
 800edc0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800edca:	68bb      	ldr	r3, [r7, #8]
 800edcc:	2b05      	cmp	r3, #5
 800edce:	dc18      	bgt.n	800ee02 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800edd0:	f7ff feb2 	bl	800eb38 <xTaskGetSchedulerState>
 800edd4:	4603      	mov	r3, r0
 800edd6:	2b02      	cmp	r3, #2
 800edd8:	d109      	bne.n	800edee <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800edda:	4b11      	ldr	r3, [pc, #68]	; (800ee20 <xTimerGenericCommand+0x98>)
 800eddc:	6818      	ldr	r0, [r3, #0]
 800edde:	f107 0110 	add.w	r1, r7, #16
 800ede2:	2300      	movs	r3, #0
 800ede4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ede6:	f7fe fc51 	bl	800d68c <xQueueGenericSend>
 800edea:	6278      	str	r0, [r7, #36]	; 0x24
 800edec:	e012      	b.n	800ee14 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800edee:	4b0c      	ldr	r3, [pc, #48]	; (800ee20 <xTimerGenericCommand+0x98>)
 800edf0:	6818      	ldr	r0, [r3, #0]
 800edf2:	f107 0110 	add.w	r1, r7, #16
 800edf6:	2300      	movs	r3, #0
 800edf8:	2200      	movs	r2, #0
 800edfa:	f7fe fc47 	bl	800d68c <xQueueGenericSend>
 800edfe:	6278      	str	r0, [r7, #36]	; 0x24
 800ee00:	e008      	b.n	800ee14 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800ee02:	4b07      	ldr	r3, [pc, #28]	; (800ee20 <xTimerGenericCommand+0x98>)
 800ee04:	6818      	ldr	r0, [r3, #0]
 800ee06:	f107 0110 	add.w	r1, r7, #16
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	683a      	ldr	r2, [r7, #0]
 800ee0e:	f7fe fd3b 	bl	800d888 <xQueueGenericSendFromISR>
 800ee12:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ee14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ee16:	4618      	mov	r0, r3
 800ee18:	3728      	adds	r7, #40	; 0x28
 800ee1a:	46bd      	mov	sp, r7
 800ee1c:	bd80      	pop	{r7, pc}
 800ee1e:	bf00      	nop
 800ee20:	2000bebc 	.word	0x2000bebc

0800ee24 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800ee24:	b580      	push	{r7, lr}
 800ee26:	b088      	sub	sp, #32
 800ee28:	af02      	add	r7, sp, #8
 800ee2a:	6078      	str	r0, [r7, #4]
 800ee2c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ee2e:	4b22      	ldr	r3, [pc, #136]	; (800eeb8 <prvProcessExpiredTimer+0x94>)
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	68db      	ldr	r3, [r3, #12]
 800ee34:	68db      	ldr	r3, [r3, #12]
 800ee36:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ee38:	697b      	ldr	r3, [r7, #20]
 800ee3a:	3304      	adds	r3, #4
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	f7fe faf7 	bl	800d430 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ee42:	697b      	ldr	r3, [r7, #20]
 800ee44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ee48:	f003 0304 	and.w	r3, r3, #4
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d022      	beq.n	800ee96 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ee50:	697b      	ldr	r3, [r7, #20]
 800ee52:	699a      	ldr	r2, [r3, #24]
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	18d1      	adds	r1, r2, r3
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	683a      	ldr	r2, [r7, #0]
 800ee5c:	6978      	ldr	r0, [r7, #20]
 800ee5e:	f000 f8d1 	bl	800f004 <prvInsertTimerInActiveList>
 800ee62:	4603      	mov	r3, r0
 800ee64:	2b00      	cmp	r3, #0
 800ee66:	d01f      	beq.n	800eea8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ee68:	2300      	movs	r3, #0
 800ee6a:	9300      	str	r3, [sp, #0]
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	687a      	ldr	r2, [r7, #4]
 800ee70:	2100      	movs	r1, #0
 800ee72:	6978      	ldr	r0, [r7, #20]
 800ee74:	f7ff ff88 	bl	800ed88 <xTimerGenericCommand>
 800ee78:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ee7a:	693b      	ldr	r3, [r7, #16]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d113      	bne.n	800eea8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ee80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee84:	f383 8811 	msr	BASEPRI, r3
 800ee88:	f3bf 8f6f 	isb	sy
 800ee8c:	f3bf 8f4f 	dsb	sy
 800ee90:	60fb      	str	r3, [r7, #12]
}
 800ee92:	bf00      	nop
 800ee94:	e7fe      	b.n	800ee94 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ee96:	697b      	ldr	r3, [r7, #20]
 800ee98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ee9c:	f023 0301 	bic.w	r3, r3, #1
 800eea0:	b2da      	uxtb	r2, r3
 800eea2:	697b      	ldr	r3, [r7, #20]
 800eea4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eea8:	697b      	ldr	r3, [r7, #20]
 800eeaa:	6a1b      	ldr	r3, [r3, #32]
 800eeac:	6978      	ldr	r0, [r7, #20]
 800eeae:	4798      	blx	r3
}
 800eeb0:	bf00      	nop
 800eeb2:	3718      	adds	r7, #24
 800eeb4:	46bd      	mov	sp, r7
 800eeb6:	bd80      	pop	{r7, pc}
 800eeb8:	2000beb4 	.word	0x2000beb4

0800eebc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800eebc:	b580      	push	{r7, lr}
 800eebe:	b084      	sub	sp, #16
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800eec4:	f107 0308 	add.w	r3, r7, #8
 800eec8:	4618      	mov	r0, r3
 800eeca:	f000 f857 	bl	800ef7c <prvGetNextExpireTime>
 800eece:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800eed0:	68bb      	ldr	r3, [r7, #8]
 800eed2:	4619      	mov	r1, r3
 800eed4:	68f8      	ldr	r0, [r7, #12]
 800eed6:	f000 f803 	bl	800eee0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800eeda:	f000 f8d5 	bl	800f088 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800eede:	e7f1      	b.n	800eec4 <prvTimerTask+0x8>

0800eee0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b084      	sub	sp, #16
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
 800eee8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800eeea:	f7ff fa13 	bl	800e314 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800eeee:	f107 0308 	add.w	r3, r7, #8
 800eef2:	4618      	mov	r0, r3
 800eef4:	f000 f866 	bl	800efc4 <prvSampleTimeNow>
 800eef8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800eefa:	68bb      	ldr	r3, [r7, #8]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d130      	bne.n	800ef62 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ef00:	683b      	ldr	r3, [r7, #0]
 800ef02:	2b00      	cmp	r3, #0
 800ef04:	d10a      	bne.n	800ef1c <prvProcessTimerOrBlockTask+0x3c>
 800ef06:	687a      	ldr	r2, [r7, #4]
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	429a      	cmp	r2, r3
 800ef0c:	d806      	bhi.n	800ef1c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ef0e:	f7ff fa0f 	bl	800e330 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ef12:	68f9      	ldr	r1, [r7, #12]
 800ef14:	6878      	ldr	r0, [r7, #4]
 800ef16:	f7ff ff85 	bl	800ee24 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ef1a:	e024      	b.n	800ef66 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d008      	beq.n	800ef34 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800ef22:	4b13      	ldr	r3, [pc, #76]	; (800ef70 <prvProcessTimerOrBlockTask+0x90>)
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d101      	bne.n	800ef30 <prvProcessTimerOrBlockTask+0x50>
 800ef2c:	2301      	movs	r3, #1
 800ef2e:	e000      	b.n	800ef32 <prvProcessTimerOrBlockTask+0x52>
 800ef30:	2300      	movs	r3, #0
 800ef32:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ef34:	4b0f      	ldr	r3, [pc, #60]	; (800ef74 <prvProcessTimerOrBlockTask+0x94>)
 800ef36:	6818      	ldr	r0, [r3, #0]
 800ef38:	687a      	ldr	r2, [r7, #4]
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	1ad3      	subs	r3, r2, r3
 800ef3e:	683a      	ldr	r2, [r7, #0]
 800ef40:	4619      	mov	r1, r3
 800ef42:	f7fe ff57 	bl	800ddf4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ef46:	f7ff f9f3 	bl	800e330 <xTaskResumeAll>
 800ef4a:	4603      	mov	r3, r0
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d10a      	bne.n	800ef66 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ef50:	4b09      	ldr	r3, [pc, #36]	; (800ef78 <prvProcessTimerOrBlockTask+0x98>)
 800ef52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef56:	601a      	str	r2, [r3, #0]
 800ef58:	f3bf 8f4f 	dsb	sy
 800ef5c:	f3bf 8f6f 	isb	sy
}
 800ef60:	e001      	b.n	800ef66 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ef62:	f7ff f9e5 	bl	800e330 <xTaskResumeAll>
}
 800ef66:	bf00      	nop
 800ef68:	3710      	adds	r7, #16
 800ef6a:	46bd      	mov	sp, r7
 800ef6c:	bd80      	pop	{r7, pc}
 800ef6e:	bf00      	nop
 800ef70:	2000beb8 	.word	0x2000beb8
 800ef74:	2000bebc 	.word	0x2000bebc
 800ef78:	e000ed04 	.word	0xe000ed04

0800ef7c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ef7c:	b480      	push	{r7}
 800ef7e:	b085      	sub	sp, #20
 800ef80:	af00      	add	r7, sp, #0
 800ef82:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ef84:	4b0e      	ldr	r3, [pc, #56]	; (800efc0 <prvGetNextExpireTime+0x44>)
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d101      	bne.n	800ef92 <prvGetNextExpireTime+0x16>
 800ef8e:	2201      	movs	r2, #1
 800ef90:	e000      	b.n	800ef94 <prvGetNextExpireTime+0x18>
 800ef92:	2200      	movs	r2, #0
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d105      	bne.n	800efac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800efa0:	4b07      	ldr	r3, [pc, #28]	; (800efc0 <prvGetNextExpireTime+0x44>)
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	68db      	ldr	r3, [r3, #12]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	60fb      	str	r3, [r7, #12]
 800efaa:	e001      	b.n	800efb0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800efac:	2300      	movs	r3, #0
 800efae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800efb0:	68fb      	ldr	r3, [r7, #12]
}
 800efb2:	4618      	mov	r0, r3
 800efb4:	3714      	adds	r7, #20
 800efb6:	46bd      	mov	sp, r7
 800efb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efbc:	4770      	bx	lr
 800efbe:	bf00      	nop
 800efc0:	2000beb4 	.word	0x2000beb4

0800efc4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b084      	sub	sp, #16
 800efc8:	af00      	add	r7, sp, #0
 800efca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800efcc:	f7ff fa4e 	bl	800e46c <xTaskGetTickCount>
 800efd0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800efd2:	4b0b      	ldr	r3, [pc, #44]	; (800f000 <prvSampleTimeNow+0x3c>)
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	68fa      	ldr	r2, [r7, #12]
 800efd8:	429a      	cmp	r2, r3
 800efda:	d205      	bcs.n	800efe8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800efdc:	f000 f936 	bl	800f24c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	2201      	movs	r2, #1
 800efe4:	601a      	str	r2, [r3, #0]
 800efe6:	e002      	b.n	800efee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	2200      	movs	r2, #0
 800efec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800efee:	4a04      	ldr	r2, [pc, #16]	; (800f000 <prvSampleTimeNow+0x3c>)
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800eff4:	68fb      	ldr	r3, [r7, #12]
}
 800eff6:	4618      	mov	r0, r3
 800eff8:	3710      	adds	r7, #16
 800effa:	46bd      	mov	sp, r7
 800effc:	bd80      	pop	{r7, pc}
 800effe:	bf00      	nop
 800f000:	2000bec4 	.word	0x2000bec4

0800f004 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b086      	sub	sp, #24
 800f008:	af00      	add	r7, sp, #0
 800f00a:	60f8      	str	r0, [r7, #12]
 800f00c:	60b9      	str	r1, [r7, #8]
 800f00e:	607a      	str	r2, [r7, #4]
 800f010:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f012:	2300      	movs	r3, #0
 800f014:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	68ba      	ldr	r2, [r7, #8]
 800f01a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	68fa      	ldr	r2, [r7, #12]
 800f020:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f022:	68ba      	ldr	r2, [r7, #8]
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	429a      	cmp	r2, r3
 800f028:	d812      	bhi.n	800f050 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f02a:	687a      	ldr	r2, [r7, #4]
 800f02c:	683b      	ldr	r3, [r7, #0]
 800f02e:	1ad2      	subs	r2, r2, r3
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	699b      	ldr	r3, [r3, #24]
 800f034:	429a      	cmp	r2, r3
 800f036:	d302      	bcc.n	800f03e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f038:	2301      	movs	r3, #1
 800f03a:	617b      	str	r3, [r7, #20]
 800f03c:	e01b      	b.n	800f076 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f03e:	4b10      	ldr	r3, [pc, #64]	; (800f080 <prvInsertTimerInActiveList+0x7c>)
 800f040:	681a      	ldr	r2, [r3, #0]
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	3304      	adds	r3, #4
 800f046:	4619      	mov	r1, r3
 800f048:	4610      	mov	r0, r2
 800f04a:	f7fe f9b8 	bl	800d3be <vListInsert>
 800f04e:	e012      	b.n	800f076 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f050:	687a      	ldr	r2, [r7, #4]
 800f052:	683b      	ldr	r3, [r7, #0]
 800f054:	429a      	cmp	r2, r3
 800f056:	d206      	bcs.n	800f066 <prvInsertTimerInActiveList+0x62>
 800f058:	68ba      	ldr	r2, [r7, #8]
 800f05a:	683b      	ldr	r3, [r7, #0]
 800f05c:	429a      	cmp	r2, r3
 800f05e:	d302      	bcc.n	800f066 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f060:	2301      	movs	r3, #1
 800f062:	617b      	str	r3, [r7, #20]
 800f064:	e007      	b.n	800f076 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f066:	4b07      	ldr	r3, [pc, #28]	; (800f084 <prvInsertTimerInActiveList+0x80>)
 800f068:	681a      	ldr	r2, [r3, #0]
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	3304      	adds	r3, #4
 800f06e:	4619      	mov	r1, r3
 800f070:	4610      	mov	r0, r2
 800f072:	f7fe f9a4 	bl	800d3be <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f076:	697b      	ldr	r3, [r7, #20]
}
 800f078:	4618      	mov	r0, r3
 800f07a:	3718      	adds	r7, #24
 800f07c:	46bd      	mov	sp, r7
 800f07e:	bd80      	pop	{r7, pc}
 800f080:	2000beb8 	.word	0x2000beb8
 800f084:	2000beb4 	.word	0x2000beb4

0800f088 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b08e      	sub	sp, #56	; 0x38
 800f08c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f08e:	e0ca      	b.n	800f226 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	2b00      	cmp	r3, #0
 800f094:	da18      	bge.n	800f0c8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f096:	1d3b      	adds	r3, r7, #4
 800f098:	3304      	adds	r3, #4
 800f09a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f09c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d10a      	bne.n	800f0b8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800f0a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0a6:	f383 8811 	msr	BASEPRI, r3
 800f0aa:	f3bf 8f6f 	isb	sy
 800f0ae:	f3bf 8f4f 	dsb	sy
 800f0b2:	61fb      	str	r3, [r7, #28]
}
 800f0b4:	bf00      	nop
 800f0b6:	e7fe      	b.n	800f0b6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f0b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f0be:	6850      	ldr	r0, [r2, #4]
 800f0c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f0c2:	6892      	ldr	r2, [r2, #8]
 800f0c4:	4611      	mov	r1, r2
 800f0c6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	f2c0 80aa 	blt.w	800f224 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0d6:	695b      	ldr	r3, [r3, #20]
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d004      	beq.n	800f0e6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f0dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0de:	3304      	adds	r3, #4
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	f7fe f9a5 	bl	800d430 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f0e6:	463b      	mov	r3, r7
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	f7ff ff6b 	bl	800efc4 <prvSampleTimeNow>
 800f0ee:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	2b09      	cmp	r3, #9
 800f0f4:	f200 8097 	bhi.w	800f226 <prvProcessReceivedCommands+0x19e>
 800f0f8:	a201      	add	r2, pc, #4	; (adr r2, 800f100 <prvProcessReceivedCommands+0x78>)
 800f0fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0fe:	bf00      	nop
 800f100:	0800f129 	.word	0x0800f129
 800f104:	0800f129 	.word	0x0800f129
 800f108:	0800f129 	.word	0x0800f129
 800f10c:	0800f19d 	.word	0x0800f19d
 800f110:	0800f1b1 	.word	0x0800f1b1
 800f114:	0800f1fb 	.word	0x0800f1fb
 800f118:	0800f129 	.word	0x0800f129
 800f11c:	0800f129 	.word	0x0800f129
 800f120:	0800f19d 	.word	0x0800f19d
 800f124:	0800f1b1 	.word	0x0800f1b1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f12a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f12e:	f043 0301 	orr.w	r3, r3, #1
 800f132:	b2da      	uxtb	r2, r3
 800f134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f136:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f13a:	68ba      	ldr	r2, [r7, #8]
 800f13c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f13e:	699b      	ldr	r3, [r3, #24]
 800f140:	18d1      	adds	r1, r2, r3
 800f142:	68bb      	ldr	r3, [r7, #8]
 800f144:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f146:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f148:	f7ff ff5c 	bl	800f004 <prvInsertTimerInActiveList>
 800f14c:	4603      	mov	r3, r0
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d069      	beq.n	800f226 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f154:	6a1b      	ldr	r3, [r3, #32]
 800f156:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f158:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f15a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f15c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f160:	f003 0304 	and.w	r3, r3, #4
 800f164:	2b00      	cmp	r3, #0
 800f166:	d05e      	beq.n	800f226 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f168:	68ba      	ldr	r2, [r7, #8]
 800f16a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f16c:	699b      	ldr	r3, [r3, #24]
 800f16e:	441a      	add	r2, r3
 800f170:	2300      	movs	r3, #0
 800f172:	9300      	str	r3, [sp, #0]
 800f174:	2300      	movs	r3, #0
 800f176:	2100      	movs	r1, #0
 800f178:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f17a:	f7ff fe05 	bl	800ed88 <xTimerGenericCommand>
 800f17e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f180:	6a3b      	ldr	r3, [r7, #32]
 800f182:	2b00      	cmp	r3, #0
 800f184:	d14f      	bne.n	800f226 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800f186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f18a:	f383 8811 	msr	BASEPRI, r3
 800f18e:	f3bf 8f6f 	isb	sy
 800f192:	f3bf 8f4f 	dsb	sy
 800f196:	61bb      	str	r3, [r7, #24]
}
 800f198:	bf00      	nop
 800f19a:	e7fe      	b.n	800f19a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f19e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f1a2:	f023 0301 	bic.w	r3, r3, #1
 800f1a6:	b2da      	uxtb	r2, r3
 800f1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800f1ae:	e03a      	b.n	800f226 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f1b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f1b6:	f043 0301 	orr.w	r3, r3, #1
 800f1ba:	b2da      	uxtb	r2, r3
 800f1bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f1c2:	68ba      	ldr	r2, [r7, #8]
 800f1c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1c6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f1c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1ca:	699b      	ldr	r3, [r3, #24]
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d10a      	bne.n	800f1e6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800f1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1d4:	f383 8811 	msr	BASEPRI, r3
 800f1d8:	f3bf 8f6f 	isb	sy
 800f1dc:	f3bf 8f4f 	dsb	sy
 800f1e0:	617b      	str	r3, [r7, #20]
}
 800f1e2:	bf00      	nop
 800f1e4:	e7fe      	b.n	800f1e4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f1e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1e8:	699a      	ldr	r2, [r3, #24]
 800f1ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1ec:	18d1      	adds	r1, r2, r3
 800f1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f1f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f1f4:	f7ff ff06 	bl	800f004 <prvInsertTimerInActiveList>
					break;
 800f1f8:	e015      	b.n	800f226 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f1fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f200:	f003 0302 	and.w	r3, r3, #2
 800f204:	2b00      	cmp	r3, #0
 800f206:	d103      	bne.n	800f210 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800f208:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f20a:	f000 fbe1 	bl	800f9d0 <vPortFree>
 800f20e:	e00a      	b.n	800f226 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f212:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f216:	f023 0301 	bic.w	r3, r3, #1
 800f21a:	b2da      	uxtb	r2, r3
 800f21c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f21e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f222:	e000      	b.n	800f226 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800f224:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f226:	4b08      	ldr	r3, [pc, #32]	; (800f248 <prvProcessReceivedCommands+0x1c0>)
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	1d39      	adds	r1, r7, #4
 800f22c:	2200      	movs	r2, #0
 800f22e:	4618      	mov	r0, r3
 800f230:	f7fe fbc6 	bl	800d9c0 <xQueueReceive>
 800f234:	4603      	mov	r3, r0
 800f236:	2b00      	cmp	r3, #0
 800f238:	f47f af2a 	bne.w	800f090 <prvProcessReceivedCommands+0x8>
	}
}
 800f23c:	bf00      	nop
 800f23e:	bf00      	nop
 800f240:	3730      	adds	r7, #48	; 0x30
 800f242:	46bd      	mov	sp, r7
 800f244:	bd80      	pop	{r7, pc}
 800f246:	bf00      	nop
 800f248:	2000bebc 	.word	0x2000bebc

0800f24c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f24c:	b580      	push	{r7, lr}
 800f24e:	b088      	sub	sp, #32
 800f250:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f252:	e048      	b.n	800f2e6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f254:	4b2d      	ldr	r3, [pc, #180]	; (800f30c <prvSwitchTimerLists+0xc0>)
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	68db      	ldr	r3, [r3, #12]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f25e:	4b2b      	ldr	r3, [pc, #172]	; (800f30c <prvSwitchTimerLists+0xc0>)
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	68db      	ldr	r3, [r3, #12]
 800f264:	68db      	ldr	r3, [r3, #12]
 800f266:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	3304      	adds	r3, #4
 800f26c:	4618      	mov	r0, r3
 800f26e:	f7fe f8df 	bl	800d430 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	6a1b      	ldr	r3, [r3, #32]
 800f276:	68f8      	ldr	r0, [r7, #12]
 800f278:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f280:	f003 0304 	and.w	r3, r3, #4
 800f284:	2b00      	cmp	r3, #0
 800f286:	d02e      	beq.n	800f2e6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f288:	68fb      	ldr	r3, [r7, #12]
 800f28a:	699b      	ldr	r3, [r3, #24]
 800f28c:	693a      	ldr	r2, [r7, #16]
 800f28e:	4413      	add	r3, r2
 800f290:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f292:	68ba      	ldr	r2, [r7, #8]
 800f294:	693b      	ldr	r3, [r7, #16]
 800f296:	429a      	cmp	r2, r3
 800f298:	d90e      	bls.n	800f2b8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f29a:	68fb      	ldr	r3, [r7, #12]
 800f29c:	68ba      	ldr	r2, [r7, #8]
 800f29e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	68fa      	ldr	r2, [r7, #12]
 800f2a4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f2a6:	4b19      	ldr	r3, [pc, #100]	; (800f30c <prvSwitchTimerLists+0xc0>)
 800f2a8:	681a      	ldr	r2, [r3, #0]
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	3304      	adds	r3, #4
 800f2ae:	4619      	mov	r1, r3
 800f2b0:	4610      	mov	r0, r2
 800f2b2:	f7fe f884 	bl	800d3be <vListInsert>
 800f2b6:	e016      	b.n	800f2e6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f2b8:	2300      	movs	r3, #0
 800f2ba:	9300      	str	r3, [sp, #0]
 800f2bc:	2300      	movs	r3, #0
 800f2be:	693a      	ldr	r2, [r7, #16]
 800f2c0:	2100      	movs	r1, #0
 800f2c2:	68f8      	ldr	r0, [r7, #12]
 800f2c4:	f7ff fd60 	bl	800ed88 <xTimerGenericCommand>
 800f2c8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d10a      	bne.n	800f2e6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800f2d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2d4:	f383 8811 	msr	BASEPRI, r3
 800f2d8:	f3bf 8f6f 	isb	sy
 800f2dc:	f3bf 8f4f 	dsb	sy
 800f2e0:	603b      	str	r3, [r7, #0]
}
 800f2e2:	bf00      	nop
 800f2e4:	e7fe      	b.n	800f2e4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f2e6:	4b09      	ldr	r3, [pc, #36]	; (800f30c <prvSwitchTimerLists+0xc0>)
 800f2e8:	681b      	ldr	r3, [r3, #0]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d1b1      	bne.n	800f254 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f2f0:	4b06      	ldr	r3, [pc, #24]	; (800f30c <prvSwitchTimerLists+0xc0>)
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f2f6:	4b06      	ldr	r3, [pc, #24]	; (800f310 <prvSwitchTimerLists+0xc4>)
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	4a04      	ldr	r2, [pc, #16]	; (800f30c <prvSwitchTimerLists+0xc0>)
 800f2fc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f2fe:	4a04      	ldr	r2, [pc, #16]	; (800f310 <prvSwitchTimerLists+0xc4>)
 800f300:	697b      	ldr	r3, [r7, #20]
 800f302:	6013      	str	r3, [r2, #0]
}
 800f304:	bf00      	nop
 800f306:	3718      	adds	r7, #24
 800f308:	46bd      	mov	sp, r7
 800f30a:	bd80      	pop	{r7, pc}
 800f30c:	2000beb4 	.word	0x2000beb4
 800f310:	2000beb8 	.word	0x2000beb8

0800f314 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b082      	sub	sp, #8
 800f318:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f31a:	f000 f96b 	bl	800f5f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f31e:	4b15      	ldr	r3, [pc, #84]	; (800f374 <prvCheckForValidListAndQueue+0x60>)
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	2b00      	cmp	r3, #0
 800f324:	d120      	bne.n	800f368 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f326:	4814      	ldr	r0, [pc, #80]	; (800f378 <prvCheckForValidListAndQueue+0x64>)
 800f328:	f7fd fff8 	bl	800d31c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f32c:	4813      	ldr	r0, [pc, #76]	; (800f37c <prvCheckForValidListAndQueue+0x68>)
 800f32e:	f7fd fff5 	bl	800d31c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f332:	4b13      	ldr	r3, [pc, #76]	; (800f380 <prvCheckForValidListAndQueue+0x6c>)
 800f334:	4a10      	ldr	r2, [pc, #64]	; (800f378 <prvCheckForValidListAndQueue+0x64>)
 800f336:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f338:	4b12      	ldr	r3, [pc, #72]	; (800f384 <prvCheckForValidListAndQueue+0x70>)
 800f33a:	4a10      	ldr	r2, [pc, #64]	; (800f37c <prvCheckForValidListAndQueue+0x68>)
 800f33c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f33e:	2300      	movs	r3, #0
 800f340:	9300      	str	r3, [sp, #0]
 800f342:	4b11      	ldr	r3, [pc, #68]	; (800f388 <prvCheckForValidListAndQueue+0x74>)
 800f344:	4a11      	ldr	r2, [pc, #68]	; (800f38c <prvCheckForValidListAndQueue+0x78>)
 800f346:	2110      	movs	r1, #16
 800f348:	200a      	movs	r0, #10
 800f34a:	f7fe f903 	bl	800d554 <xQueueGenericCreateStatic>
 800f34e:	4603      	mov	r3, r0
 800f350:	4a08      	ldr	r2, [pc, #32]	; (800f374 <prvCheckForValidListAndQueue+0x60>)
 800f352:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f354:	4b07      	ldr	r3, [pc, #28]	; (800f374 <prvCheckForValidListAndQueue+0x60>)
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d005      	beq.n	800f368 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f35c:	4b05      	ldr	r3, [pc, #20]	; (800f374 <prvCheckForValidListAndQueue+0x60>)
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	490b      	ldr	r1, [pc, #44]	; (800f390 <prvCheckForValidListAndQueue+0x7c>)
 800f362:	4618      	mov	r0, r3
 800f364:	f7fe fd1c 	bl	800dda0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f368:	f000 f974 	bl	800f654 <vPortExitCritical>
}
 800f36c:	bf00      	nop
 800f36e:	46bd      	mov	sp, r7
 800f370:	bd80      	pop	{r7, pc}
 800f372:	bf00      	nop
 800f374:	2000bebc 	.word	0x2000bebc
 800f378:	2000be8c 	.word	0x2000be8c
 800f37c:	2000bea0 	.word	0x2000bea0
 800f380:	2000beb4 	.word	0x2000beb4
 800f384:	2000beb8 	.word	0x2000beb8
 800f388:	2000bf68 	.word	0x2000bf68
 800f38c:	2000bec8 	.word	0x2000bec8
 800f390:	0801c78c 	.word	0x0801c78c

0800f394 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f394:	b480      	push	{r7}
 800f396:	b085      	sub	sp, #20
 800f398:	af00      	add	r7, sp, #0
 800f39a:	60f8      	str	r0, [r7, #12]
 800f39c:	60b9      	str	r1, [r7, #8]
 800f39e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	3b04      	subs	r3, #4
 800f3a4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f3ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	3b04      	subs	r3, #4
 800f3b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f3b4:	68bb      	ldr	r3, [r7, #8]
 800f3b6:	f023 0201 	bic.w	r2, r3, #1
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	3b04      	subs	r3, #4
 800f3c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f3c4:	4a0c      	ldr	r2, [pc, #48]	; (800f3f8 <pxPortInitialiseStack+0x64>)
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	3b14      	subs	r3, #20
 800f3ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f3d0:	687a      	ldr	r2, [r7, #4]
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	3b04      	subs	r3, #4
 800f3da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	f06f 0202 	mvn.w	r2, #2
 800f3e2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	3b20      	subs	r3, #32
 800f3e8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f3ea:	68fb      	ldr	r3, [r7, #12]
}
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	3714      	adds	r7, #20
 800f3f0:	46bd      	mov	sp, r7
 800f3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f6:	4770      	bx	lr
 800f3f8:	0800f3fd 	.word	0x0800f3fd

0800f3fc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f3fc:	b480      	push	{r7}
 800f3fe:	b085      	sub	sp, #20
 800f400:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f402:	2300      	movs	r3, #0
 800f404:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f406:	4b12      	ldr	r3, [pc, #72]	; (800f450 <prvTaskExitError+0x54>)
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f40e:	d00a      	beq.n	800f426 <prvTaskExitError+0x2a>
	__asm volatile
 800f410:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f414:	f383 8811 	msr	BASEPRI, r3
 800f418:	f3bf 8f6f 	isb	sy
 800f41c:	f3bf 8f4f 	dsb	sy
 800f420:	60fb      	str	r3, [r7, #12]
}
 800f422:	bf00      	nop
 800f424:	e7fe      	b.n	800f424 <prvTaskExitError+0x28>
	__asm volatile
 800f426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f42a:	f383 8811 	msr	BASEPRI, r3
 800f42e:	f3bf 8f6f 	isb	sy
 800f432:	f3bf 8f4f 	dsb	sy
 800f436:	60bb      	str	r3, [r7, #8]
}
 800f438:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f43a:	bf00      	nop
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d0fc      	beq.n	800f43c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f442:	bf00      	nop
 800f444:	bf00      	nop
 800f446:	3714      	adds	r7, #20
 800f448:	46bd      	mov	sp, r7
 800f44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44e:	4770      	bx	lr
 800f450:	2000009c 	.word	0x2000009c
	...

0800f460 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f460:	4b07      	ldr	r3, [pc, #28]	; (800f480 <pxCurrentTCBConst2>)
 800f462:	6819      	ldr	r1, [r3, #0]
 800f464:	6808      	ldr	r0, [r1, #0]
 800f466:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f46a:	f380 8809 	msr	PSP, r0
 800f46e:	f3bf 8f6f 	isb	sy
 800f472:	f04f 0000 	mov.w	r0, #0
 800f476:	f380 8811 	msr	BASEPRI, r0
 800f47a:	4770      	bx	lr
 800f47c:	f3af 8000 	nop.w

0800f480 <pxCurrentTCBConst2>:
 800f480:	2000b98c 	.word	0x2000b98c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f484:	bf00      	nop
 800f486:	bf00      	nop

0800f488 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f488:	4808      	ldr	r0, [pc, #32]	; (800f4ac <prvPortStartFirstTask+0x24>)
 800f48a:	6800      	ldr	r0, [r0, #0]
 800f48c:	6800      	ldr	r0, [r0, #0]
 800f48e:	f380 8808 	msr	MSP, r0
 800f492:	f04f 0000 	mov.w	r0, #0
 800f496:	f380 8814 	msr	CONTROL, r0
 800f49a:	b662      	cpsie	i
 800f49c:	b661      	cpsie	f
 800f49e:	f3bf 8f4f 	dsb	sy
 800f4a2:	f3bf 8f6f 	isb	sy
 800f4a6:	df00      	svc	0
 800f4a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f4aa:	bf00      	nop
 800f4ac:	e000ed08 	.word	0xe000ed08

0800f4b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f4b0:	b580      	push	{r7, lr}
 800f4b2:	b086      	sub	sp, #24
 800f4b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f4b6:	4b46      	ldr	r3, [pc, #280]	; (800f5d0 <xPortStartScheduler+0x120>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	4a46      	ldr	r2, [pc, #280]	; (800f5d4 <xPortStartScheduler+0x124>)
 800f4bc:	4293      	cmp	r3, r2
 800f4be:	d10a      	bne.n	800f4d6 <xPortStartScheduler+0x26>
	__asm volatile
 800f4c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4c4:	f383 8811 	msr	BASEPRI, r3
 800f4c8:	f3bf 8f6f 	isb	sy
 800f4cc:	f3bf 8f4f 	dsb	sy
 800f4d0:	613b      	str	r3, [r7, #16]
}
 800f4d2:	bf00      	nop
 800f4d4:	e7fe      	b.n	800f4d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f4d6:	4b3e      	ldr	r3, [pc, #248]	; (800f5d0 <xPortStartScheduler+0x120>)
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	4a3f      	ldr	r2, [pc, #252]	; (800f5d8 <xPortStartScheduler+0x128>)
 800f4dc:	4293      	cmp	r3, r2
 800f4de:	d10a      	bne.n	800f4f6 <xPortStartScheduler+0x46>
	__asm volatile
 800f4e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4e4:	f383 8811 	msr	BASEPRI, r3
 800f4e8:	f3bf 8f6f 	isb	sy
 800f4ec:	f3bf 8f4f 	dsb	sy
 800f4f0:	60fb      	str	r3, [r7, #12]
}
 800f4f2:	bf00      	nop
 800f4f4:	e7fe      	b.n	800f4f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f4f6:	4b39      	ldr	r3, [pc, #228]	; (800f5dc <xPortStartScheduler+0x12c>)
 800f4f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f4fa:	697b      	ldr	r3, [r7, #20]
 800f4fc:	781b      	ldrb	r3, [r3, #0]
 800f4fe:	b2db      	uxtb	r3, r3
 800f500:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f502:	697b      	ldr	r3, [r7, #20]
 800f504:	22ff      	movs	r2, #255	; 0xff
 800f506:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f508:	697b      	ldr	r3, [r7, #20]
 800f50a:	781b      	ldrb	r3, [r3, #0]
 800f50c:	b2db      	uxtb	r3, r3
 800f50e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f510:	78fb      	ldrb	r3, [r7, #3]
 800f512:	b2db      	uxtb	r3, r3
 800f514:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f518:	b2da      	uxtb	r2, r3
 800f51a:	4b31      	ldr	r3, [pc, #196]	; (800f5e0 <xPortStartScheduler+0x130>)
 800f51c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f51e:	4b31      	ldr	r3, [pc, #196]	; (800f5e4 <xPortStartScheduler+0x134>)
 800f520:	2207      	movs	r2, #7
 800f522:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f524:	e009      	b.n	800f53a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f526:	4b2f      	ldr	r3, [pc, #188]	; (800f5e4 <xPortStartScheduler+0x134>)
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	3b01      	subs	r3, #1
 800f52c:	4a2d      	ldr	r2, [pc, #180]	; (800f5e4 <xPortStartScheduler+0x134>)
 800f52e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f530:	78fb      	ldrb	r3, [r7, #3]
 800f532:	b2db      	uxtb	r3, r3
 800f534:	005b      	lsls	r3, r3, #1
 800f536:	b2db      	uxtb	r3, r3
 800f538:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f53a:	78fb      	ldrb	r3, [r7, #3]
 800f53c:	b2db      	uxtb	r3, r3
 800f53e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f542:	2b80      	cmp	r3, #128	; 0x80
 800f544:	d0ef      	beq.n	800f526 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f546:	4b27      	ldr	r3, [pc, #156]	; (800f5e4 <xPortStartScheduler+0x134>)
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	f1c3 0307 	rsb	r3, r3, #7
 800f54e:	2b04      	cmp	r3, #4
 800f550:	d00a      	beq.n	800f568 <xPortStartScheduler+0xb8>
	__asm volatile
 800f552:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f556:	f383 8811 	msr	BASEPRI, r3
 800f55a:	f3bf 8f6f 	isb	sy
 800f55e:	f3bf 8f4f 	dsb	sy
 800f562:	60bb      	str	r3, [r7, #8]
}
 800f564:	bf00      	nop
 800f566:	e7fe      	b.n	800f566 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f568:	4b1e      	ldr	r3, [pc, #120]	; (800f5e4 <xPortStartScheduler+0x134>)
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	021b      	lsls	r3, r3, #8
 800f56e:	4a1d      	ldr	r2, [pc, #116]	; (800f5e4 <xPortStartScheduler+0x134>)
 800f570:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f572:	4b1c      	ldr	r3, [pc, #112]	; (800f5e4 <xPortStartScheduler+0x134>)
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f57a:	4a1a      	ldr	r2, [pc, #104]	; (800f5e4 <xPortStartScheduler+0x134>)
 800f57c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	b2da      	uxtb	r2, r3
 800f582:	697b      	ldr	r3, [r7, #20]
 800f584:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f586:	4b18      	ldr	r3, [pc, #96]	; (800f5e8 <xPortStartScheduler+0x138>)
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	4a17      	ldr	r2, [pc, #92]	; (800f5e8 <xPortStartScheduler+0x138>)
 800f58c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f590:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f592:	4b15      	ldr	r3, [pc, #84]	; (800f5e8 <xPortStartScheduler+0x138>)
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	4a14      	ldr	r2, [pc, #80]	; (800f5e8 <xPortStartScheduler+0x138>)
 800f598:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f59c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f59e:	f000 f8dd 	bl	800f75c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f5a2:	4b12      	ldr	r3, [pc, #72]	; (800f5ec <xPortStartScheduler+0x13c>)
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f5a8:	f000 f8fc 	bl	800f7a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f5ac:	4b10      	ldr	r3, [pc, #64]	; (800f5f0 <xPortStartScheduler+0x140>)
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	4a0f      	ldr	r2, [pc, #60]	; (800f5f0 <xPortStartScheduler+0x140>)
 800f5b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f5b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f5b8:	f7ff ff66 	bl	800f488 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f5bc:	f7ff f820 	bl	800e600 <vTaskSwitchContext>
	prvTaskExitError();
 800f5c0:	f7ff ff1c 	bl	800f3fc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f5c4:	2300      	movs	r3, #0
}
 800f5c6:	4618      	mov	r0, r3
 800f5c8:	3718      	adds	r7, #24
 800f5ca:	46bd      	mov	sp, r7
 800f5cc:	bd80      	pop	{r7, pc}
 800f5ce:	bf00      	nop
 800f5d0:	e000ed00 	.word	0xe000ed00
 800f5d4:	410fc271 	.word	0x410fc271
 800f5d8:	410fc270 	.word	0x410fc270
 800f5dc:	e000e400 	.word	0xe000e400
 800f5e0:	2000bfb8 	.word	0x2000bfb8
 800f5e4:	2000bfbc 	.word	0x2000bfbc
 800f5e8:	e000ed20 	.word	0xe000ed20
 800f5ec:	2000009c 	.word	0x2000009c
 800f5f0:	e000ef34 	.word	0xe000ef34

0800f5f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f5f4:	b480      	push	{r7}
 800f5f6:	b083      	sub	sp, #12
 800f5f8:	af00      	add	r7, sp, #0
	__asm volatile
 800f5fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5fe:	f383 8811 	msr	BASEPRI, r3
 800f602:	f3bf 8f6f 	isb	sy
 800f606:	f3bf 8f4f 	dsb	sy
 800f60a:	607b      	str	r3, [r7, #4]
}
 800f60c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f60e:	4b0f      	ldr	r3, [pc, #60]	; (800f64c <vPortEnterCritical+0x58>)
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	3301      	adds	r3, #1
 800f614:	4a0d      	ldr	r2, [pc, #52]	; (800f64c <vPortEnterCritical+0x58>)
 800f616:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f618:	4b0c      	ldr	r3, [pc, #48]	; (800f64c <vPortEnterCritical+0x58>)
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	2b01      	cmp	r3, #1
 800f61e:	d10f      	bne.n	800f640 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f620:	4b0b      	ldr	r3, [pc, #44]	; (800f650 <vPortEnterCritical+0x5c>)
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	b2db      	uxtb	r3, r3
 800f626:	2b00      	cmp	r3, #0
 800f628:	d00a      	beq.n	800f640 <vPortEnterCritical+0x4c>
	__asm volatile
 800f62a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f62e:	f383 8811 	msr	BASEPRI, r3
 800f632:	f3bf 8f6f 	isb	sy
 800f636:	f3bf 8f4f 	dsb	sy
 800f63a:	603b      	str	r3, [r7, #0]
}
 800f63c:	bf00      	nop
 800f63e:	e7fe      	b.n	800f63e <vPortEnterCritical+0x4a>
	}
}
 800f640:	bf00      	nop
 800f642:	370c      	adds	r7, #12
 800f644:	46bd      	mov	sp, r7
 800f646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64a:	4770      	bx	lr
 800f64c:	2000009c 	.word	0x2000009c
 800f650:	e000ed04 	.word	0xe000ed04

0800f654 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f654:	b480      	push	{r7}
 800f656:	b083      	sub	sp, #12
 800f658:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f65a:	4b12      	ldr	r3, [pc, #72]	; (800f6a4 <vPortExitCritical+0x50>)
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d10a      	bne.n	800f678 <vPortExitCritical+0x24>
	__asm volatile
 800f662:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f666:	f383 8811 	msr	BASEPRI, r3
 800f66a:	f3bf 8f6f 	isb	sy
 800f66e:	f3bf 8f4f 	dsb	sy
 800f672:	607b      	str	r3, [r7, #4]
}
 800f674:	bf00      	nop
 800f676:	e7fe      	b.n	800f676 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f678:	4b0a      	ldr	r3, [pc, #40]	; (800f6a4 <vPortExitCritical+0x50>)
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	3b01      	subs	r3, #1
 800f67e:	4a09      	ldr	r2, [pc, #36]	; (800f6a4 <vPortExitCritical+0x50>)
 800f680:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f682:	4b08      	ldr	r3, [pc, #32]	; (800f6a4 <vPortExitCritical+0x50>)
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	2b00      	cmp	r3, #0
 800f688:	d105      	bne.n	800f696 <vPortExitCritical+0x42>
 800f68a:	2300      	movs	r3, #0
 800f68c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f68e:	683b      	ldr	r3, [r7, #0]
 800f690:	f383 8811 	msr	BASEPRI, r3
}
 800f694:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f696:	bf00      	nop
 800f698:	370c      	adds	r7, #12
 800f69a:	46bd      	mov	sp, r7
 800f69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a0:	4770      	bx	lr
 800f6a2:	bf00      	nop
 800f6a4:	2000009c 	.word	0x2000009c
	...

0800f6b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f6b0:	f3ef 8009 	mrs	r0, PSP
 800f6b4:	f3bf 8f6f 	isb	sy
 800f6b8:	4b15      	ldr	r3, [pc, #84]	; (800f710 <pxCurrentTCBConst>)
 800f6ba:	681a      	ldr	r2, [r3, #0]
 800f6bc:	f01e 0f10 	tst.w	lr, #16
 800f6c0:	bf08      	it	eq
 800f6c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f6c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6ca:	6010      	str	r0, [r2, #0]
 800f6cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f6d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f6d4:	f380 8811 	msr	BASEPRI, r0
 800f6d8:	f3bf 8f4f 	dsb	sy
 800f6dc:	f3bf 8f6f 	isb	sy
 800f6e0:	f7fe ff8e 	bl	800e600 <vTaskSwitchContext>
 800f6e4:	f04f 0000 	mov.w	r0, #0
 800f6e8:	f380 8811 	msr	BASEPRI, r0
 800f6ec:	bc09      	pop	{r0, r3}
 800f6ee:	6819      	ldr	r1, [r3, #0]
 800f6f0:	6808      	ldr	r0, [r1, #0]
 800f6f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6f6:	f01e 0f10 	tst.w	lr, #16
 800f6fa:	bf08      	it	eq
 800f6fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f700:	f380 8809 	msr	PSP, r0
 800f704:	f3bf 8f6f 	isb	sy
 800f708:	4770      	bx	lr
 800f70a:	bf00      	nop
 800f70c:	f3af 8000 	nop.w

0800f710 <pxCurrentTCBConst>:
 800f710:	2000b98c 	.word	0x2000b98c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f714:	bf00      	nop
 800f716:	bf00      	nop

0800f718 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f718:	b580      	push	{r7, lr}
 800f71a:	b082      	sub	sp, #8
 800f71c:	af00      	add	r7, sp, #0
	__asm volatile
 800f71e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f722:	f383 8811 	msr	BASEPRI, r3
 800f726:	f3bf 8f6f 	isb	sy
 800f72a:	f3bf 8f4f 	dsb	sy
 800f72e:	607b      	str	r3, [r7, #4]
}
 800f730:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f732:	f7fe feab 	bl	800e48c <xTaskIncrementTick>
 800f736:	4603      	mov	r3, r0
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d003      	beq.n	800f744 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f73c:	4b06      	ldr	r3, [pc, #24]	; (800f758 <xPortSysTickHandler+0x40>)
 800f73e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f742:	601a      	str	r2, [r3, #0]
 800f744:	2300      	movs	r3, #0
 800f746:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f748:	683b      	ldr	r3, [r7, #0]
 800f74a:	f383 8811 	msr	BASEPRI, r3
}
 800f74e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f750:	bf00      	nop
 800f752:	3708      	adds	r7, #8
 800f754:	46bd      	mov	sp, r7
 800f756:	bd80      	pop	{r7, pc}
 800f758:	e000ed04 	.word	0xe000ed04

0800f75c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f75c:	b480      	push	{r7}
 800f75e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f760:	4b0b      	ldr	r3, [pc, #44]	; (800f790 <vPortSetupTimerInterrupt+0x34>)
 800f762:	2200      	movs	r2, #0
 800f764:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f766:	4b0b      	ldr	r3, [pc, #44]	; (800f794 <vPortSetupTimerInterrupt+0x38>)
 800f768:	2200      	movs	r2, #0
 800f76a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f76c:	4b0a      	ldr	r3, [pc, #40]	; (800f798 <vPortSetupTimerInterrupt+0x3c>)
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	4a0a      	ldr	r2, [pc, #40]	; (800f79c <vPortSetupTimerInterrupt+0x40>)
 800f772:	fba2 2303 	umull	r2, r3, r2, r3
 800f776:	099b      	lsrs	r3, r3, #6
 800f778:	4a09      	ldr	r2, [pc, #36]	; (800f7a0 <vPortSetupTimerInterrupt+0x44>)
 800f77a:	3b01      	subs	r3, #1
 800f77c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f77e:	4b04      	ldr	r3, [pc, #16]	; (800f790 <vPortSetupTimerInterrupt+0x34>)
 800f780:	2207      	movs	r2, #7
 800f782:	601a      	str	r2, [r3, #0]
}
 800f784:	bf00      	nop
 800f786:	46bd      	mov	sp, r7
 800f788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f78c:	4770      	bx	lr
 800f78e:	bf00      	nop
 800f790:	e000e010 	.word	0xe000e010
 800f794:	e000e018 	.word	0xe000e018
 800f798:	20000004 	.word	0x20000004
 800f79c:	10624dd3 	.word	0x10624dd3
 800f7a0:	e000e014 	.word	0xe000e014

0800f7a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f7a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f7b4 <vPortEnableVFP+0x10>
 800f7a8:	6801      	ldr	r1, [r0, #0]
 800f7aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f7ae:	6001      	str	r1, [r0, #0]
 800f7b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f7b2:	bf00      	nop
 800f7b4:	e000ed88 	.word	0xe000ed88

0800f7b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f7b8:	b480      	push	{r7}
 800f7ba:	b085      	sub	sp, #20
 800f7bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f7be:	f3ef 8305 	mrs	r3, IPSR
 800f7c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f7c4:	68fb      	ldr	r3, [r7, #12]
 800f7c6:	2b0f      	cmp	r3, #15
 800f7c8:	d914      	bls.n	800f7f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f7ca:	4a17      	ldr	r2, [pc, #92]	; (800f828 <vPortValidateInterruptPriority+0x70>)
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	4413      	add	r3, r2
 800f7d0:	781b      	ldrb	r3, [r3, #0]
 800f7d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f7d4:	4b15      	ldr	r3, [pc, #84]	; (800f82c <vPortValidateInterruptPriority+0x74>)
 800f7d6:	781b      	ldrb	r3, [r3, #0]
 800f7d8:	7afa      	ldrb	r2, [r7, #11]
 800f7da:	429a      	cmp	r2, r3
 800f7dc:	d20a      	bcs.n	800f7f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f7de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7e2:	f383 8811 	msr	BASEPRI, r3
 800f7e6:	f3bf 8f6f 	isb	sy
 800f7ea:	f3bf 8f4f 	dsb	sy
 800f7ee:	607b      	str	r3, [r7, #4]
}
 800f7f0:	bf00      	nop
 800f7f2:	e7fe      	b.n	800f7f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f7f4:	4b0e      	ldr	r3, [pc, #56]	; (800f830 <vPortValidateInterruptPriority+0x78>)
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f7fc:	4b0d      	ldr	r3, [pc, #52]	; (800f834 <vPortValidateInterruptPriority+0x7c>)
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	429a      	cmp	r2, r3
 800f802:	d90a      	bls.n	800f81a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f804:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f808:	f383 8811 	msr	BASEPRI, r3
 800f80c:	f3bf 8f6f 	isb	sy
 800f810:	f3bf 8f4f 	dsb	sy
 800f814:	603b      	str	r3, [r7, #0]
}
 800f816:	bf00      	nop
 800f818:	e7fe      	b.n	800f818 <vPortValidateInterruptPriority+0x60>
	}
 800f81a:	bf00      	nop
 800f81c:	3714      	adds	r7, #20
 800f81e:	46bd      	mov	sp, r7
 800f820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f824:	4770      	bx	lr
 800f826:	bf00      	nop
 800f828:	e000e3f0 	.word	0xe000e3f0
 800f82c:	2000bfb8 	.word	0x2000bfb8
 800f830:	e000ed0c 	.word	0xe000ed0c
 800f834:	2000bfbc 	.word	0x2000bfbc

0800f838 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f838:	b580      	push	{r7, lr}
 800f83a:	b08a      	sub	sp, #40	; 0x28
 800f83c:	af00      	add	r7, sp, #0
 800f83e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f840:	2300      	movs	r3, #0
 800f842:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f844:	f7fe fd66 	bl	800e314 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f848:	4b5b      	ldr	r3, [pc, #364]	; (800f9b8 <pvPortMalloc+0x180>)
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d101      	bne.n	800f854 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f850:	f000 f920 	bl	800fa94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f854:	4b59      	ldr	r3, [pc, #356]	; (800f9bc <pvPortMalloc+0x184>)
 800f856:	681a      	ldr	r2, [r3, #0]
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	4013      	ands	r3, r2
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	f040 8093 	bne.w	800f988 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d01d      	beq.n	800f8a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f868:	2208      	movs	r2, #8
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	4413      	add	r3, r2
 800f86e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	f003 0307 	and.w	r3, r3, #7
 800f876:	2b00      	cmp	r3, #0
 800f878:	d014      	beq.n	800f8a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	f023 0307 	bic.w	r3, r3, #7
 800f880:	3308      	adds	r3, #8
 800f882:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	f003 0307 	and.w	r3, r3, #7
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d00a      	beq.n	800f8a4 <pvPortMalloc+0x6c>
	__asm volatile
 800f88e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f892:	f383 8811 	msr	BASEPRI, r3
 800f896:	f3bf 8f6f 	isb	sy
 800f89a:	f3bf 8f4f 	dsb	sy
 800f89e:	617b      	str	r3, [r7, #20]
}
 800f8a0:	bf00      	nop
 800f8a2:	e7fe      	b.n	800f8a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d06e      	beq.n	800f988 <pvPortMalloc+0x150>
 800f8aa:	4b45      	ldr	r3, [pc, #276]	; (800f9c0 <pvPortMalloc+0x188>)
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	687a      	ldr	r2, [r7, #4]
 800f8b0:	429a      	cmp	r2, r3
 800f8b2:	d869      	bhi.n	800f988 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f8b4:	4b43      	ldr	r3, [pc, #268]	; (800f9c4 <pvPortMalloc+0x18c>)
 800f8b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f8b8:	4b42      	ldr	r3, [pc, #264]	; (800f9c4 <pvPortMalloc+0x18c>)
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f8be:	e004      	b.n	800f8ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f8ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8cc:	685b      	ldr	r3, [r3, #4]
 800f8ce:	687a      	ldr	r2, [r7, #4]
 800f8d0:	429a      	cmp	r2, r3
 800f8d2:	d903      	bls.n	800f8dc <pvPortMalloc+0xa4>
 800f8d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d1f1      	bne.n	800f8c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f8dc:	4b36      	ldr	r3, [pc, #216]	; (800f9b8 <pvPortMalloc+0x180>)
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f8e2:	429a      	cmp	r2, r3
 800f8e4:	d050      	beq.n	800f988 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f8e6:	6a3b      	ldr	r3, [r7, #32]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	2208      	movs	r2, #8
 800f8ec:	4413      	add	r3, r2
 800f8ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f8f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8f2:	681a      	ldr	r2, [r3, #0]
 800f8f4:	6a3b      	ldr	r3, [r7, #32]
 800f8f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f8f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8fa:	685a      	ldr	r2, [r3, #4]
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	1ad2      	subs	r2, r2, r3
 800f900:	2308      	movs	r3, #8
 800f902:	005b      	lsls	r3, r3, #1
 800f904:	429a      	cmp	r2, r3
 800f906:	d91f      	bls.n	800f948 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f908:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	4413      	add	r3, r2
 800f90e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f910:	69bb      	ldr	r3, [r7, #24]
 800f912:	f003 0307 	and.w	r3, r3, #7
 800f916:	2b00      	cmp	r3, #0
 800f918:	d00a      	beq.n	800f930 <pvPortMalloc+0xf8>
	__asm volatile
 800f91a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f91e:	f383 8811 	msr	BASEPRI, r3
 800f922:	f3bf 8f6f 	isb	sy
 800f926:	f3bf 8f4f 	dsb	sy
 800f92a:	613b      	str	r3, [r7, #16]
}
 800f92c:	bf00      	nop
 800f92e:	e7fe      	b.n	800f92e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f932:	685a      	ldr	r2, [r3, #4]
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	1ad2      	subs	r2, r2, r3
 800f938:	69bb      	ldr	r3, [r7, #24]
 800f93a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f93c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f93e:	687a      	ldr	r2, [r7, #4]
 800f940:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f942:	69b8      	ldr	r0, [r7, #24]
 800f944:	f000 f908 	bl	800fb58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f948:	4b1d      	ldr	r3, [pc, #116]	; (800f9c0 <pvPortMalloc+0x188>)
 800f94a:	681a      	ldr	r2, [r3, #0]
 800f94c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f94e:	685b      	ldr	r3, [r3, #4]
 800f950:	1ad3      	subs	r3, r2, r3
 800f952:	4a1b      	ldr	r2, [pc, #108]	; (800f9c0 <pvPortMalloc+0x188>)
 800f954:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f956:	4b1a      	ldr	r3, [pc, #104]	; (800f9c0 <pvPortMalloc+0x188>)
 800f958:	681a      	ldr	r2, [r3, #0]
 800f95a:	4b1b      	ldr	r3, [pc, #108]	; (800f9c8 <pvPortMalloc+0x190>)
 800f95c:	681b      	ldr	r3, [r3, #0]
 800f95e:	429a      	cmp	r2, r3
 800f960:	d203      	bcs.n	800f96a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f962:	4b17      	ldr	r3, [pc, #92]	; (800f9c0 <pvPortMalloc+0x188>)
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	4a18      	ldr	r2, [pc, #96]	; (800f9c8 <pvPortMalloc+0x190>)
 800f968:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f96a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f96c:	685a      	ldr	r2, [r3, #4]
 800f96e:	4b13      	ldr	r3, [pc, #76]	; (800f9bc <pvPortMalloc+0x184>)
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	431a      	orrs	r2, r3
 800f974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f976:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f97a:	2200      	movs	r2, #0
 800f97c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f97e:	4b13      	ldr	r3, [pc, #76]	; (800f9cc <pvPortMalloc+0x194>)
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	3301      	adds	r3, #1
 800f984:	4a11      	ldr	r2, [pc, #68]	; (800f9cc <pvPortMalloc+0x194>)
 800f986:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f988:	f7fe fcd2 	bl	800e330 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f98c:	69fb      	ldr	r3, [r7, #28]
 800f98e:	f003 0307 	and.w	r3, r3, #7
 800f992:	2b00      	cmp	r3, #0
 800f994:	d00a      	beq.n	800f9ac <pvPortMalloc+0x174>
	__asm volatile
 800f996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f99a:	f383 8811 	msr	BASEPRI, r3
 800f99e:	f3bf 8f6f 	isb	sy
 800f9a2:	f3bf 8f4f 	dsb	sy
 800f9a6:	60fb      	str	r3, [r7, #12]
}
 800f9a8:	bf00      	nop
 800f9aa:	e7fe      	b.n	800f9aa <pvPortMalloc+0x172>
	return pvReturn;
 800f9ac:	69fb      	ldr	r3, [r7, #28]
}
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	3728      	adds	r7, #40	; 0x28
 800f9b2:	46bd      	mov	sp, r7
 800f9b4:	bd80      	pop	{r7, pc}
 800f9b6:	bf00      	nop
 800f9b8:	2000fbc8 	.word	0x2000fbc8
 800f9bc:	2000fbdc 	.word	0x2000fbdc
 800f9c0:	2000fbcc 	.word	0x2000fbcc
 800f9c4:	2000fbc0 	.word	0x2000fbc0
 800f9c8:	2000fbd0 	.word	0x2000fbd0
 800f9cc:	2000fbd4 	.word	0x2000fbd4

0800f9d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f9d0:	b580      	push	{r7, lr}
 800f9d2:	b086      	sub	sp, #24
 800f9d4:	af00      	add	r7, sp, #0
 800f9d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d04d      	beq.n	800fa7e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f9e2:	2308      	movs	r3, #8
 800f9e4:	425b      	negs	r3, r3
 800f9e6:	697a      	ldr	r2, [r7, #20]
 800f9e8:	4413      	add	r3, r2
 800f9ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f9ec:	697b      	ldr	r3, [r7, #20]
 800f9ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f9f0:	693b      	ldr	r3, [r7, #16]
 800f9f2:	685a      	ldr	r2, [r3, #4]
 800f9f4:	4b24      	ldr	r3, [pc, #144]	; (800fa88 <vPortFree+0xb8>)
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	4013      	ands	r3, r2
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d10a      	bne.n	800fa14 <vPortFree+0x44>
	__asm volatile
 800f9fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa02:	f383 8811 	msr	BASEPRI, r3
 800fa06:	f3bf 8f6f 	isb	sy
 800fa0a:	f3bf 8f4f 	dsb	sy
 800fa0e:	60fb      	str	r3, [r7, #12]
}
 800fa10:	bf00      	nop
 800fa12:	e7fe      	b.n	800fa12 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fa14:	693b      	ldr	r3, [r7, #16]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d00a      	beq.n	800fa32 <vPortFree+0x62>
	__asm volatile
 800fa1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa20:	f383 8811 	msr	BASEPRI, r3
 800fa24:	f3bf 8f6f 	isb	sy
 800fa28:	f3bf 8f4f 	dsb	sy
 800fa2c:	60bb      	str	r3, [r7, #8]
}
 800fa2e:	bf00      	nop
 800fa30:	e7fe      	b.n	800fa30 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fa32:	693b      	ldr	r3, [r7, #16]
 800fa34:	685a      	ldr	r2, [r3, #4]
 800fa36:	4b14      	ldr	r3, [pc, #80]	; (800fa88 <vPortFree+0xb8>)
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	4013      	ands	r3, r2
 800fa3c:	2b00      	cmp	r3, #0
 800fa3e:	d01e      	beq.n	800fa7e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fa40:	693b      	ldr	r3, [r7, #16]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d11a      	bne.n	800fa7e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fa48:	693b      	ldr	r3, [r7, #16]
 800fa4a:	685a      	ldr	r2, [r3, #4]
 800fa4c:	4b0e      	ldr	r3, [pc, #56]	; (800fa88 <vPortFree+0xb8>)
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	43db      	mvns	r3, r3
 800fa52:	401a      	ands	r2, r3
 800fa54:	693b      	ldr	r3, [r7, #16]
 800fa56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fa58:	f7fe fc5c 	bl	800e314 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fa5c:	693b      	ldr	r3, [r7, #16]
 800fa5e:	685a      	ldr	r2, [r3, #4]
 800fa60:	4b0a      	ldr	r3, [pc, #40]	; (800fa8c <vPortFree+0xbc>)
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	4413      	add	r3, r2
 800fa66:	4a09      	ldr	r2, [pc, #36]	; (800fa8c <vPortFree+0xbc>)
 800fa68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fa6a:	6938      	ldr	r0, [r7, #16]
 800fa6c:	f000 f874 	bl	800fb58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fa70:	4b07      	ldr	r3, [pc, #28]	; (800fa90 <vPortFree+0xc0>)
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	3301      	adds	r3, #1
 800fa76:	4a06      	ldr	r2, [pc, #24]	; (800fa90 <vPortFree+0xc0>)
 800fa78:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fa7a:	f7fe fc59 	bl	800e330 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fa7e:	bf00      	nop
 800fa80:	3718      	adds	r7, #24
 800fa82:	46bd      	mov	sp, r7
 800fa84:	bd80      	pop	{r7, pc}
 800fa86:	bf00      	nop
 800fa88:	2000fbdc 	.word	0x2000fbdc
 800fa8c:	2000fbcc 	.word	0x2000fbcc
 800fa90:	2000fbd8 	.word	0x2000fbd8

0800fa94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fa94:	b480      	push	{r7}
 800fa96:	b085      	sub	sp, #20
 800fa98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fa9a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800fa9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800faa0:	4b27      	ldr	r3, [pc, #156]	; (800fb40 <prvHeapInit+0xac>)
 800faa2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800faa4:	68fb      	ldr	r3, [r7, #12]
 800faa6:	f003 0307 	and.w	r3, r3, #7
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d00c      	beq.n	800fac8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800faae:	68fb      	ldr	r3, [r7, #12]
 800fab0:	3307      	adds	r3, #7
 800fab2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	f023 0307 	bic.w	r3, r3, #7
 800faba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fabc:	68ba      	ldr	r2, [r7, #8]
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	1ad3      	subs	r3, r2, r3
 800fac2:	4a1f      	ldr	r2, [pc, #124]	; (800fb40 <prvHeapInit+0xac>)
 800fac4:	4413      	add	r3, r2
 800fac6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fac8:	68fb      	ldr	r3, [r7, #12]
 800faca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800facc:	4a1d      	ldr	r2, [pc, #116]	; (800fb44 <prvHeapInit+0xb0>)
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fad2:	4b1c      	ldr	r3, [pc, #112]	; (800fb44 <prvHeapInit+0xb0>)
 800fad4:	2200      	movs	r2, #0
 800fad6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	68ba      	ldr	r2, [r7, #8]
 800fadc:	4413      	add	r3, r2
 800fade:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fae0:	2208      	movs	r2, #8
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	1a9b      	subs	r3, r3, r2
 800fae6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	f023 0307 	bic.w	r3, r3, #7
 800faee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800faf0:	68fb      	ldr	r3, [r7, #12]
 800faf2:	4a15      	ldr	r2, [pc, #84]	; (800fb48 <prvHeapInit+0xb4>)
 800faf4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800faf6:	4b14      	ldr	r3, [pc, #80]	; (800fb48 <prvHeapInit+0xb4>)
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	2200      	movs	r2, #0
 800fafc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800fafe:	4b12      	ldr	r3, [pc, #72]	; (800fb48 <prvHeapInit+0xb4>)
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	2200      	movs	r2, #0
 800fb04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fb0a:	683b      	ldr	r3, [r7, #0]
 800fb0c:	68fa      	ldr	r2, [r7, #12]
 800fb0e:	1ad2      	subs	r2, r2, r3
 800fb10:	683b      	ldr	r3, [r7, #0]
 800fb12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fb14:	4b0c      	ldr	r3, [pc, #48]	; (800fb48 <prvHeapInit+0xb4>)
 800fb16:	681a      	ldr	r2, [r3, #0]
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fb1c:	683b      	ldr	r3, [r7, #0]
 800fb1e:	685b      	ldr	r3, [r3, #4]
 800fb20:	4a0a      	ldr	r2, [pc, #40]	; (800fb4c <prvHeapInit+0xb8>)
 800fb22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fb24:	683b      	ldr	r3, [r7, #0]
 800fb26:	685b      	ldr	r3, [r3, #4]
 800fb28:	4a09      	ldr	r2, [pc, #36]	; (800fb50 <prvHeapInit+0xbc>)
 800fb2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fb2c:	4b09      	ldr	r3, [pc, #36]	; (800fb54 <prvHeapInit+0xc0>)
 800fb2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800fb32:	601a      	str	r2, [r3, #0]
}
 800fb34:	bf00      	nop
 800fb36:	3714      	adds	r7, #20
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb3e:	4770      	bx	lr
 800fb40:	2000bfc0 	.word	0x2000bfc0
 800fb44:	2000fbc0 	.word	0x2000fbc0
 800fb48:	2000fbc8 	.word	0x2000fbc8
 800fb4c:	2000fbd0 	.word	0x2000fbd0
 800fb50:	2000fbcc 	.word	0x2000fbcc
 800fb54:	2000fbdc 	.word	0x2000fbdc

0800fb58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fb58:	b480      	push	{r7}
 800fb5a:	b085      	sub	sp, #20
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fb60:	4b28      	ldr	r3, [pc, #160]	; (800fc04 <prvInsertBlockIntoFreeList+0xac>)
 800fb62:	60fb      	str	r3, [r7, #12]
 800fb64:	e002      	b.n	800fb6c <prvInsertBlockIntoFreeList+0x14>
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	681b      	ldr	r3, [r3, #0]
 800fb6a:	60fb      	str	r3, [r7, #12]
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	687a      	ldr	r2, [r7, #4]
 800fb72:	429a      	cmp	r2, r3
 800fb74:	d8f7      	bhi.n	800fb66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	685b      	ldr	r3, [r3, #4]
 800fb7e:	68ba      	ldr	r2, [r7, #8]
 800fb80:	4413      	add	r3, r2
 800fb82:	687a      	ldr	r2, [r7, #4]
 800fb84:	429a      	cmp	r2, r3
 800fb86:	d108      	bne.n	800fb9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	685a      	ldr	r2, [r3, #4]
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	685b      	ldr	r3, [r3, #4]
 800fb90:	441a      	add	r2, r3
 800fb92:	68fb      	ldr	r3, [r7, #12]
 800fb94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	685b      	ldr	r3, [r3, #4]
 800fba2:	68ba      	ldr	r2, [r7, #8]
 800fba4:	441a      	add	r2, r3
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	429a      	cmp	r2, r3
 800fbac:	d118      	bne.n	800fbe0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fbae:	68fb      	ldr	r3, [r7, #12]
 800fbb0:	681a      	ldr	r2, [r3, #0]
 800fbb2:	4b15      	ldr	r3, [pc, #84]	; (800fc08 <prvInsertBlockIntoFreeList+0xb0>)
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	429a      	cmp	r2, r3
 800fbb8:	d00d      	beq.n	800fbd6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	685a      	ldr	r2, [r3, #4]
 800fbbe:	68fb      	ldr	r3, [r7, #12]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	685b      	ldr	r3, [r3, #4]
 800fbc4:	441a      	add	r2, r3
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	681a      	ldr	r2, [r3, #0]
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	601a      	str	r2, [r3, #0]
 800fbd4:	e008      	b.n	800fbe8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fbd6:	4b0c      	ldr	r3, [pc, #48]	; (800fc08 <prvInsertBlockIntoFreeList+0xb0>)
 800fbd8:	681a      	ldr	r2, [r3, #0]
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	601a      	str	r2, [r3, #0]
 800fbde:	e003      	b.n	800fbe8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	681a      	ldr	r2, [r3, #0]
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fbe8:	68fa      	ldr	r2, [r7, #12]
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	429a      	cmp	r2, r3
 800fbee:	d002      	beq.n	800fbf6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fbf0:	68fb      	ldr	r3, [r7, #12]
 800fbf2:	687a      	ldr	r2, [r7, #4]
 800fbf4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fbf6:	bf00      	nop
 800fbf8:	3714      	adds	r7, #20
 800fbfa:	46bd      	mov	sp, r7
 800fbfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc00:	4770      	bx	lr
 800fc02:	bf00      	nop
 800fc04:	2000fbc0 	.word	0x2000fbc0
 800fc08:	2000fbc8 	.word	0x2000fbc8

0800fc0c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800fc10:	2200      	movs	r2, #0
 800fc12:	4912      	ldr	r1, [pc, #72]	; (800fc5c <MX_USB_DEVICE_Init+0x50>)
 800fc14:	4812      	ldr	r0, [pc, #72]	; (800fc60 <MX_USB_DEVICE_Init+0x54>)
 800fc16:	f7fb ff1f 	bl	800ba58 <USBD_Init>
 800fc1a:	4603      	mov	r3, r0
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d001      	beq.n	800fc24 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800fc20:	f7f2 f920 	bl	8001e64 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800fc24:	490f      	ldr	r1, [pc, #60]	; (800fc64 <MX_USB_DEVICE_Init+0x58>)
 800fc26:	480e      	ldr	r0, [pc, #56]	; (800fc60 <MX_USB_DEVICE_Init+0x54>)
 800fc28:	f7fb ff46 	bl	800bab8 <USBD_RegisterClass>
 800fc2c:	4603      	mov	r3, r0
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d001      	beq.n	800fc36 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800fc32:	f7f2 f917 	bl	8001e64 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800fc36:	490c      	ldr	r1, [pc, #48]	; (800fc68 <MX_USB_DEVICE_Init+0x5c>)
 800fc38:	4809      	ldr	r0, [pc, #36]	; (800fc60 <MX_USB_DEVICE_Init+0x54>)
 800fc3a:	f7fb fe7d 	bl	800b938 <USBD_CDC_RegisterInterface>
 800fc3e:	4603      	mov	r3, r0
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d001      	beq.n	800fc48 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800fc44:	f7f2 f90e 	bl	8001e64 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800fc48:	4805      	ldr	r0, [pc, #20]	; (800fc60 <MX_USB_DEVICE_Init+0x54>)
 800fc4a:	f7fb ff6b 	bl	800bb24 <USBD_Start>
 800fc4e:	4603      	mov	r3, r0
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d001      	beq.n	800fc58 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800fc54:	f7f2 f906 	bl	8001e64 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800fc58:	bf00      	nop
 800fc5a:	bd80      	pop	{r7, pc}
 800fc5c:	200000b4 	.word	0x200000b4
 800fc60:	2000fbe0 	.word	0x2000fbe0
 800fc64:	2000001c 	.word	0x2000001c
 800fc68:	200000a0 	.word	0x200000a0

0800fc6c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800fc6c:	b580      	push	{r7, lr}
 800fc6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800fc70:	2200      	movs	r2, #0
 800fc72:	4905      	ldr	r1, [pc, #20]	; (800fc88 <CDC_Init_FS+0x1c>)
 800fc74:	4805      	ldr	r0, [pc, #20]	; (800fc8c <CDC_Init_FS+0x20>)
 800fc76:	f7fb fe79 	bl	800b96c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800fc7a:	4905      	ldr	r1, [pc, #20]	; (800fc90 <CDC_Init_FS+0x24>)
 800fc7c:	4803      	ldr	r0, [pc, #12]	; (800fc8c <CDC_Init_FS+0x20>)
 800fc7e:	f7fb fe97 	bl	800b9b0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800fc82:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800fc84:	4618      	mov	r0, r3
 800fc86:	bd80      	pop	{r7, pc}
 800fc88:	200106bc 	.word	0x200106bc
 800fc8c:	2000fbe0 	.word	0x2000fbe0
 800fc90:	2000febc 	.word	0x2000febc

0800fc94 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800fc94:	b480      	push	{r7}
 800fc96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800fc98:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	46bd      	mov	sp, r7
 800fc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca2:	4770      	bx	lr

0800fca4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800fca4:	b480      	push	{r7}
 800fca6:	b083      	sub	sp, #12
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	4603      	mov	r3, r0
 800fcac:	6039      	str	r1, [r7, #0]
 800fcae:	71fb      	strb	r3, [r7, #7]
 800fcb0:	4613      	mov	r3, r2
 800fcb2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800fcb4:	79fb      	ldrb	r3, [r7, #7]
 800fcb6:	2b23      	cmp	r3, #35	; 0x23
 800fcb8:	d84a      	bhi.n	800fd50 <CDC_Control_FS+0xac>
 800fcba:	a201      	add	r2, pc, #4	; (adr r2, 800fcc0 <CDC_Control_FS+0x1c>)
 800fcbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcc0:	0800fd51 	.word	0x0800fd51
 800fcc4:	0800fd51 	.word	0x0800fd51
 800fcc8:	0800fd51 	.word	0x0800fd51
 800fccc:	0800fd51 	.word	0x0800fd51
 800fcd0:	0800fd51 	.word	0x0800fd51
 800fcd4:	0800fd51 	.word	0x0800fd51
 800fcd8:	0800fd51 	.word	0x0800fd51
 800fcdc:	0800fd51 	.word	0x0800fd51
 800fce0:	0800fd51 	.word	0x0800fd51
 800fce4:	0800fd51 	.word	0x0800fd51
 800fce8:	0800fd51 	.word	0x0800fd51
 800fcec:	0800fd51 	.word	0x0800fd51
 800fcf0:	0800fd51 	.word	0x0800fd51
 800fcf4:	0800fd51 	.word	0x0800fd51
 800fcf8:	0800fd51 	.word	0x0800fd51
 800fcfc:	0800fd51 	.word	0x0800fd51
 800fd00:	0800fd51 	.word	0x0800fd51
 800fd04:	0800fd51 	.word	0x0800fd51
 800fd08:	0800fd51 	.word	0x0800fd51
 800fd0c:	0800fd51 	.word	0x0800fd51
 800fd10:	0800fd51 	.word	0x0800fd51
 800fd14:	0800fd51 	.word	0x0800fd51
 800fd18:	0800fd51 	.word	0x0800fd51
 800fd1c:	0800fd51 	.word	0x0800fd51
 800fd20:	0800fd51 	.word	0x0800fd51
 800fd24:	0800fd51 	.word	0x0800fd51
 800fd28:	0800fd51 	.word	0x0800fd51
 800fd2c:	0800fd51 	.word	0x0800fd51
 800fd30:	0800fd51 	.word	0x0800fd51
 800fd34:	0800fd51 	.word	0x0800fd51
 800fd38:	0800fd51 	.word	0x0800fd51
 800fd3c:	0800fd51 	.word	0x0800fd51
 800fd40:	0800fd51 	.word	0x0800fd51
 800fd44:	0800fd51 	.word	0x0800fd51
 800fd48:	0800fd51 	.word	0x0800fd51
 800fd4c:	0800fd51 	.word	0x0800fd51
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800fd50:	bf00      	nop
  }

  return (USBD_OK);
 800fd52:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800fd54:	4618      	mov	r0, r3
 800fd56:	370c      	adds	r7, #12
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd5e:	4770      	bx	lr

0800fd60 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b082      	sub	sp, #8
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	6078      	str	r0, [r7, #4]
 800fd68:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800fd6a:	6879      	ldr	r1, [r7, #4]
 800fd6c:	4805      	ldr	r0, [pc, #20]	; (800fd84 <CDC_Receive_FS+0x24>)
 800fd6e:	f7fb fe1f 	bl	800b9b0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800fd72:	4804      	ldr	r0, [pc, #16]	; (800fd84 <CDC_Receive_FS+0x24>)
 800fd74:	f7fb fe3a 	bl	800b9ec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800fd78:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	3708      	adds	r7, #8
 800fd7e:	46bd      	mov	sp, r7
 800fd80:	bd80      	pop	{r7, pc}
 800fd82:	bf00      	nop
 800fd84:	2000fbe0 	.word	0x2000fbe0

0800fd88 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800fd88:	b480      	push	{r7}
 800fd8a:	b087      	sub	sp, #28
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	60f8      	str	r0, [r7, #12]
 800fd90:	60b9      	str	r1, [r7, #8]
 800fd92:	4613      	mov	r3, r2
 800fd94:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800fd96:	2300      	movs	r3, #0
 800fd98:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800fd9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fd9e:	4618      	mov	r0, r3
 800fda0:	371c      	adds	r7, #28
 800fda2:	46bd      	mov	sp, r7
 800fda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda8:	4770      	bx	lr
	...

0800fdac <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fdac:	b480      	push	{r7}
 800fdae:	b083      	sub	sp, #12
 800fdb0:	af00      	add	r7, sp, #0
 800fdb2:	4603      	mov	r3, r0
 800fdb4:	6039      	str	r1, [r7, #0]
 800fdb6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	2212      	movs	r2, #18
 800fdbc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800fdbe:	4b03      	ldr	r3, [pc, #12]	; (800fdcc <USBD_FS_DeviceDescriptor+0x20>)
}
 800fdc0:	4618      	mov	r0, r3
 800fdc2:	370c      	adds	r7, #12
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdca:	4770      	bx	lr
 800fdcc:	200000d0 	.word	0x200000d0

0800fdd0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fdd0:	b480      	push	{r7}
 800fdd2:	b083      	sub	sp, #12
 800fdd4:	af00      	add	r7, sp, #0
 800fdd6:	4603      	mov	r3, r0
 800fdd8:	6039      	str	r1, [r7, #0]
 800fdda:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800fddc:	683b      	ldr	r3, [r7, #0]
 800fdde:	2204      	movs	r2, #4
 800fde0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800fde2:	4b03      	ldr	r3, [pc, #12]	; (800fdf0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800fde4:	4618      	mov	r0, r3
 800fde6:	370c      	adds	r7, #12
 800fde8:	46bd      	mov	sp, r7
 800fdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdee:	4770      	bx	lr
 800fdf0:	200000e4 	.word	0x200000e4

0800fdf4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fdf4:	b580      	push	{r7, lr}
 800fdf6:	b082      	sub	sp, #8
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	4603      	mov	r3, r0
 800fdfc:	6039      	str	r1, [r7, #0]
 800fdfe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fe00:	79fb      	ldrb	r3, [r7, #7]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d105      	bne.n	800fe12 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800fe06:	683a      	ldr	r2, [r7, #0]
 800fe08:	4907      	ldr	r1, [pc, #28]	; (800fe28 <USBD_FS_ProductStrDescriptor+0x34>)
 800fe0a:	4808      	ldr	r0, [pc, #32]	; (800fe2c <USBD_FS_ProductStrDescriptor+0x38>)
 800fe0c:	f7fd f836 	bl	800ce7c <USBD_GetString>
 800fe10:	e004      	b.n	800fe1c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800fe12:	683a      	ldr	r2, [r7, #0]
 800fe14:	4904      	ldr	r1, [pc, #16]	; (800fe28 <USBD_FS_ProductStrDescriptor+0x34>)
 800fe16:	4805      	ldr	r0, [pc, #20]	; (800fe2c <USBD_FS_ProductStrDescriptor+0x38>)
 800fe18:	f7fd f830 	bl	800ce7c <USBD_GetString>
  }
  return USBD_StrDesc;
 800fe1c:	4b02      	ldr	r3, [pc, #8]	; (800fe28 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800fe1e:	4618      	mov	r0, r3
 800fe20:	3708      	adds	r7, #8
 800fe22:	46bd      	mov	sp, r7
 800fe24:	bd80      	pop	{r7, pc}
 800fe26:	bf00      	nop
 800fe28:	20010ebc 	.word	0x20010ebc
 800fe2c:	0801c794 	.word	0x0801c794

0800fe30 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fe30:	b580      	push	{r7, lr}
 800fe32:	b082      	sub	sp, #8
 800fe34:	af00      	add	r7, sp, #0
 800fe36:	4603      	mov	r3, r0
 800fe38:	6039      	str	r1, [r7, #0]
 800fe3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800fe3c:	683a      	ldr	r2, [r7, #0]
 800fe3e:	4904      	ldr	r1, [pc, #16]	; (800fe50 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800fe40:	4804      	ldr	r0, [pc, #16]	; (800fe54 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800fe42:	f7fd f81b 	bl	800ce7c <USBD_GetString>
  return USBD_StrDesc;
 800fe46:	4b02      	ldr	r3, [pc, #8]	; (800fe50 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800fe48:	4618      	mov	r0, r3
 800fe4a:	3708      	adds	r7, #8
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	bd80      	pop	{r7, pc}
 800fe50:	20010ebc 	.word	0x20010ebc
 800fe54:	0801c7a0 	.word	0x0801c7a0

0800fe58 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fe58:	b580      	push	{r7, lr}
 800fe5a:	b082      	sub	sp, #8
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	4603      	mov	r3, r0
 800fe60:	6039      	str	r1, [r7, #0]
 800fe62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800fe64:	683b      	ldr	r3, [r7, #0]
 800fe66:	221a      	movs	r2, #26
 800fe68:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800fe6a:	f000 f843 	bl	800fef4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800fe6e:	4b02      	ldr	r3, [pc, #8]	; (800fe78 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800fe70:	4618      	mov	r0, r3
 800fe72:	3708      	adds	r7, #8
 800fe74:	46bd      	mov	sp, r7
 800fe76:	bd80      	pop	{r7, pc}
 800fe78:	200000e8 	.word	0x200000e8

0800fe7c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800fe7c:	b580      	push	{r7, lr}
 800fe7e:	b082      	sub	sp, #8
 800fe80:	af00      	add	r7, sp, #0
 800fe82:	4603      	mov	r3, r0
 800fe84:	6039      	str	r1, [r7, #0]
 800fe86:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800fe88:	79fb      	ldrb	r3, [r7, #7]
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d105      	bne.n	800fe9a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800fe8e:	683a      	ldr	r2, [r7, #0]
 800fe90:	4907      	ldr	r1, [pc, #28]	; (800feb0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800fe92:	4808      	ldr	r0, [pc, #32]	; (800feb4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800fe94:	f7fc fff2 	bl	800ce7c <USBD_GetString>
 800fe98:	e004      	b.n	800fea4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800fe9a:	683a      	ldr	r2, [r7, #0]
 800fe9c:	4904      	ldr	r1, [pc, #16]	; (800feb0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800fe9e:	4805      	ldr	r0, [pc, #20]	; (800feb4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800fea0:	f7fc ffec 	bl	800ce7c <USBD_GetString>
  }
  return USBD_StrDesc;
 800fea4:	4b02      	ldr	r3, [pc, #8]	; (800feb0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800fea6:	4618      	mov	r0, r3
 800fea8:	3708      	adds	r7, #8
 800feaa:	46bd      	mov	sp, r7
 800feac:	bd80      	pop	{r7, pc}
 800feae:	bf00      	nop
 800feb0:	20010ebc 	.word	0x20010ebc
 800feb4:	0801c7a8 	.word	0x0801c7a8

0800feb8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800feb8:	b580      	push	{r7, lr}
 800feba:	b082      	sub	sp, #8
 800febc:	af00      	add	r7, sp, #0
 800febe:	4603      	mov	r3, r0
 800fec0:	6039      	str	r1, [r7, #0]
 800fec2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800fec4:	79fb      	ldrb	r3, [r7, #7]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d105      	bne.n	800fed6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800feca:	683a      	ldr	r2, [r7, #0]
 800fecc:	4907      	ldr	r1, [pc, #28]	; (800feec <USBD_FS_InterfaceStrDescriptor+0x34>)
 800fece:	4808      	ldr	r0, [pc, #32]	; (800fef0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800fed0:	f7fc ffd4 	bl	800ce7c <USBD_GetString>
 800fed4:	e004      	b.n	800fee0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800fed6:	683a      	ldr	r2, [r7, #0]
 800fed8:	4904      	ldr	r1, [pc, #16]	; (800feec <USBD_FS_InterfaceStrDescriptor+0x34>)
 800feda:	4805      	ldr	r0, [pc, #20]	; (800fef0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800fedc:	f7fc ffce 	bl	800ce7c <USBD_GetString>
  }
  return USBD_StrDesc;
 800fee0:	4b02      	ldr	r3, [pc, #8]	; (800feec <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800fee2:	4618      	mov	r0, r3
 800fee4:	3708      	adds	r7, #8
 800fee6:	46bd      	mov	sp, r7
 800fee8:	bd80      	pop	{r7, pc}
 800feea:	bf00      	nop
 800feec:	20010ebc 	.word	0x20010ebc
 800fef0:	0801c7b4 	.word	0x0801c7b4

0800fef4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b084      	sub	sp, #16
 800fef8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800fefa:	4b0f      	ldr	r3, [pc, #60]	; (800ff38 <Get_SerialNum+0x44>)
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ff00:	4b0e      	ldr	r3, [pc, #56]	; (800ff3c <Get_SerialNum+0x48>)
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ff06:	4b0e      	ldr	r3, [pc, #56]	; (800ff40 <Get_SerialNum+0x4c>)
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ff0c:	68fa      	ldr	r2, [r7, #12]
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	4413      	add	r3, r2
 800ff12:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d009      	beq.n	800ff2e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ff1a:	2208      	movs	r2, #8
 800ff1c:	4909      	ldr	r1, [pc, #36]	; (800ff44 <Get_SerialNum+0x50>)
 800ff1e:	68f8      	ldr	r0, [r7, #12]
 800ff20:	f000 f814 	bl	800ff4c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ff24:	2204      	movs	r2, #4
 800ff26:	4908      	ldr	r1, [pc, #32]	; (800ff48 <Get_SerialNum+0x54>)
 800ff28:	68b8      	ldr	r0, [r7, #8]
 800ff2a:	f000 f80f 	bl	800ff4c <IntToUnicode>
  }
}
 800ff2e:	bf00      	nop
 800ff30:	3710      	adds	r7, #16
 800ff32:	46bd      	mov	sp, r7
 800ff34:	bd80      	pop	{r7, pc}
 800ff36:	bf00      	nop
 800ff38:	1fff7a10 	.word	0x1fff7a10
 800ff3c:	1fff7a14 	.word	0x1fff7a14
 800ff40:	1fff7a18 	.word	0x1fff7a18
 800ff44:	200000ea 	.word	0x200000ea
 800ff48:	200000fa 	.word	0x200000fa

0800ff4c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ff4c:	b480      	push	{r7}
 800ff4e:	b087      	sub	sp, #28
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	60f8      	str	r0, [r7, #12]
 800ff54:	60b9      	str	r1, [r7, #8]
 800ff56:	4613      	mov	r3, r2
 800ff58:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ff5a:	2300      	movs	r3, #0
 800ff5c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ff5e:	2300      	movs	r3, #0
 800ff60:	75fb      	strb	r3, [r7, #23]
 800ff62:	e027      	b.n	800ffb4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	0f1b      	lsrs	r3, r3, #28
 800ff68:	2b09      	cmp	r3, #9
 800ff6a:	d80b      	bhi.n	800ff84 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	0f1b      	lsrs	r3, r3, #28
 800ff70:	b2da      	uxtb	r2, r3
 800ff72:	7dfb      	ldrb	r3, [r7, #23]
 800ff74:	005b      	lsls	r3, r3, #1
 800ff76:	4619      	mov	r1, r3
 800ff78:	68bb      	ldr	r3, [r7, #8]
 800ff7a:	440b      	add	r3, r1
 800ff7c:	3230      	adds	r2, #48	; 0x30
 800ff7e:	b2d2      	uxtb	r2, r2
 800ff80:	701a      	strb	r2, [r3, #0]
 800ff82:	e00a      	b.n	800ff9a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	0f1b      	lsrs	r3, r3, #28
 800ff88:	b2da      	uxtb	r2, r3
 800ff8a:	7dfb      	ldrb	r3, [r7, #23]
 800ff8c:	005b      	lsls	r3, r3, #1
 800ff8e:	4619      	mov	r1, r3
 800ff90:	68bb      	ldr	r3, [r7, #8]
 800ff92:	440b      	add	r3, r1
 800ff94:	3237      	adds	r2, #55	; 0x37
 800ff96:	b2d2      	uxtb	r2, r2
 800ff98:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	011b      	lsls	r3, r3, #4
 800ff9e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ffa0:	7dfb      	ldrb	r3, [r7, #23]
 800ffa2:	005b      	lsls	r3, r3, #1
 800ffa4:	3301      	adds	r3, #1
 800ffa6:	68ba      	ldr	r2, [r7, #8]
 800ffa8:	4413      	add	r3, r2
 800ffaa:	2200      	movs	r2, #0
 800ffac:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ffae:	7dfb      	ldrb	r3, [r7, #23]
 800ffb0:	3301      	adds	r3, #1
 800ffb2:	75fb      	strb	r3, [r7, #23]
 800ffb4:	7dfa      	ldrb	r2, [r7, #23]
 800ffb6:	79fb      	ldrb	r3, [r7, #7]
 800ffb8:	429a      	cmp	r2, r3
 800ffba:	d3d3      	bcc.n	800ff64 <IntToUnicode+0x18>
  }
}
 800ffbc:	bf00      	nop
 800ffbe:	bf00      	nop
 800ffc0:	371c      	adds	r7, #28
 800ffc2:	46bd      	mov	sp, r7
 800ffc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffc8:	4770      	bx	lr
	...

0800ffcc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ffcc:	b580      	push	{r7, lr}
 800ffce:	b08a      	sub	sp, #40	; 0x28
 800ffd0:	af00      	add	r7, sp, #0
 800ffd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ffd4:	f107 0314 	add.w	r3, r7, #20
 800ffd8:	2200      	movs	r2, #0
 800ffda:	601a      	str	r2, [r3, #0]
 800ffdc:	605a      	str	r2, [r3, #4]
 800ffde:	609a      	str	r2, [r3, #8]
 800ffe0:	60da      	str	r2, [r3, #12]
 800ffe2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ffec:	d13a      	bne.n	8010064 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ffee:	2300      	movs	r3, #0
 800fff0:	613b      	str	r3, [r7, #16]
 800fff2:	4b1e      	ldr	r3, [pc, #120]	; (801006c <HAL_PCD_MspInit+0xa0>)
 800fff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fff6:	4a1d      	ldr	r2, [pc, #116]	; (801006c <HAL_PCD_MspInit+0xa0>)
 800fff8:	f043 0301 	orr.w	r3, r3, #1
 800fffc:	6313      	str	r3, [r2, #48]	; 0x30
 800fffe:	4b1b      	ldr	r3, [pc, #108]	; (801006c <HAL_PCD_MspInit+0xa0>)
 8010000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010002:	f003 0301 	and.w	r3, r3, #1
 8010006:	613b      	str	r3, [r7, #16]
 8010008:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801000a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 801000e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010010:	2302      	movs	r3, #2
 8010012:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010014:	2300      	movs	r3, #0
 8010016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010018:	2303      	movs	r3, #3
 801001a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801001c:	230a      	movs	r3, #10
 801001e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010020:	f107 0314 	add.w	r3, r7, #20
 8010024:	4619      	mov	r1, r3
 8010026:	4812      	ldr	r0, [pc, #72]	; (8010070 <HAL_PCD_MspInit+0xa4>)
 8010028:	f7f4 fbce 	bl	80047c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801002c:	4b0f      	ldr	r3, [pc, #60]	; (801006c <HAL_PCD_MspInit+0xa0>)
 801002e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010030:	4a0e      	ldr	r2, [pc, #56]	; (801006c <HAL_PCD_MspInit+0xa0>)
 8010032:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010036:	6353      	str	r3, [r2, #52]	; 0x34
 8010038:	2300      	movs	r3, #0
 801003a:	60fb      	str	r3, [r7, #12]
 801003c:	4b0b      	ldr	r3, [pc, #44]	; (801006c <HAL_PCD_MspInit+0xa0>)
 801003e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010040:	4a0a      	ldr	r2, [pc, #40]	; (801006c <HAL_PCD_MspInit+0xa0>)
 8010042:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010046:	6453      	str	r3, [r2, #68]	; 0x44
 8010048:	4b08      	ldr	r3, [pc, #32]	; (801006c <HAL_PCD_MspInit+0xa0>)
 801004a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801004c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010050:	60fb      	str	r3, [r7, #12]
 8010052:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8010054:	2200      	movs	r2, #0
 8010056:	2105      	movs	r1, #5
 8010058:	2043      	movs	r0, #67	; 0x43
 801005a:	f7f3 ff6d 	bl	8003f38 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801005e:	2043      	movs	r0, #67	; 0x43
 8010060:	f7f3 ff86 	bl	8003f70 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010064:	bf00      	nop
 8010066:	3728      	adds	r7, #40	; 0x28
 8010068:	46bd      	mov	sp, r7
 801006a:	bd80      	pop	{r7, pc}
 801006c:	40023800 	.word	0x40023800
 8010070:	40020000 	.word	0x40020000

08010074 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010074:	b580      	push	{r7, lr}
 8010076:	b082      	sub	sp, #8
 8010078:	af00      	add	r7, sp, #0
 801007a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8010088:	4619      	mov	r1, r3
 801008a:	4610      	mov	r0, r2
 801008c:	f7fb fd97 	bl	800bbbe <USBD_LL_SetupStage>
}
 8010090:	bf00      	nop
 8010092:	3708      	adds	r7, #8
 8010094:	46bd      	mov	sp, r7
 8010096:	bd80      	pop	{r7, pc}

08010098 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b082      	sub	sp, #8
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]
 80100a0:	460b      	mov	r3, r1
 80100a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80100aa:	78fa      	ldrb	r2, [r7, #3]
 80100ac:	6879      	ldr	r1, [r7, #4]
 80100ae:	4613      	mov	r3, r2
 80100b0:	00db      	lsls	r3, r3, #3
 80100b2:	4413      	add	r3, r2
 80100b4:	009b      	lsls	r3, r3, #2
 80100b6:	440b      	add	r3, r1
 80100b8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80100bc:	681a      	ldr	r2, [r3, #0]
 80100be:	78fb      	ldrb	r3, [r7, #3]
 80100c0:	4619      	mov	r1, r3
 80100c2:	f7fb fdd1 	bl	800bc68 <USBD_LL_DataOutStage>
}
 80100c6:	bf00      	nop
 80100c8:	3708      	adds	r7, #8
 80100ca:	46bd      	mov	sp, r7
 80100cc:	bd80      	pop	{r7, pc}

080100ce <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80100ce:	b580      	push	{r7, lr}
 80100d0:	b082      	sub	sp, #8
 80100d2:	af00      	add	r7, sp, #0
 80100d4:	6078      	str	r0, [r7, #4]
 80100d6:	460b      	mov	r3, r1
 80100d8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80100e0:	78fa      	ldrb	r2, [r7, #3]
 80100e2:	6879      	ldr	r1, [r7, #4]
 80100e4:	4613      	mov	r3, r2
 80100e6:	00db      	lsls	r3, r3, #3
 80100e8:	4413      	add	r3, r2
 80100ea:	009b      	lsls	r3, r3, #2
 80100ec:	440b      	add	r3, r1
 80100ee:	334c      	adds	r3, #76	; 0x4c
 80100f0:	681a      	ldr	r2, [r3, #0]
 80100f2:	78fb      	ldrb	r3, [r7, #3]
 80100f4:	4619      	mov	r1, r3
 80100f6:	f7fb fe6a 	bl	800bdce <USBD_LL_DataInStage>
}
 80100fa:	bf00      	nop
 80100fc:	3708      	adds	r7, #8
 80100fe:	46bd      	mov	sp, r7
 8010100:	bd80      	pop	{r7, pc}

08010102 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010102:	b580      	push	{r7, lr}
 8010104:	b082      	sub	sp, #8
 8010106:	af00      	add	r7, sp, #0
 8010108:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010110:	4618      	mov	r0, r3
 8010112:	f7fb ff9e 	bl	800c052 <USBD_LL_SOF>
}
 8010116:	bf00      	nop
 8010118:	3708      	adds	r7, #8
 801011a:	46bd      	mov	sp, r7
 801011c:	bd80      	pop	{r7, pc}

0801011e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801011e:	b580      	push	{r7, lr}
 8010120:	b084      	sub	sp, #16
 8010122:	af00      	add	r7, sp, #0
 8010124:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010126:	2301      	movs	r3, #1
 8010128:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	68db      	ldr	r3, [r3, #12]
 801012e:	2b00      	cmp	r3, #0
 8010130:	d102      	bne.n	8010138 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010132:	2300      	movs	r3, #0
 8010134:	73fb      	strb	r3, [r7, #15]
 8010136:	e008      	b.n	801014a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	68db      	ldr	r3, [r3, #12]
 801013c:	2b02      	cmp	r3, #2
 801013e:	d102      	bne.n	8010146 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010140:	2301      	movs	r3, #1
 8010142:	73fb      	strb	r3, [r7, #15]
 8010144:	e001      	b.n	801014a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010146:	f7f1 fe8d 	bl	8001e64 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010150:	7bfa      	ldrb	r2, [r7, #15]
 8010152:	4611      	mov	r1, r2
 8010154:	4618      	mov	r0, r3
 8010156:	f7fb ff3e 	bl	800bfd6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8010160:	4618      	mov	r0, r3
 8010162:	f7fb fee6 	bl	800bf32 <USBD_LL_Reset>
}
 8010166:	bf00      	nop
 8010168:	3710      	adds	r7, #16
 801016a:	46bd      	mov	sp, r7
 801016c:	bd80      	pop	{r7, pc}
	...

08010170 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010170:	b580      	push	{r7, lr}
 8010172:	b082      	sub	sp, #8
 8010174:	af00      	add	r7, sp, #0
 8010176:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801017e:	4618      	mov	r0, r3
 8010180:	f7fb ff39 	bl	800bff6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	681b      	ldr	r3, [r3, #0]
 8010188:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	687a      	ldr	r2, [r7, #4]
 8010190:	6812      	ldr	r2, [r2, #0]
 8010192:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010196:	f043 0301 	orr.w	r3, r3, #1
 801019a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	6a1b      	ldr	r3, [r3, #32]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d005      	beq.n	80101b0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80101a4:	4b04      	ldr	r3, [pc, #16]	; (80101b8 <HAL_PCD_SuspendCallback+0x48>)
 80101a6:	691b      	ldr	r3, [r3, #16]
 80101a8:	4a03      	ldr	r2, [pc, #12]	; (80101b8 <HAL_PCD_SuspendCallback+0x48>)
 80101aa:	f043 0306 	orr.w	r3, r3, #6
 80101ae:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80101b0:	bf00      	nop
 80101b2:	3708      	adds	r7, #8
 80101b4:	46bd      	mov	sp, r7
 80101b6:	bd80      	pop	{r7, pc}
 80101b8:	e000ed00 	.word	0xe000ed00

080101bc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b082      	sub	sp, #8
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80101ca:	4618      	mov	r0, r3
 80101cc:	f7fb ff29 	bl	800c022 <USBD_LL_Resume>
}
 80101d0:	bf00      	nop
 80101d2:	3708      	adds	r7, #8
 80101d4:	46bd      	mov	sp, r7
 80101d6:	bd80      	pop	{r7, pc}

080101d8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101d8:	b580      	push	{r7, lr}
 80101da:	b082      	sub	sp, #8
 80101dc:	af00      	add	r7, sp, #0
 80101de:	6078      	str	r0, [r7, #4]
 80101e0:	460b      	mov	r3, r1
 80101e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80101ea:	78fa      	ldrb	r2, [r7, #3]
 80101ec:	4611      	mov	r1, r2
 80101ee:	4618      	mov	r0, r3
 80101f0:	f7fb ff81 	bl	800c0f6 <USBD_LL_IsoOUTIncomplete>
}
 80101f4:	bf00      	nop
 80101f6:	3708      	adds	r7, #8
 80101f8:	46bd      	mov	sp, r7
 80101fa:	bd80      	pop	{r7, pc}

080101fc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80101fc:	b580      	push	{r7, lr}
 80101fe:	b082      	sub	sp, #8
 8010200:	af00      	add	r7, sp, #0
 8010202:	6078      	str	r0, [r7, #4]
 8010204:	460b      	mov	r3, r1
 8010206:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801020e:	78fa      	ldrb	r2, [r7, #3]
 8010210:	4611      	mov	r1, r2
 8010212:	4618      	mov	r0, r3
 8010214:	f7fb ff3d 	bl	800c092 <USBD_LL_IsoINIncomplete>
}
 8010218:	bf00      	nop
 801021a:	3708      	adds	r7, #8
 801021c:	46bd      	mov	sp, r7
 801021e:	bd80      	pop	{r7, pc}

08010220 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010220:	b580      	push	{r7, lr}
 8010222:	b082      	sub	sp, #8
 8010224:	af00      	add	r7, sp, #0
 8010226:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801022e:	4618      	mov	r0, r3
 8010230:	f7fb ff93 	bl	800c15a <USBD_LL_DevConnected>
}
 8010234:	bf00      	nop
 8010236:	3708      	adds	r7, #8
 8010238:	46bd      	mov	sp, r7
 801023a:	bd80      	pop	{r7, pc}

0801023c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801023c:	b580      	push	{r7, lr}
 801023e:	b082      	sub	sp, #8
 8010240:	af00      	add	r7, sp, #0
 8010242:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801024a:	4618      	mov	r0, r3
 801024c:	f7fb ff90 	bl	800c170 <USBD_LL_DevDisconnected>
}
 8010250:	bf00      	nop
 8010252:	3708      	adds	r7, #8
 8010254:	46bd      	mov	sp, r7
 8010256:	bd80      	pop	{r7, pc}

08010258 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010258:	b580      	push	{r7, lr}
 801025a:	b082      	sub	sp, #8
 801025c:	af00      	add	r7, sp, #0
 801025e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	781b      	ldrb	r3, [r3, #0]
 8010264:	2b00      	cmp	r3, #0
 8010266:	d13c      	bne.n	80102e2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8010268:	4a20      	ldr	r2, [pc, #128]	; (80102ec <USBD_LL_Init+0x94>)
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	4a1e      	ldr	r2, [pc, #120]	; (80102ec <USBD_LL_Init+0x94>)
 8010274:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010278:	4b1c      	ldr	r3, [pc, #112]	; (80102ec <USBD_LL_Init+0x94>)
 801027a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801027e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8010280:	4b1a      	ldr	r3, [pc, #104]	; (80102ec <USBD_LL_Init+0x94>)
 8010282:	2204      	movs	r2, #4
 8010284:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010286:	4b19      	ldr	r3, [pc, #100]	; (80102ec <USBD_LL_Init+0x94>)
 8010288:	2202      	movs	r2, #2
 801028a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801028c:	4b17      	ldr	r3, [pc, #92]	; (80102ec <USBD_LL_Init+0x94>)
 801028e:	2200      	movs	r2, #0
 8010290:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010292:	4b16      	ldr	r3, [pc, #88]	; (80102ec <USBD_LL_Init+0x94>)
 8010294:	2202      	movs	r2, #2
 8010296:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010298:	4b14      	ldr	r3, [pc, #80]	; (80102ec <USBD_LL_Init+0x94>)
 801029a:	2200      	movs	r2, #0
 801029c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801029e:	4b13      	ldr	r3, [pc, #76]	; (80102ec <USBD_LL_Init+0x94>)
 80102a0:	2200      	movs	r2, #0
 80102a2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80102a4:	4b11      	ldr	r3, [pc, #68]	; (80102ec <USBD_LL_Init+0x94>)
 80102a6:	2200      	movs	r2, #0
 80102a8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80102aa:	4b10      	ldr	r3, [pc, #64]	; (80102ec <USBD_LL_Init+0x94>)
 80102ac:	2200      	movs	r2, #0
 80102ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80102b0:	4b0e      	ldr	r3, [pc, #56]	; (80102ec <USBD_LL_Init+0x94>)
 80102b2:	2200      	movs	r2, #0
 80102b4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80102b6:	480d      	ldr	r0, [pc, #52]	; (80102ec <USBD_LL_Init+0x94>)
 80102b8:	f7f4 fd80 	bl	8004dbc <HAL_PCD_Init>
 80102bc:	4603      	mov	r3, r0
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d001      	beq.n	80102c6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80102c2:	f7f1 fdcf 	bl	8001e64 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80102c6:	2180      	movs	r1, #128	; 0x80
 80102c8:	4808      	ldr	r0, [pc, #32]	; (80102ec <USBD_LL_Init+0x94>)
 80102ca:	f7f5 ffd8 	bl	800627e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80102ce:	2240      	movs	r2, #64	; 0x40
 80102d0:	2100      	movs	r1, #0
 80102d2:	4806      	ldr	r0, [pc, #24]	; (80102ec <USBD_LL_Init+0x94>)
 80102d4:	f7f5 ff8c 	bl	80061f0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80102d8:	2280      	movs	r2, #128	; 0x80
 80102da:	2101      	movs	r1, #1
 80102dc:	4803      	ldr	r0, [pc, #12]	; (80102ec <USBD_LL_Init+0x94>)
 80102de:	f7f5 ff87 	bl	80061f0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80102e2:	2300      	movs	r3, #0
}
 80102e4:	4618      	mov	r0, r3
 80102e6:	3708      	adds	r7, #8
 80102e8:	46bd      	mov	sp, r7
 80102ea:	bd80      	pop	{r7, pc}
 80102ec:	200110bc 	.word	0x200110bc

080102f0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80102f0:	b580      	push	{r7, lr}
 80102f2:	b084      	sub	sp, #16
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80102f8:	2300      	movs	r3, #0
 80102fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80102fc:	2300      	movs	r3, #0
 80102fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010306:	4618      	mov	r0, r3
 8010308:	f7f4 fe75 	bl	8004ff6 <HAL_PCD_Start>
 801030c:	4603      	mov	r3, r0
 801030e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010310:	7bfb      	ldrb	r3, [r7, #15]
 8010312:	4618      	mov	r0, r3
 8010314:	f000 f942 	bl	801059c <USBD_Get_USB_Status>
 8010318:	4603      	mov	r3, r0
 801031a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801031c:	7bbb      	ldrb	r3, [r7, #14]
}
 801031e:	4618      	mov	r0, r3
 8010320:	3710      	adds	r7, #16
 8010322:	46bd      	mov	sp, r7
 8010324:	bd80      	pop	{r7, pc}

08010326 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010326:	b580      	push	{r7, lr}
 8010328:	b084      	sub	sp, #16
 801032a:	af00      	add	r7, sp, #0
 801032c:	6078      	str	r0, [r7, #4]
 801032e:	4608      	mov	r0, r1
 8010330:	4611      	mov	r1, r2
 8010332:	461a      	mov	r2, r3
 8010334:	4603      	mov	r3, r0
 8010336:	70fb      	strb	r3, [r7, #3]
 8010338:	460b      	mov	r3, r1
 801033a:	70bb      	strb	r3, [r7, #2]
 801033c:	4613      	mov	r3, r2
 801033e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010340:	2300      	movs	r3, #0
 8010342:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010344:	2300      	movs	r3, #0
 8010346:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801034e:	78bb      	ldrb	r3, [r7, #2]
 8010350:	883a      	ldrh	r2, [r7, #0]
 8010352:	78f9      	ldrb	r1, [r7, #3]
 8010354:	f7f5 fb46 	bl	80059e4 <HAL_PCD_EP_Open>
 8010358:	4603      	mov	r3, r0
 801035a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801035c:	7bfb      	ldrb	r3, [r7, #15]
 801035e:	4618      	mov	r0, r3
 8010360:	f000 f91c 	bl	801059c <USBD_Get_USB_Status>
 8010364:	4603      	mov	r3, r0
 8010366:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010368:	7bbb      	ldrb	r3, [r7, #14]
}
 801036a:	4618      	mov	r0, r3
 801036c:	3710      	adds	r7, #16
 801036e:	46bd      	mov	sp, r7
 8010370:	bd80      	pop	{r7, pc}

08010372 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010372:	b580      	push	{r7, lr}
 8010374:	b084      	sub	sp, #16
 8010376:	af00      	add	r7, sp, #0
 8010378:	6078      	str	r0, [r7, #4]
 801037a:	460b      	mov	r3, r1
 801037c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801037e:	2300      	movs	r3, #0
 8010380:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010382:	2300      	movs	r3, #0
 8010384:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801038c:	78fa      	ldrb	r2, [r7, #3]
 801038e:	4611      	mov	r1, r2
 8010390:	4618      	mov	r0, r3
 8010392:	f7f5 fb8f 	bl	8005ab4 <HAL_PCD_EP_Close>
 8010396:	4603      	mov	r3, r0
 8010398:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801039a:	7bfb      	ldrb	r3, [r7, #15]
 801039c:	4618      	mov	r0, r3
 801039e:	f000 f8fd 	bl	801059c <USBD_Get_USB_Status>
 80103a2:	4603      	mov	r3, r0
 80103a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80103a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80103a8:	4618      	mov	r0, r3
 80103aa:	3710      	adds	r7, #16
 80103ac:	46bd      	mov	sp, r7
 80103ae:	bd80      	pop	{r7, pc}

080103b0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80103b0:	b580      	push	{r7, lr}
 80103b2:	b084      	sub	sp, #16
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	6078      	str	r0, [r7, #4]
 80103b8:	460b      	mov	r3, r1
 80103ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103bc:	2300      	movs	r3, #0
 80103be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103c0:	2300      	movs	r3, #0
 80103c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80103ca:	78fa      	ldrb	r2, [r7, #3]
 80103cc:	4611      	mov	r1, r2
 80103ce:	4618      	mov	r0, r3
 80103d0:	f7f5 fc67 	bl	8005ca2 <HAL_PCD_EP_SetStall>
 80103d4:	4603      	mov	r3, r0
 80103d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80103d8:	7bfb      	ldrb	r3, [r7, #15]
 80103da:	4618      	mov	r0, r3
 80103dc:	f000 f8de 	bl	801059c <USBD_Get_USB_Status>
 80103e0:	4603      	mov	r3, r0
 80103e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80103e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80103e6:	4618      	mov	r0, r3
 80103e8:	3710      	adds	r7, #16
 80103ea:	46bd      	mov	sp, r7
 80103ec:	bd80      	pop	{r7, pc}

080103ee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80103ee:	b580      	push	{r7, lr}
 80103f0:	b084      	sub	sp, #16
 80103f2:	af00      	add	r7, sp, #0
 80103f4:	6078      	str	r0, [r7, #4]
 80103f6:	460b      	mov	r3, r1
 80103f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80103fa:	2300      	movs	r3, #0
 80103fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80103fe:	2300      	movs	r3, #0
 8010400:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010408:	78fa      	ldrb	r2, [r7, #3]
 801040a:	4611      	mov	r1, r2
 801040c:	4618      	mov	r0, r3
 801040e:	f7f5 fcac 	bl	8005d6a <HAL_PCD_EP_ClrStall>
 8010412:	4603      	mov	r3, r0
 8010414:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010416:	7bfb      	ldrb	r3, [r7, #15]
 8010418:	4618      	mov	r0, r3
 801041a:	f000 f8bf 	bl	801059c <USBD_Get_USB_Status>
 801041e:	4603      	mov	r3, r0
 8010420:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010422:	7bbb      	ldrb	r3, [r7, #14]
}
 8010424:	4618      	mov	r0, r3
 8010426:	3710      	adds	r7, #16
 8010428:	46bd      	mov	sp, r7
 801042a:	bd80      	pop	{r7, pc}

0801042c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801042c:	b480      	push	{r7}
 801042e:	b085      	sub	sp, #20
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
 8010434:	460b      	mov	r3, r1
 8010436:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801043e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010440:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010444:	2b00      	cmp	r3, #0
 8010446:	da0b      	bge.n	8010460 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010448:	78fb      	ldrb	r3, [r7, #3]
 801044a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801044e:	68f9      	ldr	r1, [r7, #12]
 8010450:	4613      	mov	r3, r2
 8010452:	00db      	lsls	r3, r3, #3
 8010454:	4413      	add	r3, r2
 8010456:	009b      	lsls	r3, r3, #2
 8010458:	440b      	add	r3, r1
 801045a:	333e      	adds	r3, #62	; 0x3e
 801045c:	781b      	ldrb	r3, [r3, #0]
 801045e:	e00b      	b.n	8010478 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010460:	78fb      	ldrb	r3, [r7, #3]
 8010462:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010466:	68f9      	ldr	r1, [r7, #12]
 8010468:	4613      	mov	r3, r2
 801046a:	00db      	lsls	r3, r3, #3
 801046c:	4413      	add	r3, r2
 801046e:	009b      	lsls	r3, r3, #2
 8010470:	440b      	add	r3, r1
 8010472:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8010476:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010478:	4618      	mov	r0, r3
 801047a:	3714      	adds	r7, #20
 801047c:	46bd      	mov	sp, r7
 801047e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010482:	4770      	bx	lr

08010484 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010484:	b580      	push	{r7, lr}
 8010486:	b084      	sub	sp, #16
 8010488:	af00      	add	r7, sp, #0
 801048a:	6078      	str	r0, [r7, #4]
 801048c:	460b      	mov	r3, r1
 801048e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010490:	2300      	movs	r3, #0
 8010492:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010494:	2300      	movs	r3, #0
 8010496:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801049e:	78fa      	ldrb	r2, [r7, #3]
 80104a0:	4611      	mov	r1, r2
 80104a2:	4618      	mov	r0, r3
 80104a4:	f7f5 fa79 	bl	800599a <HAL_PCD_SetAddress>
 80104a8:	4603      	mov	r3, r0
 80104aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80104ac:	7bfb      	ldrb	r3, [r7, #15]
 80104ae:	4618      	mov	r0, r3
 80104b0:	f000 f874 	bl	801059c <USBD_Get_USB_Status>
 80104b4:	4603      	mov	r3, r0
 80104b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80104b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80104ba:	4618      	mov	r0, r3
 80104bc:	3710      	adds	r7, #16
 80104be:	46bd      	mov	sp, r7
 80104c0:	bd80      	pop	{r7, pc}

080104c2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80104c2:	b580      	push	{r7, lr}
 80104c4:	b086      	sub	sp, #24
 80104c6:	af00      	add	r7, sp, #0
 80104c8:	60f8      	str	r0, [r7, #12]
 80104ca:	607a      	str	r2, [r7, #4]
 80104cc:	603b      	str	r3, [r7, #0]
 80104ce:	460b      	mov	r3, r1
 80104d0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80104d2:	2300      	movs	r3, #0
 80104d4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80104d6:	2300      	movs	r3, #0
 80104d8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80104e0:	7af9      	ldrb	r1, [r7, #11]
 80104e2:	683b      	ldr	r3, [r7, #0]
 80104e4:	687a      	ldr	r2, [r7, #4]
 80104e6:	f7f5 fb92 	bl	8005c0e <HAL_PCD_EP_Transmit>
 80104ea:	4603      	mov	r3, r0
 80104ec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80104ee:	7dfb      	ldrb	r3, [r7, #23]
 80104f0:	4618      	mov	r0, r3
 80104f2:	f000 f853 	bl	801059c <USBD_Get_USB_Status>
 80104f6:	4603      	mov	r3, r0
 80104f8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80104fa:	7dbb      	ldrb	r3, [r7, #22]
}
 80104fc:	4618      	mov	r0, r3
 80104fe:	3718      	adds	r7, #24
 8010500:	46bd      	mov	sp, r7
 8010502:	bd80      	pop	{r7, pc}

08010504 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b086      	sub	sp, #24
 8010508:	af00      	add	r7, sp, #0
 801050a:	60f8      	str	r0, [r7, #12]
 801050c:	607a      	str	r2, [r7, #4]
 801050e:	603b      	str	r3, [r7, #0]
 8010510:	460b      	mov	r3, r1
 8010512:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010514:	2300      	movs	r3, #0
 8010516:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010518:	2300      	movs	r3, #0
 801051a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8010522:	7af9      	ldrb	r1, [r7, #11]
 8010524:	683b      	ldr	r3, [r7, #0]
 8010526:	687a      	ldr	r2, [r7, #4]
 8010528:	f7f5 fb0e 	bl	8005b48 <HAL_PCD_EP_Receive>
 801052c:	4603      	mov	r3, r0
 801052e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010530:	7dfb      	ldrb	r3, [r7, #23]
 8010532:	4618      	mov	r0, r3
 8010534:	f000 f832 	bl	801059c <USBD_Get_USB_Status>
 8010538:	4603      	mov	r3, r0
 801053a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801053c:	7dbb      	ldrb	r3, [r7, #22]
}
 801053e:	4618      	mov	r0, r3
 8010540:	3718      	adds	r7, #24
 8010542:	46bd      	mov	sp, r7
 8010544:	bd80      	pop	{r7, pc}

08010546 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010546:	b580      	push	{r7, lr}
 8010548:	b082      	sub	sp, #8
 801054a:	af00      	add	r7, sp, #0
 801054c:	6078      	str	r0, [r7, #4]
 801054e:	460b      	mov	r3, r1
 8010550:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010558:	78fa      	ldrb	r2, [r7, #3]
 801055a:	4611      	mov	r1, r2
 801055c:	4618      	mov	r0, r3
 801055e:	f7f5 fb3e 	bl	8005bde <HAL_PCD_EP_GetRxCount>
 8010562:	4603      	mov	r3, r0
}
 8010564:	4618      	mov	r0, r3
 8010566:	3708      	adds	r7, #8
 8010568:	46bd      	mov	sp, r7
 801056a:	bd80      	pop	{r7, pc}

0801056c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801056c:	b480      	push	{r7}
 801056e:	b083      	sub	sp, #12
 8010570:	af00      	add	r7, sp, #0
 8010572:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010574:	4b03      	ldr	r3, [pc, #12]	; (8010584 <USBD_static_malloc+0x18>)
}
 8010576:	4618      	mov	r0, r3
 8010578:	370c      	adds	r7, #12
 801057a:	46bd      	mov	sp, r7
 801057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010580:	4770      	bx	lr
 8010582:	bf00      	nop
 8010584:	200115c8 	.word	0x200115c8

08010588 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010588:	b480      	push	{r7}
 801058a:	b083      	sub	sp, #12
 801058c:	af00      	add	r7, sp, #0
 801058e:	6078      	str	r0, [r7, #4]

}
 8010590:	bf00      	nop
 8010592:	370c      	adds	r7, #12
 8010594:	46bd      	mov	sp, r7
 8010596:	f85d 7b04 	ldr.w	r7, [sp], #4
 801059a:	4770      	bx	lr

0801059c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801059c:	b480      	push	{r7}
 801059e:	b085      	sub	sp, #20
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	4603      	mov	r3, r0
 80105a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80105a6:	2300      	movs	r3, #0
 80105a8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80105aa:	79fb      	ldrb	r3, [r7, #7]
 80105ac:	2b03      	cmp	r3, #3
 80105ae:	d817      	bhi.n	80105e0 <USBD_Get_USB_Status+0x44>
 80105b0:	a201      	add	r2, pc, #4	; (adr r2, 80105b8 <USBD_Get_USB_Status+0x1c>)
 80105b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105b6:	bf00      	nop
 80105b8:	080105c9 	.word	0x080105c9
 80105bc:	080105cf 	.word	0x080105cf
 80105c0:	080105d5 	.word	0x080105d5
 80105c4:	080105db 	.word	0x080105db
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80105c8:	2300      	movs	r3, #0
 80105ca:	73fb      	strb	r3, [r7, #15]
    break;
 80105cc:	e00b      	b.n	80105e6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80105ce:	2303      	movs	r3, #3
 80105d0:	73fb      	strb	r3, [r7, #15]
    break;
 80105d2:	e008      	b.n	80105e6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80105d4:	2301      	movs	r3, #1
 80105d6:	73fb      	strb	r3, [r7, #15]
    break;
 80105d8:	e005      	b.n	80105e6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80105da:	2303      	movs	r3, #3
 80105dc:	73fb      	strb	r3, [r7, #15]
    break;
 80105de:	e002      	b.n	80105e6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80105e0:	2303      	movs	r3, #3
 80105e2:	73fb      	strb	r3, [r7, #15]
    break;
 80105e4:	bf00      	nop
  }
  return usb_status;
 80105e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80105e8:	4618      	mov	r0, r3
 80105ea:	3714      	adds	r7, #20
 80105ec:	46bd      	mov	sp, r7
 80105ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f2:	4770      	bx	lr

080105f4 <rcl_get_zero_initialized_publisher>:
 80105f4:	4b01      	ldr	r3, [pc, #4]	; (80105fc <rcl_get_zero_initialized_publisher+0x8>)
 80105f6:	6818      	ldr	r0, [r3, #0]
 80105f8:	4770      	bx	lr
 80105fa:	bf00      	nop
 80105fc:	0801c85c 	.word	0x0801c85c

08010600 <rcl_publisher_init>:
 8010600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010604:	b088      	sub	sp, #32
 8010606:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8010608:	2d00      	cmp	r5, #0
 801060a:	d069      	beq.n	80106e0 <rcl_publisher_init+0xe0>
 801060c:	f105 0950 	add.w	r9, r5, #80	; 0x50
 8010610:	4604      	mov	r4, r0
 8010612:	4648      	mov	r0, r9
 8010614:	460e      	mov	r6, r1
 8010616:	4690      	mov	r8, r2
 8010618:	461f      	mov	r7, r3
 801061a:	f000 f9d5 	bl	80109c8 <rcutils_allocator_is_valid>
 801061e:	2800      	cmp	r0, #0
 8010620:	d05e      	beq.n	80106e0 <rcl_publisher_init+0xe0>
 8010622:	2c00      	cmp	r4, #0
 8010624:	d05c      	beq.n	80106e0 <rcl_publisher_init+0xe0>
 8010626:	f8d4 a000 	ldr.w	sl, [r4]
 801062a:	f1ba 0f00 	cmp.w	sl, #0
 801062e:	d004      	beq.n	801063a <rcl_publisher_init+0x3a>
 8010630:	2764      	movs	r7, #100	; 0x64
 8010632:	4638      	mov	r0, r7
 8010634:	b008      	add	sp, #32
 8010636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801063a:	4630      	mov	r0, r6
 801063c:	f006 fb34 	bl	8016ca8 <rcl_node_is_valid>
 8010640:	2800      	cmp	r0, #0
 8010642:	d052      	beq.n	80106ea <rcl_publisher_init+0xea>
 8010644:	f1b8 0f00 	cmp.w	r8, #0
 8010648:	d04a      	beq.n	80106e0 <rcl_publisher_init+0xe0>
 801064a:	2f00      	cmp	r7, #0
 801064c:	d048      	beq.n	80106e0 <rcl_publisher_init+0xe0>
 801064e:	e9cd aa03 	strd	sl, sl, [sp, #12]
 8010652:	aa07      	add	r2, sp, #28
 8010654:	9205      	str	r2, [sp, #20]
 8010656:	f105 0358 	add.w	r3, r5, #88	; 0x58
 801065a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801065e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8010662:	f8cd a01c 	str.w	sl, [sp, #28]
 8010666:	4639      	mov	r1, r7
 8010668:	e899 000c 	ldmia.w	r9, {r2, r3}
 801066c:	4630      	mov	r0, r6
 801066e:	f006 fb6f 	bl	8016d50 <rcl_node_resolve_name>
 8010672:	4607      	mov	r7, r0
 8010674:	2800      	cmp	r0, #0
 8010676:	d14f      	bne.n	8010718 <rcl_publisher_init+0x118>
 8010678:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 801067a:	6e29      	ldr	r1, [r5, #96]	; 0x60
 801067c:	20c8      	movs	r0, #200	; 0xc8
 801067e:	4798      	blx	r3
 8010680:	6020      	str	r0, [r4, #0]
 8010682:	2800      	cmp	r0, #0
 8010684:	d04e      	beq.n	8010724 <rcl_publisher_init+0x124>
 8010686:	4630      	mov	r0, r6
 8010688:	f006 fb30 	bl	8016cec <rcl_node_get_rmw_handle>
 801068c:	f105 0364 	add.w	r3, r5, #100	; 0x64
 8010690:	9300      	str	r3, [sp, #0]
 8010692:	9a07      	ldr	r2, [sp, #28]
 8010694:	6827      	ldr	r7, [r4, #0]
 8010696:	462b      	mov	r3, r5
 8010698:	4641      	mov	r1, r8
 801069a:	f000 fa53 	bl	8010b44 <rmw_create_publisher>
 801069e:	6823      	ldr	r3, [r4, #0]
 80106a0:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
 80106a4:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 80106a8:	b370      	cbz	r0, 8010708 <rcl_publisher_init+0x108>
 80106aa:	f103 0170 	add.w	r1, r3, #112	; 0x70
 80106ae:	f000 fb29 	bl	8010d04 <rmw_publisher_get_actual_qos>
 80106b2:	6823      	ldr	r3, [r4, #0]
 80106b4:	4607      	mov	r7, r0
 80106b6:	b9d0      	cbnz	r0, 80106ee <rcl_publisher_init+0xee>
 80106b8:	f895 2048 	ldrb.w	r2, [r5, #72]	; 0x48
 80106bc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 80106c0:	4629      	mov	r1, r5
 80106c2:	2270      	movs	r2, #112	; 0x70
 80106c4:	4618      	mov	r0, r3
 80106c6:	f00a fcff 	bl	801b0c8 <memcpy>
 80106ca:	6832      	ldr	r2, [r6, #0]
 80106cc:	f8c0 20c0 	str.w	r2, [r0, #192]	; 0xc0
 80106d0:	9807      	ldr	r0, [sp, #28]
 80106d2:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 80106d4:	6e29      	ldr	r1, [r5, #96]	; 0x60
 80106d6:	4798      	blx	r3
 80106d8:	4638      	mov	r0, r7
 80106da:	b008      	add	sp, #32
 80106dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106e0:	270b      	movs	r7, #11
 80106e2:	4638      	mov	r0, r7
 80106e4:	b008      	add	sp, #32
 80106e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80106ea:	27c8      	movs	r7, #200	; 0xc8
 80106ec:	e7a1      	b.n	8010632 <rcl_publisher_init+0x32>
 80106ee:	b18b      	cbz	r3, 8010714 <rcl_publisher_init+0x114>
 80106f0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80106f4:	b142      	cbz	r2, 8010708 <rcl_publisher_init+0x108>
 80106f6:	4630      	mov	r0, r6
 80106f8:	f006 faf8 	bl	8016cec <rcl_node_get_rmw_handle>
 80106fc:	6823      	ldr	r3, [r4, #0]
 80106fe:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 8010702:	f000 fb01 	bl	8010d08 <rmw_destroy_publisher>
 8010706:	6823      	ldr	r3, [r4, #0]
 8010708:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 801070a:	6e29      	ldr	r1, [r5, #96]	; 0x60
 801070c:	4618      	mov	r0, r3
 801070e:	4790      	blx	r2
 8010710:	2300      	movs	r3, #0
 8010712:	6023      	str	r3, [r4, #0]
 8010714:	2701      	movs	r7, #1
 8010716:	e7db      	b.n	80106d0 <rcl_publisher_init+0xd0>
 8010718:	2867      	cmp	r0, #103	; 0x67
 801071a:	d0d9      	beq.n	80106d0 <rcl_publisher_init+0xd0>
 801071c:	2869      	cmp	r0, #105	; 0x69
 801071e:	d003      	beq.n	8010728 <rcl_publisher_init+0x128>
 8010720:	280a      	cmp	r0, #10
 8010722:	d1f7      	bne.n	8010714 <rcl_publisher_init+0x114>
 8010724:	270a      	movs	r7, #10
 8010726:	e7d3      	b.n	80106d0 <rcl_publisher_init+0xd0>
 8010728:	2767      	movs	r7, #103	; 0x67
 801072a:	e7d1      	b.n	80106d0 <rcl_publisher_init+0xd0>

0801072c <rcl_publisher_get_default_options>:
 801072c:	b570      	push	{r4, r5, r6, lr}
 801072e:	4d14      	ldr	r5, [pc, #80]	; (8010780 <rcl_publisher_get_default_options+0x54>)
 8010730:	4914      	ldr	r1, [pc, #80]	; (8010784 <rcl_publisher_get_default_options+0x58>)
 8010732:	b088      	sub	sp, #32
 8010734:	4604      	mov	r4, r0
 8010736:	2250      	movs	r2, #80	; 0x50
 8010738:	4628      	mov	r0, r5
 801073a:	f00a fcc5 	bl	801b0c8 <memcpy>
 801073e:	a802      	add	r0, sp, #8
 8010740:	f000 f934 	bl	80109ac <rcutils_get_default_allocator>
 8010744:	f10d 0c08 	add.w	ip, sp, #8
 8010748:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801074c:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 8010750:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8010754:	466e      	mov	r6, sp
 8010756:	f8dc 3000 	ldr.w	r3, [ip]
 801075a:	f8ce 3000 	str.w	r3, [lr]
 801075e:	4630      	mov	r0, r6
 8010760:	f000 f972 	bl	8010a48 <rmw_get_default_publisher_options>
 8010764:	e896 0003 	ldmia.w	r6, {r0, r1}
 8010768:	f105 0364 	add.w	r3, r5, #100	; 0x64
 801076c:	e883 0003 	stmia.w	r3, {r0, r1}
 8010770:	2270      	movs	r2, #112	; 0x70
 8010772:	4629      	mov	r1, r5
 8010774:	4620      	mov	r0, r4
 8010776:	f00a fca7 	bl	801b0c8 <memcpy>
 801077a:	4620      	mov	r0, r4
 801077c:	b008      	add	sp, #32
 801077e:	bd70      	pop	{r4, r5, r6, pc}
 8010780:	200117e8 	.word	0x200117e8
 8010784:	0801c860 	.word	0x0801c860

08010788 <rcl_publish>:
 8010788:	b1f8      	cbz	r0, 80107ca <rcl_publish+0x42>
 801078a:	6803      	ldr	r3, [r0, #0]
 801078c:	b570      	push	{r4, r5, r6, lr}
 801078e:	4604      	mov	r4, r0
 8010790:	b1b3      	cbz	r3, 80107c0 <rcl_publish+0x38>
 8010792:	4616      	mov	r6, r2
 8010794:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8010798:	b192      	cbz	r2, 80107c0 <rcl_publish+0x38>
 801079a:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 801079e:	460d      	mov	r5, r1
 80107a0:	f005 fea8 	bl	80164f4 <rcl_context_is_valid>
 80107a4:	b160      	cbz	r0, 80107c0 <rcl_publish+0x38>
 80107a6:	6823      	ldr	r3, [r4, #0]
 80107a8:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 80107ac:	b140      	cbz	r0, 80107c0 <rcl_publish+0x38>
 80107ae:	b155      	cbz	r5, 80107c6 <rcl_publish+0x3e>
 80107b0:	4632      	mov	r2, r6
 80107b2:	4629      	mov	r1, r5
 80107b4:	f000 f966 	bl	8010a84 <rmw_publish>
 80107b8:	3800      	subs	r0, #0
 80107ba:	bf18      	it	ne
 80107bc:	2001      	movne	r0, #1
 80107be:	bd70      	pop	{r4, r5, r6, pc}
 80107c0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80107c4:	bd70      	pop	{r4, r5, r6, pc}
 80107c6:	200b      	movs	r0, #11
 80107c8:	bd70      	pop	{r4, r5, r6, pc}
 80107ca:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80107ce:	4770      	bx	lr

080107d0 <rclc_support_init>:
 80107d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107d4:	b086      	sub	sp, #24
 80107d6:	b3b8      	cbz	r0, 8010848 <rclc_support_init+0x78>
 80107d8:	461c      	mov	r4, r3
 80107da:	b3ab      	cbz	r3, 8010848 <rclc_support_init+0x78>
 80107dc:	460f      	mov	r7, r1
 80107de:	4690      	mov	r8, r2
 80107e0:	4606      	mov	r6, r0
 80107e2:	f005 fff1 	bl	80167c8 <rcl_get_zero_initialized_init_options>
 80107e6:	f104 030c 	add.w	r3, r4, #12
 80107ea:	9005      	str	r0, [sp, #20]
 80107ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 80107f0:	e88d 0003 	stmia.w	sp, {r0, r1}
 80107f4:	a805      	add	r0, sp, #20
 80107f6:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80107fa:	f005 ffe7 	bl	80167cc <rcl_init_options_init>
 80107fe:	4605      	mov	r5, r0
 8010800:	b9e0      	cbnz	r0, 801083c <rclc_support_init+0x6c>
 8010802:	ad02      	add	r5, sp, #8
 8010804:	4628      	mov	r0, r5
 8010806:	f005 fe6b 	bl	80164e0 <rcl_get_zero_initialized_context>
 801080a:	e895 0003 	ldmia.w	r5, {r0, r1}
 801080e:	4633      	mov	r3, r6
 8010810:	e886 0003 	stmia.w	r6, {r0, r1}
 8010814:	aa05      	add	r2, sp, #20
 8010816:	4641      	mov	r1, r8
 8010818:	4638      	mov	r0, r7
 801081a:	f005 fed1 	bl	80165c0 <rcl_init>
 801081e:	4605      	mov	r5, r0
 8010820:	b9b8      	cbnz	r0, 8010852 <rclc_support_init+0x82>
 8010822:	60b4      	str	r4, [r6, #8]
 8010824:	4622      	mov	r2, r4
 8010826:	f106 010c 	add.w	r1, r6, #12
 801082a:	2003      	movs	r0, #3
 801082c:	f006 fc4c 	bl	80170c8 <rcl_clock_init>
 8010830:	4605      	mov	r5, r0
 8010832:	b970      	cbnz	r0, 8010852 <rclc_support_init+0x82>
 8010834:	a805      	add	r0, sp, #20
 8010836:	f006 f82f 	bl	8016898 <rcl_init_options_fini>
 801083a:	b108      	cbz	r0, 8010840 <rclc_support_init+0x70>
 801083c:	f000 f8e8 	bl	8010a10 <rcutils_reset_error>
 8010840:	4628      	mov	r0, r5
 8010842:	b006      	add	sp, #24
 8010844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010848:	250b      	movs	r5, #11
 801084a:	4628      	mov	r0, r5
 801084c:	b006      	add	sp, #24
 801084e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010852:	f000 f8dd 	bl	8010a10 <rcutils_reset_error>
 8010856:	a805      	add	r0, sp, #20
 8010858:	f006 f81e 	bl	8016898 <rcl_init_options_fini>
 801085c:	2800      	cmp	r0, #0
 801085e:	d0ef      	beq.n	8010840 <rclc_support_init+0x70>
 8010860:	e7ec      	b.n	801083c <rclc_support_init+0x6c>
 8010862:	bf00      	nop

08010864 <rclc_node_init_default>:
 8010864:	b3b8      	cbz	r0, 80108d6 <rclc_node_init_default+0x72>
 8010866:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801086a:	460d      	mov	r5, r1
 801086c:	b0a1      	sub	sp, #132	; 0x84
 801086e:	b329      	cbz	r1, 80108bc <rclc_node_init_default+0x58>
 8010870:	4616      	mov	r6, r2
 8010872:	b31a      	cbz	r2, 80108bc <rclc_node_init_default+0x58>
 8010874:	461f      	mov	r7, r3
 8010876:	b30b      	cbz	r3, 80108bc <rclc_node_init_default+0x58>
 8010878:	f10d 0810 	add.w	r8, sp, #16
 801087c:	4604      	mov	r4, r0
 801087e:	4640      	mov	r0, r8
 8010880:	f006 f8c2 	bl	8016a08 <rcl_get_zero_initialized_node>
 8010884:	e898 0003 	ldmia.w	r8, {r0, r1}
 8010888:	f10d 0918 	add.w	r9, sp, #24
 801088c:	e884 0003 	stmia.w	r4, {r0, r1}
 8010890:	4648      	mov	r0, r9
 8010892:	f006 fa31 	bl	8016cf8 <rcl_node_get_default_options>
 8010896:	4640      	mov	r0, r8
 8010898:	f006 f8b6 	bl	8016a08 <rcl_get_zero_initialized_node>
 801089c:	f8cd 9000 	str.w	r9, [sp]
 80108a0:	e898 0003 	ldmia.w	r8, {r0, r1}
 80108a4:	463b      	mov	r3, r7
 80108a6:	e884 0003 	stmia.w	r4, {r0, r1}
 80108aa:	4632      	mov	r2, r6
 80108ac:	4629      	mov	r1, r5
 80108ae:	4620      	mov	r0, r4
 80108b0:	f006 f8b4 	bl	8016a1c <rcl_node_init>
 80108b4:	b930      	cbnz	r0, 80108c4 <rclc_node_init_default+0x60>
 80108b6:	b021      	add	sp, #132	; 0x84
 80108b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80108bc:	200b      	movs	r0, #11
 80108be:	b021      	add	sp, #132	; 0x84
 80108c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80108c4:	9003      	str	r0, [sp, #12]
 80108c6:	f000 f8a3 	bl	8010a10 <rcutils_reset_error>
 80108ca:	f000 f8a1 	bl	8010a10 <rcutils_reset_error>
 80108ce:	9803      	ldr	r0, [sp, #12]
 80108d0:	b021      	add	sp, #132	; 0x84
 80108d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80108d6:	200b      	movs	r0, #11
 80108d8:	4770      	bx	lr
 80108da:	bf00      	nop

080108dc <rclc_publisher_init_default>:
 80108dc:	b368      	cbz	r0, 801093a <rclc_publisher_init_default+0x5e>
 80108de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80108e2:	460d      	mov	r5, r1
 80108e4:	b0a0      	sub	sp, #128	; 0x80
 80108e6:	b321      	cbz	r1, 8010932 <rclc_publisher_init_default+0x56>
 80108e8:	4616      	mov	r6, r2
 80108ea:	b312      	cbz	r2, 8010932 <rclc_publisher_init_default+0x56>
 80108ec:	461f      	mov	r7, r3
 80108ee:	b303      	cbz	r3, 8010932 <rclc_publisher_init_default+0x56>
 80108f0:	4604      	mov	r4, r0
 80108f2:	f7ff fe7f 	bl	80105f4 <rcl_get_zero_initialized_publisher>
 80108f6:	f10d 0810 	add.w	r8, sp, #16
 80108fa:	6020      	str	r0, [r4, #0]
 80108fc:	4640      	mov	r0, r8
 80108fe:	f7ff ff15 	bl	801072c <rcl_publisher_get_default_options>
 8010902:	490f      	ldr	r1, [pc, #60]	; (8010940 <rclc_publisher_init_default+0x64>)
 8010904:	2250      	movs	r2, #80	; 0x50
 8010906:	4640      	mov	r0, r8
 8010908:	f00a fbde 	bl	801b0c8 <memcpy>
 801090c:	f8cd 8000 	str.w	r8, [sp]
 8010910:	463b      	mov	r3, r7
 8010912:	4632      	mov	r2, r6
 8010914:	4629      	mov	r1, r5
 8010916:	4620      	mov	r0, r4
 8010918:	f7ff fe72 	bl	8010600 <rcl_publisher_init>
 801091c:	b910      	cbnz	r0, 8010924 <rclc_publisher_init_default+0x48>
 801091e:	b020      	add	sp, #128	; 0x80
 8010920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010924:	9003      	str	r0, [sp, #12]
 8010926:	f000 f873 	bl	8010a10 <rcutils_reset_error>
 801092a:	9803      	ldr	r0, [sp, #12]
 801092c:	b020      	add	sp, #128	; 0x80
 801092e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010932:	200b      	movs	r0, #11
 8010934:	b020      	add	sp, #128	; 0x80
 8010936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801093a:	200b      	movs	r0, #11
 801093c:	4770      	bx	lr
 801093e:	bf00      	nop
 8010940:	0801c8b0 	.word	0x0801c8b0

08010944 <__default_zero_allocate>:
 8010944:	f00a b9ba 	b.w	801acbc <calloc>

08010948 <__default_reallocate>:
 8010948:	f00a bd4e 	b.w	801b3e8 <realloc>

0801094c <__default_deallocate>:
 801094c:	f00a bbb4 	b.w	801b0b8 <free>

08010950 <__default_allocate>:
 8010950:	f00a bbaa 	b.w	801b0a8 <malloc>

08010954 <rcutils_get_zero_initialized_allocator>:
 8010954:	b510      	push	{r4, lr}
 8010956:	4c05      	ldr	r4, [pc, #20]	; (801096c <rcutils_get_zero_initialized_allocator+0x18>)
 8010958:	4686      	mov	lr, r0
 801095a:	4684      	mov	ip, r0
 801095c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801095e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010962:	6823      	ldr	r3, [r4, #0]
 8010964:	f8cc 3000 	str.w	r3, [ip]
 8010968:	4670      	mov	r0, lr
 801096a:	bd10      	pop	{r4, pc}
 801096c:	0801c900 	.word	0x0801c900

08010970 <rcutils_set_default_allocator>:
 8010970:	b1a8      	cbz	r0, 801099e <rcutils_set_default_allocator+0x2e>
 8010972:	6802      	ldr	r2, [r0, #0]
 8010974:	b1a2      	cbz	r2, 80109a0 <rcutils_set_default_allocator+0x30>
 8010976:	6841      	ldr	r1, [r0, #4]
 8010978:	b1a1      	cbz	r1, 80109a4 <rcutils_set_default_allocator+0x34>
 801097a:	b410      	push	{r4}
 801097c:	68c4      	ldr	r4, [r0, #12]
 801097e:	b164      	cbz	r4, 801099a <rcutils_set_default_allocator+0x2a>
 8010980:	6880      	ldr	r0, [r0, #8]
 8010982:	b138      	cbz	r0, 8010994 <rcutils_set_default_allocator+0x24>
 8010984:	4b08      	ldr	r3, [pc, #32]	; (80109a8 <rcutils_set_default_allocator+0x38>)
 8010986:	601a      	str	r2, [r3, #0]
 8010988:	2200      	movs	r2, #0
 801098a:	e9c3 4203 	strd	r4, r2, [r3, #12]
 801098e:	e9c3 1001 	strd	r1, r0, [r3, #4]
 8010992:	2001      	movs	r0, #1
 8010994:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010998:	4770      	bx	lr
 801099a:	4620      	mov	r0, r4
 801099c:	e7fa      	b.n	8010994 <rcutils_set_default_allocator+0x24>
 801099e:	4770      	bx	lr
 80109a0:	4610      	mov	r0, r2
 80109a2:	4770      	bx	lr
 80109a4:	4608      	mov	r0, r1
 80109a6:	4770      	bx	lr
 80109a8:	20000104 	.word	0x20000104

080109ac <rcutils_get_default_allocator>:
 80109ac:	b510      	push	{r4, lr}
 80109ae:	4c05      	ldr	r4, [pc, #20]	; (80109c4 <rcutils_get_default_allocator+0x18>)
 80109b0:	4686      	mov	lr, r0
 80109b2:	4684      	mov	ip, r0
 80109b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80109b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80109ba:	6823      	ldr	r3, [r4, #0]
 80109bc:	f8cc 3000 	str.w	r3, [ip]
 80109c0:	4670      	mov	r0, lr
 80109c2:	bd10      	pop	{r4, pc}
 80109c4:	20000104 	.word	0x20000104

080109c8 <rcutils_allocator_is_valid>:
 80109c8:	b158      	cbz	r0, 80109e2 <rcutils_allocator_is_valid+0x1a>
 80109ca:	6803      	ldr	r3, [r0, #0]
 80109cc:	b143      	cbz	r3, 80109e0 <rcutils_allocator_is_valid+0x18>
 80109ce:	6843      	ldr	r3, [r0, #4]
 80109d0:	b133      	cbz	r3, 80109e0 <rcutils_allocator_is_valid+0x18>
 80109d2:	68c3      	ldr	r3, [r0, #12]
 80109d4:	b123      	cbz	r3, 80109e0 <rcutils_allocator_is_valid+0x18>
 80109d6:	6880      	ldr	r0, [r0, #8]
 80109d8:	3800      	subs	r0, #0
 80109da:	bf18      	it	ne
 80109dc:	2001      	movne	r0, #1
 80109de:	4770      	bx	lr
 80109e0:	4618      	mov	r0, r3
 80109e2:	4770      	bx	lr

080109e4 <rcutils_get_error_string>:
 80109e4:	4b06      	ldr	r3, [pc, #24]	; (8010a00 <rcutils_get_error_string+0x1c>)
 80109e6:	781b      	ldrb	r3, [r3, #0]
 80109e8:	b13b      	cbz	r3, 80109fa <rcutils_get_error_string+0x16>
 80109ea:	4b06      	ldr	r3, [pc, #24]	; (8010a04 <rcutils_get_error_string+0x20>)
 80109ec:	781a      	ldrb	r2, [r3, #0]
 80109ee:	b90a      	cbnz	r2, 80109f4 <rcutils_get_error_string+0x10>
 80109f0:	2201      	movs	r2, #1
 80109f2:	701a      	strb	r2, [r3, #0]
 80109f4:	4b04      	ldr	r3, [pc, #16]	; (8010a08 <rcutils_get_error_string+0x24>)
 80109f6:	7818      	ldrb	r0, [r3, #0]
 80109f8:	4770      	bx	lr
 80109fa:	4b04      	ldr	r3, [pc, #16]	; (8010a0c <rcutils_get_error_string+0x28>)
 80109fc:	7818      	ldrb	r0, [r3, #0]
 80109fe:	4770      	bx	lr
 8010a00:	20011858 	.word	0x20011858
 8010a04:	20011871 	.word	0x20011871
 8010a08:	20011870 	.word	0x20011870
 8010a0c:	0801cb40 	.word	0x0801cb40

08010a10 <rcutils_reset_error>:
 8010a10:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8010a30 <rcutils_reset_error+0x20>
 8010a14:	4a08      	ldr	r2, [pc, #32]	; (8010a38 <rcutils_reset_error+0x28>)
 8010a16:	4809      	ldr	r0, [pc, #36]	; (8010a3c <rcutils_reset_error+0x2c>)
 8010a18:	4909      	ldr	r1, [pc, #36]	; (8010a40 <rcutils_reset_error+0x30>)
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	8013      	strh	r3, [r2, #0]
 8010a1e:	ed82 7b02 	vstr	d7, [r2, #8]
 8010a22:	4a08      	ldr	r2, [pc, #32]	; (8010a44 <rcutils_reset_error+0x34>)
 8010a24:	7003      	strb	r3, [r0, #0]
 8010a26:	700b      	strb	r3, [r1, #0]
 8010a28:	7013      	strb	r3, [r2, #0]
 8010a2a:	4770      	bx	lr
 8010a2c:	f3af 8000 	nop.w
	...
 8010a38:	20011860 	.word	0x20011860
 8010a3c:	20011871 	.word	0x20011871
 8010a40:	20011870 	.word	0x20011870
 8010a44:	20011858 	.word	0x20011858

08010a48 <rmw_get_default_publisher_options>:
 8010a48:	2200      	movs	r2, #0
 8010a4a:	6002      	str	r2, [r0, #0]
 8010a4c:	7102      	strb	r2, [r0, #4]
 8010a4e:	4770      	bx	lr

08010a50 <rmw_uros_set_custom_transport>:
 8010a50:	b470      	push	{r4, r5, r6}
 8010a52:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 8010a56:	b162      	cbz	r2, 8010a72 <rmw_uros_set_custom_transport+0x22>
 8010a58:	b15b      	cbz	r3, 8010a72 <rmw_uros_set_custom_transport+0x22>
 8010a5a:	b155      	cbz	r5, 8010a72 <rmw_uros_set_custom_transport+0x22>
 8010a5c:	b14e      	cbz	r6, 8010a72 <rmw_uros_set_custom_transport+0x22>
 8010a5e:	4c06      	ldr	r4, [pc, #24]	; (8010a78 <rmw_uros_set_custom_transport+0x28>)
 8010a60:	7020      	strb	r0, [r4, #0]
 8010a62:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8010a66:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010a6a:	6166      	str	r6, [r4, #20]
 8010a6c:	2000      	movs	r0, #0
 8010a6e:	bc70      	pop	{r4, r5, r6}
 8010a70:	4770      	bx	lr
 8010a72:	200b      	movs	r0, #11
 8010a74:	bc70      	pop	{r4, r5, r6}
 8010a76:	4770      	bx	lr
 8010a78:	20011874 	.word	0x20011874

08010a7c <flush_session>:
 8010a7c:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
 8010a7e:	f003 beb9 	b.w	80147f4 <uxr_run_session_until_confirm_delivery>
 8010a82:	bf00      	nop

08010a84 <rmw_publish>:
 8010a84:	2800      	cmp	r0, #0
 8010a86:	d053      	beq.n	8010b30 <rmw_publish+0xac>
 8010a88:	b570      	push	{r4, r5, r6, lr}
 8010a8a:	460d      	mov	r5, r1
 8010a8c:	b08e      	sub	sp, #56	; 0x38
 8010a8e:	2900      	cmp	r1, #0
 8010a90:	d04b      	beq.n	8010b2a <rmw_publish+0xa6>
 8010a92:	4604      	mov	r4, r0
 8010a94:	6800      	ldr	r0, [r0, #0]
 8010a96:	f000 fc3b 	bl	8011310 <is_uxrce_rmw_identifier_valid>
 8010a9a:	2800      	cmp	r0, #0
 8010a9c:	d045      	beq.n	8010b2a <rmw_publish+0xa6>
 8010a9e:	6866      	ldr	r6, [r4, #4]
 8010aa0:	2e00      	cmp	r6, #0
 8010aa2:	d042      	beq.n	8010b2a <rmw_publish+0xa6>
 8010aa4:	69b4      	ldr	r4, [r6, #24]
 8010aa6:	4628      	mov	r0, r5
 8010aa8:	6923      	ldr	r3, [r4, #16]
 8010aaa:	4798      	blx	r3
 8010aac:	69f3      	ldr	r3, [r6, #28]
 8010aae:	9005      	str	r0, [sp, #20]
 8010ab0:	b113      	cbz	r3, 8010ab8 <rmw_publish+0x34>
 8010ab2:	a805      	add	r0, sp, #20
 8010ab4:	4798      	blx	r3
 8010ab6:	9805      	ldr	r0, [sp, #20]
 8010ab8:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8010abc:	691b      	ldr	r3, [r3, #16]
 8010abe:	9000      	str	r0, [sp, #0]
 8010ac0:	6972      	ldr	r2, [r6, #20]
 8010ac2:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 8010ac4:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8010ac8:	ab06      	add	r3, sp, #24
 8010aca:	f004 fc7f 	bl	80153cc <uxr_prepare_output_stream>
 8010ace:	b1d8      	cbz	r0, 8010b08 <rmw_publish+0x84>
 8010ad0:	68a3      	ldr	r3, [r4, #8]
 8010ad2:	a906      	add	r1, sp, #24
 8010ad4:	4628      	mov	r0, r5
 8010ad6:	4798      	blx	r3
 8010ad8:	6a33      	ldr	r3, [r6, #32]
 8010ada:	4604      	mov	r4, r0
 8010adc:	b10b      	cbz	r3, 8010ae2 <rmw_publish+0x5e>
 8010ade:	a806      	add	r0, sp, #24
 8010ae0:	4798      	blx	r3
 8010ae2:	f896 307a 	ldrb.w	r3, [r6, #122]	; 0x7a
 8010ae6:	2b01      	cmp	r3, #1
 8010ae8:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8010aec:	d022      	beq.n	8010b34 <rmw_publish+0xb0>
 8010aee:	6918      	ldr	r0, [r3, #16]
 8010af0:	6ff1      	ldr	r1, [r6, #124]	; 0x7c
 8010af2:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010af6:	f003 fe7d 	bl	80147f4 <uxr_run_session_until_confirm_delivery>
 8010afa:	4020      	ands	r0, r4
 8010afc:	b2c4      	uxtb	r4, r0
 8010afe:	f084 0001 	eor.w	r0, r4, #1
 8010b02:	b2c0      	uxtb	r0, r0
 8010b04:	b00e      	add	sp, #56	; 0x38
 8010b06:	bd70      	pop	{r4, r5, r6, pc}
 8010b08:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8010b0c:	6918      	ldr	r0, [r3, #16]
 8010b0e:	9b05      	ldr	r3, [sp, #20]
 8010b10:	9300      	str	r3, [sp, #0]
 8010b12:	4b0b      	ldr	r3, [pc, #44]	; (8010b40 <rmw_publish+0xbc>)
 8010b14:	9301      	str	r3, [sp, #4]
 8010b16:	9602      	str	r6, [sp, #8]
 8010b18:	6972      	ldr	r2, [r6, #20]
 8010b1a:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 8010b1c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010b20:	ab06      	add	r3, sp, #24
 8010b22:	f004 fc83 	bl	801542c <uxr_prepare_output_stream_fragmented>
 8010b26:	2800      	cmp	r0, #0
 8010b28:	d1d2      	bne.n	8010ad0 <rmw_publish+0x4c>
 8010b2a:	2001      	movs	r0, #1
 8010b2c:	b00e      	add	sp, #56	; 0x38
 8010b2e:	bd70      	pop	{r4, r5, r6, pc}
 8010b30:	2001      	movs	r0, #1
 8010b32:	4770      	bx	lr
 8010b34:	6918      	ldr	r0, [r3, #16]
 8010b36:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010b3a:	f003 fad5 	bl	80140e8 <uxr_flash_output_streams>
 8010b3e:	e7de      	b.n	8010afe <rmw_publish+0x7a>
 8010b40:	08010a7d 	.word	0x08010a7d

08010b44 <rmw_create_publisher>:
 8010b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b48:	b087      	sub	sp, #28
 8010b4a:	2800      	cmp	r0, #0
 8010b4c:	f000 80cf 	beq.w	8010cee <rmw_create_publisher+0x1aa>
 8010b50:	460e      	mov	r6, r1
 8010b52:	2900      	cmp	r1, #0
 8010b54:	f000 80cb 	beq.w	8010cee <rmw_create_publisher+0x1aa>
 8010b58:	4604      	mov	r4, r0
 8010b5a:	6800      	ldr	r0, [r0, #0]
 8010b5c:	4615      	mov	r5, r2
 8010b5e:	4698      	mov	r8, r3
 8010b60:	f000 fbd6 	bl	8011310 <is_uxrce_rmw_identifier_valid>
 8010b64:	2800      	cmp	r0, #0
 8010b66:	f000 80c2 	beq.w	8010cee <rmw_create_publisher+0x1aa>
 8010b6a:	2d00      	cmp	r5, #0
 8010b6c:	f000 80bf 	beq.w	8010cee <rmw_create_publisher+0x1aa>
 8010b70:	782b      	ldrb	r3, [r5, #0]
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	f000 80bb 	beq.w	8010cee <rmw_create_publisher+0x1aa>
 8010b78:	f1b8 0f00 	cmp.w	r8, #0
 8010b7c:	f000 80b7 	beq.w	8010cee <rmw_create_publisher+0x1aa>
 8010b80:	485d      	ldr	r0, [pc, #372]	; (8010cf8 <rmw_create_publisher+0x1b4>)
 8010b82:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8010b86:	f007 f817 	bl	8017bb8 <get_memory>
 8010b8a:	2800      	cmp	r0, #0
 8010b8c:	f000 80af 	beq.w	8010cee <rmw_create_publisher+0x1aa>
 8010b90:	6884      	ldr	r4, [r0, #8]
 8010b92:	2300      	movs	r3, #0
 8010b94:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8010b98:	f007 f832 	bl	8017c00 <rmw_get_implementation_identifier>
 8010b9c:	f104 0a9c 	add.w	sl, r4, #156	; 0x9c
 8010ba0:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 8010ba4:	f8c4 a08c 	str.w	sl, [r4, #140]	; 0x8c
 8010ba8:	4628      	mov	r0, r5
 8010baa:	f7ef fb1b 	bl	80001e4 <strlen>
 8010bae:	3001      	adds	r0, #1
 8010bb0:	283c      	cmp	r0, #60	; 0x3c
 8010bb2:	f104 0784 	add.w	r7, r4, #132	; 0x84
 8010bb6:	f200 8097 	bhi.w	8010ce8 <rmw_create_publisher+0x1a4>
 8010bba:	4a50      	ldr	r2, [pc, #320]	; (8010cfc <rmw_create_publisher+0x1b8>)
 8010bbc:	462b      	mov	r3, r5
 8010bbe:	213c      	movs	r1, #60	; 0x3c
 8010bc0:	4650      	mov	r0, sl
 8010bc2:	f00a fc93 	bl	801b4ec <sniprintf>
 8010bc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8010bca:	67e3      	str	r3, [r4, #124]	; 0x7c
 8010bcc:	4641      	mov	r1, r8
 8010bce:	f8c4 9080 	str.w	r9, [r4, #128]	; 0x80
 8010bd2:	2250      	movs	r2, #80	; 0x50
 8010bd4:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8010bd8:	f00a fa76 	bl	801b0c8 <memcpy>
 8010bdc:	f898 3008 	ldrb.w	r3, [r8, #8]
 8010be0:	4947      	ldr	r1, [pc, #284]	; (8010d00 <rmw_create_publisher+0x1bc>)
 8010be2:	2b02      	cmp	r3, #2
 8010be4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010be8:	bf0c      	ite	eq
 8010bea:	f8d3 337c 	ldreq.w	r3, [r3, #892]	; 0x37c
 8010bee:	f8d3 3378 	ldrne.w	r3, [r3, #888]	; 0x378
 8010bf2:	67a3      	str	r3, [r4, #120]	; 0x78
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8010bfa:	4630      	mov	r0, r6
 8010bfc:	f000 fb96 	bl	801132c <get_message_typesupport_handle>
 8010c00:	2800      	cmp	r0, #0
 8010c02:	d071      	beq.n	8010ce8 <rmw_create_publisher+0x1a4>
 8010c04:	6842      	ldr	r2, [r0, #4]
 8010c06:	61a2      	str	r2, [r4, #24]
 8010c08:	2a00      	cmp	r2, #0
 8010c0a:	d06d      	beq.n	8010ce8 <rmw_create_publisher+0x1a4>
 8010c0c:	4629      	mov	r1, r5
 8010c0e:	4643      	mov	r3, r8
 8010c10:	4648      	mov	r0, r9
 8010c12:	f007 fa5b 	bl	80180cc <create_topic>
 8010c16:	6260      	str	r0, [r4, #36]	; 0x24
 8010c18:	2800      	cmp	r0, #0
 8010c1a:	d065      	beq.n	8010ce8 <rmw_create_publisher+0x1a4>
 8010c1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010c20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010c24:	2103      	movs	r1, #3
 8010c26:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	; 0x598
 8010c2a:	1c42      	adds	r2, r0, #1
 8010c2c:	f8a3 2598 	strh.w	r2, [r3, #1432]	; 0x598
 8010c30:	f003 f90c 	bl	8013e4c <uxr_object_id>
 8010c34:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8010c38:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010c3c:	6120      	str	r0, [r4, #16]
 8010c3e:	f8d3 3384 	ldr.w	r3, [r3, #900]	; 0x384
 8010c42:	6910      	ldr	r0, [r2, #16]
 8010c44:	2506      	movs	r5, #6
 8010c46:	9500      	str	r5, [sp, #0]
 8010c48:	6819      	ldr	r1, [r3, #0]
 8010c4a:	6922      	ldr	r2, [r4, #16]
 8010c4c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8010c50:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010c54:	f003 f854 	bl	8013d00 <uxr_buffer_create_publisher_bin>
 8010c58:	4602      	mov	r2, r0
 8010c5a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8010c5e:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8010c62:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8010c66:	f000 fad3 	bl	8011210 <run_xrce_session>
 8010c6a:	b3c8      	cbz	r0, 8010ce0 <rmw_create_publisher+0x19c>
 8010c6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010c70:	f8c4 4088 	str.w	r4, [r4, #136]	; 0x88
 8010c74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010c78:	2105      	movs	r1, #5
 8010c7a:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	; 0x59a
 8010c7e:	1c42      	adds	r2, r0, #1
 8010c80:	f8a3 259a 	strh.w	r2, [r3, #1434]	; 0x59a
 8010c84:	f003 f8e2 	bl	8013e4c <uxr_object_id>
 8010c88:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8010c8c:	6160      	str	r0, [r4, #20]
 8010c8e:	691e      	ldr	r6, [r3, #16]
 8010c90:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010c94:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 8010c98:	f10d 0a10 	add.w	sl, sp, #16
 8010c9c:	4641      	mov	r1, r8
 8010c9e:	4650      	mov	r0, sl
 8010ca0:	f8d3 8384 	ldr.w	r8, [r3, #900]	; 0x384
 8010ca4:	f000 fad0 	bl	8011248 <convert_qos_profile>
 8010ca8:	9503      	str	r5, [sp, #12]
 8010caa:	e89a 0003 	ldmia.w	sl, {r0, r1}
 8010cae:	9001      	str	r0, [sp, #4]
 8010cb0:	f8ad 1008 	strh.w	r1, [sp, #8]
 8010cb4:	f8db 3010 	ldr.w	r3, [fp, #16]
 8010cb8:	9300      	str	r3, [sp, #0]
 8010cba:	f506 7628 	add.w	r6, r6, #672	; 0x2a0
 8010cbe:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8010cc2:	f8d8 1000 	ldr.w	r1, [r8]
 8010cc6:	4630      	mov	r0, r6
 8010cc8:	f003 f84a 	bl	8013d60 <uxr_buffer_create_datawriter_bin>
 8010ccc:	4602      	mov	r2, r0
 8010cce:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8010cd2:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8010cd6:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8010cda:	f000 fa99 	bl	8011210 <run_xrce_session>
 8010cde:	b938      	cbnz	r0, 8010cf0 <rmw_create_publisher+0x1ac>
 8010ce0:	4805      	ldr	r0, [pc, #20]	; (8010cf8 <rmw_create_publisher+0x1b4>)
 8010ce2:	4621      	mov	r1, r4
 8010ce4:	f006 ff78 	bl	8017bd8 <put_memory>
 8010ce8:	4638      	mov	r0, r7
 8010cea:	f000 f9dd 	bl	80110a8 <rmw_uxrce_fini_publisher_memory>
 8010cee:	2700      	movs	r7, #0
 8010cf0:	4638      	mov	r0, r7
 8010cf2:	b007      	add	sp, #28
 8010cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cf8:	2001616c 	.word	0x2001616c
 8010cfc:	0801c948 	.word	0x0801c948
 8010d00:	0801c914 	.word	0x0801c914

08010d04 <rmw_publisher_get_actual_qos>:
 8010d04:	2000      	movs	r0, #0
 8010d06:	4770      	bx	lr

08010d08 <rmw_destroy_publisher>:
 8010d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d0a:	b128      	cbz	r0, 8010d18 <rmw_destroy_publisher+0x10>
 8010d0c:	4604      	mov	r4, r0
 8010d0e:	6800      	ldr	r0, [r0, #0]
 8010d10:	460d      	mov	r5, r1
 8010d12:	f000 fafd 	bl	8011310 <is_uxrce_rmw_identifier_valid>
 8010d16:	b910      	cbnz	r0, 8010d1e <rmw_destroy_publisher+0x16>
 8010d18:	2401      	movs	r4, #1
 8010d1a:	4620      	mov	r0, r4
 8010d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010d1e:	6863      	ldr	r3, [r4, #4]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d0f9      	beq.n	8010d18 <rmw_destroy_publisher+0x10>
 8010d24:	2d00      	cmp	r5, #0
 8010d26:	d0f7      	beq.n	8010d18 <rmw_destroy_publisher+0x10>
 8010d28:	6828      	ldr	r0, [r5, #0]
 8010d2a:	f000 faf1 	bl	8011310 <is_uxrce_rmw_identifier_valid>
 8010d2e:	2800      	cmp	r0, #0
 8010d30:	d0f2      	beq.n	8010d18 <rmw_destroy_publisher+0x10>
 8010d32:	686c      	ldr	r4, [r5, #4]
 8010d34:	2c00      	cmp	r4, #0
 8010d36:	d0ef      	beq.n	8010d18 <rmw_destroy_publisher+0x10>
 8010d38:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010d3a:	f8d4 7080 	ldr.w	r7, [r4, #128]	; 0x80
 8010d3e:	f007 fa29 	bl	8018194 <destroy_topic>
 8010d42:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8010d46:	6962      	ldr	r2, [r4, #20]
 8010d48:	6918      	ldr	r0, [r3, #16]
 8010d4a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8010d4e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010d52:	6819      	ldr	r1, [r3, #0]
 8010d54:	f002 ff20 	bl	8013b98 <uxr_buffer_delete_entity>
 8010d58:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8010d5c:	6922      	ldr	r2, [r4, #16]
 8010d5e:	691b      	ldr	r3, [r3, #16]
 8010d60:	f8d3 1388 	ldr.w	r1, [r3, #904]	; 0x388
 8010d64:	4604      	mov	r4, r0
 8010d66:	6809      	ldr	r1, [r1, #0]
 8010d68:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8010d6c:	f002 ff14 	bl	8013b98 <uxr_buffer_delete_entity>
 8010d70:	693e      	ldr	r6, [r7, #16]
 8010d72:	4622      	mov	r2, r4
 8010d74:	f8d6 3390 	ldr.w	r3, [r6, #912]	; 0x390
 8010d78:	f8d6 1388 	ldr.w	r1, [r6, #904]	; 0x388
 8010d7c:	4604      	mov	r4, r0
 8010d7e:	4630      	mov	r0, r6
 8010d80:	f000 fa46 	bl	8011210 <run_xrce_session>
 8010d84:	693e      	ldr	r6, [r7, #16]
 8010d86:	4622      	mov	r2, r4
 8010d88:	f8d6 3390 	ldr.w	r3, [r6, #912]	; 0x390
 8010d8c:	f8d6 1388 	ldr.w	r1, [r6, #904]	; 0x388
 8010d90:	4604      	mov	r4, r0
 8010d92:	4630      	mov	r0, r6
 8010d94:	f000 fa3c 	bl	8011210 <run_xrce_session>
 8010d98:	b12c      	cbz	r4, 8010da6 <rmw_destroy_publisher+0x9e>
 8010d9a:	b120      	cbz	r0, 8010da6 <rmw_destroy_publisher+0x9e>
 8010d9c:	2400      	movs	r4, #0
 8010d9e:	4628      	mov	r0, r5
 8010da0:	f000 f982 	bl	80110a8 <rmw_uxrce_fini_publisher_memory>
 8010da4:	e7b9      	b.n	8010d1a <rmw_destroy_publisher+0x12>
 8010da6:	2402      	movs	r4, #2
 8010da8:	e7f9      	b.n	8010d9e <rmw_destroy_publisher+0x96>
 8010daa:	bf00      	nop

08010dac <rmw_uxrce_init_service_memory>:
 8010dac:	b1e2      	cbz	r2, 8010de8 <rmw_uxrce_init_service_memory+0x3c>
 8010dae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010db2:	7b05      	ldrb	r5, [r0, #12]
 8010db4:	4606      	mov	r6, r0
 8010db6:	b9ad      	cbnz	r5, 8010de4 <rmw_uxrce_init_service_memory+0x38>
 8010db8:	23c8      	movs	r3, #200	; 0xc8
 8010dba:	e9c0 5500 	strd	r5, r5, [r0]
 8010dbe:	6083      	str	r3, [r0, #8]
 8010dc0:	f240 1301 	movw	r3, #257	; 0x101
 8010dc4:	4617      	mov	r7, r2
 8010dc6:	8183      	strh	r3, [r0, #12]
 8010dc8:	460c      	mov	r4, r1
 8010dca:	46a8      	mov	r8, r5
 8010dcc:	4621      	mov	r1, r4
 8010dce:	4630      	mov	r0, r6
 8010dd0:	3501      	adds	r5, #1
 8010dd2:	f006 ff01 	bl	8017bd8 <put_memory>
 8010dd6:	42af      	cmp	r7, r5
 8010dd8:	60a4      	str	r4, [r4, #8]
 8010dda:	f884 800c 	strb.w	r8, [r4, #12]
 8010dde:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 8010de2:	d1f3      	bne.n	8010dcc <rmw_uxrce_init_service_memory+0x20>
 8010de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010de8:	4770      	bx	lr
 8010dea:	bf00      	nop

08010dec <rmw_uxrce_init_client_memory>:
 8010dec:	b1e2      	cbz	r2, 8010e28 <rmw_uxrce_init_client_memory+0x3c>
 8010dee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010df2:	7b05      	ldrb	r5, [r0, #12]
 8010df4:	4606      	mov	r6, r0
 8010df6:	b9ad      	cbnz	r5, 8010e24 <rmw_uxrce_init_client_memory+0x38>
 8010df8:	23c8      	movs	r3, #200	; 0xc8
 8010dfa:	e9c0 5500 	strd	r5, r5, [r0]
 8010dfe:	6083      	str	r3, [r0, #8]
 8010e00:	f240 1301 	movw	r3, #257	; 0x101
 8010e04:	4617      	mov	r7, r2
 8010e06:	8183      	strh	r3, [r0, #12]
 8010e08:	460c      	mov	r4, r1
 8010e0a:	46a8      	mov	r8, r5
 8010e0c:	4621      	mov	r1, r4
 8010e0e:	4630      	mov	r0, r6
 8010e10:	3501      	adds	r5, #1
 8010e12:	f006 fee1 	bl	8017bd8 <put_memory>
 8010e16:	42af      	cmp	r7, r5
 8010e18:	60a4      	str	r4, [r4, #8]
 8010e1a:	f884 800c 	strb.w	r8, [r4, #12]
 8010e1e:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 8010e22:	d1f3      	bne.n	8010e0c <rmw_uxrce_init_client_memory+0x20>
 8010e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e28:	4770      	bx	lr
 8010e2a:	bf00      	nop

08010e2c <rmw_uxrce_init_publisher_memory>:
 8010e2c:	b1e2      	cbz	r2, 8010e68 <rmw_uxrce_init_publisher_memory+0x3c>
 8010e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e32:	7b05      	ldrb	r5, [r0, #12]
 8010e34:	4606      	mov	r6, r0
 8010e36:	b9ad      	cbnz	r5, 8010e64 <rmw_uxrce_init_publisher_memory+0x38>
 8010e38:	23d8      	movs	r3, #216	; 0xd8
 8010e3a:	e9c0 5500 	strd	r5, r5, [r0]
 8010e3e:	6083      	str	r3, [r0, #8]
 8010e40:	f240 1301 	movw	r3, #257	; 0x101
 8010e44:	4617      	mov	r7, r2
 8010e46:	8183      	strh	r3, [r0, #12]
 8010e48:	460c      	mov	r4, r1
 8010e4a:	46a8      	mov	r8, r5
 8010e4c:	4621      	mov	r1, r4
 8010e4e:	4630      	mov	r0, r6
 8010e50:	3501      	adds	r5, #1
 8010e52:	f006 fec1 	bl	8017bd8 <put_memory>
 8010e56:	42af      	cmp	r7, r5
 8010e58:	60a4      	str	r4, [r4, #8]
 8010e5a:	f884 800c 	strb.w	r8, [r4, #12]
 8010e5e:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 8010e62:	d1f3      	bne.n	8010e4c <rmw_uxrce_init_publisher_memory+0x20>
 8010e64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e68:	4770      	bx	lr
 8010e6a:	bf00      	nop

08010e6c <rmw_uxrce_init_subscription_memory>:
 8010e6c:	b1e2      	cbz	r2, 8010ea8 <rmw_uxrce_init_subscription_memory+0x3c>
 8010e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e72:	7b05      	ldrb	r5, [r0, #12]
 8010e74:	4606      	mov	r6, r0
 8010e76:	b9ad      	cbnz	r5, 8010ea4 <rmw_uxrce_init_subscription_memory+0x38>
 8010e78:	23d8      	movs	r3, #216	; 0xd8
 8010e7a:	e9c0 5500 	strd	r5, r5, [r0]
 8010e7e:	6083      	str	r3, [r0, #8]
 8010e80:	f240 1301 	movw	r3, #257	; 0x101
 8010e84:	4617      	mov	r7, r2
 8010e86:	8183      	strh	r3, [r0, #12]
 8010e88:	460c      	mov	r4, r1
 8010e8a:	46a8      	mov	r8, r5
 8010e8c:	4621      	mov	r1, r4
 8010e8e:	4630      	mov	r0, r6
 8010e90:	3501      	adds	r5, #1
 8010e92:	f006 fea1 	bl	8017bd8 <put_memory>
 8010e96:	42af      	cmp	r7, r5
 8010e98:	60a4      	str	r4, [r4, #8]
 8010e9a:	f884 800c 	strb.w	r8, [r4, #12]
 8010e9e:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 8010ea2:	d1f3      	bne.n	8010e8c <rmw_uxrce_init_subscription_memory+0x20>
 8010ea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ea8:	4770      	bx	lr
 8010eaa:	bf00      	nop

08010eac <rmw_uxrce_init_node_memory>:
 8010eac:	b1e2      	cbz	r2, 8010ee8 <rmw_uxrce_init_node_memory+0x3c>
 8010eae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010eb2:	7b05      	ldrb	r5, [r0, #12]
 8010eb4:	4606      	mov	r6, r0
 8010eb6:	b9ad      	cbnz	r5, 8010ee4 <rmw_uxrce_init_node_memory+0x38>
 8010eb8:	23a4      	movs	r3, #164	; 0xa4
 8010eba:	e9c0 5500 	strd	r5, r5, [r0]
 8010ebe:	6083      	str	r3, [r0, #8]
 8010ec0:	f240 1301 	movw	r3, #257	; 0x101
 8010ec4:	4617      	mov	r7, r2
 8010ec6:	8183      	strh	r3, [r0, #12]
 8010ec8:	460c      	mov	r4, r1
 8010eca:	46a8      	mov	r8, r5
 8010ecc:	4621      	mov	r1, r4
 8010ece:	4630      	mov	r0, r6
 8010ed0:	3501      	adds	r5, #1
 8010ed2:	f006 fe81 	bl	8017bd8 <put_memory>
 8010ed6:	42af      	cmp	r7, r5
 8010ed8:	60a4      	str	r4, [r4, #8]
 8010eda:	f884 800c 	strb.w	r8, [r4, #12]
 8010ede:	f104 04a4 	add.w	r4, r4, #164	; 0xa4
 8010ee2:	d1f3      	bne.n	8010ecc <rmw_uxrce_init_node_memory+0x20>
 8010ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010ee8:	4770      	bx	lr
 8010eea:	bf00      	nop

08010eec <rmw_uxrce_init_session_memory>:
 8010eec:	b1ea      	cbz	r2, 8010f2a <rmw_uxrce_init_session_memory+0x3e>
 8010eee:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ef2:	7b05      	ldrb	r5, [r0, #12]
 8010ef4:	4606      	mov	r6, r0
 8010ef6:	b9b5      	cbnz	r5, 8010f26 <rmw_uxrce_init_session_memory+0x3a>
 8010ef8:	e9c0 5500 	strd	r5, r5, [r0]
 8010efc:	f241 58a8 	movw	r8, #5544	; 0x15a8
 8010f00:	f240 1301 	movw	r3, #257	; 0x101
 8010f04:	4617      	mov	r7, r2
 8010f06:	f8c0 8008 	str.w	r8, [r0, #8]
 8010f0a:	460c      	mov	r4, r1
 8010f0c:	8183      	strh	r3, [r0, #12]
 8010f0e:	46a9      	mov	r9, r5
 8010f10:	4621      	mov	r1, r4
 8010f12:	4630      	mov	r0, r6
 8010f14:	3501      	adds	r5, #1
 8010f16:	f006 fe5f 	bl	8017bd8 <put_memory>
 8010f1a:	42af      	cmp	r7, r5
 8010f1c:	60a4      	str	r4, [r4, #8]
 8010f1e:	f884 900c 	strb.w	r9, [r4, #12]
 8010f22:	4444      	add	r4, r8
 8010f24:	d1f4      	bne.n	8010f10 <rmw_uxrce_init_session_memory+0x24>
 8010f26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f2a:	4770      	bx	lr

08010f2c <rmw_uxrce_init_topic_memory>:
 8010f2c:	b1e2      	cbz	r2, 8010f68 <rmw_uxrce_init_topic_memory+0x3c>
 8010f2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f32:	7b05      	ldrb	r5, [r0, #12]
 8010f34:	4606      	mov	r6, r0
 8010f36:	b9ad      	cbnz	r5, 8010f64 <rmw_uxrce_init_topic_memory+0x38>
 8010f38:	231c      	movs	r3, #28
 8010f3a:	e9c0 5500 	strd	r5, r5, [r0]
 8010f3e:	6083      	str	r3, [r0, #8]
 8010f40:	f240 1301 	movw	r3, #257	; 0x101
 8010f44:	4617      	mov	r7, r2
 8010f46:	8183      	strh	r3, [r0, #12]
 8010f48:	460c      	mov	r4, r1
 8010f4a:	46a8      	mov	r8, r5
 8010f4c:	4621      	mov	r1, r4
 8010f4e:	4630      	mov	r0, r6
 8010f50:	3501      	adds	r5, #1
 8010f52:	f006 fe41 	bl	8017bd8 <put_memory>
 8010f56:	42af      	cmp	r7, r5
 8010f58:	60a4      	str	r4, [r4, #8]
 8010f5a:	f884 800c 	strb.w	r8, [r4, #12]
 8010f5e:	f104 041c 	add.w	r4, r4, #28
 8010f62:	d1f3      	bne.n	8010f4c <rmw_uxrce_init_topic_memory+0x20>
 8010f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f68:	4770      	bx	lr
 8010f6a:	bf00      	nop

08010f6c <rmw_uxrce_init_static_input_buffer_memory>:
 8010f6c:	b1ea      	cbz	r2, 8010faa <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 8010f6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f72:	7b05      	ldrb	r5, [r0, #12]
 8010f74:	4606      	mov	r6, r0
 8010f76:	b9b5      	cbnz	r5, 8010fa6 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 8010f78:	f44f 6304 	mov.w	r3, #2112	; 0x840
 8010f7c:	e9c0 5500 	strd	r5, r5, [r0]
 8010f80:	6083      	str	r3, [r0, #8]
 8010f82:	f240 1301 	movw	r3, #257	; 0x101
 8010f86:	4617      	mov	r7, r2
 8010f88:	8183      	strh	r3, [r0, #12]
 8010f8a:	460c      	mov	r4, r1
 8010f8c:	46a8      	mov	r8, r5
 8010f8e:	4621      	mov	r1, r4
 8010f90:	4630      	mov	r0, r6
 8010f92:	3501      	adds	r5, #1
 8010f94:	f006 fe20 	bl	8017bd8 <put_memory>
 8010f98:	42af      	cmp	r7, r5
 8010f9a:	60a4      	str	r4, [r4, #8]
 8010f9c:	f884 800c 	strb.w	r8, [r4, #12]
 8010fa0:	f504 6404 	add.w	r4, r4, #2112	; 0x840
 8010fa4:	d1f3      	bne.n	8010f8e <rmw_uxrce_init_static_input_buffer_memory+0x22>
 8010fa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010faa:	4770      	bx	lr

08010fac <rmw_uxrce_init_init_options_impl_memory>:
 8010fac:	b1e2      	cbz	r2, 8010fe8 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 8010fae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010fb2:	7b05      	ldrb	r5, [r0, #12]
 8010fb4:	4606      	mov	r6, r0
 8010fb6:	b9ad      	cbnz	r5, 8010fe4 <rmw_uxrce_init_init_options_impl_memory+0x38>
 8010fb8:	232c      	movs	r3, #44	; 0x2c
 8010fba:	e9c0 5500 	strd	r5, r5, [r0]
 8010fbe:	6083      	str	r3, [r0, #8]
 8010fc0:	f240 1301 	movw	r3, #257	; 0x101
 8010fc4:	4617      	mov	r7, r2
 8010fc6:	8183      	strh	r3, [r0, #12]
 8010fc8:	460c      	mov	r4, r1
 8010fca:	46a8      	mov	r8, r5
 8010fcc:	4621      	mov	r1, r4
 8010fce:	4630      	mov	r0, r6
 8010fd0:	3501      	adds	r5, #1
 8010fd2:	f006 fe01 	bl	8017bd8 <put_memory>
 8010fd6:	42af      	cmp	r7, r5
 8010fd8:	60a4      	str	r4, [r4, #8]
 8010fda:	f884 800c 	strb.w	r8, [r4, #12]
 8010fde:	f104 042c 	add.w	r4, r4, #44	; 0x2c
 8010fe2:	d1f3      	bne.n	8010fcc <rmw_uxrce_init_init_options_impl_memory+0x20>
 8010fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fe8:	4770      	bx	lr
 8010fea:	bf00      	nop

08010fec <rmw_uxrce_init_wait_set_memory>:
 8010fec:	b1e2      	cbz	r2, 8011028 <rmw_uxrce_init_wait_set_memory+0x3c>
 8010fee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ff2:	7b05      	ldrb	r5, [r0, #12]
 8010ff4:	4606      	mov	r6, r0
 8010ff6:	b9ad      	cbnz	r5, 8011024 <rmw_uxrce_init_wait_set_memory+0x38>
 8010ff8:	231c      	movs	r3, #28
 8010ffa:	e9c0 5500 	strd	r5, r5, [r0]
 8010ffe:	6083      	str	r3, [r0, #8]
 8011000:	f240 1301 	movw	r3, #257	; 0x101
 8011004:	4617      	mov	r7, r2
 8011006:	8183      	strh	r3, [r0, #12]
 8011008:	460c      	mov	r4, r1
 801100a:	46a8      	mov	r8, r5
 801100c:	4621      	mov	r1, r4
 801100e:	4630      	mov	r0, r6
 8011010:	3501      	adds	r5, #1
 8011012:	f006 fde1 	bl	8017bd8 <put_memory>
 8011016:	42af      	cmp	r7, r5
 8011018:	60a4      	str	r4, [r4, #8]
 801101a:	f884 800c 	strb.w	r8, [r4, #12]
 801101e:	f104 041c 	add.w	r4, r4, #28
 8011022:	d1f3      	bne.n	801100c <rmw_uxrce_init_wait_set_memory+0x20>
 8011024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011028:	4770      	bx	lr
 801102a:	bf00      	nop

0801102c <rmw_uxrce_init_guard_condition_memory>:
 801102c:	b1e2      	cbz	r2, 8011068 <rmw_uxrce_init_guard_condition_memory+0x3c>
 801102e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011032:	7b05      	ldrb	r5, [r0, #12]
 8011034:	4606      	mov	r6, r0
 8011036:	b9ad      	cbnz	r5, 8011064 <rmw_uxrce_init_guard_condition_memory+0x38>
 8011038:	2320      	movs	r3, #32
 801103a:	e9c0 5500 	strd	r5, r5, [r0]
 801103e:	6083      	str	r3, [r0, #8]
 8011040:	f240 1301 	movw	r3, #257	; 0x101
 8011044:	4617      	mov	r7, r2
 8011046:	8183      	strh	r3, [r0, #12]
 8011048:	460c      	mov	r4, r1
 801104a:	46a8      	mov	r8, r5
 801104c:	4621      	mov	r1, r4
 801104e:	4630      	mov	r0, r6
 8011050:	3501      	adds	r5, #1
 8011052:	f006 fdc1 	bl	8017bd8 <put_memory>
 8011056:	42af      	cmp	r7, r5
 8011058:	60a4      	str	r4, [r4, #8]
 801105a:	f884 800c 	strb.w	r8, [r4, #12]
 801105e:	f104 0420 	add.w	r4, r4, #32
 8011062:	d1f3      	bne.n	801104c <rmw_uxrce_init_guard_condition_memory+0x20>
 8011064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011068:	4770      	bx	lr
 801106a:	bf00      	nop

0801106c <rmw_uxrce_fini_session_memory>:
 801106c:	4601      	mov	r1, r0
 801106e:	4801      	ldr	r0, [pc, #4]	; (8011074 <rmw_uxrce_fini_session_memory+0x8>)
 8011070:	f006 bdb2 	b.w	8017bd8 <put_memory>
 8011074:	2001618c 	.word	0x2001618c

08011078 <rmw_uxrce_fini_node_memory>:
 8011078:	b538      	push	{r3, r4, r5, lr}
 801107a:	4604      	mov	r4, r0
 801107c:	6800      	ldr	r0, [r0, #0]
 801107e:	b128      	cbz	r0, 801108c <rmw_uxrce_fini_node_memory+0x14>
 8011080:	4b07      	ldr	r3, [pc, #28]	; (80110a0 <rmw_uxrce_fini_node_memory+0x28>)
 8011082:	6819      	ldr	r1, [r3, #0]
 8011084:	f7ef f8a4 	bl	80001d0 <strcmp>
 8011088:	b940      	cbnz	r0, 801109c <rmw_uxrce_fini_node_memory+0x24>
 801108a:	6020      	str	r0, [r4, #0]
 801108c:	6861      	ldr	r1, [r4, #4]
 801108e:	b129      	cbz	r1, 801109c <rmw_uxrce_fini_node_memory+0x24>
 8011090:	2500      	movs	r5, #0
 8011092:	4804      	ldr	r0, [pc, #16]	; (80110a4 <rmw_uxrce_fini_node_memory+0x2c>)
 8011094:	610d      	str	r5, [r1, #16]
 8011096:	f006 fd9f 	bl	8017bd8 <put_memory>
 801109a:	6065      	str	r5, [r4, #4]
 801109c:	bd38      	pop	{r3, r4, r5, pc}
 801109e:	bf00      	nop
 80110a0:	0801d50c 	.word	0x0801d50c
 80110a4:	2001615c 	.word	0x2001615c

080110a8 <rmw_uxrce_fini_publisher_memory>:
 80110a8:	b510      	push	{r4, lr}
 80110aa:	4604      	mov	r4, r0
 80110ac:	6800      	ldr	r0, [r0, #0]
 80110ae:	b128      	cbz	r0, 80110bc <rmw_uxrce_fini_publisher_memory+0x14>
 80110b0:	4b06      	ldr	r3, [pc, #24]	; (80110cc <rmw_uxrce_fini_publisher_memory+0x24>)
 80110b2:	6819      	ldr	r1, [r3, #0]
 80110b4:	f7ef f88c 	bl	80001d0 <strcmp>
 80110b8:	b938      	cbnz	r0, 80110ca <rmw_uxrce_fini_publisher_memory+0x22>
 80110ba:	6020      	str	r0, [r4, #0]
 80110bc:	6861      	ldr	r1, [r4, #4]
 80110be:	b121      	cbz	r1, 80110ca <rmw_uxrce_fini_publisher_memory+0x22>
 80110c0:	4803      	ldr	r0, [pc, #12]	; (80110d0 <rmw_uxrce_fini_publisher_memory+0x28>)
 80110c2:	f006 fd89 	bl	8017bd8 <put_memory>
 80110c6:	2300      	movs	r3, #0
 80110c8:	6063      	str	r3, [r4, #4]
 80110ca:	bd10      	pop	{r4, pc}
 80110cc:	0801d50c 	.word	0x0801d50c
 80110d0:	2001616c 	.word	0x2001616c

080110d4 <rmw_uxrce_fini_subscription_memory>:
 80110d4:	b510      	push	{r4, lr}
 80110d6:	4604      	mov	r4, r0
 80110d8:	6800      	ldr	r0, [r0, #0]
 80110da:	b128      	cbz	r0, 80110e8 <rmw_uxrce_fini_subscription_memory+0x14>
 80110dc:	4b06      	ldr	r3, [pc, #24]	; (80110f8 <rmw_uxrce_fini_subscription_memory+0x24>)
 80110de:	6819      	ldr	r1, [r3, #0]
 80110e0:	f7ef f876 	bl	80001d0 <strcmp>
 80110e4:	b938      	cbnz	r0, 80110f6 <rmw_uxrce_fini_subscription_memory+0x22>
 80110e6:	6020      	str	r0, [r4, #0]
 80110e8:	6861      	ldr	r1, [r4, #4]
 80110ea:	b121      	cbz	r1, 80110f6 <rmw_uxrce_fini_subscription_memory+0x22>
 80110ec:	4803      	ldr	r0, [pc, #12]	; (80110fc <rmw_uxrce_fini_subscription_memory+0x28>)
 80110ee:	f006 fd73 	bl	8017bd8 <put_memory>
 80110f2:	2300      	movs	r3, #0
 80110f4:	6063      	str	r3, [r4, #4]
 80110f6:	bd10      	pop	{r4, pc}
 80110f8:	0801d50c 	.word	0x0801d50c
 80110fc:	200161ac 	.word	0x200161ac

08011100 <rmw_uxrce_fini_service_memory>:
 8011100:	b510      	push	{r4, lr}
 8011102:	4604      	mov	r4, r0
 8011104:	6800      	ldr	r0, [r0, #0]
 8011106:	b128      	cbz	r0, 8011114 <rmw_uxrce_fini_service_memory+0x14>
 8011108:	4b06      	ldr	r3, [pc, #24]	; (8011124 <rmw_uxrce_fini_service_memory+0x24>)
 801110a:	6819      	ldr	r1, [r3, #0]
 801110c:	f7ef f860 	bl	80001d0 <strcmp>
 8011110:	b938      	cbnz	r0, 8011122 <rmw_uxrce_fini_service_memory+0x22>
 8011112:	6020      	str	r0, [r4, #0]
 8011114:	6861      	ldr	r1, [r4, #4]
 8011116:	b121      	cbz	r1, 8011122 <rmw_uxrce_fini_service_memory+0x22>
 8011118:	4803      	ldr	r0, [pc, #12]	; (8011128 <rmw_uxrce_fini_service_memory+0x28>)
 801111a:	f006 fd5d 	bl	8017bd8 <put_memory>
 801111e:	2300      	movs	r3, #0
 8011120:	6063      	str	r3, [r4, #4]
 8011122:	bd10      	pop	{r4, pc}
 8011124:	0801d50c 	.word	0x0801d50c
 8011128:	2001617c 	.word	0x2001617c

0801112c <rmw_uxrce_fini_client_memory>:
 801112c:	b510      	push	{r4, lr}
 801112e:	4604      	mov	r4, r0
 8011130:	6800      	ldr	r0, [r0, #0]
 8011132:	b128      	cbz	r0, 8011140 <rmw_uxrce_fini_client_memory+0x14>
 8011134:	4b06      	ldr	r3, [pc, #24]	; (8011150 <rmw_uxrce_fini_client_memory+0x24>)
 8011136:	6819      	ldr	r1, [r3, #0]
 8011138:	f7ef f84a 	bl	80001d0 <strcmp>
 801113c:	b938      	cbnz	r0, 801114e <rmw_uxrce_fini_client_memory+0x22>
 801113e:	6020      	str	r0, [r4, #0]
 8011140:	6861      	ldr	r1, [r4, #4]
 8011142:	b121      	cbz	r1, 801114e <rmw_uxrce_fini_client_memory+0x22>
 8011144:	4803      	ldr	r0, [pc, #12]	; (8011154 <rmw_uxrce_fini_client_memory+0x28>)
 8011146:	f006 fd47 	bl	8017bd8 <put_memory>
 801114a:	2300      	movs	r3, #0
 801114c:	6063      	str	r3, [r4, #4]
 801114e:	bd10      	pop	{r4, pc}
 8011150:	0801d50c 	.word	0x0801d50c
 8011154:	20011890 	.word	0x20011890

08011158 <rmw_uxrce_fini_topic_memory>:
 8011158:	b510      	push	{r4, lr}
 801115a:	4604      	mov	r4, r0
 801115c:	4621      	mov	r1, r4
 801115e:	4803      	ldr	r0, [pc, #12]	; (801116c <rmw_uxrce_fini_topic_memory+0x14>)
 8011160:	f006 fd3a 	bl	8017bd8 <put_memory>
 8011164:	2300      	movs	r3, #0
 8011166:	61a3      	str	r3, [r4, #24]
 8011168:	bd10      	pop	{r4, pc}
 801116a:	bf00      	nop
 801116c:	200161bc 	.word	0x200161bc

08011170 <rmw_uxrce_get_static_input_buffer_for_entity>:
 8011170:	b082      	sub	sp, #8
 8011172:	b530      	push	{r4, r5, lr}
 8011174:	4925      	ldr	r1, [pc, #148]	; (801120c <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 8011176:	680d      	ldr	r5, [r1, #0]
 8011178:	ac03      	add	r4, sp, #12
 801117a:	e884 000c 	stmia.w	r4, {r2, r3}
 801117e:	461c      	mov	r4, r3
 8011180:	2d00      	cmp	r5, #0
 8011182:	d041      	beq.n	8011208 <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 8011184:	462b      	mov	r3, r5
 8011186:	2100      	movs	r1, #0
 8011188:	689a      	ldr	r2, [r3, #8]
 801118a:	685b      	ldr	r3, [r3, #4]
 801118c:	f8d2 2814 	ldr.w	r2, [r2, #2068]	; 0x814
 8011190:	4290      	cmp	r0, r2
 8011192:	bf08      	it	eq
 8011194:	3101      	addeq	r1, #1
 8011196:	2b00      	cmp	r3, #0
 8011198:	d1f6      	bne.n	8011188 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 801119a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 801119e:	2b02      	cmp	r3, #2
 80111a0:	d029      	beq.n	80111f6 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 80111a2:	d907      	bls.n	80111b4 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 80111a4:	2b03      	cmp	r3, #3
 80111a6:	d005      	beq.n	80111b4 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 80111a8:	2100      	movs	r1, #0
 80111aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80111ae:	4608      	mov	r0, r1
 80111b0:	b002      	add	sp, #8
 80111b2:	4770      	bx	lr
 80111b4:	b314      	cbz	r4, 80111fc <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 80111b6:	428c      	cmp	r4, r1
 80111b8:	d820      	bhi.n	80111fc <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 80111ba:	2d00      	cmp	r5, #0
 80111bc:	d0f4      	beq.n	80111a8 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 80111be:	2100      	movs	r1, #0
 80111c0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80111c4:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 80111c8:	e002      	b.n	80111d0 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 80111ca:	686d      	ldr	r5, [r5, #4]
 80111cc:	2d00      	cmp	r5, #0
 80111ce:	d0ec      	beq.n	80111aa <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 80111d0:	68ab      	ldr	r3, [r5, #8]
 80111d2:	f8d3 2814 	ldr.w	r2, [r3, #2068]	; 0x814
 80111d6:	4290      	cmp	r0, r2
 80111d8:	d1f7      	bne.n	80111ca <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 80111da:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 80111de:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 80111e2:	4562      	cmp	r2, ip
 80111e4:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80111e8:	eb73 0e04 	sbcs.w	lr, r3, r4
 80111ec:	daed      	bge.n	80111ca <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 80111ee:	4694      	mov	ip, r2
 80111f0:	461c      	mov	r4, r3
 80111f2:	4629      	mov	r1, r5
 80111f4:	e7e9      	b.n	80111ca <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 80111f6:	b10c      	cbz	r4, 80111fc <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 80111f8:	428c      	cmp	r4, r1
 80111fa:	d9d5      	bls.n	80111a8 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 80111fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011200:	4802      	ldr	r0, [pc, #8]	; (801120c <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 8011202:	b002      	add	sp, #8
 8011204:	f006 bcd8 	b.w	8017bb8 <get_memory>
 8011208:	4629      	mov	r1, r5
 801120a:	e7c6      	b.n	801119a <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 801120c:	2001619c 	.word	0x2001619c

08011210 <run_xrce_session>:
 8011210:	b510      	push	{r4, lr}
 8011212:	788c      	ldrb	r4, [r1, #2]
 8011214:	b086      	sub	sp, #24
 8011216:	2c01      	cmp	r4, #1
 8011218:	f8ad 200e 	strh.w	r2, [sp, #14]
 801121c:	d00c      	beq.n	8011238 <run_xrce_session+0x28>
 801121e:	4619      	mov	r1, r3
 8011220:	2301      	movs	r3, #1
 8011222:	9300      	str	r3, [sp, #0]
 8011224:	f10d 020e 	add.w	r2, sp, #14
 8011228:	f10d 0317 	add.w	r3, sp, #23
 801122c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8011230:	f003 fb06 	bl	8014840 <uxr_run_session_until_all_status>
 8011234:	b006      	add	sp, #24
 8011236:	bd10      	pop	{r4, pc}
 8011238:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801123c:	f002 ff54 	bl	80140e8 <uxr_flash_output_streams>
 8011240:	4620      	mov	r0, r4
 8011242:	b006      	add	sp, #24
 8011244:	bd10      	pop	{r4, pc}
 8011246:	bf00      	nop

08011248 <convert_qos_profile>:
 8011248:	7a4a      	ldrb	r2, [r1, #9]
 801124a:	f891 c008 	ldrb.w	ip, [r1, #8]
 801124e:	2a02      	cmp	r2, #2
 8011250:	bf18      	it	ne
 8011252:	2200      	movne	r2, #0
 8011254:	7002      	strb	r2, [r0, #0]
 8011256:	780a      	ldrb	r2, [r1, #0]
 8011258:	8889      	ldrh	r1, [r1, #4]
 801125a:	8081      	strh	r1, [r0, #4]
 801125c:	f1ac 0c02 	sub.w	ip, ip, #2
 8011260:	f1a2 0202 	sub.w	r2, r2, #2
 8011264:	fabc fc8c 	clz	ip, ip
 8011268:	fab2 f282 	clz	r2, r2
 801126c:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8011270:	0952      	lsrs	r2, r2, #5
 8011272:	f880 c001 	strb.w	ip, [r0, #1]
 8011276:	7082      	strb	r2, [r0, #2]
 8011278:	4770      	bx	lr
 801127a:	bf00      	nop

0801127c <generate_type_name>:
 801127c:	b530      	push	{r4, r5, lr}
 801127e:	2300      	movs	r3, #0
 8011280:	700b      	strb	r3, [r1, #0]
 8011282:	6803      	ldr	r3, [r0, #0]
 8011284:	b087      	sub	sp, #28
 8011286:	4614      	mov	r4, r2
 8011288:	b1d3      	cbz	r3, 80112c0 <generate_type_name+0x44>
 801128a:	4a0f      	ldr	r2, [pc, #60]	; (80112c8 <generate_type_name+0x4c>)
 801128c:	4615      	mov	r5, r2
 801128e:	9203      	str	r2, [sp, #12]
 8011290:	9500      	str	r5, [sp, #0]
 8011292:	6842      	ldr	r2, [r0, #4]
 8011294:	480d      	ldr	r0, [pc, #52]	; (80112cc <generate_type_name+0x50>)
 8011296:	9001      	str	r0, [sp, #4]
 8011298:	4608      	mov	r0, r1
 801129a:	490d      	ldr	r1, [pc, #52]	; (80112d0 <generate_type_name+0x54>)
 801129c:	9204      	str	r2, [sp, #16]
 801129e:	9105      	str	r1, [sp, #20]
 80112a0:	9102      	str	r1, [sp, #8]
 80112a2:	4a0c      	ldr	r2, [pc, #48]	; (80112d4 <generate_type_name+0x58>)
 80112a4:	4621      	mov	r1, r4
 80112a6:	f00a f921 	bl	801b4ec <sniprintf>
 80112aa:	2800      	cmp	r0, #0
 80112ac:	db05      	blt.n	80112ba <generate_type_name+0x3e>
 80112ae:	4284      	cmp	r4, r0
 80112b0:	bfd4      	ite	le
 80112b2:	2000      	movle	r0, #0
 80112b4:	2001      	movgt	r0, #1
 80112b6:	b007      	add	sp, #28
 80112b8:	bd30      	pop	{r4, r5, pc}
 80112ba:	2000      	movs	r0, #0
 80112bc:	b007      	add	sp, #28
 80112be:	bd30      	pop	{r4, r5, pc}
 80112c0:	4b05      	ldr	r3, [pc, #20]	; (80112d8 <generate_type_name+0x5c>)
 80112c2:	4a01      	ldr	r2, [pc, #4]	; (80112c8 <generate_type_name+0x4c>)
 80112c4:	461d      	mov	r5, r3
 80112c6:	e7e2      	b.n	801128e <generate_type_name+0x12>
 80112c8:	0801c938 	.word	0x0801c938
 80112cc:	0801c950 	.word	0x0801c950
 80112d0:	0801c94c 	.word	0x0801c94c
 80112d4:	0801c93c 	.word	0x0801c93c
 80112d8:	0801d7b0 	.word	0x0801d7b0

080112dc <generate_topic_name>:
 80112dc:	b510      	push	{r4, lr}
 80112de:	b082      	sub	sp, #8
 80112e0:	4614      	mov	r4, r2
 80112e2:	9000      	str	r0, [sp, #0]
 80112e4:	4b08      	ldr	r3, [pc, #32]	; (8011308 <generate_topic_name+0x2c>)
 80112e6:	4a09      	ldr	r2, [pc, #36]	; (801130c <generate_topic_name+0x30>)
 80112e8:	4608      	mov	r0, r1
 80112ea:	4621      	mov	r1, r4
 80112ec:	f00a f8fe 	bl	801b4ec <sniprintf>
 80112f0:	2800      	cmp	r0, #0
 80112f2:	db05      	blt.n	8011300 <generate_topic_name+0x24>
 80112f4:	4284      	cmp	r4, r0
 80112f6:	bfd4      	ite	le
 80112f8:	2000      	movle	r0, #0
 80112fa:	2001      	movgt	r0, #1
 80112fc:	b002      	add	sp, #8
 80112fe:	bd10      	pop	{r4, pc}
 8011300:	2000      	movs	r0, #0
 8011302:	b002      	add	sp, #8
 8011304:	bd10      	pop	{r4, pc}
 8011306:	bf00      	nop
 8011308:	0801c95c 	.word	0x0801c95c
 801130c:	0801c954 	.word	0x0801c954

08011310 <is_uxrce_rmw_identifier_valid>:
 8011310:	b510      	push	{r4, lr}
 8011312:	4604      	mov	r4, r0
 8011314:	b140      	cbz	r0, 8011328 <is_uxrce_rmw_identifier_valid+0x18>
 8011316:	f006 fc73 	bl	8017c00 <rmw_get_implementation_identifier>
 801131a:	4601      	mov	r1, r0
 801131c:	4620      	mov	r0, r4
 801131e:	f7ee ff57 	bl	80001d0 <strcmp>
 8011322:	fab0 f080 	clz	r0, r0
 8011326:	0940      	lsrs	r0, r0, #5
 8011328:	bd10      	pop	{r4, pc}
 801132a:	bf00      	nop

0801132c <get_message_typesupport_handle>:
 801132c:	6883      	ldr	r3, [r0, #8]
 801132e:	4718      	bx	r3

08011330 <get_message_typesupport_handle_function>:
 8011330:	b510      	push	{r4, lr}
 8011332:	4604      	mov	r4, r0
 8011334:	6800      	ldr	r0, [r0, #0]
 8011336:	f7ee ff4b 	bl	80001d0 <strcmp>
 801133a:	2800      	cmp	r0, #0
 801133c:	bf0c      	ite	eq
 801133e:	4620      	moveq	r0, r4
 8011340:	2000      	movne	r0, #0
 8011342:	bd10      	pop	{r4, pc}

08011344 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState>:
 8011344:	4b04      	ldr	r3, [pc, #16]	; (8011358 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x14>)
 8011346:	681a      	ldr	r2, [r3, #0]
 8011348:	b10a      	cbz	r2, 801134e <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0xa>
 801134a:	4803      	ldr	r0, [pc, #12]	; (8011358 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x14>)
 801134c:	4770      	bx	lr
 801134e:	4a03      	ldr	r2, [pc, #12]	; (801135c <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x18>)
 8011350:	4801      	ldr	r0, [pc, #4]	; (8011358 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x14>)
 8011352:	6812      	ldr	r2, [r2, #0]
 8011354:	601a      	str	r2, [r3, #0]
 8011356:	4770      	bx	lr
 8011358:	20000120 	.word	0x20000120
 801135c:	200009b4 	.word	0x200009b4

08011360 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState>:
 8011360:	4a02      	ldr	r2, [pc, #8]	; (801136c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0xc>)
 8011362:	4b03      	ldr	r3, [pc, #12]	; (8011370 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x10>)
 8011364:	6812      	ldr	r2, [r2, #0]
 8011366:	601a      	str	r2, [r3, #0]
 8011368:	4770      	bx	lr
 801136a:	bf00      	nop
 801136c:	200009b4 	.word	0x200009b4
 8011370:	20000120 	.word	0x20000120

08011374 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Temperature>:
 8011374:	4b04      	ldr	r3, [pc, #16]	; (8011388 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x14>)
 8011376:	681a      	ldr	r2, [r3, #0]
 8011378:	b10a      	cbz	r2, 801137e <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0xa>
 801137a:	4803      	ldr	r0, [pc, #12]	; (8011388 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x14>)
 801137c:	4770      	bx	lr
 801137e:	4a03      	ldr	r2, [pc, #12]	; (801138c <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x18>)
 8011380:	4801      	ldr	r0, [pc, #4]	; (8011388 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x14>)
 8011382:	6812      	ldr	r2, [r2, #0]
 8011384:	601a      	str	r2, [r3, #0]
 8011386:	4770      	bx	lr
 8011388:	20000134 	.word	0x20000134
 801138c:	200009b4 	.word	0x200009b4

08011390 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Temperature>:
 8011390:	4a02      	ldr	r2, [pc, #8]	; (801139c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0xc>)
 8011392:	4b03      	ldr	r3, [pc, #12]	; (80113a0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x10>)
 8011394:	6812      	ldr	r2, [r2, #0]
 8011396:	601a      	str	r2, [r3, #0]
 8011398:	4770      	bx	lr
 801139a:	bf00      	nop
 801139c:	200009b4 	.word	0x200009b4
 80113a0:	20000134 	.word	0x20000134

080113a4 <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__size_function__BatteryState__cell_voltage>:
 80113a4:	6840      	ldr	r0, [r0, #4]
 80113a6:	4770      	bx	lr

080113a8 <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__get_const_function__BatteryState__cell_voltage>:
 80113a8:	6800      	ldr	r0, [r0, #0]
 80113aa:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80113ae:	4770      	bx	lr

080113b0 <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__fetch_function__BatteryState__cell_voltage>:
 80113b0:	6803      	ldr	r3, [r0, #0]
 80113b2:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80113b6:	680b      	ldr	r3, [r1, #0]
 80113b8:	6013      	str	r3, [r2, #0]
 80113ba:	4770      	bx	lr

080113bc <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__assign_function__BatteryState__cell_voltage>:
 80113bc:	6803      	ldr	r3, [r0, #0]
 80113be:	6812      	ldr	r2, [r2, #0]
 80113c0:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80113c4:	600a      	str	r2, [r1, #0]
 80113c6:	4770      	bx	lr

080113c8 <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__BatteryState_init_function>:
 80113c8:	f007 b93c 	b.w	8018644 <sensor_msgs__msg__BatteryState__init>

080113cc <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__BatteryState_fini_function>:
 80113cc:	f007 b9aa 	b.w	8018724 <sensor_msgs__msg__BatteryState__fini>

080113d0 <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__resize_function__BatteryState__cell_voltage>:
 80113d0:	b510      	push	{r4, lr}
 80113d2:	b082      	sub	sp, #8
 80113d4:	4604      	mov	r4, r0
 80113d6:	9101      	str	r1, [sp, #4]
 80113d8:	f007 f8f2 	bl	80185c0 <rosidl_runtime_c__float__Sequence__fini>
 80113dc:	9901      	ldr	r1, [sp, #4]
 80113de:	4620      	mov	r0, r4
 80113e0:	b002      	add	sp, #8
 80113e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80113e6:	f007 b8d3 	b.w	8018590 <rosidl_runtime_c__float__Sequence__init>
 80113ea:	bf00      	nop

080113ec <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__size_function__BatteryState__cell_temperature>:
 80113ec:	6840      	ldr	r0, [r0, #4]
 80113ee:	4770      	bx	lr

080113f0 <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__get_const_function__BatteryState__cell_temperature>:
 80113f0:	6800      	ldr	r0, [r0, #0]
 80113f2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80113f6:	4770      	bx	lr

080113f8 <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__get_function__BatteryState__cell_temperature>:
 80113f8:	6800      	ldr	r0, [r0, #0]
 80113fa:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80113fe:	4770      	bx	lr

08011400 <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__get_function__BatteryState__cell_voltage>:
 8011400:	6800      	ldr	r0, [r0, #0]
 8011402:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8011406:	4770      	bx	lr

08011408 <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__fetch_function__BatteryState__cell_temperature>:
 8011408:	6803      	ldr	r3, [r0, #0]
 801140a:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 801140e:	680b      	ldr	r3, [r1, #0]
 8011410:	6013      	str	r3, [r2, #0]
 8011412:	4770      	bx	lr

08011414 <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__assign_function__BatteryState__cell_temperature>:
 8011414:	6803      	ldr	r3, [r0, #0]
 8011416:	6812      	ldr	r2, [r2, #0]
 8011418:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 801141c:	600a      	str	r2, [r1, #0]
 801141e:	4770      	bx	lr

08011420 <sensor_msgs__msg__BatteryState__rosidl_typesupport_introspection_c__resize_function__BatteryState__cell_temperature>:
 8011420:	b510      	push	{r4, lr}
 8011422:	b082      	sub	sp, #8
 8011424:	4604      	mov	r4, r0
 8011426:	9101      	str	r1, [sp, #4]
 8011428:	f007 f8ca 	bl	80185c0 <rosidl_runtime_c__float__Sequence__fini>
 801142c:	9901      	ldr	r1, [sp, #4]
 801142e:	4620      	mov	r0, r4
 8011430:	b002      	add	sp, #8
 8011432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011436:	f007 b8ab 	b.w	8018590 <rosidl_runtime_c__float__Sequence__init>
 801143a:	bf00      	nop

0801143c <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState>:
 801143c:	b508      	push	{r3, lr}
 801143e:	f000 fb27 	bl	8011a90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 8011442:	4b06      	ldr	r3, [pc, #24]	; (801145c <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x20>)
 8011444:	4906      	ldr	r1, [pc, #24]	; (8011460 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x24>)
 8011446:	681a      	ldr	r2, [r3, #0]
 8011448:	60c8      	str	r0, [r1, #12]
 801144a:	b10a      	cbz	r2, 8011450 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x14>
 801144c:	4803      	ldr	r0, [pc, #12]	; (801145c <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x20>)
 801144e:	bd08      	pop	{r3, pc}
 8011450:	4a04      	ldr	r2, [pc, #16]	; (8011464 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x28>)
 8011452:	4802      	ldr	r0, [pc, #8]	; (801145c <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x20>)
 8011454:	6812      	ldr	r2, [r2, #0]
 8011456:	601a      	str	r2, [r3, #0]
 8011458:	bd08      	pop	{r3, pc}
 801145a:	bf00      	nop
 801145c:	20000500 	.word	0x20000500
 8011460:	20000140 	.word	0x20000140
 8011464:	200009b8 	.word	0x200009b8

08011468 <sensor_msgs__msg__Temperature__rosidl_typesupport_introspection_c__Temperature_init_function>:
 8011468:	f007 b974 	b.w	8018754 <sensor_msgs__msg__Temperature__init>

0801146c <sensor_msgs__msg__Temperature__rosidl_typesupport_introspection_c__Temperature_fini_function>:
 801146c:	f007 b984 	b.w	8018778 <sensor_msgs__msg__Temperature__fini>

08011470 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Temperature>:
 8011470:	b508      	push	{r3, lr}
 8011472:	f000 fb0d 	bl	8011a90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 8011476:	4b06      	ldr	r3, [pc, #24]	; (8011490 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x20>)
 8011478:	4906      	ldr	r1, [pc, #24]	; (8011494 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x24>)
 801147a:	681a      	ldr	r2, [r3, #0]
 801147c:	60c8      	str	r0, [r1, #12]
 801147e:	b10a      	cbz	r2, 8011484 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x14>
 8011480:	4803      	ldr	r0, [pc, #12]	; (8011490 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x20>)
 8011482:	bd08      	pop	{r3, pc}
 8011484:	4a04      	ldr	r2, [pc, #16]	; (8011498 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x28>)
 8011486:	4802      	ldr	r0, [pc, #8]	; (8011490 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x20>)
 8011488:	6812      	ldr	r2, [r2, #0]
 801148a:	601a      	str	r2, [r3, #0]
 801148c:	bd08      	pop	{r3, pc}
 801148e:	bf00      	nop
 8011490:	200005c0 	.word	0x200005c0
 8011494:	2000050c 	.word	0x2000050c
 8011498:	200009b8 	.word	0x200009b8

0801149c <get_serialized_size_sensor_msgs__msg__BatteryState.part.0>:
 801149c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114a0:	460e      	mov	r6, r1
 80114a2:	4607      	mov	r7, r0
 80114a4:	f000 fbca 	bl	8011c3c <get_serialized_size_std_msgs__msg__Header>
 80114a8:	1835      	adds	r5, r6, r0
 80114aa:	2104      	movs	r1, #4
 80114ac:	4628      	mov	r0, r5
 80114ae:	f002 fa83 	bl	80139b8 <ucdr_alignment>
 80114b2:	1d04      	adds	r4, r0, #4
 80114b4:	442c      	add	r4, r5
 80114b6:	2104      	movs	r1, #4
 80114b8:	4620      	mov	r0, r4
 80114ba:	f002 fa7d 	bl	80139b8 <ucdr_alignment>
 80114be:	1d05      	adds	r5, r0, #4
 80114c0:	442c      	add	r4, r5
 80114c2:	2104      	movs	r1, #4
 80114c4:	4620      	mov	r0, r4
 80114c6:	f002 fa77 	bl	80139b8 <ucdr_alignment>
 80114ca:	1d05      	adds	r5, r0, #4
 80114cc:	4425      	add	r5, r4
 80114ce:	2104      	movs	r1, #4
 80114d0:	4628      	mov	r0, r5
 80114d2:	f002 fa71 	bl	80139b8 <ucdr_alignment>
 80114d6:	3004      	adds	r0, #4
 80114d8:	4405      	add	r5, r0
 80114da:	2104      	movs	r1, #4
 80114dc:	4628      	mov	r0, r5
 80114de:	f002 fa6b 	bl	80139b8 <ucdr_alignment>
 80114e2:	3004      	adds	r0, #4
 80114e4:	1944      	adds	r4, r0, r5
 80114e6:	2104      	movs	r1, #4
 80114e8:	4620      	mov	r0, r4
 80114ea:	f002 fa65 	bl	80139b8 <ucdr_alignment>
 80114ee:	1d05      	adds	r5, r0, #4
 80114f0:	4425      	add	r5, r4
 80114f2:	2104      	movs	r1, #4
 80114f4:	4628      	mov	r0, r5
 80114f6:	f002 fa5f 	bl	80139b8 <ucdr_alignment>
 80114fa:	3004      	adds	r0, #4
 80114fc:	4405      	add	r5, r0
 80114fe:	2101      	movs	r1, #1
 8011500:	4628      	mov	r0, r5
 8011502:	f002 fa59 	bl	80139b8 <ucdr_alignment>
 8011506:	3001      	adds	r0, #1
 8011508:	1944      	adds	r4, r0, r5
 801150a:	2101      	movs	r1, #1
 801150c:	4620      	mov	r0, r4
 801150e:	f002 fa53 	bl	80139b8 <ucdr_alignment>
 8011512:	1c45      	adds	r5, r0, #1
 8011514:	4425      	add	r5, r4
 8011516:	2101      	movs	r1, #1
 8011518:	4628      	mov	r0, r5
 801151a:	f002 fa4d 	bl	80139b8 <ucdr_alignment>
 801151e:	3001      	adds	r0, #1
 8011520:	4405      	add	r5, r0
 8011522:	2101      	movs	r1, #1
 8011524:	4628      	mov	r0, r5
 8011526:	f002 fa47 	bl	80139b8 <ucdr_alignment>
 801152a:	3001      	adds	r0, #1
 801152c:	1944      	adds	r4, r0, r5
 801152e:	4620      	mov	r0, r4
 8011530:	2104      	movs	r1, #4
 8011532:	f8d7 8038 	ldr.w	r8, [r7, #56]	; 0x38
 8011536:	f002 fa3f 	bl	80139b8 <ucdr_alignment>
 801153a:	1d05      	adds	r5, r0, #4
 801153c:	442c      	add	r4, r5
 801153e:	f1b8 0f00 	cmp.w	r8, #0
 8011542:	d11e      	bne.n	8011582 <get_serialized_size_sensor_msgs__msg__BatteryState.part.0+0xe6>
 8011544:	4620      	mov	r0, r4
 8011546:	2104      	movs	r1, #4
 8011548:	f8d7 8044 	ldr.w	r8, [r7, #68]	; 0x44
 801154c:	f002 fa34 	bl	80139b8 <ucdr_alignment>
 8011550:	4404      	add	r4, r0
 8011552:	3404      	adds	r4, #4
 8011554:	f1b8 0f00 	cmp.w	r8, #0
 8011558:	d11b      	bne.n	8011592 <get_serialized_size_sensor_msgs__msg__BatteryState.part.0+0xf6>
 801155a:	2104      	movs	r1, #4
 801155c:	4620      	mov	r0, r4
 801155e:	f002 fa2b 	bl	80139b8 <ucdr_alignment>
 8011562:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011564:	3305      	adds	r3, #5
 8011566:	441c      	add	r4, r3
 8011568:	4404      	add	r4, r0
 801156a:	2104      	movs	r1, #4
 801156c:	4620      	mov	r0, r4
 801156e:	f002 fa23 	bl	80139b8 <ucdr_alignment>
 8011572:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8011574:	f1c6 0605 	rsb	r6, r6, #5
 8011578:	440e      	add	r6, r1
 801157a:	4430      	add	r0, r6
 801157c:	4420      	add	r0, r4
 801157e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011582:	4620      	mov	r0, r4
 8011584:	2104      	movs	r1, #4
 8011586:	f002 fa17 	bl	80139b8 <ucdr_alignment>
 801158a:	eb04 0588 	add.w	r5, r4, r8, lsl #2
 801158e:	1944      	adds	r4, r0, r5
 8011590:	e7d8      	b.n	8011544 <get_serialized_size_sensor_msgs__msg__BatteryState.part.0+0xa8>
 8011592:	4620      	mov	r0, r4
 8011594:	2104      	movs	r1, #4
 8011596:	f002 fa0f 	bl	80139b8 <ucdr_alignment>
 801159a:	eb04 0488 	add.w	r4, r4, r8, lsl #2
 801159e:	4404      	add	r4, r0
 80115a0:	e7db      	b.n	801155a <get_serialized_size_sensor_msgs__msg__BatteryState.part.0+0xbe>
 80115a2:	bf00      	nop

080115a4 <get_serialized_size_sensor_msgs__msg__BatteryState>:
 80115a4:	b108      	cbz	r0, 80115aa <get_serialized_size_sensor_msgs__msg__BatteryState+0x6>
 80115a6:	f7ff bf79 	b.w	801149c <get_serialized_size_sensor_msgs__msg__BatteryState.part.0>
 80115aa:	4770      	bx	lr

080115ac <_BatteryState__get_serialized_size>:
 80115ac:	b110      	cbz	r0, 80115b4 <_BatteryState__get_serialized_size+0x8>
 80115ae:	2100      	movs	r1, #0
 80115b0:	f7ff bf74 	b.w	801149c <get_serialized_size_sensor_msgs__msg__BatteryState.part.0>
 80115b4:	4770      	bx	lr
 80115b6:	bf00      	nop

080115b8 <_BatteryState__cdr_deserialize>:
 80115b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80115ba:	460c      	mov	r4, r1
 80115bc:	b083      	sub	sp, #12
 80115be:	2900      	cmp	r1, #0
 80115c0:	f000 80a1 	beq.w	8011706 <_BatteryState__cdr_deserialize+0x14e>
 80115c4:	4605      	mov	r5, r0
 80115c6:	f000 fbbb 	bl	8011d40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 80115ca:	6843      	ldr	r3, [r0, #4]
 80115cc:	4621      	mov	r1, r4
 80115ce:	68db      	ldr	r3, [r3, #12]
 80115d0:	4628      	mov	r0, r5
 80115d2:	4798      	blx	r3
 80115d4:	f104 0114 	add.w	r1, r4, #20
 80115d8:	4628      	mov	r0, r5
 80115da:	f001 fed9 	bl	8013390 <ucdr_deserialize_float>
 80115de:	f104 0118 	add.w	r1, r4, #24
 80115e2:	4628      	mov	r0, r5
 80115e4:	f001 fed4 	bl	8013390 <ucdr_deserialize_float>
 80115e8:	f104 011c 	add.w	r1, r4, #28
 80115ec:	4628      	mov	r0, r5
 80115ee:	f001 fecf 	bl	8013390 <ucdr_deserialize_float>
 80115f2:	f104 0120 	add.w	r1, r4, #32
 80115f6:	4628      	mov	r0, r5
 80115f8:	f001 feca 	bl	8013390 <ucdr_deserialize_float>
 80115fc:	f104 0124 	add.w	r1, r4, #36	; 0x24
 8011600:	4628      	mov	r0, r5
 8011602:	f001 fec5 	bl	8013390 <ucdr_deserialize_float>
 8011606:	f104 0128 	add.w	r1, r4, #40	; 0x28
 801160a:	4628      	mov	r0, r5
 801160c:	f001 fec0 	bl	8013390 <ucdr_deserialize_float>
 8011610:	f104 012c 	add.w	r1, r4, #44	; 0x2c
 8011614:	4628      	mov	r0, r5
 8011616:	f001 febb 	bl	8013390 <ucdr_deserialize_float>
 801161a:	f104 0130 	add.w	r1, r4, #48	; 0x30
 801161e:	4628      	mov	r0, r5
 8011620:	f000 fcac 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8011624:	f104 0131 	add.w	r1, r4, #49	; 0x31
 8011628:	4628      	mov	r0, r5
 801162a:	f000 fca7 	bl	8011f7c <ucdr_deserialize_uint8_t>
 801162e:	f104 0132 	add.w	r1, r4, #50	; 0x32
 8011632:	4628      	mov	r0, r5
 8011634:	f000 fca2 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8011638:	f104 0133 	add.w	r1, r4, #51	; 0x33
 801163c:	4628      	mov	r0, r5
 801163e:	f000 fc6f 	bl	8011f20 <ucdr_deserialize_bool>
 8011642:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 8011644:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011646:	ab01      	add	r3, sp, #4
 8011648:	4632      	mov	r2, r6
 801164a:	4628      	mov	r0, r5
 801164c:	f002 fa8a 	bl	8013b64 <ucdr_deserialize_sequence_float>
 8011650:	9b01      	ldr	r3, [sp, #4]
 8011652:	bb40      	cbnz	r0, 80116a6 <_BatteryState__cdr_deserialize+0xee>
 8011654:	429e      	cmp	r6, r3
 8011656:	d35e      	bcc.n	8011716 <_BatteryState__cdr_deserialize+0x15e>
 8011658:	6ca6      	ldr	r6, [r4, #72]	; 0x48
 801165a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801165c:	ab01      	add	r3, sp, #4
 801165e:	4632      	mov	r2, r6
 8011660:	4628      	mov	r0, r5
 8011662:	f002 fa7f 	bl	8013b64 <ucdr_deserialize_sequence_float>
 8011666:	9b01      	ldr	r3, [sp, #4]
 8011668:	2800      	cmp	r0, #0
 801166a:	d03c      	beq.n	80116e6 <_BatteryState__cdr_deserialize+0x12e>
 801166c:	6463      	str	r3, [r4, #68]	; 0x44
 801166e:	6d66      	ldr	r6, [r4, #84]	; 0x54
 8011670:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8011672:	ab01      	add	r3, sp, #4
 8011674:	4632      	mov	r2, r6
 8011676:	4628      	mov	r0, r5
 8011678:	f002 fa1c 	bl	8013ab4 <ucdr_deserialize_sequence_char>
 801167c:	9b01      	ldr	r3, [sp, #4]
 801167e:	b320      	cbz	r0, 80116ca <_BatteryState__cdr_deserialize+0x112>
 8011680:	2b00      	cmp	r3, #0
 8011682:	d146      	bne.n	8011712 <_BatteryState__cdr_deserialize+0x15a>
 8011684:	6523      	str	r3, [r4, #80]	; 0x50
 8011686:	6e27      	ldr	r7, [r4, #96]	; 0x60
 8011688:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801168a:	ab01      	add	r3, sp, #4
 801168c:	463a      	mov	r2, r7
 801168e:	4628      	mov	r0, r5
 8011690:	f002 fa10 	bl	8013ab4 <ucdr_deserialize_sequence_char>
 8011694:	9b01      	ldr	r3, [sp, #4]
 8011696:	4606      	mov	r6, r0
 8011698:	b138      	cbz	r0, 80116aa <_BatteryState__cdr_deserialize+0xf2>
 801169a:	2b00      	cmp	r3, #0
 801169c:	d137      	bne.n	801170e <_BatteryState__cdr_deserialize+0x156>
 801169e:	65e3      	str	r3, [r4, #92]	; 0x5c
 80116a0:	4630      	mov	r0, r6
 80116a2:	b003      	add	sp, #12
 80116a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80116a6:	63a3      	str	r3, [r4, #56]	; 0x38
 80116a8:	e7d6      	b.n	8011658 <_BatteryState__cdr_deserialize+0xa0>
 80116aa:	429f      	cmp	r7, r3
 80116ac:	d2f8      	bcs.n	80116a0 <_BatteryState__cdr_deserialize+0xe8>
 80116ae:	2101      	movs	r1, #1
 80116b0:	75a8      	strb	r0, [r5, #22]
 80116b2:	7569      	strb	r1, [r5, #21]
 80116b4:	4628      	mov	r0, r5
 80116b6:	65e6      	str	r6, [r4, #92]	; 0x5c
 80116b8:	f002 f994 	bl	80139e4 <ucdr_align_to>
 80116bc:	4628      	mov	r0, r5
 80116be:	9901      	ldr	r1, [sp, #4]
 80116c0:	f002 f9c6 	bl	8013a50 <ucdr_advance_buffer>
 80116c4:	4630      	mov	r0, r6
 80116c6:	b003      	add	sp, #12
 80116c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80116ca:	429e      	cmp	r6, r3
 80116cc:	d2db      	bcs.n	8011686 <_BatteryState__cdr_deserialize+0xce>
 80116ce:	2101      	movs	r1, #1
 80116d0:	75a8      	strb	r0, [r5, #22]
 80116d2:	7569      	strb	r1, [r5, #21]
 80116d4:	6520      	str	r0, [r4, #80]	; 0x50
 80116d6:	4628      	mov	r0, r5
 80116d8:	f002 f984 	bl	80139e4 <ucdr_align_to>
 80116dc:	9901      	ldr	r1, [sp, #4]
 80116de:	4628      	mov	r0, r5
 80116e0:	f002 f9b6 	bl	8013a50 <ucdr_advance_buffer>
 80116e4:	e7cf      	b.n	8011686 <_BatteryState__cdr_deserialize+0xce>
 80116e6:	429e      	cmp	r6, r3
 80116e8:	d2c1      	bcs.n	801166e <_BatteryState__cdr_deserialize+0xb6>
 80116ea:	2301      	movs	r3, #1
 80116ec:	75a8      	strb	r0, [r5, #22]
 80116ee:	756b      	strb	r3, [r5, #21]
 80116f0:	2104      	movs	r1, #4
 80116f2:	6460      	str	r0, [r4, #68]	; 0x44
 80116f4:	4628      	mov	r0, r5
 80116f6:	f002 f975 	bl	80139e4 <ucdr_align_to>
 80116fa:	9901      	ldr	r1, [sp, #4]
 80116fc:	4628      	mov	r0, r5
 80116fe:	0089      	lsls	r1, r1, #2
 8011700:	f002 f9a6 	bl	8013a50 <ucdr_advance_buffer>
 8011704:	e7b3      	b.n	801166e <_BatteryState__cdr_deserialize+0xb6>
 8011706:	460e      	mov	r6, r1
 8011708:	4630      	mov	r0, r6
 801170a:	b003      	add	sp, #12
 801170c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801170e:	3b01      	subs	r3, #1
 8011710:	e7c5      	b.n	801169e <_BatteryState__cdr_deserialize+0xe6>
 8011712:	3b01      	subs	r3, #1
 8011714:	e7b6      	b.n	8011684 <_BatteryState__cdr_deserialize+0xcc>
 8011716:	2301      	movs	r3, #1
 8011718:	75a8      	strb	r0, [r5, #22]
 801171a:	756b      	strb	r3, [r5, #21]
 801171c:	2104      	movs	r1, #4
 801171e:	63a0      	str	r0, [r4, #56]	; 0x38
 8011720:	4628      	mov	r0, r5
 8011722:	f002 f95f 	bl	80139e4 <ucdr_align_to>
 8011726:	9901      	ldr	r1, [sp, #4]
 8011728:	4628      	mov	r0, r5
 801172a:	0089      	lsls	r1, r1, #2
 801172c:	f002 f990 	bl	8013a50 <ucdr_advance_buffer>
 8011730:	e792      	b.n	8011658 <_BatteryState__cdr_deserialize+0xa0>
 8011732:	bf00      	nop

08011734 <_BatteryState__cdr_serialize>:
 8011734:	2800      	cmp	r0, #0
 8011736:	d065      	beq.n	8011804 <_BatteryState__cdr_serialize+0xd0>
 8011738:	b570      	push	{r4, r5, r6, lr}
 801173a:	4604      	mov	r4, r0
 801173c:	460d      	mov	r5, r1
 801173e:	f000 faff 	bl	8011d40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8011742:	6843      	ldr	r3, [r0, #4]
 8011744:	4629      	mov	r1, r5
 8011746:	689b      	ldr	r3, [r3, #8]
 8011748:	4620      	mov	r0, r4
 801174a:	4798      	blx	r3
 801174c:	ed94 0a05 	vldr	s0, [r4, #20]
 8011750:	4628      	mov	r0, r5
 8011752:	f001 fceb 	bl	801312c <ucdr_serialize_float>
 8011756:	ed94 0a06 	vldr	s0, [r4, #24]
 801175a:	4628      	mov	r0, r5
 801175c:	f001 fce6 	bl	801312c <ucdr_serialize_float>
 8011760:	ed94 0a07 	vldr	s0, [r4, #28]
 8011764:	4628      	mov	r0, r5
 8011766:	f001 fce1 	bl	801312c <ucdr_serialize_float>
 801176a:	ed94 0a08 	vldr	s0, [r4, #32]
 801176e:	4628      	mov	r0, r5
 8011770:	f001 fcdc 	bl	801312c <ucdr_serialize_float>
 8011774:	ed94 0a09 	vldr	s0, [r4, #36]	; 0x24
 8011778:	4628      	mov	r0, r5
 801177a:	f001 fcd7 	bl	801312c <ucdr_serialize_float>
 801177e:	ed94 0a0a 	vldr	s0, [r4, #40]	; 0x28
 8011782:	4628      	mov	r0, r5
 8011784:	f001 fcd2 	bl	801312c <ucdr_serialize_float>
 8011788:	ed94 0a0b 	vldr	s0, [r4, #44]	; 0x2c
 801178c:	4628      	mov	r0, r5
 801178e:	f001 fccd 	bl	801312c <ucdr_serialize_float>
 8011792:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8011796:	4628      	mov	r0, r5
 8011798:	f000 fbda 	bl	8011f50 <ucdr_serialize_uint8_t>
 801179c:	f894 1031 	ldrb.w	r1, [r4, #49]	; 0x31
 80117a0:	4628      	mov	r0, r5
 80117a2:	f000 fbd5 	bl	8011f50 <ucdr_serialize_uint8_t>
 80117a6:	f894 1032 	ldrb.w	r1, [r4, #50]	; 0x32
 80117aa:	4628      	mov	r0, r5
 80117ac:	f000 fbd0 	bl	8011f50 <ucdr_serialize_uint8_t>
 80117b0:	f894 1033 	ldrb.w	r1, [r4, #51]	; 0x33
 80117b4:	4628      	mov	r0, r5
 80117b6:	f000 fb9d 	bl	8011ef4 <ucdr_serialize_bool>
 80117ba:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	; 0x34
 80117be:	4628      	mov	r0, r5
 80117c0:	f002 f9be 	bl	8013b40 <ucdr_serialize_sequence_float>
 80117c4:	e9d4 1210 	ldrd	r1, r2, [r4, #64]	; 0x40
 80117c8:	4628      	mov	r0, r5
 80117ca:	f002 f9b9 	bl	8013b40 <ucdr_serialize_sequence_float>
 80117ce:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 80117d0:	b1ae      	cbz	r6, 80117fe <_BatteryState__cdr_serialize+0xca>
 80117d2:	4630      	mov	r0, r6
 80117d4:	f7ee fd06 	bl	80001e4 <strlen>
 80117d8:	1c42      	adds	r2, r0, #1
 80117da:	6520      	str	r0, [r4, #80]	; 0x50
 80117dc:	4631      	mov	r1, r6
 80117de:	4628      	mov	r0, r5
 80117e0:	f002 f956 	bl	8013a90 <ucdr_serialize_sequence_char>
 80117e4:	6da6      	ldr	r6, [r4, #88]	; 0x58
 80117e6:	b176      	cbz	r6, 8011806 <_BatteryState__cdr_serialize+0xd2>
 80117e8:	4630      	mov	r0, r6
 80117ea:	f7ee fcfb 	bl	80001e4 <strlen>
 80117ee:	4631      	mov	r1, r6
 80117f0:	65e0      	str	r0, [r4, #92]	; 0x5c
 80117f2:	1c42      	adds	r2, r0, #1
 80117f4:	4628      	mov	r0, r5
 80117f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80117fa:	f002 b949 	b.w	8013a90 <ucdr_serialize_sequence_char>
 80117fe:	4632      	mov	r2, r6
 8011800:	4630      	mov	r0, r6
 8011802:	e7ea      	b.n	80117da <_BatteryState__cdr_serialize+0xa6>
 8011804:	4770      	bx	lr
 8011806:	4630      	mov	r0, r6
 8011808:	65e0      	str	r0, [r4, #92]	; 0x5c
 801180a:	4632      	mov	r2, r6
 801180c:	4631      	mov	r1, r6
 801180e:	4628      	mov	r0, r5
 8011810:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011814:	f002 b93c 	b.w	8013a90 <ucdr_serialize_sequence_char>

08011818 <max_serialized_size_sensor_msgs__msg__BatteryState>:
 8011818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801181c:	f04f 0801 	mov.w	r8, #1
 8011820:	f880 8000 	strb.w	r8, [r0]
 8011824:	460c      	mov	r4, r1
 8011826:	4607      	mov	r7, r0
 8011828:	f000 fa80 	bl	8011d2c <max_serialized_size_std_msgs__msg__Header>
 801182c:	1825      	adds	r5, r4, r0
 801182e:	2104      	movs	r1, #4
 8011830:	4628      	mov	r0, r5
 8011832:	f002 f8c1 	bl	80139b8 <ucdr_alignment>
 8011836:	1d06      	adds	r6, r0, #4
 8011838:	4435      	add	r5, r6
 801183a:	2104      	movs	r1, #4
 801183c:	4628      	mov	r0, r5
 801183e:	f002 f8bb 	bl	80139b8 <ucdr_alignment>
 8011842:	1d06      	adds	r6, r0, #4
 8011844:	442e      	add	r6, r5
 8011846:	2104      	movs	r1, #4
 8011848:	4630      	mov	r0, r6
 801184a:	f002 f8b5 	bl	80139b8 <ucdr_alignment>
 801184e:	3004      	adds	r0, #4
 8011850:	4406      	add	r6, r0
 8011852:	2104      	movs	r1, #4
 8011854:	4630      	mov	r0, r6
 8011856:	f002 f8af 	bl	80139b8 <ucdr_alignment>
 801185a:	3004      	adds	r0, #4
 801185c:	1985      	adds	r5, r0, r6
 801185e:	2104      	movs	r1, #4
 8011860:	4628      	mov	r0, r5
 8011862:	f002 f8a9 	bl	80139b8 <ucdr_alignment>
 8011866:	1d06      	adds	r6, r0, #4
 8011868:	442e      	add	r6, r5
 801186a:	2104      	movs	r1, #4
 801186c:	4630      	mov	r0, r6
 801186e:	f002 f8a3 	bl	80139b8 <ucdr_alignment>
 8011872:	3004      	adds	r0, #4
 8011874:	4406      	add	r6, r0
 8011876:	2104      	movs	r1, #4
 8011878:	4630      	mov	r0, r6
 801187a:	f002 f89d 	bl	80139b8 <ucdr_alignment>
 801187e:	3004      	adds	r0, #4
 8011880:	1985      	adds	r5, r0, r6
 8011882:	4641      	mov	r1, r8
 8011884:	4628      	mov	r0, r5
 8011886:	f002 f897 	bl	80139b8 <ucdr_alignment>
 801188a:	eb00 0608 	add.w	r6, r0, r8
 801188e:	442e      	add	r6, r5
 8011890:	4641      	mov	r1, r8
 8011892:	4630      	mov	r0, r6
 8011894:	f002 f890 	bl	80139b8 <ucdr_alignment>
 8011898:	eb00 0508 	add.w	r5, r0, r8
 801189c:	442e      	add	r6, r5
 801189e:	4641      	mov	r1, r8
 80118a0:	4630      	mov	r0, r6
 80118a2:	f002 f889 	bl	80139b8 <ucdr_alignment>
 80118a6:	eb00 0508 	add.w	r5, r0, r8
 80118aa:	4435      	add	r5, r6
 80118ac:	4641      	mov	r1, r8
 80118ae:	4628      	mov	r0, r5
 80118b0:	f002 f882 	bl	80139b8 <ucdr_alignment>
 80118b4:	eba8 0404 	sub.w	r4, r8, r4
 80118b8:	2300      	movs	r3, #0
 80118ba:	4420      	add	r0, r4
 80118bc:	703b      	strb	r3, [r7, #0]
 80118be:	4428      	add	r0, r5
 80118c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080118c4 <_BatteryState__max_serialized_size>:
 80118c4:	b500      	push	{lr}
 80118c6:	b083      	sub	sp, #12
 80118c8:	2100      	movs	r1, #0
 80118ca:	f10d 0007 	add.w	r0, sp, #7
 80118ce:	f7ff ffa3 	bl	8011818 <max_serialized_size_sensor_msgs__msg__BatteryState>
 80118d2:	b003      	add	sp, #12
 80118d4:	f85d fb04 	ldr.w	pc, [sp], #4

080118d8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState>:
 80118d8:	4800      	ldr	r0, [pc, #0]	; (80118dc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__BatteryState+0x4>)
 80118da:	4770      	bx	lr
 80118dc:	200005cc 	.word	0x200005cc

080118e0 <get_serialized_size_sensor_msgs__msg__Temperature>:
 80118e0:	b538      	push	{r3, r4, r5, lr}
 80118e2:	b188      	cbz	r0, 8011908 <get_serialized_size_sensor_msgs__msg__Temperature+0x28>
 80118e4:	460d      	mov	r5, r1
 80118e6:	f000 f9a9 	bl	8011c3c <get_serialized_size_std_msgs__msg__Header>
 80118ea:	182c      	adds	r4, r5, r0
 80118ec:	2108      	movs	r1, #8
 80118ee:	4620      	mov	r0, r4
 80118f0:	f002 f862 	bl	80139b8 <ucdr_alignment>
 80118f4:	3008      	adds	r0, #8
 80118f6:	4404      	add	r4, r0
 80118f8:	2108      	movs	r1, #8
 80118fa:	4620      	mov	r0, r4
 80118fc:	f002 f85c 	bl	80139b8 <ucdr_alignment>
 8011900:	f1c5 0508 	rsb	r5, r5, #8
 8011904:	4428      	add	r0, r5
 8011906:	4420      	add	r0, r4
 8011908:	bd38      	pop	{r3, r4, r5, pc}
 801190a:	bf00      	nop

0801190c <_Temperature__cdr_deserialize>:
 801190c:	b538      	push	{r3, r4, r5, lr}
 801190e:	460c      	mov	r4, r1
 8011910:	b199      	cbz	r1, 801193a <_Temperature__cdr_deserialize+0x2e>
 8011912:	4605      	mov	r5, r0
 8011914:	f000 fa14 	bl	8011d40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8011918:	6843      	ldr	r3, [r0, #4]
 801191a:	4621      	mov	r1, r4
 801191c:	68db      	ldr	r3, [r3, #12]
 801191e:	4628      	mov	r0, r5
 8011920:	4798      	blx	r3
 8011922:	f104 0118 	add.w	r1, r4, #24
 8011926:	4628      	mov	r0, r5
 8011928:	f001 ff28 	bl	801377c <ucdr_deserialize_double>
 801192c:	f104 0120 	add.w	r1, r4, #32
 8011930:	4628      	mov	r0, r5
 8011932:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011936:	f001 bf21 	b.w	801377c <ucdr_deserialize_double>
 801193a:	4608      	mov	r0, r1
 801193c:	bd38      	pop	{r3, r4, r5, pc}
 801193e:	bf00      	nop

08011940 <_Temperature__cdr_serialize>:
 8011940:	b1a8      	cbz	r0, 801196e <_Temperature__cdr_serialize+0x2e>
 8011942:	b538      	push	{r3, r4, r5, lr}
 8011944:	460d      	mov	r5, r1
 8011946:	4604      	mov	r4, r0
 8011948:	f000 f9fa 	bl	8011d40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 801194c:	6843      	ldr	r3, [r0, #4]
 801194e:	4629      	mov	r1, r5
 8011950:	689b      	ldr	r3, [r3, #8]
 8011952:	4620      	mov	r0, r4
 8011954:	4798      	blx	r3
 8011956:	ed94 0b06 	vldr	d0, [r4, #24]
 801195a:	4628      	mov	r0, r5
 801195c:	f001 fe3e 	bl	80135dc <ucdr_serialize_double>
 8011960:	ed94 0b08 	vldr	d0, [r4, #32]
 8011964:	4628      	mov	r0, r5
 8011966:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801196a:	f001 be37 	b.w	80135dc <ucdr_serialize_double>
 801196e:	4770      	bx	lr

08011970 <_Temperature__get_serialized_size>:
 8011970:	b188      	cbz	r0, 8011996 <_Temperature__get_serialized_size+0x26>
 8011972:	b510      	push	{r4, lr}
 8011974:	2100      	movs	r1, #0
 8011976:	f000 f961 	bl	8011c3c <get_serialized_size_std_msgs__msg__Header>
 801197a:	2108      	movs	r1, #8
 801197c:	4604      	mov	r4, r0
 801197e:	f002 f81b 	bl	80139b8 <ucdr_alignment>
 8011982:	4420      	add	r0, r4
 8011984:	f100 0408 	add.w	r4, r0, #8
 8011988:	2108      	movs	r1, #8
 801198a:	4620      	mov	r0, r4
 801198c:	f002 f814 	bl	80139b8 <ucdr_alignment>
 8011990:	3008      	adds	r0, #8
 8011992:	4420      	add	r0, r4
 8011994:	bd10      	pop	{r4, pc}
 8011996:	4770      	bx	lr

08011998 <_Temperature__max_serialized_size>:
 8011998:	b510      	push	{r4, lr}
 801199a:	b082      	sub	sp, #8
 801199c:	2301      	movs	r3, #1
 801199e:	2100      	movs	r1, #0
 80119a0:	f10d 0007 	add.w	r0, sp, #7
 80119a4:	f88d 3007 	strb.w	r3, [sp, #7]
 80119a8:	f000 f9c0 	bl	8011d2c <max_serialized_size_std_msgs__msg__Header>
 80119ac:	2108      	movs	r1, #8
 80119ae:	4604      	mov	r4, r0
 80119b0:	f002 f802 	bl	80139b8 <ucdr_alignment>
 80119b4:	4420      	add	r0, r4
 80119b6:	f100 0408 	add.w	r4, r0, #8
 80119ba:	2108      	movs	r1, #8
 80119bc:	4620      	mov	r0, r4
 80119be:	f001 fffb 	bl	80139b8 <ucdr_alignment>
 80119c2:	3008      	adds	r0, #8
 80119c4:	4420      	add	r0, r4
 80119c6:	b002      	add	sp, #8
 80119c8:	bd10      	pop	{r4, pc}
 80119ca:	bf00      	nop

080119cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__Temperature>:
 80119cc:	4800      	ldr	r0, [pc, #0]	; (80119d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__Temperature+0x4>)
 80119ce:	4770      	bx	lr
 80119d0:	200005f4 	.word	0x200005f4

080119d4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA>:
 80119d4:	4b04      	ldr	r3, [pc, #16]	; (80119e8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0x14>)
 80119d6:	681a      	ldr	r2, [r3, #0]
 80119d8:	b10a      	cbz	r2, 80119de <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0xa>
 80119da:	4803      	ldr	r0, [pc, #12]	; (80119e8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0x14>)
 80119dc:	4770      	bx	lr
 80119de:	4a03      	ldr	r2, [pc, #12]	; (80119ec <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0x18>)
 80119e0:	4801      	ldr	r0, [pc, #4]	; (80119e8 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0x14>)
 80119e2:	6812      	ldr	r2, [r2, #0]
 80119e4:	601a      	str	r2, [r3, #0]
 80119e6:	4770      	bx	lr
 80119e8:	20000624 	.word	0x20000624
 80119ec:	200009b4 	.word	0x200009b4

080119f0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA>:
 80119f0:	4a02      	ldr	r2, [pc, #8]	; (80119fc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0xc>)
 80119f2:	4b03      	ldr	r3, [pc, #12]	; (8011a00 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0x10>)
 80119f4:	6812      	ldr	r2, [r2, #0]
 80119f6:	601a      	str	r2, [r3, #0]
 80119f8:	4770      	bx	lr
 80119fa:	bf00      	nop
 80119fc:	200009b4 	.word	0x200009b4
 8011a00:	20000624 	.word	0x20000624

08011a04 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8011a04:	4b04      	ldr	r3, [pc, #16]	; (8011a18 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011a06:	681a      	ldr	r2, [r3, #0]
 8011a08:	b10a      	cbz	r2, 8011a0e <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 8011a0a:	4803      	ldr	r0, [pc, #12]	; (8011a18 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011a0c:	4770      	bx	lr
 8011a0e:	4a03      	ldr	r2, [pc, #12]	; (8011a1c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 8011a10:	4801      	ldr	r0, [pc, #4]	; (8011a18 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011a12:	6812      	ldr	r2, [r2, #0]
 8011a14:	601a      	str	r2, [r3, #0]
 8011a16:	4770      	bx	lr
 8011a18:	20000638 	.word	0x20000638
 8011a1c:	200009b4 	.word	0x200009b4

08011a20 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8011a20:	4a02      	ldr	r2, [pc, #8]	; (8011a2c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xc>)
 8011a22:	4b03      	ldr	r3, [pc, #12]	; (8011a30 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x10>)
 8011a24:	6812      	ldr	r2, [r2, #0]
 8011a26:	601a      	str	r2, [r3, #0]
 8011a28:	4770      	bx	lr
 8011a2a:	bf00      	nop
 8011a2c:	200009b4 	.word	0x200009b4
 8011a30:	20000638 	.word	0x20000638

08011a34 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int64>:
 8011a34:	4b04      	ldr	r3, [pc, #16]	; (8011a48 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int64+0x14>)
 8011a36:	681a      	ldr	r2, [r3, #0]
 8011a38:	b10a      	cbz	r2, 8011a3e <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int64+0xa>
 8011a3a:	4803      	ldr	r0, [pc, #12]	; (8011a48 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int64+0x14>)
 8011a3c:	4770      	bx	lr
 8011a3e:	4a03      	ldr	r2, [pc, #12]	; (8011a4c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int64+0x18>)
 8011a40:	4801      	ldr	r0, [pc, #4]	; (8011a48 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int64+0x14>)
 8011a42:	6812      	ldr	r2, [r2, #0]
 8011a44:	601a      	str	r2, [r3, #0]
 8011a46:	4770      	bx	lr
 8011a48:	2000064c 	.word	0x2000064c
 8011a4c:	200009b4 	.word	0x200009b4

08011a50 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int64>:
 8011a50:	4a02      	ldr	r2, [pc, #8]	; (8011a5c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int64+0xc>)
 8011a52:	4b03      	ldr	r3, [pc, #12]	; (8011a60 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int64+0x10>)
 8011a54:	6812      	ldr	r2, [r2, #0]
 8011a56:	601a      	str	r2, [r3, #0]
 8011a58:	4770      	bx	lr
 8011a5a:	bf00      	nop
 8011a5c:	200009b4 	.word	0x200009b4
 8011a60:	2000064c 	.word	0x2000064c

08011a64 <std_msgs__msg__ColorRGBA__rosidl_typesupport_introspection_c__ColorRGBA_init_function>:
 8011a64:	f006 be8c 	b.w	8018780 <std_msgs__msg__ColorRGBA__init>

08011a68 <std_msgs__msg__ColorRGBA__rosidl_typesupport_introspection_c__ColorRGBA_fini_function>:
 8011a68:	f006 be8e 	b.w	8018788 <std_msgs__msg__ColorRGBA__fini>

08011a6c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA>:
 8011a6c:	4b04      	ldr	r3, [pc, #16]	; (8011a80 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0x14>)
 8011a6e:	681a      	ldr	r2, [r3, #0]
 8011a70:	b10a      	cbz	r2, 8011a76 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0xa>
 8011a72:	4803      	ldr	r0, [pc, #12]	; (8011a80 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0x14>)
 8011a74:	4770      	bx	lr
 8011a76:	4a03      	ldr	r2, [pc, #12]	; (8011a84 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0x18>)
 8011a78:	4801      	ldr	r0, [pc, #4]	; (8011a80 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0x14>)
 8011a7a:	6812      	ldr	r2, [r2, #0]
 8011a7c:	601a      	str	r2, [r3, #0]
 8011a7e:	4770      	bx	lr
 8011a80:	20000748 	.word	0x20000748
 8011a84:	200009b8 	.word	0x200009b8

08011a88 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 8011a88:	f006 be80 	b.w	801878c <std_msgs__msg__Header__init>

08011a8c <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 8011a8c:	f006 bea2 	b.w	80187d4 <std_msgs__msg__Header__fini>

08011a90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8011a90:	b508      	push	{r3, lr}
 8011a92:	f000 f9b9 	bl	8011e08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011a96:	4b06      	ldr	r3, [pc, #24]	; (8011ab0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8011a98:	4906      	ldr	r1, [pc, #24]	; (8011ab4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 8011a9a:	681a      	ldr	r2, [r3, #0]
 8011a9c:	60c8      	str	r0, [r1, #12]
 8011a9e:	b10a      	cbz	r2, 8011aa4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 8011aa0:	4803      	ldr	r0, [pc, #12]	; (8011ab0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8011aa2:	bd08      	pop	{r3, pc}
 8011aa4:	4a04      	ldr	r2, [pc, #16]	; (8011ab8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 8011aa6:	4802      	ldr	r0, [pc, #8]	; (8011ab0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8011aa8:	6812      	ldr	r2, [r2, #0]
 8011aaa:	601a      	str	r2, [r3, #0]
 8011aac:	bd08      	pop	{r3, pc}
 8011aae:	bf00      	nop
 8011ab0:	200007cc 	.word	0x200007cc
 8011ab4:	20000754 	.word	0x20000754
 8011ab8:	200009b8 	.word	0x200009b8

08011abc <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_init_function>:
 8011abc:	f006 be96 	b.w	80187ec <std_msgs__msg__Int32__init>

08011ac0 <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_fini_function>:
 8011ac0:	f006 be98 	b.w	80187f4 <std_msgs__msg__Int32__fini>

08011ac4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8011ac4:	4b04      	ldr	r3, [pc, #16]	; (8011ad8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011ac6:	681a      	ldr	r2, [r3, #0]
 8011ac8:	b10a      	cbz	r2, 8011ace <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 8011aca:	4803      	ldr	r0, [pc, #12]	; (8011ad8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011acc:	4770      	bx	lr
 8011ace:	4a03      	ldr	r2, [pc, #12]	; (8011adc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 8011ad0:	4801      	ldr	r0, [pc, #4]	; (8011ad8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 8011ad2:	6812      	ldr	r2, [r2, #0]
 8011ad4:	601a      	str	r2, [r3, #0]
 8011ad6:	4770      	bx	lr
 8011ad8:	20000814 	.word	0x20000814
 8011adc:	200009b8 	.word	0x200009b8

08011ae0 <std_msgs__msg__Int64__rosidl_typesupport_introspection_c__Int64_init_function>:
 8011ae0:	f006 be8a 	b.w	80187f8 <std_msgs__msg__Int64__init>

08011ae4 <std_msgs__msg__Int64__rosidl_typesupport_introspection_c__Int64_fini_function>:
 8011ae4:	f006 be8c 	b.w	8018800 <std_msgs__msg__Int64__fini>

08011ae8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int64>:
 8011ae8:	4b04      	ldr	r3, [pc, #16]	; (8011afc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int64+0x14>)
 8011aea:	681a      	ldr	r2, [r3, #0]
 8011aec:	b10a      	cbz	r2, 8011af2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int64+0xa>
 8011aee:	4803      	ldr	r0, [pc, #12]	; (8011afc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int64+0x14>)
 8011af0:	4770      	bx	lr
 8011af2:	4a03      	ldr	r2, [pc, #12]	; (8011b00 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int64+0x18>)
 8011af4:	4801      	ldr	r0, [pc, #4]	; (8011afc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int64+0x14>)
 8011af6:	6812      	ldr	r2, [r2, #0]
 8011af8:	601a      	str	r2, [r3, #0]
 8011afa:	4770      	bx	lr
 8011afc:	2000085c 	.word	0x2000085c
 8011b00:	200009b8 	.word	0x200009b8

08011b04 <get_serialized_size_std_msgs__msg__ColorRGBA>:
 8011b04:	b1e0      	cbz	r0, 8011b40 <get_serialized_size_std_msgs__msg__ColorRGBA+0x3c>
 8011b06:	b570      	push	{r4, r5, r6, lr}
 8011b08:	460d      	mov	r5, r1
 8011b0a:	4628      	mov	r0, r5
 8011b0c:	2104      	movs	r1, #4
 8011b0e:	f001 ff53 	bl	80139b8 <ucdr_alignment>
 8011b12:	1d2b      	adds	r3, r5, #4
 8011b14:	181e      	adds	r6, r3, r0
 8011b16:	2104      	movs	r1, #4
 8011b18:	4630      	mov	r0, r6
 8011b1a:	f001 ff4d 	bl	80139b8 <ucdr_alignment>
 8011b1e:	1d04      	adds	r4, r0, #4
 8011b20:	4434      	add	r4, r6
 8011b22:	2104      	movs	r1, #4
 8011b24:	4620      	mov	r0, r4
 8011b26:	f001 ff47 	bl	80139b8 <ucdr_alignment>
 8011b2a:	3004      	adds	r0, #4
 8011b2c:	4404      	add	r4, r0
 8011b2e:	2104      	movs	r1, #4
 8011b30:	4620      	mov	r0, r4
 8011b32:	f001 ff41 	bl	80139b8 <ucdr_alignment>
 8011b36:	f1c5 0504 	rsb	r5, r5, #4
 8011b3a:	4428      	add	r0, r5
 8011b3c:	4420      	add	r0, r4
 8011b3e:	bd70      	pop	{r4, r5, r6, pc}
 8011b40:	4770      	bx	lr
 8011b42:	bf00      	nop

08011b44 <_ColorRGBA__cdr_deserialize>:
 8011b44:	b538      	push	{r3, r4, r5, lr}
 8011b46:	460c      	mov	r4, r1
 8011b48:	b191      	cbz	r1, 8011b70 <_ColorRGBA__cdr_deserialize+0x2c>
 8011b4a:	4605      	mov	r5, r0
 8011b4c:	f001 fc20 	bl	8013390 <ucdr_deserialize_float>
 8011b50:	1d21      	adds	r1, r4, #4
 8011b52:	4628      	mov	r0, r5
 8011b54:	f001 fc1c 	bl	8013390 <ucdr_deserialize_float>
 8011b58:	f104 0108 	add.w	r1, r4, #8
 8011b5c:	4628      	mov	r0, r5
 8011b5e:	f001 fc17 	bl	8013390 <ucdr_deserialize_float>
 8011b62:	f104 010c 	add.w	r1, r4, #12
 8011b66:	4628      	mov	r0, r5
 8011b68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011b6c:	f001 bc10 	b.w	8013390 <ucdr_deserialize_float>
 8011b70:	4608      	mov	r0, r1
 8011b72:	bd38      	pop	{r3, r4, r5, pc}

08011b74 <_ColorRGBA__cdr_serialize>:
 8011b74:	b1c0      	cbz	r0, 8011ba8 <_ColorRGBA__cdr_serialize+0x34>
 8011b76:	b538      	push	{r3, r4, r5, lr}
 8011b78:	ed90 0a00 	vldr	s0, [r0]
 8011b7c:	460d      	mov	r5, r1
 8011b7e:	4604      	mov	r4, r0
 8011b80:	4608      	mov	r0, r1
 8011b82:	f001 fad3 	bl	801312c <ucdr_serialize_float>
 8011b86:	ed94 0a01 	vldr	s0, [r4, #4]
 8011b8a:	4628      	mov	r0, r5
 8011b8c:	f001 face 	bl	801312c <ucdr_serialize_float>
 8011b90:	ed94 0a02 	vldr	s0, [r4, #8]
 8011b94:	4628      	mov	r0, r5
 8011b96:	f001 fac9 	bl	801312c <ucdr_serialize_float>
 8011b9a:	ed94 0a03 	vldr	s0, [r4, #12]
 8011b9e:	4628      	mov	r0, r5
 8011ba0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011ba4:	f001 bac2 	b.w	801312c <ucdr_serialize_float>
 8011ba8:	4770      	bx	lr
 8011baa:	bf00      	nop

08011bac <_ColorRGBA__get_serialized_size>:
 8011bac:	b1c0      	cbz	r0, 8011be0 <_ColorRGBA__get_serialized_size+0x34>
 8011bae:	b538      	push	{r3, r4, r5, lr}
 8011bb0:	2104      	movs	r1, #4
 8011bb2:	2000      	movs	r0, #0
 8011bb4:	f001 ff00 	bl	80139b8 <ucdr_alignment>
 8011bb8:	1d05      	adds	r5, r0, #4
 8011bba:	2104      	movs	r1, #4
 8011bbc:	4628      	mov	r0, r5
 8011bbe:	f001 fefb 	bl	80139b8 <ucdr_alignment>
 8011bc2:	1d04      	adds	r4, r0, #4
 8011bc4:	442c      	add	r4, r5
 8011bc6:	2104      	movs	r1, #4
 8011bc8:	4620      	mov	r0, r4
 8011bca:	f001 fef5 	bl	80139b8 <ucdr_alignment>
 8011bce:	3004      	adds	r0, #4
 8011bd0:	4404      	add	r4, r0
 8011bd2:	2104      	movs	r1, #4
 8011bd4:	4620      	mov	r0, r4
 8011bd6:	f001 feef 	bl	80139b8 <ucdr_alignment>
 8011bda:	3004      	adds	r0, #4
 8011bdc:	4420      	add	r0, r4
 8011bde:	bd38      	pop	{r3, r4, r5, pc}
 8011be0:	4770      	bx	lr
 8011be2:	bf00      	nop

08011be4 <_ColorRGBA__max_serialized_size>:
 8011be4:	b538      	push	{r3, r4, r5, lr}
 8011be6:	2104      	movs	r1, #4
 8011be8:	2000      	movs	r0, #0
 8011bea:	f001 fee5 	bl	80139b8 <ucdr_alignment>
 8011bee:	1d05      	adds	r5, r0, #4
 8011bf0:	2104      	movs	r1, #4
 8011bf2:	4628      	mov	r0, r5
 8011bf4:	f001 fee0 	bl	80139b8 <ucdr_alignment>
 8011bf8:	1d04      	adds	r4, r0, #4
 8011bfa:	442c      	add	r4, r5
 8011bfc:	2104      	movs	r1, #4
 8011bfe:	4620      	mov	r0, r4
 8011c00:	f001 feda 	bl	80139b8 <ucdr_alignment>
 8011c04:	3004      	adds	r0, #4
 8011c06:	4404      	add	r4, r0
 8011c08:	2104      	movs	r1, #4
 8011c0a:	4620      	mov	r0, r4
 8011c0c:	f001 fed4 	bl	80139b8 <ucdr_alignment>
 8011c10:	3004      	adds	r0, #4
 8011c12:	4420      	add	r0, r4
 8011c14:	bd38      	pop	{r3, r4, r5, pc}
 8011c16:	bf00      	nop

08011c18 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA>:
 8011c18:	4800      	ldr	r0, [pc, #0]	; (8011c1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__ColorRGBA+0x4>)
 8011c1a:	4770      	bx	lr
 8011c1c:	20000868 	.word	0x20000868

08011c20 <_Header__max_serialized_size>:
 8011c20:	b500      	push	{lr}
 8011c22:	b083      	sub	sp, #12
 8011c24:	2301      	movs	r3, #1
 8011c26:	2100      	movs	r1, #0
 8011c28:	f10d 0007 	add.w	r0, sp, #7
 8011c2c:	f88d 3007 	strb.w	r3, [sp, #7]
 8011c30:	f000 f948 	bl	8011ec4 <max_serialized_size_builtin_interfaces__msg__Time>
 8011c34:	b003      	add	sp, #12
 8011c36:	f85d fb04 	ldr.w	pc, [sp], #4
 8011c3a:	bf00      	nop

08011c3c <get_serialized_size_std_msgs__msg__Header>:
 8011c3c:	b570      	push	{r4, r5, r6, lr}
 8011c3e:	4605      	mov	r5, r0
 8011c40:	b168      	cbz	r0, 8011c5e <get_serialized_size_std_msgs__msg__Header+0x22>
 8011c42:	460c      	mov	r4, r1
 8011c44:	f000 f8ee 	bl	8011e24 <get_serialized_size_builtin_interfaces__msg__Time>
 8011c48:	1826      	adds	r6, r4, r0
 8011c4a:	2104      	movs	r1, #4
 8011c4c:	4630      	mov	r0, r6
 8011c4e:	f001 feb3 	bl	80139b8 <ucdr_alignment>
 8011c52:	68e9      	ldr	r1, [r5, #12]
 8011c54:	f1c4 0405 	rsb	r4, r4, #5
 8011c58:	440c      	add	r4, r1
 8011c5a:	4404      	add	r4, r0
 8011c5c:	19a0      	adds	r0, r4, r6
 8011c5e:	bd70      	pop	{r4, r5, r6, pc}

08011c60 <_Header__cdr_deserialize>:
 8011c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011c62:	460c      	mov	r4, r1
 8011c64:	b083      	sub	sp, #12
 8011c66:	b1e1      	cbz	r1, 8011ca2 <_Header__cdr_deserialize+0x42>
 8011c68:	4606      	mov	r6, r0
 8011c6a:	f000 f93f 	bl	8011eec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011c6e:	6843      	ldr	r3, [r0, #4]
 8011c70:	4621      	mov	r1, r4
 8011c72:	68db      	ldr	r3, [r3, #12]
 8011c74:	4630      	mov	r0, r6
 8011c76:	4798      	blx	r3
 8011c78:	6927      	ldr	r7, [r4, #16]
 8011c7a:	68a1      	ldr	r1, [r4, #8]
 8011c7c:	ab01      	add	r3, sp, #4
 8011c7e:	463a      	mov	r2, r7
 8011c80:	4630      	mov	r0, r6
 8011c82:	f001 ff17 	bl	8013ab4 <ucdr_deserialize_sequence_char>
 8011c86:	9b01      	ldr	r3, [sp, #4]
 8011c88:	4605      	mov	r5, r0
 8011c8a:	b920      	cbnz	r0, 8011c96 <_Header__cdr_deserialize+0x36>
 8011c8c:	429f      	cmp	r7, r3
 8011c8e:	d30c      	bcc.n	8011caa <_Header__cdr_deserialize+0x4a>
 8011c90:	4628      	mov	r0, r5
 8011c92:	b003      	add	sp, #12
 8011c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011c96:	b103      	cbz	r3, 8011c9a <_Header__cdr_deserialize+0x3a>
 8011c98:	3b01      	subs	r3, #1
 8011c9a:	4628      	mov	r0, r5
 8011c9c:	60e3      	str	r3, [r4, #12]
 8011c9e:	b003      	add	sp, #12
 8011ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ca2:	460d      	mov	r5, r1
 8011ca4:	4628      	mov	r0, r5
 8011ca6:	b003      	add	sp, #12
 8011ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011caa:	2101      	movs	r1, #1
 8011cac:	75b0      	strb	r0, [r6, #22]
 8011cae:	7571      	strb	r1, [r6, #21]
 8011cb0:	4630      	mov	r0, r6
 8011cb2:	60e5      	str	r5, [r4, #12]
 8011cb4:	f001 fe96 	bl	80139e4 <ucdr_align_to>
 8011cb8:	4630      	mov	r0, r6
 8011cba:	9901      	ldr	r1, [sp, #4]
 8011cbc:	f001 fec8 	bl	8013a50 <ucdr_advance_buffer>
 8011cc0:	4628      	mov	r0, r5
 8011cc2:	b003      	add	sp, #12
 8011cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011cc6:	bf00      	nop

08011cc8 <_Header__cdr_serialize>:
 8011cc8:	b1f8      	cbz	r0, 8011d0a <_Header__cdr_serialize+0x42>
 8011cca:	b570      	push	{r4, r5, r6, lr}
 8011ccc:	4604      	mov	r4, r0
 8011cce:	460d      	mov	r5, r1
 8011cd0:	f000 f90c 	bl	8011eec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8011cd4:	6843      	ldr	r3, [r0, #4]
 8011cd6:	4629      	mov	r1, r5
 8011cd8:	689b      	ldr	r3, [r3, #8]
 8011cda:	4620      	mov	r0, r4
 8011cdc:	4798      	blx	r3
 8011cde:	68a6      	ldr	r6, [r4, #8]
 8011ce0:	b156      	cbz	r6, 8011cf8 <_Header__cdr_serialize+0x30>
 8011ce2:	4630      	mov	r0, r6
 8011ce4:	f7ee fa7e 	bl	80001e4 <strlen>
 8011ce8:	4631      	mov	r1, r6
 8011cea:	60e0      	str	r0, [r4, #12]
 8011cec:	1c42      	adds	r2, r0, #1
 8011cee:	4628      	mov	r0, r5
 8011cf0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011cf4:	f001 becc 	b.w	8013a90 <ucdr_serialize_sequence_char>
 8011cf8:	4630      	mov	r0, r6
 8011cfa:	60e0      	str	r0, [r4, #12]
 8011cfc:	4632      	mov	r2, r6
 8011cfe:	4631      	mov	r1, r6
 8011d00:	4628      	mov	r0, r5
 8011d02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011d06:	f001 bec3 	b.w	8013a90 <ucdr_serialize_sequence_char>
 8011d0a:	4770      	bx	lr

08011d0c <_Header__get_serialized_size>:
 8011d0c:	b538      	push	{r3, r4, r5, lr}
 8011d0e:	4604      	mov	r4, r0
 8011d10:	b150      	cbz	r0, 8011d28 <_Header__get_serialized_size+0x1c>
 8011d12:	2100      	movs	r1, #0
 8011d14:	f000 f886 	bl	8011e24 <get_serialized_size_builtin_interfaces__msg__Time>
 8011d18:	2104      	movs	r1, #4
 8011d1a:	4605      	mov	r5, r0
 8011d1c:	f001 fe4c 	bl	80139b8 <ucdr_alignment>
 8011d20:	68e2      	ldr	r2, [r4, #12]
 8011d22:	3205      	adds	r2, #5
 8011d24:	1953      	adds	r3, r2, r5
 8011d26:	4418      	add	r0, r3
 8011d28:	bd38      	pop	{r3, r4, r5, pc}
 8011d2a:	bf00      	nop

08011d2c <max_serialized_size_std_msgs__msg__Header>:
 8011d2c:	b510      	push	{r4, lr}
 8011d2e:	2301      	movs	r3, #1
 8011d30:	4604      	mov	r4, r0
 8011d32:	7003      	strb	r3, [r0, #0]
 8011d34:	f000 f8c6 	bl	8011ec4 <max_serialized_size_builtin_interfaces__msg__Time>
 8011d38:	2300      	movs	r3, #0
 8011d3a:	7023      	strb	r3, [r4, #0]
 8011d3c:	bd10      	pop	{r4, pc}
 8011d3e:	bf00      	nop

08011d40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8011d40:	4800      	ldr	r0, [pc, #0]	; (8011d44 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 8011d42:	4770      	bx	lr
 8011d44:	20000890 	.word	0x20000890

08011d48 <_Int32__max_serialized_size>:
 8011d48:	b508      	push	{r3, lr}
 8011d4a:	2104      	movs	r1, #4
 8011d4c:	2000      	movs	r0, #0
 8011d4e:	f001 fe33 	bl	80139b8 <ucdr_alignment>
 8011d52:	3004      	adds	r0, #4
 8011d54:	bd08      	pop	{r3, pc}
 8011d56:	bf00      	nop

08011d58 <_Int32__cdr_deserialize>:
 8011d58:	b109      	cbz	r1, 8011d5e <_Int32__cdr_deserialize+0x6>
 8011d5a:	f000 bfc1 	b.w	8012ce0 <ucdr_deserialize_int32_t>
 8011d5e:	4608      	mov	r0, r1
 8011d60:	4770      	bx	lr
 8011d62:	bf00      	nop

08011d64 <get_serialized_size_std_msgs__msg__Int32>:
 8011d64:	b138      	cbz	r0, 8011d76 <get_serialized_size_std_msgs__msg__Int32+0x12>
 8011d66:	b508      	push	{r3, lr}
 8011d68:	460b      	mov	r3, r1
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	2104      	movs	r1, #4
 8011d6e:	f001 fe23 	bl	80139b8 <ucdr_alignment>
 8011d72:	3004      	adds	r0, #4
 8011d74:	bd08      	pop	{r3, pc}
 8011d76:	4770      	bx	lr

08011d78 <_Int32__cdr_serialize>:
 8011d78:	460a      	mov	r2, r1
 8011d7a:	b118      	cbz	r0, 8011d84 <_Int32__cdr_serialize+0xc>
 8011d7c:	6801      	ldr	r1, [r0, #0]
 8011d7e:	4610      	mov	r0, r2
 8011d80:	f000 bf16 	b.w	8012bb0 <ucdr_serialize_int32_t>
 8011d84:	4770      	bx	lr
 8011d86:	bf00      	nop

08011d88 <_Int32__get_serialized_size>:
 8011d88:	b130      	cbz	r0, 8011d98 <_Int32__get_serialized_size+0x10>
 8011d8a:	b508      	push	{r3, lr}
 8011d8c:	2104      	movs	r1, #4
 8011d8e:	2000      	movs	r0, #0
 8011d90:	f001 fe12 	bl	80139b8 <ucdr_alignment>
 8011d94:	3004      	adds	r0, #4
 8011d96:	bd08      	pop	{r3, pc}
 8011d98:	4770      	bx	lr
 8011d9a:	bf00      	nop

08011d9c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 8011d9c:	4800      	ldr	r0, [pc, #0]	; (8011da0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32+0x4>)
 8011d9e:	4770      	bx	lr
 8011da0:	200008b8 	.word	0x200008b8

08011da4 <_Int64__max_serialized_size>:
 8011da4:	b508      	push	{r3, lr}
 8011da6:	2108      	movs	r1, #8
 8011da8:	2000      	movs	r0, #0
 8011daa:	f001 fe05 	bl	80139b8 <ucdr_alignment>
 8011dae:	3008      	adds	r0, #8
 8011db0:	bd08      	pop	{r3, pc}
 8011db2:	bf00      	nop

08011db4 <_Int64__cdr_deserialize>:
 8011db4:	b109      	cbz	r1, 8011dba <_Int64__cdr_deserialize+0x6>
 8011db6:	f001 b8f3 	b.w	8012fa0 <ucdr_deserialize_int64_t>
 8011dba:	4608      	mov	r0, r1
 8011dbc:	4770      	bx	lr
 8011dbe:	bf00      	nop

08011dc0 <_Int64__get_serialized_size>:
 8011dc0:	b130      	cbz	r0, 8011dd0 <_Int64__get_serialized_size+0x10>
 8011dc2:	b508      	push	{r3, lr}
 8011dc4:	2108      	movs	r1, #8
 8011dc6:	2000      	movs	r0, #0
 8011dc8:	f001 fdf6 	bl	80139b8 <ucdr_alignment>
 8011dcc:	3008      	adds	r0, #8
 8011dce:	bd08      	pop	{r3, pc}
 8011dd0:	4770      	bx	lr
 8011dd2:	bf00      	nop

08011dd4 <_Int64__cdr_serialize>:
 8011dd4:	b120      	cbz	r0, 8011de0 <_Int64__cdr_serialize+0xc>
 8011dd6:	e9d0 2300 	ldrd	r2, r3, [r0]
 8011dda:	4608      	mov	r0, r1
 8011ddc:	f001 b810 	b.w	8012e00 <ucdr_serialize_int64_t>
 8011de0:	4770      	bx	lr
 8011de2:	bf00      	nop

08011de4 <get_serialized_size_std_msgs__msg__Int64>:
 8011de4:	b138      	cbz	r0, 8011df6 <get_serialized_size_std_msgs__msg__Int64+0x12>
 8011de6:	b508      	push	{r3, lr}
 8011de8:	460b      	mov	r3, r1
 8011dea:	4618      	mov	r0, r3
 8011dec:	2108      	movs	r1, #8
 8011dee:	f001 fde3 	bl	80139b8 <ucdr_alignment>
 8011df2:	3008      	adds	r0, #8
 8011df4:	bd08      	pop	{r3, pc}
 8011df6:	4770      	bx	lr

08011df8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int64>:
 8011df8:	4800      	ldr	r0, [pc, #0]	; (8011dfc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int64+0x4>)
 8011dfa:	4770      	bx	lr
 8011dfc:	200008e0 	.word	0x200008e0

08011e00 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 8011e00:	f006 bd00 	b.w	8018804 <builtin_interfaces__msg__Time__init>

08011e04 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 8011e04:	f006 bd02 	b.w	801880c <builtin_interfaces__msg__Time__fini>

08011e08 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8011e08:	4b04      	ldr	r3, [pc, #16]	; (8011e1c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8011e0a:	681a      	ldr	r2, [r3, #0]
 8011e0c:	b10a      	cbz	r2, 8011e12 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 8011e0e:	4803      	ldr	r0, [pc, #12]	; (8011e1c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8011e10:	4770      	bx	lr
 8011e12:	4a03      	ldr	r2, [pc, #12]	; (8011e20 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 8011e14:	4801      	ldr	r0, [pc, #4]	; (8011e1c <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 8011e16:	6812      	ldr	r2, [r2, #0]
 8011e18:	601a      	str	r2, [r3, #0]
 8011e1a:	4770      	bx	lr
 8011e1c:	20000980 	.word	0x20000980
 8011e20:	200009b8 	.word	0x200009b8

08011e24 <get_serialized_size_builtin_interfaces__msg__Time>:
 8011e24:	b180      	cbz	r0, 8011e48 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8011e26:	b538      	push	{r3, r4, r5, lr}
 8011e28:	460d      	mov	r5, r1
 8011e2a:	4628      	mov	r0, r5
 8011e2c:	2104      	movs	r1, #4
 8011e2e:	f001 fdc3 	bl	80139b8 <ucdr_alignment>
 8011e32:	1d2b      	adds	r3, r5, #4
 8011e34:	181c      	adds	r4, r3, r0
 8011e36:	2104      	movs	r1, #4
 8011e38:	4620      	mov	r0, r4
 8011e3a:	f001 fdbd 	bl	80139b8 <ucdr_alignment>
 8011e3e:	f1c5 0504 	rsb	r5, r5, #4
 8011e42:	4428      	add	r0, r5
 8011e44:	4420      	add	r0, r4
 8011e46:	bd38      	pop	{r3, r4, r5, pc}
 8011e48:	4770      	bx	lr
 8011e4a:	bf00      	nop

08011e4c <_Time__cdr_deserialize>:
 8011e4c:	b538      	push	{r3, r4, r5, lr}
 8011e4e:	460c      	mov	r4, r1
 8011e50:	b141      	cbz	r1, 8011e64 <_Time__cdr_deserialize+0x18>
 8011e52:	4605      	mov	r5, r0
 8011e54:	f000 ff44 	bl	8012ce0 <ucdr_deserialize_int32_t>
 8011e58:	1d21      	adds	r1, r4, #4
 8011e5a:	4628      	mov	r0, r5
 8011e5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e60:	f000 bbbc 	b.w	80125dc <ucdr_deserialize_uint32_t>
 8011e64:	4608      	mov	r0, r1
 8011e66:	bd38      	pop	{r3, r4, r5, pc}

08011e68 <_Time__cdr_serialize>:
 8011e68:	b160      	cbz	r0, 8011e84 <_Time__cdr_serialize+0x1c>
 8011e6a:	b538      	push	{r3, r4, r5, lr}
 8011e6c:	460d      	mov	r5, r1
 8011e6e:	4604      	mov	r4, r0
 8011e70:	6801      	ldr	r1, [r0, #0]
 8011e72:	4628      	mov	r0, r5
 8011e74:	f000 fe9c 	bl	8012bb0 <ucdr_serialize_int32_t>
 8011e78:	6861      	ldr	r1, [r4, #4]
 8011e7a:	4628      	mov	r0, r5
 8011e7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e80:	f000 ba7c 	b.w	801237c <ucdr_serialize_uint32_t>
 8011e84:	4770      	bx	lr
 8011e86:	bf00      	nop

08011e88 <_Time__get_serialized_size>:
 8011e88:	b160      	cbz	r0, 8011ea4 <_Time__get_serialized_size+0x1c>
 8011e8a:	b510      	push	{r4, lr}
 8011e8c:	2104      	movs	r1, #4
 8011e8e:	2000      	movs	r0, #0
 8011e90:	f001 fd92 	bl	80139b8 <ucdr_alignment>
 8011e94:	1d04      	adds	r4, r0, #4
 8011e96:	2104      	movs	r1, #4
 8011e98:	4620      	mov	r0, r4
 8011e9a:	f001 fd8d 	bl	80139b8 <ucdr_alignment>
 8011e9e:	3004      	adds	r0, #4
 8011ea0:	4420      	add	r0, r4
 8011ea2:	bd10      	pop	{r4, pc}
 8011ea4:	4770      	bx	lr
 8011ea6:	bf00      	nop

08011ea8 <_Time__max_serialized_size>:
 8011ea8:	b510      	push	{r4, lr}
 8011eaa:	2104      	movs	r1, #4
 8011eac:	2000      	movs	r0, #0
 8011eae:	f001 fd83 	bl	80139b8 <ucdr_alignment>
 8011eb2:	1d04      	adds	r4, r0, #4
 8011eb4:	2104      	movs	r1, #4
 8011eb6:	4620      	mov	r0, r4
 8011eb8:	f001 fd7e 	bl	80139b8 <ucdr_alignment>
 8011ebc:	3004      	adds	r0, #4
 8011ebe:	4420      	add	r0, r4
 8011ec0:	bd10      	pop	{r4, pc}
 8011ec2:	bf00      	nop

08011ec4 <max_serialized_size_builtin_interfaces__msg__Time>:
 8011ec4:	b538      	push	{r3, r4, r5, lr}
 8011ec6:	460c      	mov	r4, r1
 8011ec8:	2301      	movs	r3, #1
 8011eca:	7003      	strb	r3, [r0, #0]
 8011ecc:	2104      	movs	r1, #4
 8011ece:	4620      	mov	r0, r4
 8011ed0:	f001 fd72 	bl	80139b8 <ucdr_alignment>
 8011ed4:	1d25      	adds	r5, r4, #4
 8011ed6:	4405      	add	r5, r0
 8011ed8:	2104      	movs	r1, #4
 8011eda:	4628      	mov	r0, r5
 8011edc:	f001 fd6c 	bl	80139b8 <ucdr_alignment>
 8011ee0:	f1c4 0404 	rsb	r4, r4, #4
 8011ee4:	4420      	add	r0, r4
 8011ee6:	4428      	add	r0, r5
 8011ee8:	bd38      	pop	{r3, r4, r5, pc}
 8011eea:	bf00      	nop

08011eec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 8011eec:	4800      	ldr	r0, [pc, #0]	; (8011ef0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 8011eee:	4770      	bx	lr
 8011ef0:	2000098c 	.word	0x2000098c

08011ef4 <ucdr_serialize_bool>:
 8011ef4:	b538      	push	{r3, r4, r5, lr}
 8011ef6:	460d      	mov	r5, r1
 8011ef8:	2101      	movs	r1, #1
 8011efa:	4604      	mov	r4, r0
 8011efc:	f001 fd10 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8011f00:	b148      	cbz	r0, 8011f16 <ucdr_serialize_bool+0x22>
 8011f02:	68a3      	ldr	r3, [r4, #8]
 8011f04:	701d      	strb	r5, [r3, #0]
 8011f06:	68a2      	ldr	r2, [r4, #8]
 8011f08:	6923      	ldr	r3, [r4, #16]
 8011f0a:	2101      	movs	r1, #1
 8011f0c:	440a      	add	r2, r1
 8011f0e:	440b      	add	r3, r1
 8011f10:	60a2      	str	r2, [r4, #8]
 8011f12:	6123      	str	r3, [r4, #16]
 8011f14:	7561      	strb	r1, [r4, #21]
 8011f16:	7da0      	ldrb	r0, [r4, #22]
 8011f18:	f080 0001 	eor.w	r0, r0, #1
 8011f1c:	bd38      	pop	{r3, r4, r5, pc}
 8011f1e:	bf00      	nop

08011f20 <ucdr_deserialize_bool>:
 8011f20:	b538      	push	{r3, r4, r5, lr}
 8011f22:	460d      	mov	r5, r1
 8011f24:	2101      	movs	r1, #1
 8011f26:	4604      	mov	r4, r0
 8011f28:	f001 fcfa 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8011f2c:	b160      	cbz	r0, 8011f48 <ucdr_deserialize_bool+0x28>
 8011f2e:	68a2      	ldr	r2, [r4, #8]
 8011f30:	6923      	ldr	r3, [r4, #16]
 8011f32:	f812 1b01 	ldrb.w	r1, [r2], #1
 8011f36:	3900      	subs	r1, #0
 8011f38:	bf18      	it	ne
 8011f3a:	2101      	movne	r1, #1
 8011f3c:	7029      	strb	r1, [r5, #0]
 8011f3e:	3301      	adds	r3, #1
 8011f40:	2101      	movs	r1, #1
 8011f42:	60a2      	str	r2, [r4, #8]
 8011f44:	6123      	str	r3, [r4, #16]
 8011f46:	7561      	strb	r1, [r4, #21]
 8011f48:	7da0      	ldrb	r0, [r4, #22]
 8011f4a:	f080 0001 	eor.w	r0, r0, #1
 8011f4e:	bd38      	pop	{r3, r4, r5, pc}

08011f50 <ucdr_serialize_uint8_t>:
 8011f50:	b538      	push	{r3, r4, r5, lr}
 8011f52:	460d      	mov	r5, r1
 8011f54:	2101      	movs	r1, #1
 8011f56:	4604      	mov	r4, r0
 8011f58:	f001 fce2 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8011f5c:	b148      	cbz	r0, 8011f72 <ucdr_serialize_uint8_t+0x22>
 8011f5e:	68a3      	ldr	r3, [r4, #8]
 8011f60:	701d      	strb	r5, [r3, #0]
 8011f62:	68a2      	ldr	r2, [r4, #8]
 8011f64:	6923      	ldr	r3, [r4, #16]
 8011f66:	2101      	movs	r1, #1
 8011f68:	440a      	add	r2, r1
 8011f6a:	440b      	add	r3, r1
 8011f6c:	60a2      	str	r2, [r4, #8]
 8011f6e:	6123      	str	r3, [r4, #16]
 8011f70:	7561      	strb	r1, [r4, #21]
 8011f72:	7da0      	ldrb	r0, [r4, #22]
 8011f74:	f080 0001 	eor.w	r0, r0, #1
 8011f78:	bd38      	pop	{r3, r4, r5, pc}
 8011f7a:	bf00      	nop

08011f7c <ucdr_deserialize_uint8_t>:
 8011f7c:	b538      	push	{r3, r4, r5, lr}
 8011f7e:	460d      	mov	r5, r1
 8011f80:	2101      	movs	r1, #1
 8011f82:	4604      	mov	r4, r0
 8011f84:	f001 fccc 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8011f88:	b150      	cbz	r0, 8011fa0 <ucdr_deserialize_uint8_t+0x24>
 8011f8a:	68a3      	ldr	r3, [r4, #8]
 8011f8c:	781b      	ldrb	r3, [r3, #0]
 8011f8e:	702b      	strb	r3, [r5, #0]
 8011f90:	68a2      	ldr	r2, [r4, #8]
 8011f92:	6923      	ldr	r3, [r4, #16]
 8011f94:	2101      	movs	r1, #1
 8011f96:	440a      	add	r2, r1
 8011f98:	440b      	add	r3, r1
 8011f9a:	60a2      	str	r2, [r4, #8]
 8011f9c:	6123      	str	r3, [r4, #16]
 8011f9e:	7561      	strb	r1, [r4, #21]
 8011fa0:	7da0      	ldrb	r0, [r4, #22]
 8011fa2:	f080 0001 	eor.w	r0, r0, #1
 8011fa6:	bd38      	pop	{r3, r4, r5, pc}

08011fa8 <ucdr_serialize_uint16_t>:
 8011fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fac:	b082      	sub	sp, #8
 8011fae:	460b      	mov	r3, r1
 8011fb0:	2102      	movs	r1, #2
 8011fb2:	4604      	mov	r4, r0
 8011fb4:	f8ad 3006 	strh.w	r3, [sp, #6]
 8011fb8:	f001 fd06 	bl	80139c8 <ucdr_buffer_alignment>
 8011fbc:	4601      	mov	r1, r0
 8011fbe:	4620      	mov	r0, r4
 8011fc0:	7d67      	ldrb	r7, [r4, #21]
 8011fc2:	f001 fd45 	bl	8013a50 <ucdr_advance_buffer>
 8011fc6:	2102      	movs	r1, #2
 8011fc8:	4620      	mov	r0, r4
 8011fca:	f001 fc9d 	bl	8013908 <ucdr_check_buffer_available_for>
 8011fce:	bb78      	cbnz	r0, 8012030 <ucdr_serialize_uint16_t+0x88>
 8011fd0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8011fd4:	42ab      	cmp	r3, r5
 8011fd6:	d926      	bls.n	8012026 <ucdr_serialize_uint16_t+0x7e>
 8011fd8:	1b5e      	subs	r6, r3, r5
 8011fda:	60a3      	str	r3, [r4, #8]
 8011fdc:	6923      	ldr	r3, [r4, #16]
 8011fde:	f1c6 0802 	rsb	r8, r6, #2
 8011fe2:	4433      	add	r3, r6
 8011fe4:	6123      	str	r3, [r4, #16]
 8011fe6:	4641      	mov	r1, r8
 8011fe8:	4620      	mov	r0, r4
 8011fea:	f001 fc99 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8011fee:	2800      	cmp	r0, #0
 8011ff0:	d03b      	beq.n	801206a <ucdr_serialize_uint16_t+0xc2>
 8011ff2:	7d23      	ldrb	r3, [r4, #20]
 8011ff4:	2b01      	cmp	r3, #1
 8011ff6:	d04a      	beq.n	801208e <ucdr_serialize_uint16_t+0xe6>
 8011ff8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011ffc:	702b      	strb	r3, [r5, #0]
 8011ffe:	2e00      	cmp	r6, #0
 8012000:	d040      	beq.n	8012084 <ucdr_serialize_uint16_t+0xdc>
 8012002:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012006:	706b      	strb	r3, [r5, #1]
 8012008:	6923      	ldr	r3, [r4, #16]
 801200a:	68a2      	ldr	r2, [r4, #8]
 801200c:	7da0      	ldrb	r0, [r4, #22]
 801200e:	3302      	adds	r3, #2
 8012010:	1b9e      	subs	r6, r3, r6
 8012012:	4442      	add	r2, r8
 8012014:	2302      	movs	r3, #2
 8012016:	f080 0001 	eor.w	r0, r0, #1
 801201a:	60a2      	str	r2, [r4, #8]
 801201c:	6126      	str	r6, [r4, #16]
 801201e:	7563      	strb	r3, [r4, #21]
 8012020:	b002      	add	sp, #8
 8012022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012026:	2102      	movs	r1, #2
 8012028:	4620      	mov	r0, r4
 801202a:	f001 fc79 	bl	8013920 <ucdr_check_final_buffer_behavior>
 801202e:	b190      	cbz	r0, 8012056 <ucdr_serialize_uint16_t+0xae>
 8012030:	7d23      	ldrb	r3, [r4, #20]
 8012032:	2b01      	cmp	r3, #1
 8012034:	68a3      	ldr	r3, [r4, #8]
 8012036:	d014      	beq.n	8012062 <ucdr_serialize_uint16_t+0xba>
 8012038:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801203c:	701a      	strb	r2, [r3, #0]
 801203e:	68a3      	ldr	r3, [r4, #8]
 8012040:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012044:	705a      	strb	r2, [r3, #1]
 8012046:	68a2      	ldr	r2, [r4, #8]
 8012048:	6923      	ldr	r3, [r4, #16]
 801204a:	3202      	adds	r2, #2
 801204c:	3302      	adds	r3, #2
 801204e:	2102      	movs	r1, #2
 8012050:	60a2      	str	r2, [r4, #8]
 8012052:	6123      	str	r3, [r4, #16]
 8012054:	7561      	strb	r1, [r4, #21]
 8012056:	7da0      	ldrb	r0, [r4, #22]
 8012058:	f080 0001 	eor.w	r0, r0, #1
 801205c:	b002      	add	sp, #8
 801205e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012062:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8012066:	801a      	strh	r2, [r3, #0]
 8012068:	e7ed      	b.n	8012046 <ucdr_serialize_uint16_t+0x9e>
 801206a:	68a2      	ldr	r2, [r4, #8]
 801206c:	6923      	ldr	r3, [r4, #16]
 801206e:	7da0      	ldrb	r0, [r4, #22]
 8012070:	7567      	strb	r7, [r4, #21]
 8012072:	1b92      	subs	r2, r2, r6
 8012074:	1b9b      	subs	r3, r3, r6
 8012076:	f080 0001 	eor.w	r0, r0, #1
 801207a:	60a2      	str	r2, [r4, #8]
 801207c:	6123      	str	r3, [r4, #16]
 801207e:	b002      	add	sp, #8
 8012080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012084:	68a3      	ldr	r3, [r4, #8]
 8012086:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801208a:	701a      	strb	r2, [r3, #0]
 801208c:	e7bc      	b.n	8012008 <ucdr_serialize_uint16_t+0x60>
 801208e:	4628      	mov	r0, r5
 8012090:	f10d 0506 	add.w	r5, sp, #6
 8012094:	4629      	mov	r1, r5
 8012096:	4632      	mov	r2, r6
 8012098:	f009 f816 	bl	801b0c8 <memcpy>
 801209c:	68a0      	ldr	r0, [r4, #8]
 801209e:	4642      	mov	r2, r8
 80120a0:	19a9      	adds	r1, r5, r6
 80120a2:	f009 f811 	bl	801b0c8 <memcpy>
 80120a6:	e7af      	b.n	8012008 <ucdr_serialize_uint16_t+0x60>

080120a8 <ucdr_serialize_endian_uint16_t>:
 80120a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80120ac:	b083      	sub	sp, #12
 80120ae:	460d      	mov	r5, r1
 80120b0:	2102      	movs	r1, #2
 80120b2:	4604      	mov	r4, r0
 80120b4:	f8ad 2006 	strh.w	r2, [sp, #6]
 80120b8:	f001 fc86 	bl	80139c8 <ucdr_buffer_alignment>
 80120bc:	4601      	mov	r1, r0
 80120be:	4620      	mov	r0, r4
 80120c0:	f894 8015 	ldrb.w	r8, [r4, #21]
 80120c4:	f001 fcc4 	bl	8013a50 <ucdr_advance_buffer>
 80120c8:	2102      	movs	r1, #2
 80120ca:	4620      	mov	r0, r4
 80120cc:	f001 fc1c 	bl	8013908 <ucdr_check_buffer_available_for>
 80120d0:	bb70      	cbnz	r0, 8012130 <ucdr_serialize_endian_uint16_t+0x88>
 80120d2:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 80120d6:	42be      	cmp	r6, r7
 80120d8:	d925      	bls.n	8012126 <ucdr_serialize_endian_uint16_t+0x7e>
 80120da:	6923      	ldr	r3, [r4, #16]
 80120dc:	60a6      	str	r6, [r4, #8]
 80120de:	1bf6      	subs	r6, r6, r7
 80120e0:	4433      	add	r3, r6
 80120e2:	f1c6 0902 	rsb	r9, r6, #2
 80120e6:	6123      	str	r3, [r4, #16]
 80120e8:	4649      	mov	r1, r9
 80120ea:	4620      	mov	r0, r4
 80120ec:	f001 fc18 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80120f0:	2800      	cmp	r0, #0
 80120f2:	d039      	beq.n	8012168 <ucdr_serialize_endian_uint16_t+0xc0>
 80120f4:	2d01      	cmp	r5, #1
 80120f6:	d04a      	beq.n	801218e <ucdr_serialize_endian_uint16_t+0xe6>
 80120f8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80120fc:	703b      	strb	r3, [r7, #0]
 80120fe:	2e00      	cmp	r6, #0
 8012100:	d040      	beq.n	8012184 <ucdr_serialize_endian_uint16_t+0xdc>
 8012102:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012106:	707b      	strb	r3, [r7, #1]
 8012108:	6923      	ldr	r3, [r4, #16]
 801210a:	68a2      	ldr	r2, [r4, #8]
 801210c:	7da0      	ldrb	r0, [r4, #22]
 801210e:	3302      	adds	r3, #2
 8012110:	444a      	add	r2, r9
 8012112:	1b9b      	subs	r3, r3, r6
 8012114:	2102      	movs	r1, #2
 8012116:	f080 0001 	eor.w	r0, r0, #1
 801211a:	60a2      	str	r2, [r4, #8]
 801211c:	6123      	str	r3, [r4, #16]
 801211e:	7561      	strb	r1, [r4, #21]
 8012120:	b003      	add	sp, #12
 8012122:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012126:	2102      	movs	r1, #2
 8012128:	4620      	mov	r0, r4
 801212a:	f001 fbf9 	bl	8013920 <ucdr_check_final_buffer_behavior>
 801212e:	b188      	cbz	r0, 8012154 <ucdr_serialize_endian_uint16_t+0xac>
 8012130:	2d01      	cmp	r5, #1
 8012132:	68a3      	ldr	r3, [r4, #8]
 8012134:	d014      	beq.n	8012160 <ucdr_serialize_endian_uint16_t+0xb8>
 8012136:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801213a:	701a      	strb	r2, [r3, #0]
 801213c:	68a3      	ldr	r3, [r4, #8]
 801213e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012142:	705a      	strb	r2, [r3, #1]
 8012144:	68a2      	ldr	r2, [r4, #8]
 8012146:	6923      	ldr	r3, [r4, #16]
 8012148:	3202      	adds	r2, #2
 801214a:	3302      	adds	r3, #2
 801214c:	2102      	movs	r1, #2
 801214e:	60a2      	str	r2, [r4, #8]
 8012150:	6123      	str	r3, [r4, #16]
 8012152:	7561      	strb	r1, [r4, #21]
 8012154:	7da0      	ldrb	r0, [r4, #22]
 8012156:	f080 0001 	eor.w	r0, r0, #1
 801215a:	b003      	add	sp, #12
 801215c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012160:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8012164:	801a      	strh	r2, [r3, #0]
 8012166:	e7ed      	b.n	8012144 <ucdr_serialize_endian_uint16_t+0x9c>
 8012168:	68a2      	ldr	r2, [r4, #8]
 801216a:	6923      	ldr	r3, [r4, #16]
 801216c:	7da0      	ldrb	r0, [r4, #22]
 801216e:	f884 8015 	strb.w	r8, [r4, #21]
 8012172:	1b92      	subs	r2, r2, r6
 8012174:	1b9b      	subs	r3, r3, r6
 8012176:	f080 0001 	eor.w	r0, r0, #1
 801217a:	60a2      	str	r2, [r4, #8]
 801217c:	6123      	str	r3, [r4, #16]
 801217e:	b003      	add	sp, #12
 8012180:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012184:	68a3      	ldr	r3, [r4, #8]
 8012186:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801218a:	701a      	strb	r2, [r3, #0]
 801218c:	e7bc      	b.n	8012108 <ucdr_serialize_endian_uint16_t+0x60>
 801218e:	f10d 0506 	add.w	r5, sp, #6
 8012192:	4629      	mov	r1, r5
 8012194:	4632      	mov	r2, r6
 8012196:	4638      	mov	r0, r7
 8012198:	f008 ff96 	bl	801b0c8 <memcpy>
 801219c:	68a0      	ldr	r0, [r4, #8]
 801219e:	464a      	mov	r2, r9
 80121a0:	19a9      	adds	r1, r5, r6
 80121a2:	f008 ff91 	bl	801b0c8 <memcpy>
 80121a6:	e7af      	b.n	8012108 <ucdr_serialize_endian_uint16_t+0x60>

080121a8 <ucdr_deserialize_uint16_t>:
 80121a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80121ac:	460d      	mov	r5, r1
 80121ae:	2102      	movs	r1, #2
 80121b0:	4604      	mov	r4, r0
 80121b2:	f001 fc09 	bl	80139c8 <ucdr_buffer_alignment>
 80121b6:	4601      	mov	r1, r0
 80121b8:	4620      	mov	r0, r4
 80121ba:	f894 8015 	ldrb.w	r8, [r4, #21]
 80121be:	f001 fc47 	bl	8013a50 <ucdr_advance_buffer>
 80121c2:	2102      	movs	r1, #2
 80121c4:	4620      	mov	r0, r4
 80121c6:	f001 fb9f 	bl	8013908 <ucdr_check_buffer_available_for>
 80121ca:	bb60      	cbnz	r0, 8012226 <ucdr_deserialize_uint16_t+0x7e>
 80121cc:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 80121d0:	42be      	cmp	r6, r7
 80121d2:	d923      	bls.n	801221c <ucdr_deserialize_uint16_t+0x74>
 80121d4:	6923      	ldr	r3, [r4, #16]
 80121d6:	60a6      	str	r6, [r4, #8]
 80121d8:	1bf6      	subs	r6, r6, r7
 80121da:	4433      	add	r3, r6
 80121dc:	f1c6 0902 	rsb	r9, r6, #2
 80121e0:	6123      	str	r3, [r4, #16]
 80121e2:	4649      	mov	r1, r9
 80121e4:	4620      	mov	r0, r4
 80121e6:	f001 fb9b 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80121ea:	2800      	cmp	r0, #0
 80121ec:	d034      	beq.n	8012258 <ucdr_deserialize_uint16_t+0xb0>
 80121ee:	7d23      	ldrb	r3, [r4, #20]
 80121f0:	2b01      	cmp	r3, #1
 80121f2:	d042      	beq.n	801227a <ucdr_deserialize_uint16_t+0xd2>
 80121f4:	787b      	ldrb	r3, [r7, #1]
 80121f6:	702b      	strb	r3, [r5, #0]
 80121f8:	2e00      	cmp	r6, #0
 80121fa:	d03a      	beq.n	8012272 <ucdr_deserialize_uint16_t+0xca>
 80121fc:	783b      	ldrb	r3, [r7, #0]
 80121fe:	706b      	strb	r3, [r5, #1]
 8012200:	6923      	ldr	r3, [r4, #16]
 8012202:	68a2      	ldr	r2, [r4, #8]
 8012204:	7da0      	ldrb	r0, [r4, #22]
 8012206:	2102      	movs	r1, #2
 8012208:	3302      	adds	r3, #2
 801220a:	444a      	add	r2, r9
 801220c:	1b9b      	subs	r3, r3, r6
 801220e:	7561      	strb	r1, [r4, #21]
 8012210:	60a2      	str	r2, [r4, #8]
 8012212:	6123      	str	r3, [r4, #16]
 8012214:	f080 0001 	eor.w	r0, r0, #1
 8012218:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801221c:	2102      	movs	r1, #2
 801221e:	4620      	mov	r0, r4
 8012220:	f001 fb7e 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012224:	b180      	cbz	r0, 8012248 <ucdr_deserialize_uint16_t+0xa0>
 8012226:	7d23      	ldrb	r3, [r4, #20]
 8012228:	2b01      	cmp	r3, #1
 801222a:	68a3      	ldr	r3, [r4, #8]
 801222c:	d011      	beq.n	8012252 <ucdr_deserialize_uint16_t+0xaa>
 801222e:	785b      	ldrb	r3, [r3, #1]
 8012230:	702b      	strb	r3, [r5, #0]
 8012232:	68a3      	ldr	r3, [r4, #8]
 8012234:	781b      	ldrb	r3, [r3, #0]
 8012236:	706b      	strb	r3, [r5, #1]
 8012238:	68a2      	ldr	r2, [r4, #8]
 801223a:	6923      	ldr	r3, [r4, #16]
 801223c:	3202      	adds	r2, #2
 801223e:	3302      	adds	r3, #2
 8012240:	2102      	movs	r1, #2
 8012242:	60a2      	str	r2, [r4, #8]
 8012244:	6123      	str	r3, [r4, #16]
 8012246:	7561      	strb	r1, [r4, #21]
 8012248:	7da0      	ldrb	r0, [r4, #22]
 801224a:	f080 0001 	eor.w	r0, r0, #1
 801224e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012252:	881b      	ldrh	r3, [r3, #0]
 8012254:	802b      	strh	r3, [r5, #0]
 8012256:	e7ef      	b.n	8012238 <ucdr_deserialize_uint16_t+0x90>
 8012258:	68a2      	ldr	r2, [r4, #8]
 801225a:	6923      	ldr	r3, [r4, #16]
 801225c:	7da0      	ldrb	r0, [r4, #22]
 801225e:	f884 8015 	strb.w	r8, [r4, #21]
 8012262:	1b92      	subs	r2, r2, r6
 8012264:	1b9b      	subs	r3, r3, r6
 8012266:	60a2      	str	r2, [r4, #8]
 8012268:	6123      	str	r3, [r4, #16]
 801226a:	f080 0001 	eor.w	r0, r0, #1
 801226e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012272:	68a3      	ldr	r3, [r4, #8]
 8012274:	781b      	ldrb	r3, [r3, #0]
 8012276:	706b      	strb	r3, [r5, #1]
 8012278:	e7c2      	b.n	8012200 <ucdr_deserialize_uint16_t+0x58>
 801227a:	4639      	mov	r1, r7
 801227c:	4632      	mov	r2, r6
 801227e:	4628      	mov	r0, r5
 8012280:	f008 ff22 	bl	801b0c8 <memcpy>
 8012284:	68a1      	ldr	r1, [r4, #8]
 8012286:	464a      	mov	r2, r9
 8012288:	19a8      	adds	r0, r5, r6
 801228a:	f008 ff1d 	bl	801b0c8 <memcpy>
 801228e:	e7b7      	b.n	8012200 <ucdr_deserialize_uint16_t+0x58>

08012290 <ucdr_deserialize_endian_uint16_t>:
 8012290:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012294:	460e      	mov	r6, r1
 8012296:	2102      	movs	r1, #2
 8012298:	4604      	mov	r4, r0
 801229a:	4615      	mov	r5, r2
 801229c:	f001 fb94 	bl	80139c8 <ucdr_buffer_alignment>
 80122a0:	4601      	mov	r1, r0
 80122a2:	4620      	mov	r0, r4
 80122a4:	f894 9015 	ldrb.w	r9, [r4, #21]
 80122a8:	f001 fbd2 	bl	8013a50 <ucdr_advance_buffer>
 80122ac:	2102      	movs	r1, #2
 80122ae:	4620      	mov	r0, r4
 80122b0:	f001 fb2a 	bl	8013908 <ucdr_check_buffer_available_for>
 80122b4:	bb70      	cbnz	r0, 8012314 <ucdr_deserialize_endian_uint16_t+0x84>
 80122b6:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 80122ba:	4547      	cmp	r7, r8
 80122bc:	d925      	bls.n	801230a <ucdr_deserialize_endian_uint16_t+0x7a>
 80122be:	6923      	ldr	r3, [r4, #16]
 80122c0:	60a7      	str	r7, [r4, #8]
 80122c2:	eba7 0708 	sub.w	r7, r7, r8
 80122c6:	443b      	add	r3, r7
 80122c8:	f1c7 0a02 	rsb	sl, r7, #2
 80122cc:	6123      	str	r3, [r4, #16]
 80122ce:	4651      	mov	r1, sl
 80122d0:	4620      	mov	r0, r4
 80122d2:	f001 fb25 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80122d6:	2800      	cmp	r0, #0
 80122d8:	d034      	beq.n	8012344 <ucdr_deserialize_endian_uint16_t+0xb4>
 80122da:	2e01      	cmp	r6, #1
 80122dc:	d043      	beq.n	8012366 <ucdr_deserialize_endian_uint16_t+0xd6>
 80122de:	f898 3001 	ldrb.w	r3, [r8, #1]
 80122e2:	702b      	strb	r3, [r5, #0]
 80122e4:	2f00      	cmp	r7, #0
 80122e6:	d03a      	beq.n	801235e <ucdr_deserialize_endian_uint16_t+0xce>
 80122e8:	f898 3000 	ldrb.w	r3, [r8]
 80122ec:	706b      	strb	r3, [r5, #1]
 80122ee:	6923      	ldr	r3, [r4, #16]
 80122f0:	68a2      	ldr	r2, [r4, #8]
 80122f2:	7da0      	ldrb	r0, [r4, #22]
 80122f4:	2102      	movs	r1, #2
 80122f6:	3302      	adds	r3, #2
 80122f8:	4452      	add	r2, sl
 80122fa:	1bdb      	subs	r3, r3, r7
 80122fc:	7561      	strb	r1, [r4, #21]
 80122fe:	60a2      	str	r2, [r4, #8]
 8012300:	6123      	str	r3, [r4, #16]
 8012302:	f080 0001 	eor.w	r0, r0, #1
 8012306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801230a:	2102      	movs	r1, #2
 801230c:	4620      	mov	r0, r4
 801230e:	f001 fb07 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012312:	b178      	cbz	r0, 8012334 <ucdr_deserialize_endian_uint16_t+0xa4>
 8012314:	2e01      	cmp	r6, #1
 8012316:	68a3      	ldr	r3, [r4, #8]
 8012318:	d011      	beq.n	801233e <ucdr_deserialize_endian_uint16_t+0xae>
 801231a:	785b      	ldrb	r3, [r3, #1]
 801231c:	702b      	strb	r3, [r5, #0]
 801231e:	68a3      	ldr	r3, [r4, #8]
 8012320:	781b      	ldrb	r3, [r3, #0]
 8012322:	706b      	strb	r3, [r5, #1]
 8012324:	68a2      	ldr	r2, [r4, #8]
 8012326:	6923      	ldr	r3, [r4, #16]
 8012328:	3202      	adds	r2, #2
 801232a:	3302      	adds	r3, #2
 801232c:	2102      	movs	r1, #2
 801232e:	60a2      	str	r2, [r4, #8]
 8012330:	6123      	str	r3, [r4, #16]
 8012332:	7561      	strb	r1, [r4, #21]
 8012334:	7da0      	ldrb	r0, [r4, #22]
 8012336:	f080 0001 	eor.w	r0, r0, #1
 801233a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801233e:	881b      	ldrh	r3, [r3, #0]
 8012340:	802b      	strh	r3, [r5, #0]
 8012342:	e7ef      	b.n	8012324 <ucdr_deserialize_endian_uint16_t+0x94>
 8012344:	68a2      	ldr	r2, [r4, #8]
 8012346:	6923      	ldr	r3, [r4, #16]
 8012348:	7da0      	ldrb	r0, [r4, #22]
 801234a:	f884 9015 	strb.w	r9, [r4, #21]
 801234e:	1bd2      	subs	r2, r2, r7
 8012350:	1bdb      	subs	r3, r3, r7
 8012352:	60a2      	str	r2, [r4, #8]
 8012354:	6123      	str	r3, [r4, #16]
 8012356:	f080 0001 	eor.w	r0, r0, #1
 801235a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801235e:	68a3      	ldr	r3, [r4, #8]
 8012360:	781b      	ldrb	r3, [r3, #0]
 8012362:	706b      	strb	r3, [r5, #1]
 8012364:	e7c3      	b.n	80122ee <ucdr_deserialize_endian_uint16_t+0x5e>
 8012366:	4641      	mov	r1, r8
 8012368:	463a      	mov	r2, r7
 801236a:	4628      	mov	r0, r5
 801236c:	f008 feac 	bl	801b0c8 <memcpy>
 8012370:	68a1      	ldr	r1, [r4, #8]
 8012372:	4652      	mov	r2, sl
 8012374:	19e8      	adds	r0, r5, r7
 8012376:	f008 fea7 	bl	801b0c8 <memcpy>
 801237a:	e7b8      	b.n	80122ee <ucdr_deserialize_endian_uint16_t+0x5e>

0801237c <ucdr_serialize_uint32_t>:
 801237c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012380:	b082      	sub	sp, #8
 8012382:	4604      	mov	r4, r0
 8012384:	9101      	str	r1, [sp, #4]
 8012386:	2104      	movs	r1, #4
 8012388:	f001 fb1e 	bl	80139c8 <ucdr_buffer_alignment>
 801238c:	4601      	mov	r1, r0
 801238e:	4620      	mov	r0, r4
 8012390:	7d67      	ldrb	r7, [r4, #21]
 8012392:	f001 fb5d 	bl	8013a50 <ucdr_advance_buffer>
 8012396:	2104      	movs	r1, #4
 8012398:	4620      	mov	r0, r4
 801239a:	f001 fab5 	bl	8013908 <ucdr_check_buffer_available_for>
 801239e:	2800      	cmp	r0, #0
 80123a0:	d139      	bne.n	8012416 <ucdr_serialize_uint32_t+0x9a>
 80123a2:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80123a6:	42ab      	cmp	r3, r5
 80123a8:	d930      	bls.n	801240c <ucdr_serialize_uint32_t+0x90>
 80123aa:	1b5e      	subs	r6, r3, r5
 80123ac:	60a3      	str	r3, [r4, #8]
 80123ae:	6923      	ldr	r3, [r4, #16]
 80123b0:	f1c6 0804 	rsb	r8, r6, #4
 80123b4:	4433      	add	r3, r6
 80123b6:	6123      	str	r3, [r4, #16]
 80123b8:	4641      	mov	r1, r8
 80123ba:	4620      	mov	r0, r4
 80123bc:	f001 fab0 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80123c0:	2800      	cmp	r0, #0
 80123c2:	d04c      	beq.n	801245e <ucdr_serialize_uint32_t+0xe2>
 80123c4:	7d23      	ldrb	r3, [r4, #20]
 80123c6:	2b01      	cmp	r3, #1
 80123c8:	d063      	beq.n	8012492 <ucdr_serialize_uint32_t+0x116>
 80123ca:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80123ce:	702b      	strb	r3, [r5, #0]
 80123d0:	2e00      	cmp	r6, #0
 80123d2:	d051      	beq.n	8012478 <ucdr_serialize_uint32_t+0xfc>
 80123d4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80123d8:	706b      	strb	r3, [r5, #1]
 80123da:	2e01      	cmp	r6, #1
 80123dc:	d050      	beq.n	8012480 <ucdr_serialize_uint32_t+0x104>
 80123de:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80123e2:	70ab      	strb	r3, [r5, #2]
 80123e4:	2e02      	cmp	r6, #2
 80123e6:	d04f      	beq.n	8012488 <ucdr_serialize_uint32_t+0x10c>
 80123e8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80123ec:	70eb      	strb	r3, [r5, #3]
 80123ee:	6923      	ldr	r3, [r4, #16]
 80123f0:	68a2      	ldr	r2, [r4, #8]
 80123f2:	7da0      	ldrb	r0, [r4, #22]
 80123f4:	3304      	adds	r3, #4
 80123f6:	1b9e      	subs	r6, r3, r6
 80123f8:	4442      	add	r2, r8
 80123fa:	2304      	movs	r3, #4
 80123fc:	f080 0001 	eor.w	r0, r0, #1
 8012400:	60a2      	str	r2, [r4, #8]
 8012402:	6126      	str	r6, [r4, #16]
 8012404:	7563      	strb	r3, [r4, #21]
 8012406:	b002      	add	sp, #8
 8012408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801240c:	2104      	movs	r1, #4
 801240e:	4620      	mov	r0, r4
 8012410:	f001 fa86 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012414:	b1d0      	cbz	r0, 801244c <ucdr_serialize_uint32_t+0xd0>
 8012416:	7d23      	ldrb	r3, [r4, #20]
 8012418:	2b01      	cmp	r3, #1
 801241a:	68a3      	ldr	r3, [r4, #8]
 801241c:	d01c      	beq.n	8012458 <ucdr_serialize_uint32_t+0xdc>
 801241e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8012422:	701a      	strb	r2, [r3, #0]
 8012424:	68a3      	ldr	r3, [r4, #8]
 8012426:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801242a:	705a      	strb	r2, [r3, #1]
 801242c:	68a3      	ldr	r3, [r4, #8]
 801242e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012432:	709a      	strb	r2, [r3, #2]
 8012434:	68a3      	ldr	r3, [r4, #8]
 8012436:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801243a:	70da      	strb	r2, [r3, #3]
 801243c:	68a2      	ldr	r2, [r4, #8]
 801243e:	6923      	ldr	r3, [r4, #16]
 8012440:	3204      	adds	r2, #4
 8012442:	3304      	adds	r3, #4
 8012444:	2104      	movs	r1, #4
 8012446:	60a2      	str	r2, [r4, #8]
 8012448:	6123      	str	r3, [r4, #16]
 801244a:	7561      	strb	r1, [r4, #21]
 801244c:	7da0      	ldrb	r0, [r4, #22]
 801244e:	f080 0001 	eor.w	r0, r0, #1
 8012452:	b002      	add	sp, #8
 8012454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012458:	9a01      	ldr	r2, [sp, #4]
 801245a:	601a      	str	r2, [r3, #0]
 801245c:	e7ee      	b.n	801243c <ucdr_serialize_uint32_t+0xc0>
 801245e:	68a2      	ldr	r2, [r4, #8]
 8012460:	6923      	ldr	r3, [r4, #16]
 8012462:	7da0      	ldrb	r0, [r4, #22]
 8012464:	7567      	strb	r7, [r4, #21]
 8012466:	1b92      	subs	r2, r2, r6
 8012468:	1b9b      	subs	r3, r3, r6
 801246a:	f080 0001 	eor.w	r0, r0, #1
 801246e:	60a2      	str	r2, [r4, #8]
 8012470:	6123      	str	r3, [r4, #16]
 8012472:	b002      	add	sp, #8
 8012474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012478:	68a3      	ldr	r3, [r4, #8]
 801247a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801247e:	701a      	strb	r2, [r3, #0]
 8012480:	68a3      	ldr	r3, [r4, #8]
 8012482:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012486:	701a      	strb	r2, [r3, #0]
 8012488:	68a3      	ldr	r3, [r4, #8]
 801248a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801248e:	701a      	strb	r2, [r3, #0]
 8012490:	e7ad      	b.n	80123ee <ucdr_serialize_uint32_t+0x72>
 8012492:	4628      	mov	r0, r5
 8012494:	ad01      	add	r5, sp, #4
 8012496:	4629      	mov	r1, r5
 8012498:	4632      	mov	r2, r6
 801249a:	f008 fe15 	bl	801b0c8 <memcpy>
 801249e:	68a0      	ldr	r0, [r4, #8]
 80124a0:	4642      	mov	r2, r8
 80124a2:	19a9      	adds	r1, r5, r6
 80124a4:	f008 fe10 	bl	801b0c8 <memcpy>
 80124a8:	e7a1      	b.n	80123ee <ucdr_serialize_uint32_t+0x72>
 80124aa:	bf00      	nop

080124ac <ucdr_serialize_endian_uint32_t>:
 80124ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80124b0:	b083      	sub	sp, #12
 80124b2:	460d      	mov	r5, r1
 80124b4:	2104      	movs	r1, #4
 80124b6:	4604      	mov	r4, r0
 80124b8:	9201      	str	r2, [sp, #4]
 80124ba:	f001 fa85 	bl	80139c8 <ucdr_buffer_alignment>
 80124be:	4601      	mov	r1, r0
 80124c0:	4620      	mov	r0, r4
 80124c2:	f894 8015 	ldrb.w	r8, [r4, #21]
 80124c6:	f001 fac3 	bl	8013a50 <ucdr_advance_buffer>
 80124ca:	2104      	movs	r1, #4
 80124cc:	4620      	mov	r0, r4
 80124ce:	f001 fa1b 	bl	8013908 <ucdr_check_buffer_available_for>
 80124d2:	2800      	cmp	r0, #0
 80124d4:	d138      	bne.n	8012548 <ucdr_serialize_endian_uint32_t+0x9c>
 80124d6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80124da:	42b7      	cmp	r7, r6
 80124dc:	d92f      	bls.n	801253e <ucdr_serialize_endian_uint32_t+0x92>
 80124de:	6923      	ldr	r3, [r4, #16]
 80124e0:	60a7      	str	r7, [r4, #8]
 80124e2:	1bbf      	subs	r7, r7, r6
 80124e4:	443b      	add	r3, r7
 80124e6:	f1c7 0904 	rsb	r9, r7, #4
 80124ea:	6123      	str	r3, [r4, #16]
 80124ec:	4649      	mov	r1, r9
 80124ee:	4620      	mov	r0, r4
 80124f0:	f001 fa16 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80124f4:	2800      	cmp	r0, #0
 80124f6:	d04a      	beq.n	801258e <ucdr_serialize_endian_uint32_t+0xe2>
 80124f8:	2d01      	cmp	r5, #1
 80124fa:	d063      	beq.n	80125c4 <ucdr_serialize_endian_uint32_t+0x118>
 80124fc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012500:	7033      	strb	r3, [r6, #0]
 8012502:	2f00      	cmp	r7, #0
 8012504:	d051      	beq.n	80125aa <ucdr_serialize_endian_uint32_t+0xfe>
 8012506:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801250a:	7073      	strb	r3, [r6, #1]
 801250c:	2f01      	cmp	r7, #1
 801250e:	d050      	beq.n	80125b2 <ucdr_serialize_endian_uint32_t+0x106>
 8012510:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012514:	70b3      	strb	r3, [r6, #2]
 8012516:	2f02      	cmp	r7, #2
 8012518:	d04f      	beq.n	80125ba <ucdr_serialize_endian_uint32_t+0x10e>
 801251a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801251e:	70f3      	strb	r3, [r6, #3]
 8012520:	6923      	ldr	r3, [r4, #16]
 8012522:	68a2      	ldr	r2, [r4, #8]
 8012524:	7da0      	ldrb	r0, [r4, #22]
 8012526:	3304      	adds	r3, #4
 8012528:	444a      	add	r2, r9
 801252a:	1bdb      	subs	r3, r3, r7
 801252c:	2104      	movs	r1, #4
 801252e:	f080 0001 	eor.w	r0, r0, #1
 8012532:	60a2      	str	r2, [r4, #8]
 8012534:	6123      	str	r3, [r4, #16]
 8012536:	7561      	strb	r1, [r4, #21]
 8012538:	b003      	add	sp, #12
 801253a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801253e:	2104      	movs	r1, #4
 8012540:	4620      	mov	r0, r4
 8012542:	f001 f9ed 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012546:	b1c8      	cbz	r0, 801257c <ucdr_serialize_endian_uint32_t+0xd0>
 8012548:	2d01      	cmp	r5, #1
 801254a:	68a3      	ldr	r3, [r4, #8]
 801254c:	d01c      	beq.n	8012588 <ucdr_serialize_endian_uint32_t+0xdc>
 801254e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8012552:	701a      	strb	r2, [r3, #0]
 8012554:	68a3      	ldr	r3, [r4, #8]
 8012556:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801255a:	705a      	strb	r2, [r3, #1]
 801255c:	68a3      	ldr	r3, [r4, #8]
 801255e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012562:	709a      	strb	r2, [r3, #2]
 8012564:	68a3      	ldr	r3, [r4, #8]
 8012566:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801256a:	70da      	strb	r2, [r3, #3]
 801256c:	68a2      	ldr	r2, [r4, #8]
 801256e:	6923      	ldr	r3, [r4, #16]
 8012570:	3204      	adds	r2, #4
 8012572:	3304      	adds	r3, #4
 8012574:	2104      	movs	r1, #4
 8012576:	60a2      	str	r2, [r4, #8]
 8012578:	6123      	str	r3, [r4, #16]
 801257a:	7561      	strb	r1, [r4, #21]
 801257c:	7da0      	ldrb	r0, [r4, #22]
 801257e:	f080 0001 	eor.w	r0, r0, #1
 8012582:	b003      	add	sp, #12
 8012584:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012588:	9a01      	ldr	r2, [sp, #4]
 801258a:	601a      	str	r2, [r3, #0]
 801258c:	e7ee      	b.n	801256c <ucdr_serialize_endian_uint32_t+0xc0>
 801258e:	68a2      	ldr	r2, [r4, #8]
 8012590:	6923      	ldr	r3, [r4, #16]
 8012592:	7da0      	ldrb	r0, [r4, #22]
 8012594:	f884 8015 	strb.w	r8, [r4, #21]
 8012598:	1bd2      	subs	r2, r2, r7
 801259a:	1bdb      	subs	r3, r3, r7
 801259c:	f080 0001 	eor.w	r0, r0, #1
 80125a0:	60a2      	str	r2, [r4, #8]
 80125a2:	6123      	str	r3, [r4, #16]
 80125a4:	b003      	add	sp, #12
 80125a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80125aa:	68a3      	ldr	r3, [r4, #8]
 80125ac:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80125b0:	701a      	strb	r2, [r3, #0]
 80125b2:	68a3      	ldr	r3, [r4, #8]
 80125b4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80125b8:	701a      	strb	r2, [r3, #0]
 80125ba:	68a3      	ldr	r3, [r4, #8]
 80125bc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80125c0:	701a      	strb	r2, [r3, #0]
 80125c2:	e7ad      	b.n	8012520 <ucdr_serialize_endian_uint32_t+0x74>
 80125c4:	ad01      	add	r5, sp, #4
 80125c6:	4629      	mov	r1, r5
 80125c8:	463a      	mov	r2, r7
 80125ca:	4630      	mov	r0, r6
 80125cc:	f008 fd7c 	bl	801b0c8 <memcpy>
 80125d0:	68a0      	ldr	r0, [r4, #8]
 80125d2:	464a      	mov	r2, r9
 80125d4:	19e9      	adds	r1, r5, r7
 80125d6:	f008 fd77 	bl	801b0c8 <memcpy>
 80125da:	e7a1      	b.n	8012520 <ucdr_serialize_endian_uint32_t+0x74>

080125dc <ucdr_deserialize_uint32_t>:
 80125dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125e0:	460d      	mov	r5, r1
 80125e2:	2104      	movs	r1, #4
 80125e4:	4604      	mov	r4, r0
 80125e6:	f001 f9ef 	bl	80139c8 <ucdr_buffer_alignment>
 80125ea:	4601      	mov	r1, r0
 80125ec:	4620      	mov	r0, r4
 80125ee:	f894 8015 	ldrb.w	r8, [r4, #21]
 80125f2:	f001 fa2d 	bl	8013a50 <ucdr_advance_buffer>
 80125f6:	2104      	movs	r1, #4
 80125f8:	4620      	mov	r0, r4
 80125fa:	f001 f985 	bl	8013908 <ucdr_check_buffer_available_for>
 80125fe:	2800      	cmp	r0, #0
 8012600:	d138      	bne.n	8012674 <ucdr_deserialize_uint32_t+0x98>
 8012602:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8012606:	42b7      	cmp	r7, r6
 8012608:	d92f      	bls.n	801266a <ucdr_deserialize_uint32_t+0x8e>
 801260a:	6923      	ldr	r3, [r4, #16]
 801260c:	60a7      	str	r7, [r4, #8]
 801260e:	1bbf      	subs	r7, r7, r6
 8012610:	443b      	add	r3, r7
 8012612:	f1c7 0904 	rsb	r9, r7, #4
 8012616:	6123      	str	r3, [r4, #16]
 8012618:	4649      	mov	r1, r9
 801261a:	4620      	mov	r0, r4
 801261c:	f001 f980 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012620:	2800      	cmp	r0, #0
 8012622:	d046      	beq.n	80126b2 <ucdr_deserialize_uint32_t+0xd6>
 8012624:	7d23      	ldrb	r3, [r4, #20]
 8012626:	2b01      	cmp	r3, #1
 8012628:	d05c      	beq.n	80126e4 <ucdr_deserialize_uint32_t+0x108>
 801262a:	78f3      	ldrb	r3, [r6, #3]
 801262c:	702b      	strb	r3, [r5, #0]
 801262e:	2f00      	cmp	r7, #0
 8012630:	d04c      	beq.n	80126cc <ucdr_deserialize_uint32_t+0xf0>
 8012632:	78b3      	ldrb	r3, [r6, #2]
 8012634:	706b      	strb	r3, [r5, #1]
 8012636:	2f01      	cmp	r7, #1
 8012638:	f105 0302 	add.w	r3, r5, #2
 801263c:	d04a      	beq.n	80126d4 <ucdr_deserialize_uint32_t+0xf8>
 801263e:	7873      	ldrb	r3, [r6, #1]
 8012640:	70ab      	strb	r3, [r5, #2]
 8012642:	2f02      	cmp	r7, #2
 8012644:	f105 0303 	add.w	r3, r5, #3
 8012648:	d048      	beq.n	80126dc <ucdr_deserialize_uint32_t+0x100>
 801264a:	7833      	ldrb	r3, [r6, #0]
 801264c:	70eb      	strb	r3, [r5, #3]
 801264e:	6923      	ldr	r3, [r4, #16]
 8012650:	68a2      	ldr	r2, [r4, #8]
 8012652:	7da0      	ldrb	r0, [r4, #22]
 8012654:	2104      	movs	r1, #4
 8012656:	3304      	adds	r3, #4
 8012658:	444a      	add	r2, r9
 801265a:	1bdb      	subs	r3, r3, r7
 801265c:	7561      	strb	r1, [r4, #21]
 801265e:	60a2      	str	r2, [r4, #8]
 8012660:	6123      	str	r3, [r4, #16]
 8012662:	f080 0001 	eor.w	r0, r0, #1
 8012666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801266a:	2104      	movs	r1, #4
 801266c:	4620      	mov	r0, r4
 801266e:	f001 f957 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012672:	b1b0      	cbz	r0, 80126a2 <ucdr_deserialize_uint32_t+0xc6>
 8012674:	7d23      	ldrb	r3, [r4, #20]
 8012676:	2b01      	cmp	r3, #1
 8012678:	68a3      	ldr	r3, [r4, #8]
 801267a:	d017      	beq.n	80126ac <ucdr_deserialize_uint32_t+0xd0>
 801267c:	78db      	ldrb	r3, [r3, #3]
 801267e:	702b      	strb	r3, [r5, #0]
 8012680:	68a3      	ldr	r3, [r4, #8]
 8012682:	789b      	ldrb	r3, [r3, #2]
 8012684:	706b      	strb	r3, [r5, #1]
 8012686:	68a3      	ldr	r3, [r4, #8]
 8012688:	785b      	ldrb	r3, [r3, #1]
 801268a:	70ab      	strb	r3, [r5, #2]
 801268c:	68a3      	ldr	r3, [r4, #8]
 801268e:	781b      	ldrb	r3, [r3, #0]
 8012690:	70eb      	strb	r3, [r5, #3]
 8012692:	68a2      	ldr	r2, [r4, #8]
 8012694:	6923      	ldr	r3, [r4, #16]
 8012696:	3204      	adds	r2, #4
 8012698:	3304      	adds	r3, #4
 801269a:	2104      	movs	r1, #4
 801269c:	60a2      	str	r2, [r4, #8]
 801269e:	6123      	str	r3, [r4, #16]
 80126a0:	7561      	strb	r1, [r4, #21]
 80126a2:	7da0      	ldrb	r0, [r4, #22]
 80126a4:	f080 0001 	eor.w	r0, r0, #1
 80126a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	602b      	str	r3, [r5, #0]
 80126b0:	e7ef      	b.n	8012692 <ucdr_deserialize_uint32_t+0xb6>
 80126b2:	68a2      	ldr	r2, [r4, #8]
 80126b4:	6923      	ldr	r3, [r4, #16]
 80126b6:	7da0      	ldrb	r0, [r4, #22]
 80126b8:	f884 8015 	strb.w	r8, [r4, #21]
 80126bc:	1bd2      	subs	r2, r2, r7
 80126be:	1bdb      	subs	r3, r3, r7
 80126c0:	60a2      	str	r2, [r4, #8]
 80126c2:	6123      	str	r3, [r4, #16]
 80126c4:	f080 0001 	eor.w	r0, r0, #1
 80126c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80126cc:	68a3      	ldr	r3, [r4, #8]
 80126ce:	789b      	ldrb	r3, [r3, #2]
 80126d0:	706b      	strb	r3, [r5, #1]
 80126d2:	1cab      	adds	r3, r5, #2
 80126d4:	68a2      	ldr	r2, [r4, #8]
 80126d6:	7852      	ldrb	r2, [r2, #1]
 80126d8:	f803 2b01 	strb.w	r2, [r3], #1
 80126dc:	68a2      	ldr	r2, [r4, #8]
 80126de:	7812      	ldrb	r2, [r2, #0]
 80126e0:	701a      	strb	r2, [r3, #0]
 80126e2:	e7b4      	b.n	801264e <ucdr_deserialize_uint32_t+0x72>
 80126e4:	4631      	mov	r1, r6
 80126e6:	463a      	mov	r2, r7
 80126e8:	4628      	mov	r0, r5
 80126ea:	f008 fced 	bl	801b0c8 <memcpy>
 80126ee:	68a1      	ldr	r1, [r4, #8]
 80126f0:	464a      	mov	r2, r9
 80126f2:	19e8      	adds	r0, r5, r7
 80126f4:	f008 fce8 	bl	801b0c8 <memcpy>
 80126f8:	e7a9      	b.n	801264e <ucdr_deserialize_uint32_t+0x72>
 80126fa:	bf00      	nop

080126fc <ucdr_deserialize_endian_uint32_t>:
 80126fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012700:	460e      	mov	r6, r1
 8012702:	2104      	movs	r1, #4
 8012704:	4604      	mov	r4, r0
 8012706:	4615      	mov	r5, r2
 8012708:	f001 f95e 	bl	80139c8 <ucdr_buffer_alignment>
 801270c:	4601      	mov	r1, r0
 801270e:	4620      	mov	r0, r4
 8012710:	f894 9015 	ldrb.w	r9, [r4, #21]
 8012714:	f001 f99c 	bl	8013a50 <ucdr_advance_buffer>
 8012718:	2104      	movs	r1, #4
 801271a:	4620      	mov	r0, r4
 801271c:	f001 f8f4 	bl	8013908 <ucdr_check_buffer_available_for>
 8012720:	2800      	cmp	r0, #0
 8012722:	d13c      	bne.n	801279e <ucdr_deserialize_endian_uint32_t+0xa2>
 8012724:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 8012728:	42bb      	cmp	r3, r7
 801272a:	d933      	bls.n	8012794 <ucdr_deserialize_endian_uint32_t+0x98>
 801272c:	eba3 0807 	sub.w	r8, r3, r7
 8012730:	60a3      	str	r3, [r4, #8]
 8012732:	6923      	ldr	r3, [r4, #16]
 8012734:	f1c8 0a04 	rsb	sl, r8, #4
 8012738:	4443      	add	r3, r8
 801273a:	6123      	str	r3, [r4, #16]
 801273c:	4651      	mov	r1, sl
 801273e:	4620      	mov	r0, r4
 8012740:	f001 f8ee 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012744:	2800      	cmp	r0, #0
 8012746:	d048      	beq.n	80127da <ucdr_deserialize_endian_uint32_t+0xde>
 8012748:	2e01      	cmp	r6, #1
 801274a:	d061      	beq.n	8012810 <ucdr_deserialize_endian_uint32_t+0x114>
 801274c:	78fb      	ldrb	r3, [r7, #3]
 801274e:	702b      	strb	r3, [r5, #0]
 8012750:	f1b8 0f00 	cmp.w	r8, #0
 8012754:	d050      	beq.n	80127f8 <ucdr_deserialize_endian_uint32_t+0xfc>
 8012756:	78bb      	ldrb	r3, [r7, #2]
 8012758:	706b      	strb	r3, [r5, #1]
 801275a:	f1b8 0f01 	cmp.w	r8, #1
 801275e:	f105 0302 	add.w	r3, r5, #2
 8012762:	d04d      	beq.n	8012800 <ucdr_deserialize_endian_uint32_t+0x104>
 8012764:	787b      	ldrb	r3, [r7, #1]
 8012766:	70ab      	strb	r3, [r5, #2]
 8012768:	f1b8 0f02 	cmp.w	r8, #2
 801276c:	f105 0303 	add.w	r3, r5, #3
 8012770:	d04a      	beq.n	8012808 <ucdr_deserialize_endian_uint32_t+0x10c>
 8012772:	783b      	ldrb	r3, [r7, #0]
 8012774:	70eb      	strb	r3, [r5, #3]
 8012776:	6923      	ldr	r3, [r4, #16]
 8012778:	68a2      	ldr	r2, [r4, #8]
 801277a:	7da0      	ldrb	r0, [r4, #22]
 801277c:	2104      	movs	r1, #4
 801277e:	3304      	adds	r3, #4
 8012780:	4452      	add	r2, sl
 8012782:	eba3 0308 	sub.w	r3, r3, r8
 8012786:	7561      	strb	r1, [r4, #21]
 8012788:	60a2      	str	r2, [r4, #8]
 801278a:	6123      	str	r3, [r4, #16]
 801278c:	f080 0001 	eor.w	r0, r0, #1
 8012790:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012794:	2104      	movs	r1, #4
 8012796:	4620      	mov	r0, r4
 8012798:	f001 f8c2 	bl	8013920 <ucdr_check_final_buffer_behavior>
 801279c:	b1a8      	cbz	r0, 80127ca <ucdr_deserialize_endian_uint32_t+0xce>
 801279e:	2e01      	cmp	r6, #1
 80127a0:	68a3      	ldr	r3, [r4, #8]
 80127a2:	d017      	beq.n	80127d4 <ucdr_deserialize_endian_uint32_t+0xd8>
 80127a4:	78db      	ldrb	r3, [r3, #3]
 80127a6:	702b      	strb	r3, [r5, #0]
 80127a8:	68a3      	ldr	r3, [r4, #8]
 80127aa:	789b      	ldrb	r3, [r3, #2]
 80127ac:	706b      	strb	r3, [r5, #1]
 80127ae:	68a3      	ldr	r3, [r4, #8]
 80127b0:	785b      	ldrb	r3, [r3, #1]
 80127b2:	70ab      	strb	r3, [r5, #2]
 80127b4:	68a3      	ldr	r3, [r4, #8]
 80127b6:	781b      	ldrb	r3, [r3, #0]
 80127b8:	70eb      	strb	r3, [r5, #3]
 80127ba:	68a2      	ldr	r2, [r4, #8]
 80127bc:	6923      	ldr	r3, [r4, #16]
 80127be:	3204      	adds	r2, #4
 80127c0:	3304      	adds	r3, #4
 80127c2:	2104      	movs	r1, #4
 80127c4:	60a2      	str	r2, [r4, #8]
 80127c6:	6123      	str	r3, [r4, #16]
 80127c8:	7561      	strb	r1, [r4, #21]
 80127ca:	7da0      	ldrb	r0, [r4, #22]
 80127cc:	f080 0001 	eor.w	r0, r0, #1
 80127d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	602b      	str	r3, [r5, #0]
 80127d8:	e7ef      	b.n	80127ba <ucdr_deserialize_endian_uint32_t+0xbe>
 80127da:	68a2      	ldr	r2, [r4, #8]
 80127dc:	6923      	ldr	r3, [r4, #16]
 80127de:	7da0      	ldrb	r0, [r4, #22]
 80127e0:	f884 9015 	strb.w	r9, [r4, #21]
 80127e4:	eba2 0208 	sub.w	r2, r2, r8
 80127e8:	eba3 0308 	sub.w	r3, r3, r8
 80127ec:	60a2      	str	r2, [r4, #8]
 80127ee:	6123      	str	r3, [r4, #16]
 80127f0:	f080 0001 	eor.w	r0, r0, #1
 80127f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127f8:	68a3      	ldr	r3, [r4, #8]
 80127fa:	789b      	ldrb	r3, [r3, #2]
 80127fc:	706b      	strb	r3, [r5, #1]
 80127fe:	1cab      	adds	r3, r5, #2
 8012800:	68a2      	ldr	r2, [r4, #8]
 8012802:	7852      	ldrb	r2, [r2, #1]
 8012804:	f803 2b01 	strb.w	r2, [r3], #1
 8012808:	68a2      	ldr	r2, [r4, #8]
 801280a:	7812      	ldrb	r2, [r2, #0]
 801280c:	701a      	strb	r2, [r3, #0]
 801280e:	e7b2      	b.n	8012776 <ucdr_deserialize_endian_uint32_t+0x7a>
 8012810:	4639      	mov	r1, r7
 8012812:	4642      	mov	r2, r8
 8012814:	4628      	mov	r0, r5
 8012816:	f008 fc57 	bl	801b0c8 <memcpy>
 801281a:	68a1      	ldr	r1, [r4, #8]
 801281c:	4652      	mov	r2, sl
 801281e:	eb05 0008 	add.w	r0, r5, r8
 8012822:	f008 fc51 	bl	801b0c8 <memcpy>
 8012826:	e7a6      	b.n	8012776 <ucdr_deserialize_endian_uint32_t+0x7a>

08012828 <ucdr_serialize_uint64_t>:
 8012828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801282c:	2108      	movs	r1, #8
 801282e:	b082      	sub	sp, #8
 8012830:	4604      	mov	r4, r0
 8012832:	e9cd 2300 	strd	r2, r3, [sp]
 8012836:	f001 f8c7 	bl	80139c8 <ucdr_buffer_alignment>
 801283a:	4601      	mov	r1, r0
 801283c:	4620      	mov	r0, r4
 801283e:	7d67      	ldrb	r7, [r4, #21]
 8012840:	f001 f906 	bl	8013a50 <ucdr_advance_buffer>
 8012844:	2108      	movs	r1, #8
 8012846:	4620      	mov	r0, r4
 8012848:	f001 f85e 	bl	8013908 <ucdr_check_buffer_available_for>
 801284c:	2800      	cmp	r0, #0
 801284e:	d14e      	bne.n	80128ee <ucdr_serialize_uint64_t+0xc6>
 8012850:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8012854:	42ab      	cmp	r3, r5
 8012856:	d945      	bls.n	80128e4 <ucdr_serialize_uint64_t+0xbc>
 8012858:	1b5e      	subs	r6, r3, r5
 801285a:	60a3      	str	r3, [r4, #8]
 801285c:	6923      	ldr	r3, [r4, #16]
 801285e:	f1c6 0808 	rsb	r8, r6, #8
 8012862:	4433      	add	r3, r6
 8012864:	6123      	str	r3, [r4, #16]
 8012866:	4641      	mov	r1, r8
 8012868:	4620      	mov	r0, r4
 801286a:	f001 f859 	bl	8013920 <ucdr_check_final_buffer_behavior>
 801286e:	2800      	cmp	r0, #0
 8012870:	d074      	beq.n	801295c <ucdr_serialize_uint64_t+0x134>
 8012872:	7d23      	ldrb	r3, [r4, #20]
 8012874:	2b01      	cmp	r3, #1
 8012876:	f000 809b 	beq.w	80129b0 <ucdr_serialize_uint64_t+0x188>
 801287a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801287e:	702b      	strb	r3, [r5, #0]
 8012880:	2e00      	cmp	r6, #0
 8012882:	d078      	beq.n	8012976 <ucdr_serialize_uint64_t+0x14e>
 8012884:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012888:	706b      	strb	r3, [r5, #1]
 801288a:	2e01      	cmp	r6, #1
 801288c:	d077      	beq.n	801297e <ucdr_serialize_uint64_t+0x156>
 801288e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012892:	70ab      	strb	r3, [r5, #2]
 8012894:	2e02      	cmp	r6, #2
 8012896:	d076      	beq.n	8012986 <ucdr_serialize_uint64_t+0x15e>
 8012898:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801289c:	70eb      	strb	r3, [r5, #3]
 801289e:	2e03      	cmp	r6, #3
 80128a0:	d075      	beq.n	801298e <ucdr_serialize_uint64_t+0x166>
 80128a2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80128a6:	712b      	strb	r3, [r5, #4]
 80128a8:	2e04      	cmp	r6, #4
 80128aa:	d074      	beq.n	8012996 <ucdr_serialize_uint64_t+0x16e>
 80128ac:	f89d 3002 	ldrb.w	r3, [sp, #2]
 80128b0:	716b      	strb	r3, [r5, #5]
 80128b2:	2e05      	cmp	r6, #5
 80128b4:	d073      	beq.n	801299e <ucdr_serialize_uint64_t+0x176>
 80128b6:	f89d 3001 	ldrb.w	r3, [sp, #1]
 80128ba:	71ab      	strb	r3, [r5, #6]
 80128bc:	2e06      	cmp	r6, #6
 80128be:	d072      	beq.n	80129a6 <ucdr_serialize_uint64_t+0x17e>
 80128c0:	f89d 3000 	ldrb.w	r3, [sp]
 80128c4:	71eb      	strb	r3, [r5, #7]
 80128c6:	6923      	ldr	r3, [r4, #16]
 80128c8:	68a2      	ldr	r2, [r4, #8]
 80128ca:	7da0      	ldrb	r0, [r4, #22]
 80128cc:	3308      	adds	r3, #8
 80128ce:	1b9e      	subs	r6, r3, r6
 80128d0:	4442      	add	r2, r8
 80128d2:	2308      	movs	r3, #8
 80128d4:	f080 0001 	eor.w	r0, r0, #1
 80128d8:	60a2      	str	r2, [r4, #8]
 80128da:	6126      	str	r6, [r4, #16]
 80128dc:	7563      	strb	r3, [r4, #21]
 80128de:	b002      	add	sp, #8
 80128e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128e4:	2108      	movs	r1, #8
 80128e6:	4620      	mov	r0, r4
 80128e8:	f001 f81a 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80128ec:	b350      	cbz	r0, 8012944 <ucdr_serialize_uint64_t+0x11c>
 80128ee:	7d23      	ldrb	r3, [r4, #20]
 80128f0:	2b01      	cmp	r3, #1
 80128f2:	d02d      	beq.n	8012950 <ucdr_serialize_uint64_t+0x128>
 80128f4:	68a3      	ldr	r3, [r4, #8]
 80128f6:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80128fa:	701a      	strb	r2, [r3, #0]
 80128fc:	68a3      	ldr	r3, [r4, #8]
 80128fe:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012902:	705a      	strb	r2, [r3, #1]
 8012904:	68a3      	ldr	r3, [r4, #8]
 8012906:	f89d 2005 	ldrb.w	r2, [sp, #5]
 801290a:	709a      	strb	r2, [r3, #2]
 801290c:	68a3      	ldr	r3, [r4, #8]
 801290e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012912:	70da      	strb	r2, [r3, #3]
 8012914:	68a3      	ldr	r3, [r4, #8]
 8012916:	f89d 2003 	ldrb.w	r2, [sp, #3]
 801291a:	711a      	strb	r2, [r3, #4]
 801291c:	68a3      	ldr	r3, [r4, #8]
 801291e:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012922:	715a      	strb	r2, [r3, #5]
 8012924:	68a3      	ldr	r3, [r4, #8]
 8012926:	f89d 2001 	ldrb.w	r2, [sp, #1]
 801292a:	719a      	strb	r2, [r3, #6]
 801292c:	68a3      	ldr	r3, [r4, #8]
 801292e:	f89d 2000 	ldrb.w	r2, [sp]
 8012932:	71da      	strb	r2, [r3, #7]
 8012934:	68a2      	ldr	r2, [r4, #8]
 8012936:	6923      	ldr	r3, [r4, #16]
 8012938:	3208      	adds	r2, #8
 801293a:	3308      	adds	r3, #8
 801293c:	2108      	movs	r1, #8
 801293e:	60a2      	str	r2, [r4, #8]
 8012940:	6123      	str	r3, [r4, #16]
 8012942:	7561      	strb	r1, [r4, #21]
 8012944:	7da0      	ldrb	r0, [r4, #22]
 8012946:	f080 0001 	eor.w	r0, r0, #1
 801294a:	b002      	add	sp, #8
 801294c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012950:	466b      	mov	r3, sp
 8012952:	cb03      	ldmia	r3!, {r0, r1}
 8012954:	68a3      	ldr	r3, [r4, #8]
 8012956:	6018      	str	r0, [r3, #0]
 8012958:	6059      	str	r1, [r3, #4]
 801295a:	e7eb      	b.n	8012934 <ucdr_serialize_uint64_t+0x10c>
 801295c:	68a2      	ldr	r2, [r4, #8]
 801295e:	6923      	ldr	r3, [r4, #16]
 8012960:	7da0      	ldrb	r0, [r4, #22]
 8012962:	7567      	strb	r7, [r4, #21]
 8012964:	1b92      	subs	r2, r2, r6
 8012966:	1b9b      	subs	r3, r3, r6
 8012968:	f080 0001 	eor.w	r0, r0, #1
 801296c:	60a2      	str	r2, [r4, #8]
 801296e:	6123      	str	r3, [r4, #16]
 8012970:	b002      	add	sp, #8
 8012972:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012976:	68a3      	ldr	r3, [r4, #8]
 8012978:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801297c:	701a      	strb	r2, [r3, #0]
 801297e:	68a3      	ldr	r3, [r4, #8]
 8012980:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012984:	701a      	strb	r2, [r3, #0]
 8012986:	68a3      	ldr	r3, [r4, #8]
 8012988:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801298c:	701a      	strb	r2, [r3, #0]
 801298e:	68a3      	ldr	r3, [r4, #8]
 8012990:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8012994:	701a      	strb	r2, [r3, #0]
 8012996:	68a3      	ldr	r3, [r4, #8]
 8012998:	f89d 2002 	ldrb.w	r2, [sp, #2]
 801299c:	701a      	strb	r2, [r3, #0]
 801299e:	68a3      	ldr	r3, [r4, #8]
 80129a0:	f89d 2001 	ldrb.w	r2, [sp, #1]
 80129a4:	701a      	strb	r2, [r3, #0]
 80129a6:	68a3      	ldr	r3, [r4, #8]
 80129a8:	f89d 2000 	ldrb.w	r2, [sp]
 80129ac:	701a      	strb	r2, [r3, #0]
 80129ae:	e78a      	b.n	80128c6 <ucdr_serialize_uint64_t+0x9e>
 80129b0:	4628      	mov	r0, r5
 80129b2:	466d      	mov	r5, sp
 80129b4:	4629      	mov	r1, r5
 80129b6:	4632      	mov	r2, r6
 80129b8:	f008 fb86 	bl	801b0c8 <memcpy>
 80129bc:	68a0      	ldr	r0, [r4, #8]
 80129be:	4642      	mov	r2, r8
 80129c0:	19a9      	adds	r1, r5, r6
 80129c2:	f008 fb81 	bl	801b0c8 <memcpy>
 80129c6:	e77e      	b.n	80128c6 <ucdr_serialize_uint64_t+0x9e>

080129c8 <ucdr_serialize_int16_t>:
 80129c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129cc:	b082      	sub	sp, #8
 80129ce:	460b      	mov	r3, r1
 80129d0:	2102      	movs	r1, #2
 80129d2:	4604      	mov	r4, r0
 80129d4:	f8ad 3006 	strh.w	r3, [sp, #6]
 80129d8:	f000 fff6 	bl	80139c8 <ucdr_buffer_alignment>
 80129dc:	4601      	mov	r1, r0
 80129de:	4620      	mov	r0, r4
 80129e0:	7d67      	ldrb	r7, [r4, #21]
 80129e2:	f001 f835 	bl	8013a50 <ucdr_advance_buffer>
 80129e6:	2102      	movs	r1, #2
 80129e8:	4620      	mov	r0, r4
 80129ea:	f000 ff8d 	bl	8013908 <ucdr_check_buffer_available_for>
 80129ee:	bb78      	cbnz	r0, 8012a50 <ucdr_serialize_int16_t+0x88>
 80129f0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80129f4:	42ab      	cmp	r3, r5
 80129f6:	d926      	bls.n	8012a46 <ucdr_serialize_int16_t+0x7e>
 80129f8:	1b5e      	subs	r6, r3, r5
 80129fa:	60a3      	str	r3, [r4, #8]
 80129fc:	6923      	ldr	r3, [r4, #16]
 80129fe:	f1c6 0802 	rsb	r8, r6, #2
 8012a02:	4433      	add	r3, r6
 8012a04:	6123      	str	r3, [r4, #16]
 8012a06:	4641      	mov	r1, r8
 8012a08:	4620      	mov	r0, r4
 8012a0a:	f000 ff89 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012a0e:	2800      	cmp	r0, #0
 8012a10:	d03b      	beq.n	8012a8a <ucdr_serialize_int16_t+0xc2>
 8012a12:	7d23      	ldrb	r3, [r4, #20]
 8012a14:	2b01      	cmp	r3, #1
 8012a16:	d04a      	beq.n	8012aae <ucdr_serialize_int16_t+0xe6>
 8012a18:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012a1c:	702b      	strb	r3, [r5, #0]
 8012a1e:	2e00      	cmp	r6, #0
 8012a20:	d040      	beq.n	8012aa4 <ucdr_serialize_int16_t+0xdc>
 8012a22:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012a26:	706b      	strb	r3, [r5, #1]
 8012a28:	6923      	ldr	r3, [r4, #16]
 8012a2a:	68a2      	ldr	r2, [r4, #8]
 8012a2c:	7da0      	ldrb	r0, [r4, #22]
 8012a2e:	3302      	adds	r3, #2
 8012a30:	1b9e      	subs	r6, r3, r6
 8012a32:	4442      	add	r2, r8
 8012a34:	2302      	movs	r3, #2
 8012a36:	f080 0001 	eor.w	r0, r0, #1
 8012a3a:	60a2      	str	r2, [r4, #8]
 8012a3c:	6126      	str	r6, [r4, #16]
 8012a3e:	7563      	strb	r3, [r4, #21]
 8012a40:	b002      	add	sp, #8
 8012a42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a46:	2102      	movs	r1, #2
 8012a48:	4620      	mov	r0, r4
 8012a4a:	f000 ff69 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012a4e:	b190      	cbz	r0, 8012a76 <ucdr_serialize_int16_t+0xae>
 8012a50:	7d23      	ldrb	r3, [r4, #20]
 8012a52:	2b01      	cmp	r3, #1
 8012a54:	68a3      	ldr	r3, [r4, #8]
 8012a56:	d014      	beq.n	8012a82 <ucdr_serialize_int16_t+0xba>
 8012a58:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8012a5c:	701a      	strb	r2, [r3, #0]
 8012a5e:	68a3      	ldr	r3, [r4, #8]
 8012a60:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012a64:	705a      	strb	r2, [r3, #1]
 8012a66:	68a2      	ldr	r2, [r4, #8]
 8012a68:	6923      	ldr	r3, [r4, #16]
 8012a6a:	3202      	adds	r2, #2
 8012a6c:	3302      	adds	r3, #2
 8012a6e:	2102      	movs	r1, #2
 8012a70:	60a2      	str	r2, [r4, #8]
 8012a72:	6123      	str	r3, [r4, #16]
 8012a74:	7561      	strb	r1, [r4, #21]
 8012a76:	7da0      	ldrb	r0, [r4, #22]
 8012a78:	f080 0001 	eor.w	r0, r0, #1
 8012a7c:	b002      	add	sp, #8
 8012a7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a82:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8012a86:	801a      	strh	r2, [r3, #0]
 8012a88:	e7ed      	b.n	8012a66 <ucdr_serialize_int16_t+0x9e>
 8012a8a:	68a2      	ldr	r2, [r4, #8]
 8012a8c:	6923      	ldr	r3, [r4, #16]
 8012a8e:	7da0      	ldrb	r0, [r4, #22]
 8012a90:	7567      	strb	r7, [r4, #21]
 8012a92:	1b92      	subs	r2, r2, r6
 8012a94:	1b9b      	subs	r3, r3, r6
 8012a96:	f080 0001 	eor.w	r0, r0, #1
 8012a9a:	60a2      	str	r2, [r4, #8]
 8012a9c:	6123      	str	r3, [r4, #16]
 8012a9e:	b002      	add	sp, #8
 8012aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012aa4:	68a3      	ldr	r3, [r4, #8]
 8012aa6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012aaa:	701a      	strb	r2, [r3, #0]
 8012aac:	e7bc      	b.n	8012a28 <ucdr_serialize_int16_t+0x60>
 8012aae:	4628      	mov	r0, r5
 8012ab0:	f10d 0506 	add.w	r5, sp, #6
 8012ab4:	4629      	mov	r1, r5
 8012ab6:	4632      	mov	r2, r6
 8012ab8:	f008 fb06 	bl	801b0c8 <memcpy>
 8012abc:	68a0      	ldr	r0, [r4, #8]
 8012abe:	4642      	mov	r2, r8
 8012ac0:	19a9      	adds	r1, r5, r6
 8012ac2:	f008 fb01 	bl	801b0c8 <memcpy>
 8012ac6:	e7af      	b.n	8012a28 <ucdr_serialize_int16_t+0x60>

08012ac8 <ucdr_deserialize_int16_t>:
 8012ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012acc:	460d      	mov	r5, r1
 8012ace:	2102      	movs	r1, #2
 8012ad0:	4604      	mov	r4, r0
 8012ad2:	f000 ff79 	bl	80139c8 <ucdr_buffer_alignment>
 8012ad6:	4601      	mov	r1, r0
 8012ad8:	4620      	mov	r0, r4
 8012ada:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012ade:	f000 ffb7 	bl	8013a50 <ucdr_advance_buffer>
 8012ae2:	2102      	movs	r1, #2
 8012ae4:	4620      	mov	r0, r4
 8012ae6:	f000 ff0f 	bl	8013908 <ucdr_check_buffer_available_for>
 8012aea:	bb60      	cbnz	r0, 8012b46 <ucdr_deserialize_int16_t+0x7e>
 8012aec:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8012af0:	42be      	cmp	r6, r7
 8012af2:	d923      	bls.n	8012b3c <ucdr_deserialize_int16_t+0x74>
 8012af4:	6923      	ldr	r3, [r4, #16]
 8012af6:	60a6      	str	r6, [r4, #8]
 8012af8:	1bf6      	subs	r6, r6, r7
 8012afa:	4433      	add	r3, r6
 8012afc:	f1c6 0902 	rsb	r9, r6, #2
 8012b00:	6123      	str	r3, [r4, #16]
 8012b02:	4649      	mov	r1, r9
 8012b04:	4620      	mov	r0, r4
 8012b06:	f000 ff0b 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012b0a:	2800      	cmp	r0, #0
 8012b0c:	d034      	beq.n	8012b78 <ucdr_deserialize_int16_t+0xb0>
 8012b0e:	7d23      	ldrb	r3, [r4, #20]
 8012b10:	2b01      	cmp	r3, #1
 8012b12:	d042      	beq.n	8012b9a <ucdr_deserialize_int16_t+0xd2>
 8012b14:	787b      	ldrb	r3, [r7, #1]
 8012b16:	702b      	strb	r3, [r5, #0]
 8012b18:	2e00      	cmp	r6, #0
 8012b1a:	d03a      	beq.n	8012b92 <ucdr_deserialize_int16_t+0xca>
 8012b1c:	783b      	ldrb	r3, [r7, #0]
 8012b1e:	706b      	strb	r3, [r5, #1]
 8012b20:	6923      	ldr	r3, [r4, #16]
 8012b22:	68a2      	ldr	r2, [r4, #8]
 8012b24:	7da0      	ldrb	r0, [r4, #22]
 8012b26:	2102      	movs	r1, #2
 8012b28:	3302      	adds	r3, #2
 8012b2a:	444a      	add	r2, r9
 8012b2c:	1b9b      	subs	r3, r3, r6
 8012b2e:	7561      	strb	r1, [r4, #21]
 8012b30:	60a2      	str	r2, [r4, #8]
 8012b32:	6123      	str	r3, [r4, #16]
 8012b34:	f080 0001 	eor.w	r0, r0, #1
 8012b38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b3c:	2102      	movs	r1, #2
 8012b3e:	4620      	mov	r0, r4
 8012b40:	f000 feee 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012b44:	b180      	cbz	r0, 8012b68 <ucdr_deserialize_int16_t+0xa0>
 8012b46:	7d23      	ldrb	r3, [r4, #20]
 8012b48:	2b01      	cmp	r3, #1
 8012b4a:	68a3      	ldr	r3, [r4, #8]
 8012b4c:	d011      	beq.n	8012b72 <ucdr_deserialize_int16_t+0xaa>
 8012b4e:	785b      	ldrb	r3, [r3, #1]
 8012b50:	702b      	strb	r3, [r5, #0]
 8012b52:	68a3      	ldr	r3, [r4, #8]
 8012b54:	781b      	ldrb	r3, [r3, #0]
 8012b56:	706b      	strb	r3, [r5, #1]
 8012b58:	68a2      	ldr	r2, [r4, #8]
 8012b5a:	6923      	ldr	r3, [r4, #16]
 8012b5c:	3202      	adds	r2, #2
 8012b5e:	3302      	adds	r3, #2
 8012b60:	2102      	movs	r1, #2
 8012b62:	60a2      	str	r2, [r4, #8]
 8012b64:	6123      	str	r3, [r4, #16]
 8012b66:	7561      	strb	r1, [r4, #21]
 8012b68:	7da0      	ldrb	r0, [r4, #22]
 8012b6a:	f080 0001 	eor.w	r0, r0, #1
 8012b6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b72:	881b      	ldrh	r3, [r3, #0]
 8012b74:	802b      	strh	r3, [r5, #0]
 8012b76:	e7ef      	b.n	8012b58 <ucdr_deserialize_int16_t+0x90>
 8012b78:	68a2      	ldr	r2, [r4, #8]
 8012b7a:	6923      	ldr	r3, [r4, #16]
 8012b7c:	7da0      	ldrb	r0, [r4, #22]
 8012b7e:	f884 8015 	strb.w	r8, [r4, #21]
 8012b82:	1b92      	subs	r2, r2, r6
 8012b84:	1b9b      	subs	r3, r3, r6
 8012b86:	60a2      	str	r2, [r4, #8]
 8012b88:	6123      	str	r3, [r4, #16]
 8012b8a:	f080 0001 	eor.w	r0, r0, #1
 8012b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b92:	68a3      	ldr	r3, [r4, #8]
 8012b94:	781b      	ldrb	r3, [r3, #0]
 8012b96:	706b      	strb	r3, [r5, #1]
 8012b98:	e7c2      	b.n	8012b20 <ucdr_deserialize_int16_t+0x58>
 8012b9a:	4639      	mov	r1, r7
 8012b9c:	4632      	mov	r2, r6
 8012b9e:	4628      	mov	r0, r5
 8012ba0:	f008 fa92 	bl	801b0c8 <memcpy>
 8012ba4:	68a1      	ldr	r1, [r4, #8]
 8012ba6:	464a      	mov	r2, r9
 8012ba8:	19a8      	adds	r0, r5, r6
 8012baa:	f008 fa8d 	bl	801b0c8 <memcpy>
 8012bae:	e7b7      	b.n	8012b20 <ucdr_deserialize_int16_t+0x58>

08012bb0 <ucdr_serialize_int32_t>:
 8012bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bb4:	b082      	sub	sp, #8
 8012bb6:	4604      	mov	r4, r0
 8012bb8:	9101      	str	r1, [sp, #4]
 8012bba:	2104      	movs	r1, #4
 8012bbc:	f000 ff04 	bl	80139c8 <ucdr_buffer_alignment>
 8012bc0:	4601      	mov	r1, r0
 8012bc2:	4620      	mov	r0, r4
 8012bc4:	7d67      	ldrb	r7, [r4, #21]
 8012bc6:	f000 ff43 	bl	8013a50 <ucdr_advance_buffer>
 8012bca:	2104      	movs	r1, #4
 8012bcc:	4620      	mov	r0, r4
 8012bce:	f000 fe9b 	bl	8013908 <ucdr_check_buffer_available_for>
 8012bd2:	2800      	cmp	r0, #0
 8012bd4:	d139      	bne.n	8012c4a <ucdr_serialize_int32_t+0x9a>
 8012bd6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8012bda:	42ab      	cmp	r3, r5
 8012bdc:	d930      	bls.n	8012c40 <ucdr_serialize_int32_t+0x90>
 8012bde:	1b5e      	subs	r6, r3, r5
 8012be0:	60a3      	str	r3, [r4, #8]
 8012be2:	6923      	ldr	r3, [r4, #16]
 8012be4:	f1c6 0804 	rsb	r8, r6, #4
 8012be8:	4433      	add	r3, r6
 8012bea:	6123      	str	r3, [r4, #16]
 8012bec:	4641      	mov	r1, r8
 8012bee:	4620      	mov	r0, r4
 8012bf0:	f000 fe96 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012bf4:	2800      	cmp	r0, #0
 8012bf6:	d04c      	beq.n	8012c92 <ucdr_serialize_int32_t+0xe2>
 8012bf8:	7d23      	ldrb	r3, [r4, #20]
 8012bfa:	2b01      	cmp	r3, #1
 8012bfc:	d063      	beq.n	8012cc6 <ucdr_serialize_int32_t+0x116>
 8012bfe:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012c02:	702b      	strb	r3, [r5, #0]
 8012c04:	2e00      	cmp	r6, #0
 8012c06:	d051      	beq.n	8012cac <ucdr_serialize_int32_t+0xfc>
 8012c08:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012c0c:	706b      	strb	r3, [r5, #1]
 8012c0e:	2e01      	cmp	r6, #1
 8012c10:	d050      	beq.n	8012cb4 <ucdr_serialize_int32_t+0x104>
 8012c12:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012c16:	70ab      	strb	r3, [r5, #2]
 8012c18:	2e02      	cmp	r6, #2
 8012c1a:	d04f      	beq.n	8012cbc <ucdr_serialize_int32_t+0x10c>
 8012c1c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012c20:	70eb      	strb	r3, [r5, #3]
 8012c22:	6923      	ldr	r3, [r4, #16]
 8012c24:	68a2      	ldr	r2, [r4, #8]
 8012c26:	7da0      	ldrb	r0, [r4, #22]
 8012c28:	3304      	adds	r3, #4
 8012c2a:	1b9e      	subs	r6, r3, r6
 8012c2c:	4442      	add	r2, r8
 8012c2e:	2304      	movs	r3, #4
 8012c30:	f080 0001 	eor.w	r0, r0, #1
 8012c34:	60a2      	str	r2, [r4, #8]
 8012c36:	6126      	str	r6, [r4, #16]
 8012c38:	7563      	strb	r3, [r4, #21]
 8012c3a:	b002      	add	sp, #8
 8012c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c40:	2104      	movs	r1, #4
 8012c42:	4620      	mov	r0, r4
 8012c44:	f000 fe6c 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012c48:	b1d0      	cbz	r0, 8012c80 <ucdr_serialize_int32_t+0xd0>
 8012c4a:	7d23      	ldrb	r3, [r4, #20]
 8012c4c:	2b01      	cmp	r3, #1
 8012c4e:	68a3      	ldr	r3, [r4, #8]
 8012c50:	d01c      	beq.n	8012c8c <ucdr_serialize_int32_t+0xdc>
 8012c52:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8012c56:	701a      	strb	r2, [r3, #0]
 8012c58:	68a3      	ldr	r3, [r4, #8]
 8012c5a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012c5e:	705a      	strb	r2, [r3, #1]
 8012c60:	68a3      	ldr	r3, [r4, #8]
 8012c62:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012c66:	709a      	strb	r2, [r3, #2]
 8012c68:	68a3      	ldr	r3, [r4, #8]
 8012c6a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012c6e:	70da      	strb	r2, [r3, #3]
 8012c70:	68a2      	ldr	r2, [r4, #8]
 8012c72:	6923      	ldr	r3, [r4, #16]
 8012c74:	3204      	adds	r2, #4
 8012c76:	3304      	adds	r3, #4
 8012c78:	2104      	movs	r1, #4
 8012c7a:	60a2      	str	r2, [r4, #8]
 8012c7c:	6123      	str	r3, [r4, #16]
 8012c7e:	7561      	strb	r1, [r4, #21]
 8012c80:	7da0      	ldrb	r0, [r4, #22]
 8012c82:	f080 0001 	eor.w	r0, r0, #1
 8012c86:	b002      	add	sp, #8
 8012c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c8c:	9a01      	ldr	r2, [sp, #4]
 8012c8e:	601a      	str	r2, [r3, #0]
 8012c90:	e7ee      	b.n	8012c70 <ucdr_serialize_int32_t+0xc0>
 8012c92:	68a2      	ldr	r2, [r4, #8]
 8012c94:	6923      	ldr	r3, [r4, #16]
 8012c96:	7da0      	ldrb	r0, [r4, #22]
 8012c98:	7567      	strb	r7, [r4, #21]
 8012c9a:	1b92      	subs	r2, r2, r6
 8012c9c:	1b9b      	subs	r3, r3, r6
 8012c9e:	f080 0001 	eor.w	r0, r0, #1
 8012ca2:	60a2      	str	r2, [r4, #8]
 8012ca4:	6123      	str	r3, [r4, #16]
 8012ca6:	b002      	add	sp, #8
 8012ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012cac:	68a3      	ldr	r3, [r4, #8]
 8012cae:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012cb2:	701a      	strb	r2, [r3, #0]
 8012cb4:	68a3      	ldr	r3, [r4, #8]
 8012cb6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012cba:	701a      	strb	r2, [r3, #0]
 8012cbc:	68a3      	ldr	r3, [r4, #8]
 8012cbe:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012cc2:	701a      	strb	r2, [r3, #0]
 8012cc4:	e7ad      	b.n	8012c22 <ucdr_serialize_int32_t+0x72>
 8012cc6:	4628      	mov	r0, r5
 8012cc8:	ad01      	add	r5, sp, #4
 8012cca:	4629      	mov	r1, r5
 8012ccc:	4632      	mov	r2, r6
 8012cce:	f008 f9fb 	bl	801b0c8 <memcpy>
 8012cd2:	68a0      	ldr	r0, [r4, #8]
 8012cd4:	4642      	mov	r2, r8
 8012cd6:	19a9      	adds	r1, r5, r6
 8012cd8:	f008 f9f6 	bl	801b0c8 <memcpy>
 8012cdc:	e7a1      	b.n	8012c22 <ucdr_serialize_int32_t+0x72>
 8012cde:	bf00      	nop

08012ce0 <ucdr_deserialize_int32_t>:
 8012ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ce4:	460d      	mov	r5, r1
 8012ce6:	2104      	movs	r1, #4
 8012ce8:	4604      	mov	r4, r0
 8012cea:	f000 fe6d 	bl	80139c8 <ucdr_buffer_alignment>
 8012cee:	4601      	mov	r1, r0
 8012cf0:	4620      	mov	r0, r4
 8012cf2:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012cf6:	f000 feab 	bl	8013a50 <ucdr_advance_buffer>
 8012cfa:	2104      	movs	r1, #4
 8012cfc:	4620      	mov	r0, r4
 8012cfe:	f000 fe03 	bl	8013908 <ucdr_check_buffer_available_for>
 8012d02:	2800      	cmp	r0, #0
 8012d04:	d138      	bne.n	8012d78 <ucdr_deserialize_int32_t+0x98>
 8012d06:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8012d0a:	42b7      	cmp	r7, r6
 8012d0c:	d92f      	bls.n	8012d6e <ucdr_deserialize_int32_t+0x8e>
 8012d0e:	6923      	ldr	r3, [r4, #16]
 8012d10:	60a7      	str	r7, [r4, #8]
 8012d12:	1bbf      	subs	r7, r7, r6
 8012d14:	443b      	add	r3, r7
 8012d16:	f1c7 0904 	rsb	r9, r7, #4
 8012d1a:	6123      	str	r3, [r4, #16]
 8012d1c:	4649      	mov	r1, r9
 8012d1e:	4620      	mov	r0, r4
 8012d20:	f000 fdfe 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012d24:	2800      	cmp	r0, #0
 8012d26:	d046      	beq.n	8012db6 <ucdr_deserialize_int32_t+0xd6>
 8012d28:	7d23      	ldrb	r3, [r4, #20]
 8012d2a:	2b01      	cmp	r3, #1
 8012d2c:	d05c      	beq.n	8012de8 <ucdr_deserialize_int32_t+0x108>
 8012d2e:	78f3      	ldrb	r3, [r6, #3]
 8012d30:	702b      	strb	r3, [r5, #0]
 8012d32:	2f00      	cmp	r7, #0
 8012d34:	d04c      	beq.n	8012dd0 <ucdr_deserialize_int32_t+0xf0>
 8012d36:	78b3      	ldrb	r3, [r6, #2]
 8012d38:	706b      	strb	r3, [r5, #1]
 8012d3a:	2f01      	cmp	r7, #1
 8012d3c:	f105 0302 	add.w	r3, r5, #2
 8012d40:	d04a      	beq.n	8012dd8 <ucdr_deserialize_int32_t+0xf8>
 8012d42:	7873      	ldrb	r3, [r6, #1]
 8012d44:	70ab      	strb	r3, [r5, #2]
 8012d46:	2f02      	cmp	r7, #2
 8012d48:	f105 0303 	add.w	r3, r5, #3
 8012d4c:	d048      	beq.n	8012de0 <ucdr_deserialize_int32_t+0x100>
 8012d4e:	7833      	ldrb	r3, [r6, #0]
 8012d50:	70eb      	strb	r3, [r5, #3]
 8012d52:	6923      	ldr	r3, [r4, #16]
 8012d54:	68a2      	ldr	r2, [r4, #8]
 8012d56:	7da0      	ldrb	r0, [r4, #22]
 8012d58:	2104      	movs	r1, #4
 8012d5a:	3304      	adds	r3, #4
 8012d5c:	444a      	add	r2, r9
 8012d5e:	1bdb      	subs	r3, r3, r7
 8012d60:	7561      	strb	r1, [r4, #21]
 8012d62:	60a2      	str	r2, [r4, #8]
 8012d64:	6123      	str	r3, [r4, #16]
 8012d66:	f080 0001 	eor.w	r0, r0, #1
 8012d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d6e:	2104      	movs	r1, #4
 8012d70:	4620      	mov	r0, r4
 8012d72:	f000 fdd5 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012d76:	b1b0      	cbz	r0, 8012da6 <ucdr_deserialize_int32_t+0xc6>
 8012d78:	7d23      	ldrb	r3, [r4, #20]
 8012d7a:	2b01      	cmp	r3, #1
 8012d7c:	68a3      	ldr	r3, [r4, #8]
 8012d7e:	d017      	beq.n	8012db0 <ucdr_deserialize_int32_t+0xd0>
 8012d80:	78db      	ldrb	r3, [r3, #3]
 8012d82:	702b      	strb	r3, [r5, #0]
 8012d84:	68a3      	ldr	r3, [r4, #8]
 8012d86:	789b      	ldrb	r3, [r3, #2]
 8012d88:	706b      	strb	r3, [r5, #1]
 8012d8a:	68a3      	ldr	r3, [r4, #8]
 8012d8c:	785b      	ldrb	r3, [r3, #1]
 8012d8e:	70ab      	strb	r3, [r5, #2]
 8012d90:	68a3      	ldr	r3, [r4, #8]
 8012d92:	781b      	ldrb	r3, [r3, #0]
 8012d94:	70eb      	strb	r3, [r5, #3]
 8012d96:	68a2      	ldr	r2, [r4, #8]
 8012d98:	6923      	ldr	r3, [r4, #16]
 8012d9a:	3204      	adds	r2, #4
 8012d9c:	3304      	adds	r3, #4
 8012d9e:	2104      	movs	r1, #4
 8012da0:	60a2      	str	r2, [r4, #8]
 8012da2:	6123      	str	r3, [r4, #16]
 8012da4:	7561      	strb	r1, [r4, #21]
 8012da6:	7da0      	ldrb	r0, [r4, #22]
 8012da8:	f080 0001 	eor.w	r0, r0, #1
 8012dac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012db0:	681b      	ldr	r3, [r3, #0]
 8012db2:	602b      	str	r3, [r5, #0]
 8012db4:	e7ef      	b.n	8012d96 <ucdr_deserialize_int32_t+0xb6>
 8012db6:	68a2      	ldr	r2, [r4, #8]
 8012db8:	6923      	ldr	r3, [r4, #16]
 8012dba:	7da0      	ldrb	r0, [r4, #22]
 8012dbc:	f884 8015 	strb.w	r8, [r4, #21]
 8012dc0:	1bd2      	subs	r2, r2, r7
 8012dc2:	1bdb      	subs	r3, r3, r7
 8012dc4:	60a2      	str	r2, [r4, #8]
 8012dc6:	6123      	str	r3, [r4, #16]
 8012dc8:	f080 0001 	eor.w	r0, r0, #1
 8012dcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012dd0:	68a3      	ldr	r3, [r4, #8]
 8012dd2:	789b      	ldrb	r3, [r3, #2]
 8012dd4:	706b      	strb	r3, [r5, #1]
 8012dd6:	1cab      	adds	r3, r5, #2
 8012dd8:	68a2      	ldr	r2, [r4, #8]
 8012dda:	7852      	ldrb	r2, [r2, #1]
 8012ddc:	f803 2b01 	strb.w	r2, [r3], #1
 8012de0:	68a2      	ldr	r2, [r4, #8]
 8012de2:	7812      	ldrb	r2, [r2, #0]
 8012de4:	701a      	strb	r2, [r3, #0]
 8012de6:	e7b4      	b.n	8012d52 <ucdr_deserialize_int32_t+0x72>
 8012de8:	4631      	mov	r1, r6
 8012dea:	463a      	mov	r2, r7
 8012dec:	4628      	mov	r0, r5
 8012dee:	f008 f96b 	bl	801b0c8 <memcpy>
 8012df2:	68a1      	ldr	r1, [r4, #8]
 8012df4:	464a      	mov	r2, r9
 8012df6:	19e8      	adds	r0, r5, r7
 8012df8:	f008 f966 	bl	801b0c8 <memcpy>
 8012dfc:	e7a9      	b.n	8012d52 <ucdr_deserialize_int32_t+0x72>
 8012dfe:	bf00      	nop

08012e00 <ucdr_serialize_int64_t>:
 8012e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e04:	2108      	movs	r1, #8
 8012e06:	b082      	sub	sp, #8
 8012e08:	4604      	mov	r4, r0
 8012e0a:	e9cd 2300 	strd	r2, r3, [sp]
 8012e0e:	f000 fddb 	bl	80139c8 <ucdr_buffer_alignment>
 8012e12:	4601      	mov	r1, r0
 8012e14:	4620      	mov	r0, r4
 8012e16:	7d67      	ldrb	r7, [r4, #21]
 8012e18:	f000 fe1a 	bl	8013a50 <ucdr_advance_buffer>
 8012e1c:	2108      	movs	r1, #8
 8012e1e:	4620      	mov	r0, r4
 8012e20:	f000 fd72 	bl	8013908 <ucdr_check_buffer_available_for>
 8012e24:	2800      	cmp	r0, #0
 8012e26:	d14e      	bne.n	8012ec6 <ucdr_serialize_int64_t+0xc6>
 8012e28:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8012e2c:	42ab      	cmp	r3, r5
 8012e2e:	d945      	bls.n	8012ebc <ucdr_serialize_int64_t+0xbc>
 8012e30:	1b5e      	subs	r6, r3, r5
 8012e32:	60a3      	str	r3, [r4, #8]
 8012e34:	6923      	ldr	r3, [r4, #16]
 8012e36:	f1c6 0808 	rsb	r8, r6, #8
 8012e3a:	4433      	add	r3, r6
 8012e3c:	6123      	str	r3, [r4, #16]
 8012e3e:	4641      	mov	r1, r8
 8012e40:	4620      	mov	r0, r4
 8012e42:	f000 fd6d 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012e46:	2800      	cmp	r0, #0
 8012e48:	d074      	beq.n	8012f34 <ucdr_serialize_int64_t+0x134>
 8012e4a:	7d23      	ldrb	r3, [r4, #20]
 8012e4c:	2b01      	cmp	r3, #1
 8012e4e:	f000 809b 	beq.w	8012f88 <ucdr_serialize_int64_t+0x188>
 8012e52:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012e56:	702b      	strb	r3, [r5, #0]
 8012e58:	2e00      	cmp	r6, #0
 8012e5a:	d078      	beq.n	8012f4e <ucdr_serialize_int64_t+0x14e>
 8012e5c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012e60:	706b      	strb	r3, [r5, #1]
 8012e62:	2e01      	cmp	r6, #1
 8012e64:	d077      	beq.n	8012f56 <ucdr_serialize_int64_t+0x156>
 8012e66:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012e6a:	70ab      	strb	r3, [r5, #2]
 8012e6c:	2e02      	cmp	r6, #2
 8012e6e:	d076      	beq.n	8012f5e <ucdr_serialize_int64_t+0x15e>
 8012e70:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012e74:	70eb      	strb	r3, [r5, #3]
 8012e76:	2e03      	cmp	r6, #3
 8012e78:	d075      	beq.n	8012f66 <ucdr_serialize_int64_t+0x166>
 8012e7a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8012e7e:	712b      	strb	r3, [r5, #4]
 8012e80:	2e04      	cmp	r6, #4
 8012e82:	d074      	beq.n	8012f6e <ucdr_serialize_int64_t+0x16e>
 8012e84:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8012e88:	716b      	strb	r3, [r5, #5]
 8012e8a:	2e05      	cmp	r6, #5
 8012e8c:	d073      	beq.n	8012f76 <ucdr_serialize_int64_t+0x176>
 8012e8e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8012e92:	71ab      	strb	r3, [r5, #6]
 8012e94:	2e06      	cmp	r6, #6
 8012e96:	d072      	beq.n	8012f7e <ucdr_serialize_int64_t+0x17e>
 8012e98:	f89d 3000 	ldrb.w	r3, [sp]
 8012e9c:	71eb      	strb	r3, [r5, #7]
 8012e9e:	6923      	ldr	r3, [r4, #16]
 8012ea0:	68a2      	ldr	r2, [r4, #8]
 8012ea2:	7da0      	ldrb	r0, [r4, #22]
 8012ea4:	3308      	adds	r3, #8
 8012ea6:	1b9e      	subs	r6, r3, r6
 8012ea8:	4442      	add	r2, r8
 8012eaa:	2308      	movs	r3, #8
 8012eac:	f080 0001 	eor.w	r0, r0, #1
 8012eb0:	60a2      	str	r2, [r4, #8]
 8012eb2:	6126      	str	r6, [r4, #16]
 8012eb4:	7563      	strb	r3, [r4, #21]
 8012eb6:	b002      	add	sp, #8
 8012eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ebc:	2108      	movs	r1, #8
 8012ebe:	4620      	mov	r0, r4
 8012ec0:	f000 fd2e 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012ec4:	b350      	cbz	r0, 8012f1c <ucdr_serialize_int64_t+0x11c>
 8012ec6:	7d23      	ldrb	r3, [r4, #20]
 8012ec8:	2b01      	cmp	r3, #1
 8012eca:	d02d      	beq.n	8012f28 <ucdr_serialize_int64_t+0x128>
 8012ecc:	68a3      	ldr	r3, [r4, #8]
 8012ece:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8012ed2:	701a      	strb	r2, [r3, #0]
 8012ed4:	68a3      	ldr	r3, [r4, #8]
 8012ed6:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012eda:	705a      	strb	r2, [r3, #1]
 8012edc:	68a3      	ldr	r3, [r4, #8]
 8012ede:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012ee2:	709a      	strb	r2, [r3, #2]
 8012ee4:	68a3      	ldr	r3, [r4, #8]
 8012ee6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012eea:	70da      	strb	r2, [r3, #3]
 8012eec:	68a3      	ldr	r3, [r4, #8]
 8012eee:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8012ef2:	711a      	strb	r2, [r3, #4]
 8012ef4:	68a3      	ldr	r3, [r4, #8]
 8012ef6:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012efa:	715a      	strb	r2, [r3, #5]
 8012efc:	68a3      	ldr	r3, [r4, #8]
 8012efe:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8012f02:	719a      	strb	r2, [r3, #6]
 8012f04:	68a3      	ldr	r3, [r4, #8]
 8012f06:	f89d 2000 	ldrb.w	r2, [sp]
 8012f0a:	71da      	strb	r2, [r3, #7]
 8012f0c:	68a2      	ldr	r2, [r4, #8]
 8012f0e:	6923      	ldr	r3, [r4, #16]
 8012f10:	3208      	adds	r2, #8
 8012f12:	3308      	adds	r3, #8
 8012f14:	2108      	movs	r1, #8
 8012f16:	60a2      	str	r2, [r4, #8]
 8012f18:	6123      	str	r3, [r4, #16]
 8012f1a:	7561      	strb	r1, [r4, #21]
 8012f1c:	7da0      	ldrb	r0, [r4, #22]
 8012f1e:	f080 0001 	eor.w	r0, r0, #1
 8012f22:	b002      	add	sp, #8
 8012f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f28:	466b      	mov	r3, sp
 8012f2a:	cb03      	ldmia	r3!, {r0, r1}
 8012f2c:	68a3      	ldr	r3, [r4, #8]
 8012f2e:	6018      	str	r0, [r3, #0]
 8012f30:	6059      	str	r1, [r3, #4]
 8012f32:	e7eb      	b.n	8012f0c <ucdr_serialize_int64_t+0x10c>
 8012f34:	68a2      	ldr	r2, [r4, #8]
 8012f36:	6923      	ldr	r3, [r4, #16]
 8012f38:	7da0      	ldrb	r0, [r4, #22]
 8012f3a:	7567      	strb	r7, [r4, #21]
 8012f3c:	1b92      	subs	r2, r2, r6
 8012f3e:	1b9b      	subs	r3, r3, r6
 8012f40:	f080 0001 	eor.w	r0, r0, #1
 8012f44:	60a2      	str	r2, [r4, #8]
 8012f46:	6123      	str	r3, [r4, #16]
 8012f48:	b002      	add	sp, #8
 8012f4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012f4e:	68a3      	ldr	r3, [r4, #8]
 8012f50:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012f54:	701a      	strb	r2, [r3, #0]
 8012f56:	68a3      	ldr	r3, [r4, #8]
 8012f58:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012f5c:	701a      	strb	r2, [r3, #0]
 8012f5e:	68a3      	ldr	r3, [r4, #8]
 8012f60:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012f64:	701a      	strb	r2, [r3, #0]
 8012f66:	68a3      	ldr	r3, [r4, #8]
 8012f68:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8012f6c:	701a      	strb	r2, [r3, #0]
 8012f6e:	68a3      	ldr	r3, [r4, #8]
 8012f70:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012f74:	701a      	strb	r2, [r3, #0]
 8012f76:	68a3      	ldr	r3, [r4, #8]
 8012f78:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8012f7c:	701a      	strb	r2, [r3, #0]
 8012f7e:	68a3      	ldr	r3, [r4, #8]
 8012f80:	f89d 2000 	ldrb.w	r2, [sp]
 8012f84:	701a      	strb	r2, [r3, #0]
 8012f86:	e78a      	b.n	8012e9e <ucdr_serialize_int64_t+0x9e>
 8012f88:	4628      	mov	r0, r5
 8012f8a:	466d      	mov	r5, sp
 8012f8c:	4629      	mov	r1, r5
 8012f8e:	4632      	mov	r2, r6
 8012f90:	f008 f89a 	bl	801b0c8 <memcpy>
 8012f94:	68a0      	ldr	r0, [r4, #8]
 8012f96:	4642      	mov	r2, r8
 8012f98:	19a9      	adds	r1, r5, r6
 8012f9a:	f008 f895 	bl	801b0c8 <memcpy>
 8012f9e:	e77e      	b.n	8012e9e <ucdr_serialize_int64_t+0x9e>

08012fa0 <ucdr_deserialize_int64_t>:
 8012fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012fa4:	460d      	mov	r5, r1
 8012fa6:	2108      	movs	r1, #8
 8012fa8:	4604      	mov	r4, r0
 8012faa:	f000 fd0d 	bl	80139c8 <ucdr_buffer_alignment>
 8012fae:	4601      	mov	r1, r0
 8012fb0:	4620      	mov	r0, r4
 8012fb2:	f894 9015 	ldrb.w	r9, [r4, #21]
 8012fb6:	f000 fd4b 	bl	8013a50 <ucdr_advance_buffer>
 8012fba:	2108      	movs	r1, #8
 8012fbc:	4620      	mov	r0, r4
 8012fbe:	f000 fca3 	bl	8013908 <ucdr_check_buffer_available_for>
 8012fc2:	2800      	cmp	r0, #0
 8012fc4:	d151      	bne.n	801306a <ucdr_deserialize_int64_t+0xca>
 8012fc6:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8012fca:	42be      	cmp	r6, r7
 8012fcc:	d948      	bls.n	8013060 <ucdr_deserialize_int64_t+0xc0>
 8012fce:	6923      	ldr	r3, [r4, #16]
 8012fd0:	60a6      	str	r6, [r4, #8]
 8012fd2:	1bf6      	subs	r6, r6, r7
 8012fd4:	4433      	add	r3, r6
 8012fd6:	f1c6 0808 	rsb	r8, r6, #8
 8012fda:	6123      	str	r3, [r4, #16]
 8012fdc:	4641      	mov	r1, r8
 8012fde:	4620      	mov	r0, r4
 8012fe0:	f000 fc9e 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8012fe4:	2800      	cmp	r0, #0
 8012fe6:	d06d      	beq.n	80130c4 <ucdr_deserialize_int64_t+0x124>
 8012fe8:	7d23      	ldrb	r3, [r4, #20]
 8012fea:	2b01      	cmp	r3, #1
 8012fec:	f000 8093 	beq.w	8013116 <ucdr_deserialize_int64_t+0x176>
 8012ff0:	79fb      	ldrb	r3, [r7, #7]
 8012ff2:	702b      	strb	r3, [r5, #0]
 8012ff4:	2e00      	cmp	r6, #0
 8012ff6:	d072      	beq.n	80130de <ucdr_deserialize_int64_t+0x13e>
 8012ff8:	79bb      	ldrb	r3, [r7, #6]
 8012ffa:	706b      	strb	r3, [r5, #1]
 8012ffc:	2e01      	cmp	r6, #1
 8012ffe:	f105 0302 	add.w	r3, r5, #2
 8013002:	d070      	beq.n	80130e6 <ucdr_deserialize_int64_t+0x146>
 8013004:	797b      	ldrb	r3, [r7, #5]
 8013006:	70ab      	strb	r3, [r5, #2]
 8013008:	2e02      	cmp	r6, #2
 801300a:	f105 0303 	add.w	r3, r5, #3
 801300e:	d06e      	beq.n	80130ee <ucdr_deserialize_int64_t+0x14e>
 8013010:	793b      	ldrb	r3, [r7, #4]
 8013012:	70eb      	strb	r3, [r5, #3]
 8013014:	2e03      	cmp	r6, #3
 8013016:	f105 0304 	add.w	r3, r5, #4
 801301a:	d06c      	beq.n	80130f6 <ucdr_deserialize_int64_t+0x156>
 801301c:	78fb      	ldrb	r3, [r7, #3]
 801301e:	712b      	strb	r3, [r5, #4]
 8013020:	2e04      	cmp	r6, #4
 8013022:	f105 0305 	add.w	r3, r5, #5
 8013026:	d06a      	beq.n	80130fe <ucdr_deserialize_int64_t+0x15e>
 8013028:	78bb      	ldrb	r3, [r7, #2]
 801302a:	716b      	strb	r3, [r5, #5]
 801302c:	2e05      	cmp	r6, #5
 801302e:	f105 0306 	add.w	r3, r5, #6
 8013032:	d068      	beq.n	8013106 <ucdr_deserialize_int64_t+0x166>
 8013034:	787b      	ldrb	r3, [r7, #1]
 8013036:	71ab      	strb	r3, [r5, #6]
 8013038:	2e06      	cmp	r6, #6
 801303a:	f105 0307 	add.w	r3, r5, #7
 801303e:	d066      	beq.n	801310e <ucdr_deserialize_int64_t+0x16e>
 8013040:	783b      	ldrb	r3, [r7, #0]
 8013042:	71eb      	strb	r3, [r5, #7]
 8013044:	6923      	ldr	r3, [r4, #16]
 8013046:	68a2      	ldr	r2, [r4, #8]
 8013048:	7da0      	ldrb	r0, [r4, #22]
 801304a:	3308      	adds	r3, #8
 801304c:	1b9e      	subs	r6, r3, r6
 801304e:	2308      	movs	r3, #8
 8013050:	4442      	add	r2, r8
 8013052:	7563      	strb	r3, [r4, #21]
 8013054:	60a2      	str	r2, [r4, #8]
 8013056:	6126      	str	r6, [r4, #16]
 8013058:	f080 0001 	eor.w	r0, r0, #1
 801305c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013060:	2108      	movs	r1, #8
 8013062:	4620      	mov	r0, r4
 8013064:	f000 fc5c 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8013068:	b310      	cbz	r0, 80130b0 <ucdr_deserialize_int64_t+0x110>
 801306a:	7d23      	ldrb	r3, [r4, #20]
 801306c:	2b01      	cmp	r3, #1
 801306e:	68a3      	ldr	r3, [r4, #8]
 8013070:	d023      	beq.n	80130ba <ucdr_deserialize_int64_t+0x11a>
 8013072:	79db      	ldrb	r3, [r3, #7]
 8013074:	702b      	strb	r3, [r5, #0]
 8013076:	68a3      	ldr	r3, [r4, #8]
 8013078:	799b      	ldrb	r3, [r3, #6]
 801307a:	706b      	strb	r3, [r5, #1]
 801307c:	68a3      	ldr	r3, [r4, #8]
 801307e:	795b      	ldrb	r3, [r3, #5]
 8013080:	70ab      	strb	r3, [r5, #2]
 8013082:	68a3      	ldr	r3, [r4, #8]
 8013084:	791b      	ldrb	r3, [r3, #4]
 8013086:	70eb      	strb	r3, [r5, #3]
 8013088:	68a3      	ldr	r3, [r4, #8]
 801308a:	78db      	ldrb	r3, [r3, #3]
 801308c:	712b      	strb	r3, [r5, #4]
 801308e:	68a3      	ldr	r3, [r4, #8]
 8013090:	789b      	ldrb	r3, [r3, #2]
 8013092:	716b      	strb	r3, [r5, #5]
 8013094:	68a3      	ldr	r3, [r4, #8]
 8013096:	785b      	ldrb	r3, [r3, #1]
 8013098:	71ab      	strb	r3, [r5, #6]
 801309a:	68a3      	ldr	r3, [r4, #8]
 801309c:	781b      	ldrb	r3, [r3, #0]
 801309e:	71eb      	strb	r3, [r5, #7]
 80130a0:	68a2      	ldr	r2, [r4, #8]
 80130a2:	6923      	ldr	r3, [r4, #16]
 80130a4:	3208      	adds	r2, #8
 80130a6:	3308      	adds	r3, #8
 80130a8:	2108      	movs	r1, #8
 80130aa:	60a2      	str	r2, [r4, #8]
 80130ac:	6123      	str	r3, [r4, #16]
 80130ae:	7561      	strb	r1, [r4, #21]
 80130b0:	7da0      	ldrb	r0, [r4, #22]
 80130b2:	f080 0001 	eor.w	r0, r0, #1
 80130b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130ba:	681a      	ldr	r2, [r3, #0]
 80130bc:	685b      	ldr	r3, [r3, #4]
 80130be:	606b      	str	r3, [r5, #4]
 80130c0:	602a      	str	r2, [r5, #0]
 80130c2:	e7ed      	b.n	80130a0 <ucdr_deserialize_int64_t+0x100>
 80130c4:	68a2      	ldr	r2, [r4, #8]
 80130c6:	6923      	ldr	r3, [r4, #16]
 80130c8:	7da0      	ldrb	r0, [r4, #22]
 80130ca:	f884 9015 	strb.w	r9, [r4, #21]
 80130ce:	1b92      	subs	r2, r2, r6
 80130d0:	1b9b      	subs	r3, r3, r6
 80130d2:	60a2      	str	r2, [r4, #8]
 80130d4:	6123      	str	r3, [r4, #16]
 80130d6:	f080 0001 	eor.w	r0, r0, #1
 80130da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130de:	68a3      	ldr	r3, [r4, #8]
 80130e0:	799b      	ldrb	r3, [r3, #6]
 80130e2:	706b      	strb	r3, [r5, #1]
 80130e4:	1cab      	adds	r3, r5, #2
 80130e6:	68a2      	ldr	r2, [r4, #8]
 80130e8:	7952      	ldrb	r2, [r2, #5]
 80130ea:	f803 2b01 	strb.w	r2, [r3], #1
 80130ee:	68a2      	ldr	r2, [r4, #8]
 80130f0:	7912      	ldrb	r2, [r2, #4]
 80130f2:	f803 2b01 	strb.w	r2, [r3], #1
 80130f6:	68a2      	ldr	r2, [r4, #8]
 80130f8:	78d2      	ldrb	r2, [r2, #3]
 80130fa:	f803 2b01 	strb.w	r2, [r3], #1
 80130fe:	68a2      	ldr	r2, [r4, #8]
 8013100:	7892      	ldrb	r2, [r2, #2]
 8013102:	f803 2b01 	strb.w	r2, [r3], #1
 8013106:	68a2      	ldr	r2, [r4, #8]
 8013108:	7852      	ldrb	r2, [r2, #1]
 801310a:	f803 2b01 	strb.w	r2, [r3], #1
 801310e:	68a2      	ldr	r2, [r4, #8]
 8013110:	7812      	ldrb	r2, [r2, #0]
 8013112:	701a      	strb	r2, [r3, #0]
 8013114:	e796      	b.n	8013044 <ucdr_deserialize_int64_t+0xa4>
 8013116:	4639      	mov	r1, r7
 8013118:	4632      	mov	r2, r6
 801311a:	4628      	mov	r0, r5
 801311c:	f007 ffd4 	bl	801b0c8 <memcpy>
 8013120:	68a1      	ldr	r1, [r4, #8]
 8013122:	4642      	mov	r2, r8
 8013124:	19a8      	adds	r0, r5, r6
 8013126:	f007 ffcf 	bl	801b0c8 <memcpy>
 801312a:	e78b      	b.n	8013044 <ucdr_deserialize_int64_t+0xa4>

0801312c <ucdr_serialize_float>:
 801312c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013130:	2104      	movs	r1, #4
 8013132:	b082      	sub	sp, #8
 8013134:	4604      	mov	r4, r0
 8013136:	ed8d 0a01 	vstr	s0, [sp, #4]
 801313a:	f000 fc45 	bl	80139c8 <ucdr_buffer_alignment>
 801313e:	4601      	mov	r1, r0
 8013140:	4620      	mov	r0, r4
 8013142:	7d67      	ldrb	r7, [r4, #21]
 8013144:	f000 fc84 	bl	8013a50 <ucdr_advance_buffer>
 8013148:	2104      	movs	r1, #4
 801314a:	4620      	mov	r0, r4
 801314c:	f000 fbdc 	bl	8013908 <ucdr_check_buffer_available_for>
 8013150:	2800      	cmp	r0, #0
 8013152:	d139      	bne.n	80131c8 <ucdr_serialize_float+0x9c>
 8013154:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8013158:	42ab      	cmp	r3, r5
 801315a:	d930      	bls.n	80131be <ucdr_serialize_float+0x92>
 801315c:	1b5e      	subs	r6, r3, r5
 801315e:	60a3      	str	r3, [r4, #8]
 8013160:	6923      	ldr	r3, [r4, #16]
 8013162:	f1c6 0804 	rsb	r8, r6, #4
 8013166:	4433      	add	r3, r6
 8013168:	6123      	str	r3, [r4, #16]
 801316a:	4641      	mov	r1, r8
 801316c:	4620      	mov	r0, r4
 801316e:	f000 fbd7 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8013172:	2800      	cmp	r0, #0
 8013174:	d04c      	beq.n	8013210 <ucdr_serialize_float+0xe4>
 8013176:	7d23      	ldrb	r3, [r4, #20]
 8013178:	2b01      	cmp	r3, #1
 801317a:	d063      	beq.n	8013244 <ucdr_serialize_float+0x118>
 801317c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013180:	702b      	strb	r3, [r5, #0]
 8013182:	2e00      	cmp	r6, #0
 8013184:	d051      	beq.n	801322a <ucdr_serialize_float+0xfe>
 8013186:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801318a:	706b      	strb	r3, [r5, #1]
 801318c:	2e01      	cmp	r6, #1
 801318e:	d050      	beq.n	8013232 <ucdr_serialize_float+0x106>
 8013190:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8013194:	70ab      	strb	r3, [r5, #2]
 8013196:	2e02      	cmp	r6, #2
 8013198:	d04f      	beq.n	801323a <ucdr_serialize_float+0x10e>
 801319a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801319e:	70eb      	strb	r3, [r5, #3]
 80131a0:	6923      	ldr	r3, [r4, #16]
 80131a2:	68a2      	ldr	r2, [r4, #8]
 80131a4:	7da0      	ldrb	r0, [r4, #22]
 80131a6:	3304      	adds	r3, #4
 80131a8:	1b9e      	subs	r6, r3, r6
 80131aa:	4442      	add	r2, r8
 80131ac:	2304      	movs	r3, #4
 80131ae:	f080 0001 	eor.w	r0, r0, #1
 80131b2:	60a2      	str	r2, [r4, #8]
 80131b4:	6126      	str	r6, [r4, #16]
 80131b6:	7563      	strb	r3, [r4, #21]
 80131b8:	b002      	add	sp, #8
 80131ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80131be:	2104      	movs	r1, #4
 80131c0:	4620      	mov	r0, r4
 80131c2:	f000 fbad 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80131c6:	b1d0      	cbz	r0, 80131fe <ucdr_serialize_float+0xd2>
 80131c8:	7d23      	ldrb	r3, [r4, #20]
 80131ca:	2b01      	cmp	r3, #1
 80131cc:	68a3      	ldr	r3, [r4, #8]
 80131ce:	d01c      	beq.n	801320a <ucdr_serialize_float+0xde>
 80131d0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80131d4:	701a      	strb	r2, [r3, #0]
 80131d6:	68a3      	ldr	r3, [r4, #8]
 80131d8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80131dc:	705a      	strb	r2, [r3, #1]
 80131de:	68a3      	ldr	r3, [r4, #8]
 80131e0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80131e4:	709a      	strb	r2, [r3, #2]
 80131e6:	68a3      	ldr	r3, [r4, #8]
 80131e8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80131ec:	70da      	strb	r2, [r3, #3]
 80131ee:	68a2      	ldr	r2, [r4, #8]
 80131f0:	6923      	ldr	r3, [r4, #16]
 80131f2:	3204      	adds	r2, #4
 80131f4:	3304      	adds	r3, #4
 80131f6:	2104      	movs	r1, #4
 80131f8:	60a2      	str	r2, [r4, #8]
 80131fa:	6123      	str	r3, [r4, #16]
 80131fc:	7561      	strb	r1, [r4, #21]
 80131fe:	7da0      	ldrb	r0, [r4, #22]
 8013200:	f080 0001 	eor.w	r0, r0, #1
 8013204:	b002      	add	sp, #8
 8013206:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801320a:	9a01      	ldr	r2, [sp, #4]
 801320c:	601a      	str	r2, [r3, #0]
 801320e:	e7ee      	b.n	80131ee <ucdr_serialize_float+0xc2>
 8013210:	68a2      	ldr	r2, [r4, #8]
 8013212:	6923      	ldr	r3, [r4, #16]
 8013214:	7da0      	ldrb	r0, [r4, #22]
 8013216:	7567      	strb	r7, [r4, #21]
 8013218:	1b92      	subs	r2, r2, r6
 801321a:	1b9b      	subs	r3, r3, r6
 801321c:	f080 0001 	eor.w	r0, r0, #1
 8013220:	60a2      	str	r2, [r4, #8]
 8013222:	6123      	str	r3, [r4, #16]
 8013224:	b002      	add	sp, #8
 8013226:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801322a:	68a3      	ldr	r3, [r4, #8]
 801322c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8013230:	701a      	strb	r2, [r3, #0]
 8013232:	68a3      	ldr	r3, [r4, #8]
 8013234:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8013238:	701a      	strb	r2, [r3, #0]
 801323a:	68a3      	ldr	r3, [r4, #8]
 801323c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013240:	701a      	strb	r2, [r3, #0]
 8013242:	e7ad      	b.n	80131a0 <ucdr_serialize_float+0x74>
 8013244:	4628      	mov	r0, r5
 8013246:	ad01      	add	r5, sp, #4
 8013248:	4629      	mov	r1, r5
 801324a:	4632      	mov	r2, r6
 801324c:	f007 ff3c 	bl	801b0c8 <memcpy>
 8013250:	68a0      	ldr	r0, [r4, #8]
 8013252:	4642      	mov	r2, r8
 8013254:	19a9      	adds	r1, r5, r6
 8013256:	f007 ff37 	bl	801b0c8 <memcpy>
 801325a:	e7a1      	b.n	80131a0 <ucdr_serialize_float+0x74>

0801325c <ucdr_serialize_endian_float>:
 801325c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013260:	460d      	mov	r5, r1
 8013262:	b083      	sub	sp, #12
 8013264:	2104      	movs	r1, #4
 8013266:	4604      	mov	r4, r0
 8013268:	ed8d 0a01 	vstr	s0, [sp, #4]
 801326c:	f000 fbac 	bl	80139c8 <ucdr_buffer_alignment>
 8013270:	4601      	mov	r1, r0
 8013272:	4620      	mov	r0, r4
 8013274:	f894 8015 	ldrb.w	r8, [r4, #21]
 8013278:	f000 fbea 	bl	8013a50 <ucdr_advance_buffer>
 801327c:	2104      	movs	r1, #4
 801327e:	4620      	mov	r0, r4
 8013280:	f000 fb42 	bl	8013908 <ucdr_check_buffer_available_for>
 8013284:	2800      	cmp	r0, #0
 8013286:	d138      	bne.n	80132fa <ucdr_serialize_endian_float+0x9e>
 8013288:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 801328c:	42b7      	cmp	r7, r6
 801328e:	d92f      	bls.n	80132f0 <ucdr_serialize_endian_float+0x94>
 8013290:	6923      	ldr	r3, [r4, #16]
 8013292:	60a7      	str	r7, [r4, #8]
 8013294:	1bbf      	subs	r7, r7, r6
 8013296:	443b      	add	r3, r7
 8013298:	f1c7 0904 	rsb	r9, r7, #4
 801329c:	6123      	str	r3, [r4, #16]
 801329e:	4649      	mov	r1, r9
 80132a0:	4620      	mov	r0, r4
 80132a2:	f000 fb3d 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80132a6:	2800      	cmp	r0, #0
 80132a8:	d04a      	beq.n	8013340 <ucdr_serialize_endian_float+0xe4>
 80132aa:	2d01      	cmp	r5, #1
 80132ac:	d063      	beq.n	8013376 <ucdr_serialize_endian_float+0x11a>
 80132ae:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80132b2:	7033      	strb	r3, [r6, #0]
 80132b4:	2f00      	cmp	r7, #0
 80132b6:	d051      	beq.n	801335c <ucdr_serialize_endian_float+0x100>
 80132b8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80132bc:	7073      	strb	r3, [r6, #1]
 80132be:	2f01      	cmp	r7, #1
 80132c0:	d050      	beq.n	8013364 <ucdr_serialize_endian_float+0x108>
 80132c2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80132c6:	70b3      	strb	r3, [r6, #2]
 80132c8:	2f02      	cmp	r7, #2
 80132ca:	d04f      	beq.n	801336c <ucdr_serialize_endian_float+0x110>
 80132cc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80132d0:	70f3      	strb	r3, [r6, #3]
 80132d2:	6923      	ldr	r3, [r4, #16]
 80132d4:	68a2      	ldr	r2, [r4, #8]
 80132d6:	7da0      	ldrb	r0, [r4, #22]
 80132d8:	3304      	adds	r3, #4
 80132da:	444a      	add	r2, r9
 80132dc:	1bdb      	subs	r3, r3, r7
 80132de:	2104      	movs	r1, #4
 80132e0:	f080 0001 	eor.w	r0, r0, #1
 80132e4:	60a2      	str	r2, [r4, #8]
 80132e6:	6123      	str	r3, [r4, #16]
 80132e8:	7561      	strb	r1, [r4, #21]
 80132ea:	b003      	add	sp, #12
 80132ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80132f0:	2104      	movs	r1, #4
 80132f2:	4620      	mov	r0, r4
 80132f4:	f000 fb14 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80132f8:	b1c8      	cbz	r0, 801332e <ucdr_serialize_endian_float+0xd2>
 80132fa:	2d01      	cmp	r5, #1
 80132fc:	68a3      	ldr	r3, [r4, #8]
 80132fe:	d01c      	beq.n	801333a <ucdr_serialize_endian_float+0xde>
 8013300:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8013304:	701a      	strb	r2, [r3, #0]
 8013306:	68a3      	ldr	r3, [r4, #8]
 8013308:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801330c:	705a      	strb	r2, [r3, #1]
 801330e:	68a3      	ldr	r3, [r4, #8]
 8013310:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8013314:	709a      	strb	r2, [r3, #2]
 8013316:	68a3      	ldr	r3, [r4, #8]
 8013318:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801331c:	70da      	strb	r2, [r3, #3]
 801331e:	68a2      	ldr	r2, [r4, #8]
 8013320:	6923      	ldr	r3, [r4, #16]
 8013322:	3204      	adds	r2, #4
 8013324:	3304      	adds	r3, #4
 8013326:	2104      	movs	r1, #4
 8013328:	60a2      	str	r2, [r4, #8]
 801332a:	6123      	str	r3, [r4, #16]
 801332c:	7561      	strb	r1, [r4, #21]
 801332e:	7da0      	ldrb	r0, [r4, #22]
 8013330:	f080 0001 	eor.w	r0, r0, #1
 8013334:	b003      	add	sp, #12
 8013336:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801333a:	9a01      	ldr	r2, [sp, #4]
 801333c:	601a      	str	r2, [r3, #0]
 801333e:	e7ee      	b.n	801331e <ucdr_serialize_endian_float+0xc2>
 8013340:	68a2      	ldr	r2, [r4, #8]
 8013342:	6923      	ldr	r3, [r4, #16]
 8013344:	7da0      	ldrb	r0, [r4, #22]
 8013346:	f884 8015 	strb.w	r8, [r4, #21]
 801334a:	1bd2      	subs	r2, r2, r7
 801334c:	1bdb      	subs	r3, r3, r7
 801334e:	f080 0001 	eor.w	r0, r0, #1
 8013352:	60a2      	str	r2, [r4, #8]
 8013354:	6123      	str	r3, [r4, #16]
 8013356:	b003      	add	sp, #12
 8013358:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801335c:	68a3      	ldr	r3, [r4, #8]
 801335e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8013362:	701a      	strb	r2, [r3, #0]
 8013364:	68a3      	ldr	r3, [r4, #8]
 8013366:	f89d 2005 	ldrb.w	r2, [sp, #5]
 801336a:	701a      	strb	r2, [r3, #0]
 801336c:	68a3      	ldr	r3, [r4, #8]
 801336e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013372:	701a      	strb	r2, [r3, #0]
 8013374:	e7ad      	b.n	80132d2 <ucdr_serialize_endian_float+0x76>
 8013376:	ad01      	add	r5, sp, #4
 8013378:	4629      	mov	r1, r5
 801337a:	463a      	mov	r2, r7
 801337c:	4630      	mov	r0, r6
 801337e:	f007 fea3 	bl	801b0c8 <memcpy>
 8013382:	68a0      	ldr	r0, [r4, #8]
 8013384:	464a      	mov	r2, r9
 8013386:	19e9      	adds	r1, r5, r7
 8013388:	f007 fe9e 	bl	801b0c8 <memcpy>
 801338c:	e7a1      	b.n	80132d2 <ucdr_serialize_endian_float+0x76>
 801338e:	bf00      	nop

08013390 <ucdr_deserialize_float>:
 8013390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013394:	460d      	mov	r5, r1
 8013396:	2104      	movs	r1, #4
 8013398:	4604      	mov	r4, r0
 801339a:	f000 fb15 	bl	80139c8 <ucdr_buffer_alignment>
 801339e:	4601      	mov	r1, r0
 80133a0:	4620      	mov	r0, r4
 80133a2:	f894 8015 	ldrb.w	r8, [r4, #21]
 80133a6:	f000 fb53 	bl	8013a50 <ucdr_advance_buffer>
 80133aa:	2104      	movs	r1, #4
 80133ac:	4620      	mov	r0, r4
 80133ae:	f000 faab 	bl	8013908 <ucdr_check_buffer_available_for>
 80133b2:	2800      	cmp	r0, #0
 80133b4:	d138      	bne.n	8013428 <ucdr_deserialize_float+0x98>
 80133b6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80133ba:	42b7      	cmp	r7, r6
 80133bc:	d92f      	bls.n	801341e <ucdr_deserialize_float+0x8e>
 80133be:	6923      	ldr	r3, [r4, #16]
 80133c0:	60a7      	str	r7, [r4, #8]
 80133c2:	1bbf      	subs	r7, r7, r6
 80133c4:	443b      	add	r3, r7
 80133c6:	f1c7 0904 	rsb	r9, r7, #4
 80133ca:	6123      	str	r3, [r4, #16]
 80133cc:	4649      	mov	r1, r9
 80133ce:	4620      	mov	r0, r4
 80133d0:	f000 faa6 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80133d4:	2800      	cmp	r0, #0
 80133d6:	d046      	beq.n	8013466 <ucdr_deserialize_float+0xd6>
 80133d8:	7d23      	ldrb	r3, [r4, #20]
 80133da:	2b01      	cmp	r3, #1
 80133dc:	d05c      	beq.n	8013498 <ucdr_deserialize_float+0x108>
 80133de:	78f3      	ldrb	r3, [r6, #3]
 80133e0:	702b      	strb	r3, [r5, #0]
 80133e2:	2f00      	cmp	r7, #0
 80133e4:	d04c      	beq.n	8013480 <ucdr_deserialize_float+0xf0>
 80133e6:	78b3      	ldrb	r3, [r6, #2]
 80133e8:	706b      	strb	r3, [r5, #1]
 80133ea:	2f01      	cmp	r7, #1
 80133ec:	f105 0302 	add.w	r3, r5, #2
 80133f0:	d04a      	beq.n	8013488 <ucdr_deserialize_float+0xf8>
 80133f2:	7873      	ldrb	r3, [r6, #1]
 80133f4:	70ab      	strb	r3, [r5, #2]
 80133f6:	2f02      	cmp	r7, #2
 80133f8:	f105 0303 	add.w	r3, r5, #3
 80133fc:	d048      	beq.n	8013490 <ucdr_deserialize_float+0x100>
 80133fe:	7833      	ldrb	r3, [r6, #0]
 8013400:	70eb      	strb	r3, [r5, #3]
 8013402:	6923      	ldr	r3, [r4, #16]
 8013404:	68a2      	ldr	r2, [r4, #8]
 8013406:	7da0      	ldrb	r0, [r4, #22]
 8013408:	2104      	movs	r1, #4
 801340a:	3304      	adds	r3, #4
 801340c:	444a      	add	r2, r9
 801340e:	1bdb      	subs	r3, r3, r7
 8013410:	7561      	strb	r1, [r4, #21]
 8013412:	60a2      	str	r2, [r4, #8]
 8013414:	6123      	str	r3, [r4, #16]
 8013416:	f080 0001 	eor.w	r0, r0, #1
 801341a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801341e:	2104      	movs	r1, #4
 8013420:	4620      	mov	r0, r4
 8013422:	f000 fa7d 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8013426:	b1b0      	cbz	r0, 8013456 <ucdr_deserialize_float+0xc6>
 8013428:	7d23      	ldrb	r3, [r4, #20]
 801342a:	2b01      	cmp	r3, #1
 801342c:	68a3      	ldr	r3, [r4, #8]
 801342e:	d017      	beq.n	8013460 <ucdr_deserialize_float+0xd0>
 8013430:	78db      	ldrb	r3, [r3, #3]
 8013432:	702b      	strb	r3, [r5, #0]
 8013434:	68a3      	ldr	r3, [r4, #8]
 8013436:	789b      	ldrb	r3, [r3, #2]
 8013438:	706b      	strb	r3, [r5, #1]
 801343a:	68a3      	ldr	r3, [r4, #8]
 801343c:	785b      	ldrb	r3, [r3, #1]
 801343e:	70ab      	strb	r3, [r5, #2]
 8013440:	68a3      	ldr	r3, [r4, #8]
 8013442:	781b      	ldrb	r3, [r3, #0]
 8013444:	70eb      	strb	r3, [r5, #3]
 8013446:	68a2      	ldr	r2, [r4, #8]
 8013448:	6923      	ldr	r3, [r4, #16]
 801344a:	3204      	adds	r2, #4
 801344c:	3304      	adds	r3, #4
 801344e:	2104      	movs	r1, #4
 8013450:	60a2      	str	r2, [r4, #8]
 8013452:	6123      	str	r3, [r4, #16]
 8013454:	7561      	strb	r1, [r4, #21]
 8013456:	7da0      	ldrb	r0, [r4, #22]
 8013458:	f080 0001 	eor.w	r0, r0, #1
 801345c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013460:	681b      	ldr	r3, [r3, #0]
 8013462:	602b      	str	r3, [r5, #0]
 8013464:	e7ef      	b.n	8013446 <ucdr_deserialize_float+0xb6>
 8013466:	68a2      	ldr	r2, [r4, #8]
 8013468:	6923      	ldr	r3, [r4, #16]
 801346a:	7da0      	ldrb	r0, [r4, #22]
 801346c:	f884 8015 	strb.w	r8, [r4, #21]
 8013470:	1bd2      	subs	r2, r2, r7
 8013472:	1bdb      	subs	r3, r3, r7
 8013474:	60a2      	str	r2, [r4, #8]
 8013476:	6123      	str	r3, [r4, #16]
 8013478:	f080 0001 	eor.w	r0, r0, #1
 801347c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013480:	68a3      	ldr	r3, [r4, #8]
 8013482:	789b      	ldrb	r3, [r3, #2]
 8013484:	706b      	strb	r3, [r5, #1]
 8013486:	1cab      	adds	r3, r5, #2
 8013488:	68a2      	ldr	r2, [r4, #8]
 801348a:	7852      	ldrb	r2, [r2, #1]
 801348c:	f803 2b01 	strb.w	r2, [r3], #1
 8013490:	68a2      	ldr	r2, [r4, #8]
 8013492:	7812      	ldrb	r2, [r2, #0]
 8013494:	701a      	strb	r2, [r3, #0]
 8013496:	e7b4      	b.n	8013402 <ucdr_deserialize_float+0x72>
 8013498:	4631      	mov	r1, r6
 801349a:	463a      	mov	r2, r7
 801349c:	4628      	mov	r0, r5
 801349e:	f007 fe13 	bl	801b0c8 <memcpy>
 80134a2:	68a1      	ldr	r1, [r4, #8]
 80134a4:	464a      	mov	r2, r9
 80134a6:	19e8      	adds	r0, r5, r7
 80134a8:	f007 fe0e 	bl	801b0c8 <memcpy>
 80134ac:	e7a9      	b.n	8013402 <ucdr_deserialize_float+0x72>
 80134ae:	bf00      	nop

080134b0 <ucdr_deserialize_endian_float>:
 80134b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80134b4:	460e      	mov	r6, r1
 80134b6:	2104      	movs	r1, #4
 80134b8:	4604      	mov	r4, r0
 80134ba:	4615      	mov	r5, r2
 80134bc:	f000 fa84 	bl	80139c8 <ucdr_buffer_alignment>
 80134c0:	4601      	mov	r1, r0
 80134c2:	4620      	mov	r0, r4
 80134c4:	f894 9015 	ldrb.w	r9, [r4, #21]
 80134c8:	f000 fac2 	bl	8013a50 <ucdr_advance_buffer>
 80134cc:	2104      	movs	r1, #4
 80134ce:	4620      	mov	r0, r4
 80134d0:	f000 fa1a 	bl	8013908 <ucdr_check_buffer_available_for>
 80134d4:	2800      	cmp	r0, #0
 80134d6:	d13c      	bne.n	8013552 <ucdr_deserialize_endian_float+0xa2>
 80134d8:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 80134dc:	42bb      	cmp	r3, r7
 80134de:	d933      	bls.n	8013548 <ucdr_deserialize_endian_float+0x98>
 80134e0:	eba3 0807 	sub.w	r8, r3, r7
 80134e4:	60a3      	str	r3, [r4, #8]
 80134e6:	6923      	ldr	r3, [r4, #16]
 80134e8:	f1c8 0a04 	rsb	sl, r8, #4
 80134ec:	4443      	add	r3, r8
 80134ee:	6123      	str	r3, [r4, #16]
 80134f0:	4651      	mov	r1, sl
 80134f2:	4620      	mov	r0, r4
 80134f4:	f000 fa14 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80134f8:	2800      	cmp	r0, #0
 80134fa:	d048      	beq.n	801358e <ucdr_deserialize_endian_float+0xde>
 80134fc:	2e01      	cmp	r6, #1
 80134fe:	d061      	beq.n	80135c4 <ucdr_deserialize_endian_float+0x114>
 8013500:	78fb      	ldrb	r3, [r7, #3]
 8013502:	702b      	strb	r3, [r5, #0]
 8013504:	f1b8 0f00 	cmp.w	r8, #0
 8013508:	d050      	beq.n	80135ac <ucdr_deserialize_endian_float+0xfc>
 801350a:	78bb      	ldrb	r3, [r7, #2]
 801350c:	706b      	strb	r3, [r5, #1]
 801350e:	f1b8 0f01 	cmp.w	r8, #1
 8013512:	f105 0302 	add.w	r3, r5, #2
 8013516:	d04d      	beq.n	80135b4 <ucdr_deserialize_endian_float+0x104>
 8013518:	787b      	ldrb	r3, [r7, #1]
 801351a:	70ab      	strb	r3, [r5, #2]
 801351c:	f1b8 0f02 	cmp.w	r8, #2
 8013520:	f105 0303 	add.w	r3, r5, #3
 8013524:	d04a      	beq.n	80135bc <ucdr_deserialize_endian_float+0x10c>
 8013526:	783b      	ldrb	r3, [r7, #0]
 8013528:	70eb      	strb	r3, [r5, #3]
 801352a:	6923      	ldr	r3, [r4, #16]
 801352c:	68a2      	ldr	r2, [r4, #8]
 801352e:	7da0      	ldrb	r0, [r4, #22]
 8013530:	2104      	movs	r1, #4
 8013532:	3304      	adds	r3, #4
 8013534:	4452      	add	r2, sl
 8013536:	eba3 0308 	sub.w	r3, r3, r8
 801353a:	7561      	strb	r1, [r4, #21]
 801353c:	60a2      	str	r2, [r4, #8]
 801353e:	6123      	str	r3, [r4, #16]
 8013540:	f080 0001 	eor.w	r0, r0, #1
 8013544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013548:	2104      	movs	r1, #4
 801354a:	4620      	mov	r0, r4
 801354c:	f000 f9e8 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8013550:	b1a8      	cbz	r0, 801357e <ucdr_deserialize_endian_float+0xce>
 8013552:	2e01      	cmp	r6, #1
 8013554:	68a3      	ldr	r3, [r4, #8]
 8013556:	d017      	beq.n	8013588 <ucdr_deserialize_endian_float+0xd8>
 8013558:	78db      	ldrb	r3, [r3, #3]
 801355a:	702b      	strb	r3, [r5, #0]
 801355c:	68a3      	ldr	r3, [r4, #8]
 801355e:	789b      	ldrb	r3, [r3, #2]
 8013560:	706b      	strb	r3, [r5, #1]
 8013562:	68a3      	ldr	r3, [r4, #8]
 8013564:	785b      	ldrb	r3, [r3, #1]
 8013566:	70ab      	strb	r3, [r5, #2]
 8013568:	68a3      	ldr	r3, [r4, #8]
 801356a:	781b      	ldrb	r3, [r3, #0]
 801356c:	70eb      	strb	r3, [r5, #3]
 801356e:	68a2      	ldr	r2, [r4, #8]
 8013570:	6923      	ldr	r3, [r4, #16]
 8013572:	3204      	adds	r2, #4
 8013574:	3304      	adds	r3, #4
 8013576:	2104      	movs	r1, #4
 8013578:	60a2      	str	r2, [r4, #8]
 801357a:	6123      	str	r3, [r4, #16]
 801357c:	7561      	strb	r1, [r4, #21]
 801357e:	7da0      	ldrb	r0, [r4, #22]
 8013580:	f080 0001 	eor.w	r0, r0, #1
 8013584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013588:	681b      	ldr	r3, [r3, #0]
 801358a:	602b      	str	r3, [r5, #0]
 801358c:	e7ef      	b.n	801356e <ucdr_deserialize_endian_float+0xbe>
 801358e:	68a2      	ldr	r2, [r4, #8]
 8013590:	6923      	ldr	r3, [r4, #16]
 8013592:	7da0      	ldrb	r0, [r4, #22]
 8013594:	f884 9015 	strb.w	r9, [r4, #21]
 8013598:	eba2 0208 	sub.w	r2, r2, r8
 801359c:	eba3 0308 	sub.w	r3, r3, r8
 80135a0:	60a2      	str	r2, [r4, #8]
 80135a2:	6123      	str	r3, [r4, #16]
 80135a4:	f080 0001 	eor.w	r0, r0, #1
 80135a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80135ac:	68a3      	ldr	r3, [r4, #8]
 80135ae:	789b      	ldrb	r3, [r3, #2]
 80135b0:	706b      	strb	r3, [r5, #1]
 80135b2:	1cab      	adds	r3, r5, #2
 80135b4:	68a2      	ldr	r2, [r4, #8]
 80135b6:	7852      	ldrb	r2, [r2, #1]
 80135b8:	f803 2b01 	strb.w	r2, [r3], #1
 80135bc:	68a2      	ldr	r2, [r4, #8]
 80135be:	7812      	ldrb	r2, [r2, #0]
 80135c0:	701a      	strb	r2, [r3, #0]
 80135c2:	e7b2      	b.n	801352a <ucdr_deserialize_endian_float+0x7a>
 80135c4:	4639      	mov	r1, r7
 80135c6:	4642      	mov	r2, r8
 80135c8:	4628      	mov	r0, r5
 80135ca:	f007 fd7d 	bl	801b0c8 <memcpy>
 80135ce:	68a1      	ldr	r1, [r4, #8]
 80135d0:	4652      	mov	r2, sl
 80135d2:	eb05 0008 	add.w	r0, r5, r8
 80135d6:	f007 fd77 	bl	801b0c8 <memcpy>
 80135da:	e7a6      	b.n	801352a <ucdr_deserialize_endian_float+0x7a>

080135dc <ucdr_serialize_double>:
 80135dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135e0:	2108      	movs	r1, #8
 80135e2:	b082      	sub	sp, #8
 80135e4:	4604      	mov	r4, r0
 80135e6:	ed8d 0b00 	vstr	d0, [sp]
 80135ea:	f000 f9ed 	bl	80139c8 <ucdr_buffer_alignment>
 80135ee:	4601      	mov	r1, r0
 80135f0:	4620      	mov	r0, r4
 80135f2:	7d67      	ldrb	r7, [r4, #21]
 80135f4:	f000 fa2c 	bl	8013a50 <ucdr_advance_buffer>
 80135f8:	2108      	movs	r1, #8
 80135fa:	4620      	mov	r0, r4
 80135fc:	f000 f984 	bl	8013908 <ucdr_check_buffer_available_for>
 8013600:	2800      	cmp	r0, #0
 8013602:	d14e      	bne.n	80136a2 <ucdr_serialize_double+0xc6>
 8013604:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8013608:	42ab      	cmp	r3, r5
 801360a:	d945      	bls.n	8013698 <ucdr_serialize_double+0xbc>
 801360c:	1b5e      	subs	r6, r3, r5
 801360e:	60a3      	str	r3, [r4, #8]
 8013610:	6923      	ldr	r3, [r4, #16]
 8013612:	f1c6 0808 	rsb	r8, r6, #8
 8013616:	4433      	add	r3, r6
 8013618:	6123      	str	r3, [r4, #16]
 801361a:	4641      	mov	r1, r8
 801361c:	4620      	mov	r0, r4
 801361e:	f000 f97f 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8013622:	2800      	cmp	r0, #0
 8013624:	d074      	beq.n	8013710 <ucdr_serialize_double+0x134>
 8013626:	7d23      	ldrb	r3, [r4, #20]
 8013628:	2b01      	cmp	r3, #1
 801362a:	f000 809b 	beq.w	8013764 <ucdr_serialize_double+0x188>
 801362e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8013632:	702b      	strb	r3, [r5, #0]
 8013634:	2e00      	cmp	r6, #0
 8013636:	d078      	beq.n	801372a <ucdr_serialize_double+0x14e>
 8013638:	f89d 3006 	ldrb.w	r3, [sp, #6]
 801363c:	706b      	strb	r3, [r5, #1]
 801363e:	2e01      	cmp	r6, #1
 8013640:	d077      	beq.n	8013732 <ucdr_serialize_double+0x156>
 8013642:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8013646:	70ab      	strb	r3, [r5, #2]
 8013648:	2e02      	cmp	r6, #2
 801364a:	d076      	beq.n	801373a <ucdr_serialize_double+0x15e>
 801364c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013650:	70eb      	strb	r3, [r5, #3]
 8013652:	2e03      	cmp	r6, #3
 8013654:	d075      	beq.n	8013742 <ucdr_serialize_double+0x166>
 8013656:	f89d 3003 	ldrb.w	r3, [sp, #3]
 801365a:	712b      	strb	r3, [r5, #4]
 801365c:	2e04      	cmp	r6, #4
 801365e:	d074      	beq.n	801374a <ucdr_serialize_double+0x16e>
 8013660:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8013664:	716b      	strb	r3, [r5, #5]
 8013666:	2e05      	cmp	r6, #5
 8013668:	d073      	beq.n	8013752 <ucdr_serialize_double+0x176>
 801366a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 801366e:	71ab      	strb	r3, [r5, #6]
 8013670:	2e06      	cmp	r6, #6
 8013672:	d072      	beq.n	801375a <ucdr_serialize_double+0x17e>
 8013674:	f89d 3000 	ldrb.w	r3, [sp]
 8013678:	71eb      	strb	r3, [r5, #7]
 801367a:	6923      	ldr	r3, [r4, #16]
 801367c:	68a2      	ldr	r2, [r4, #8]
 801367e:	7da0      	ldrb	r0, [r4, #22]
 8013680:	3308      	adds	r3, #8
 8013682:	1b9e      	subs	r6, r3, r6
 8013684:	4442      	add	r2, r8
 8013686:	2308      	movs	r3, #8
 8013688:	f080 0001 	eor.w	r0, r0, #1
 801368c:	60a2      	str	r2, [r4, #8]
 801368e:	6126      	str	r6, [r4, #16]
 8013690:	7563      	strb	r3, [r4, #21]
 8013692:	b002      	add	sp, #8
 8013694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013698:	2108      	movs	r1, #8
 801369a:	4620      	mov	r0, r4
 801369c:	f000 f940 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80136a0:	b350      	cbz	r0, 80136f8 <ucdr_serialize_double+0x11c>
 80136a2:	7d23      	ldrb	r3, [r4, #20]
 80136a4:	2b01      	cmp	r3, #1
 80136a6:	d02d      	beq.n	8013704 <ucdr_serialize_double+0x128>
 80136a8:	68a3      	ldr	r3, [r4, #8]
 80136aa:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80136ae:	701a      	strb	r2, [r3, #0]
 80136b0:	68a3      	ldr	r3, [r4, #8]
 80136b2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80136b6:	705a      	strb	r2, [r3, #1]
 80136b8:	68a3      	ldr	r3, [r4, #8]
 80136ba:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80136be:	709a      	strb	r2, [r3, #2]
 80136c0:	68a3      	ldr	r3, [r4, #8]
 80136c2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80136c6:	70da      	strb	r2, [r3, #3]
 80136c8:	68a3      	ldr	r3, [r4, #8]
 80136ca:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80136ce:	711a      	strb	r2, [r3, #4]
 80136d0:	68a3      	ldr	r3, [r4, #8]
 80136d2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80136d6:	715a      	strb	r2, [r3, #5]
 80136d8:	68a3      	ldr	r3, [r4, #8]
 80136da:	f89d 2001 	ldrb.w	r2, [sp, #1]
 80136de:	719a      	strb	r2, [r3, #6]
 80136e0:	68a3      	ldr	r3, [r4, #8]
 80136e2:	f89d 2000 	ldrb.w	r2, [sp]
 80136e6:	71da      	strb	r2, [r3, #7]
 80136e8:	68a2      	ldr	r2, [r4, #8]
 80136ea:	6923      	ldr	r3, [r4, #16]
 80136ec:	3208      	adds	r2, #8
 80136ee:	3308      	adds	r3, #8
 80136f0:	2108      	movs	r1, #8
 80136f2:	60a2      	str	r2, [r4, #8]
 80136f4:	6123      	str	r3, [r4, #16]
 80136f6:	7561      	strb	r1, [r4, #21]
 80136f8:	7da0      	ldrb	r0, [r4, #22]
 80136fa:	f080 0001 	eor.w	r0, r0, #1
 80136fe:	b002      	add	sp, #8
 8013700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013704:	466b      	mov	r3, sp
 8013706:	cb03      	ldmia	r3!, {r0, r1}
 8013708:	68a3      	ldr	r3, [r4, #8]
 801370a:	6018      	str	r0, [r3, #0]
 801370c:	6059      	str	r1, [r3, #4]
 801370e:	e7eb      	b.n	80136e8 <ucdr_serialize_double+0x10c>
 8013710:	68a2      	ldr	r2, [r4, #8]
 8013712:	6923      	ldr	r3, [r4, #16]
 8013714:	7da0      	ldrb	r0, [r4, #22]
 8013716:	7567      	strb	r7, [r4, #21]
 8013718:	1b92      	subs	r2, r2, r6
 801371a:	1b9b      	subs	r3, r3, r6
 801371c:	f080 0001 	eor.w	r0, r0, #1
 8013720:	60a2      	str	r2, [r4, #8]
 8013722:	6123      	str	r3, [r4, #16]
 8013724:	b002      	add	sp, #8
 8013726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801372a:	68a3      	ldr	r3, [r4, #8]
 801372c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8013730:	701a      	strb	r2, [r3, #0]
 8013732:	68a3      	ldr	r3, [r4, #8]
 8013734:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8013738:	701a      	strb	r2, [r3, #0]
 801373a:	68a3      	ldr	r3, [r4, #8]
 801373c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8013740:	701a      	strb	r2, [r3, #0]
 8013742:	68a3      	ldr	r3, [r4, #8]
 8013744:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8013748:	701a      	strb	r2, [r3, #0]
 801374a:	68a3      	ldr	r3, [r4, #8]
 801374c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8013750:	701a      	strb	r2, [r3, #0]
 8013752:	68a3      	ldr	r3, [r4, #8]
 8013754:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8013758:	701a      	strb	r2, [r3, #0]
 801375a:	68a3      	ldr	r3, [r4, #8]
 801375c:	f89d 2000 	ldrb.w	r2, [sp]
 8013760:	701a      	strb	r2, [r3, #0]
 8013762:	e78a      	b.n	801367a <ucdr_serialize_double+0x9e>
 8013764:	4628      	mov	r0, r5
 8013766:	466d      	mov	r5, sp
 8013768:	4629      	mov	r1, r5
 801376a:	4632      	mov	r2, r6
 801376c:	f007 fcac 	bl	801b0c8 <memcpy>
 8013770:	68a0      	ldr	r0, [r4, #8]
 8013772:	4642      	mov	r2, r8
 8013774:	19a9      	adds	r1, r5, r6
 8013776:	f007 fca7 	bl	801b0c8 <memcpy>
 801377a:	e77e      	b.n	801367a <ucdr_serialize_double+0x9e>

0801377c <ucdr_deserialize_double>:
 801377c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013780:	460d      	mov	r5, r1
 8013782:	2108      	movs	r1, #8
 8013784:	4604      	mov	r4, r0
 8013786:	f000 f91f 	bl	80139c8 <ucdr_buffer_alignment>
 801378a:	4601      	mov	r1, r0
 801378c:	4620      	mov	r0, r4
 801378e:	f894 9015 	ldrb.w	r9, [r4, #21]
 8013792:	f000 f95d 	bl	8013a50 <ucdr_advance_buffer>
 8013796:	2108      	movs	r1, #8
 8013798:	4620      	mov	r0, r4
 801379a:	f000 f8b5 	bl	8013908 <ucdr_check_buffer_available_for>
 801379e:	2800      	cmp	r0, #0
 80137a0:	d151      	bne.n	8013846 <ucdr_deserialize_double+0xca>
 80137a2:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 80137a6:	42be      	cmp	r6, r7
 80137a8:	d948      	bls.n	801383c <ucdr_deserialize_double+0xc0>
 80137aa:	6923      	ldr	r3, [r4, #16]
 80137ac:	60a6      	str	r6, [r4, #8]
 80137ae:	1bf6      	subs	r6, r6, r7
 80137b0:	4433      	add	r3, r6
 80137b2:	f1c6 0808 	rsb	r8, r6, #8
 80137b6:	6123      	str	r3, [r4, #16]
 80137b8:	4641      	mov	r1, r8
 80137ba:	4620      	mov	r0, r4
 80137bc:	f000 f8b0 	bl	8013920 <ucdr_check_final_buffer_behavior>
 80137c0:	2800      	cmp	r0, #0
 80137c2:	d06d      	beq.n	80138a0 <ucdr_deserialize_double+0x124>
 80137c4:	7d23      	ldrb	r3, [r4, #20]
 80137c6:	2b01      	cmp	r3, #1
 80137c8:	f000 8093 	beq.w	80138f2 <ucdr_deserialize_double+0x176>
 80137cc:	79fb      	ldrb	r3, [r7, #7]
 80137ce:	702b      	strb	r3, [r5, #0]
 80137d0:	2e00      	cmp	r6, #0
 80137d2:	d072      	beq.n	80138ba <ucdr_deserialize_double+0x13e>
 80137d4:	79bb      	ldrb	r3, [r7, #6]
 80137d6:	706b      	strb	r3, [r5, #1]
 80137d8:	2e01      	cmp	r6, #1
 80137da:	f105 0302 	add.w	r3, r5, #2
 80137de:	d070      	beq.n	80138c2 <ucdr_deserialize_double+0x146>
 80137e0:	797b      	ldrb	r3, [r7, #5]
 80137e2:	70ab      	strb	r3, [r5, #2]
 80137e4:	2e02      	cmp	r6, #2
 80137e6:	f105 0303 	add.w	r3, r5, #3
 80137ea:	d06e      	beq.n	80138ca <ucdr_deserialize_double+0x14e>
 80137ec:	793b      	ldrb	r3, [r7, #4]
 80137ee:	70eb      	strb	r3, [r5, #3]
 80137f0:	2e03      	cmp	r6, #3
 80137f2:	f105 0304 	add.w	r3, r5, #4
 80137f6:	d06c      	beq.n	80138d2 <ucdr_deserialize_double+0x156>
 80137f8:	78fb      	ldrb	r3, [r7, #3]
 80137fa:	712b      	strb	r3, [r5, #4]
 80137fc:	2e04      	cmp	r6, #4
 80137fe:	f105 0305 	add.w	r3, r5, #5
 8013802:	d06a      	beq.n	80138da <ucdr_deserialize_double+0x15e>
 8013804:	78bb      	ldrb	r3, [r7, #2]
 8013806:	716b      	strb	r3, [r5, #5]
 8013808:	2e05      	cmp	r6, #5
 801380a:	f105 0306 	add.w	r3, r5, #6
 801380e:	d068      	beq.n	80138e2 <ucdr_deserialize_double+0x166>
 8013810:	787b      	ldrb	r3, [r7, #1]
 8013812:	71ab      	strb	r3, [r5, #6]
 8013814:	2e06      	cmp	r6, #6
 8013816:	f105 0307 	add.w	r3, r5, #7
 801381a:	d066      	beq.n	80138ea <ucdr_deserialize_double+0x16e>
 801381c:	783b      	ldrb	r3, [r7, #0]
 801381e:	71eb      	strb	r3, [r5, #7]
 8013820:	6923      	ldr	r3, [r4, #16]
 8013822:	68a2      	ldr	r2, [r4, #8]
 8013824:	7da0      	ldrb	r0, [r4, #22]
 8013826:	3308      	adds	r3, #8
 8013828:	1b9e      	subs	r6, r3, r6
 801382a:	2308      	movs	r3, #8
 801382c:	4442      	add	r2, r8
 801382e:	7563      	strb	r3, [r4, #21]
 8013830:	60a2      	str	r2, [r4, #8]
 8013832:	6126      	str	r6, [r4, #16]
 8013834:	f080 0001 	eor.w	r0, r0, #1
 8013838:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801383c:	2108      	movs	r1, #8
 801383e:	4620      	mov	r0, r4
 8013840:	f000 f86e 	bl	8013920 <ucdr_check_final_buffer_behavior>
 8013844:	b310      	cbz	r0, 801388c <ucdr_deserialize_double+0x110>
 8013846:	7d23      	ldrb	r3, [r4, #20]
 8013848:	2b01      	cmp	r3, #1
 801384a:	68a3      	ldr	r3, [r4, #8]
 801384c:	d023      	beq.n	8013896 <ucdr_deserialize_double+0x11a>
 801384e:	79db      	ldrb	r3, [r3, #7]
 8013850:	702b      	strb	r3, [r5, #0]
 8013852:	68a3      	ldr	r3, [r4, #8]
 8013854:	799b      	ldrb	r3, [r3, #6]
 8013856:	706b      	strb	r3, [r5, #1]
 8013858:	68a3      	ldr	r3, [r4, #8]
 801385a:	795b      	ldrb	r3, [r3, #5]
 801385c:	70ab      	strb	r3, [r5, #2]
 801385e:	68a3      	ldr	r3, [r4, #8]
 8013860:	791b      	ldrb	r3, [r3, #4]
 8013862:	70eb      	strb	r3, [r5, #3]
 8013864:	68a3      	ldr	r3, [r4, #8]
 8013866:	78db      	ldrb	r3, [r3, #3]
 8013868:	712b      	strb	r3, [r5, #4]
 801386a:	68a3      	ldr	r3, [r4, #8]
 801386c:	789b      	ldrb	r3, [r3, #2]
 801386e:	716b      	strb	r3, [r5, #5]
 8013870:	68a3      	ldr	r3, [r4, #8]
 8013872:	785b      	ldrb	r3, [r3, #1]
 8013874:	71ab      	strb	r3, [r5, #6]
 8013876:	68a3      	ldr	r3, [r4, #8]
 8013878:	781b      	ldrb	r3, [r3, #0]
 801387a:	71eb      	strb	r3, [r5, #7]
 801387c:	68a2      	ldr	r2, [r4, #8]
 801387e:	6923      	ldr	r3, [r4, #16]
 8013880:	3208      	adds	r2, #8
 8013882:	3308      	adds	r3, #8
 8013884:	2108      	movs	r1, #8
 8013886:	60a2      	str	r2, [r4, #8]
 8013888:	6123      	str	r3, [r4, #16]
 801388a:	7561      	strb	r1, [r4, #21]
 801388c:	7da0      	ldrb	r0, [r4, #22]
 801388e:	f080 0001 	eor.w	r0, r0, #1
 8013892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013896:	681a      	ldr	r2, [r3, #0]
 8013898:	685b      	ldr	r3, [r3, #4]
 801389a:	606b      	str	r3, [r5, #4]
 801389c:	602a      	str	r2, [r5, #0]
 801389e:	e7ed      	b.n	801387c <ucdr_deserialize_double+0x100>
 80138a0:	68a2      	ldr	r2, [r4, #8]
 80138a2:	6923      	ldr	r3, [r4, #16]
 80138a4:	7da0      	ldrb	r0, [r4, #22]
 80138a6:	f884 9015 	strb.w	r9, [r4, #21]
 80138aa:	1b92      	subs	r2, r2, r6
 80138ac:	1b9b      	subs	r3, r3, r6
 80138ae:	60a2      	str	r2, [r4, #8]
 80138b0:	6123      	str	r3, [r4, #16]
 80138b2:	f080 0001 	eor.w	r0, r0, #1
 80138b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80138ba:	68a3      	ldr	r3, [r4, #8]
 80138bc:	799b      	ldrb	r3, [r3, #6]
 80138be:	706b      	strb	r3, [r5, #1]
 80138c0:	1cab      	adds	r3, r5, #2
 80138c2:	68a2      	ldr	r2, [r4, #8]
 80138c4:	7952      	ldrb	r2, [r2, #5]
 80138c6:	f803 2b01 	strb.w	r2, [r3], #1
 80138ca:	68a2      	ldr	r2, [r4, #8]
 80138cc:	7912      	ldrb	r2, [r2, #4]
 80138ce:	f803 2b01 	strb.w	r2, [r3], #1
 80138d2:	68a2      	ldr	r2, [r4, #8]
 80138d4:	78d2      	ldrb	r2, [r2, #3]
 80138d6:	f803 2b01 	strb.w	r2, [r3], #1
 80138da:	68a2      	ldr	r2, [r4, #8]
 80138dc:	7892      	ldrb	r2, [r2, #2]
 80138de:	f803 2b01 	strb.w	r2, [r3], #1
 80138e2:	68a2      	ldr	r2, [r4, #8]
 80138e4:	7852      	ldrb	r2, [r2, #1]
 80138e6:	f803 2b01 	strb.w	r2, [r3], #1
 80138ea:	68a2      	ldr	r2, [r4, #8]
 80138ec:	7812      	ldrb	r2, [r2, #0]
 80138ee:	701a      	strb	r2, [r3, #0]
 80138f0:	e796      	b.n	8013820 <ucdr_deserialize_double+0xa4>
 80138f2:	4639      	mov	r1, r7
 80138f4:	4632      	mov	r2, r6
 80138f6:	4628      	mov	r0, r5
 80138f8:	f007 fbe6 	bl	801b0c8 <memcpy>
 80138fc:	68a1      	ldr	r1, [r4, #8]
 80138fe:	4642      	mov	r2, r8
 8013900:	19a8      	adds	r0, r5, r6
 8013902:	f007 fbe1 	bl	801b0c8 <memcpy>
 8013906:	e78b      	b.n	8013820 <ucdr_deserialize_double+0xa4>

08013908 <ucdr_check_buffer_available_for>:
 8013908:	7d83      	ldrb	r3, [r0, #22]
 801390a:	b93b      	cbnz	r3, 801391c <ucdr_check_buffer_available_for+0x14>
 801390c:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 8013910:	4419      	add	r1, r3
 8013912:	4288      	cmp	r0, r1
 8013914:	bf34      	ite	cc
 8013916:	2000      	movcc	r0, #0
 8013918:	2001      	movcs	r0, #1
 801391a:	4770      	bx	lr
 801391c:	2000      	movs	r0, #0
 801391e:	4770      	bx	lr

08013920 <ucdr_check_final_buffer_behavior>:
 8013920:	7d83      	ldrb	r3, [r0, #22]
 8013922:	b943      	cbnz	r3, 8013936 <ucdr_check_final_buffer_behavior+0x16>
 8013924:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8013928:	4291      	cmp	r1, r2
 801392a:	b510      	push	{r4, lr}
 801392c:	4604      	mov	r4, r0
 801392e:	d205      	bcs.n	801393c <ucdr_check_final_buffer_behavior+0x1c>
 8013930:	2301      	movs	r3, #1
 8013932:	4618      	mov	r0, r3
 8013934:	bd10      	pop	{r4, pc}
 8013936:	2300      	movs	r3, #0
 8013938:	4618      	mov	r0, r3
 801393a:	4770      	bx	lr
 801393c:	6982      	ldr	r2, [r0, #24]
 801393e:	b13a      	cbz	r2, 8013950 <ucdr_check_final_buffer_behavior+0x30>
 8013940:	69c1      	ldr	r1, [r0, #28]
 8013942:	4790      	blx	r2
 8013944:	f080 0301 	eor.w	r3, r0, #1
 8013948:	b2db      	uxtb	r3, r3
 801394a:	75a0      	strb	r0, [r4, #22]
 801394c:	4618      	mov	r0, r3
 801394e:	bd10      	pop	{r4, pc}
 8013950:	2001      	movs	r0, #1
 8013952:	75a0      	strb	r0, [r4, #22]
 8013954:	e7fa      	b.n	801394c <ucdr_check_final_buffer_behavior+0x2c>
 8013956:	bf00      	nop

08013958 <ucdr_set_on_full_buffer_callback>:
 8013958:	e9c0 1206 	strd	r1, r2, [r0, #24]
 801395c:	4770      	bx	lr
 801395e:	bf00      	nop

08013960 <ucdr_init_buffer_origin_offset_endian>:
 8013960:	b410      	push	{r4}
 8013962:	9c01      	ldr	r4, [sp, #4]
 8013964:	6001      	str	r1, [r0, #0]
 8013966:	440a      	add	r2, r1
 8013968:	6042      	str	r2, [r0, #4]
 801396a:	190a      	adds	r2, r1, r4
 801396c:	441c      	add	r4, r3
 801396e:	e9c0 3403 	strd	r3, r4, [r0, #12]
 8013972:	6082      	str	r2, [r0, #8]
 8013974:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8013978:	7503      	strb	r3, [r0, #20]
 801397a:	2200      	movs	r2, #0
 801397c:	e9c0 2206 	strd	r2, r2, [r0, #24]
 8013980:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013984:	7542      	strb	r2, [r0, #21]
 8013986:	7582      	strb	r2, [r0, #22]
 8013988:	4770      	bx	lr
 801398a:	bf00      	nop

0801398c <ucdr_init_buffer_origin_offset>:
 801398c:	b510      	push	{r4, lr}
 801398e:	b082      	sub	sp, #8
 8013990:	9c04      	ldr	r4, [sp, #16]
 8013992:	9400      	str	r4, [sp, #0]
 8013994:	2401      	movs	r4, #1
 8013996:	9401      	str	r4, [sp, #4]
 8013998:	f7ff ffe2 	bl	8013960 <ucdr_init_buffer_origin_offset_endian>
 801399c:	b002      	add	sp, #8
 801399e:	bd10      	pop	{r4, pc}

080139a0 <ucdr_init_buffer_origin>:
 80139a0:	b510      	push	{r4, lr}
 80139a2:	b082      	sub	sp, #8
 80139a4:	2400      	movs	r4, #0
 80139a6:	9400      	str	r4, [sp, #0]
 80139a8:	f7ff fff0 	bl	801398c <ucdr_init_buffer_origin_offset>
 80139ac:	b002      	add	sp, #8
 80139ae:	bd10      	pop	{r4, pc}

080139b0 <ucdr_init_buffer>:
 80139b0:	2300      	movs	r3, #0
 80139b2:	f7ff bff5 	b.w	80139a0 <ucdr_init_buffer_origin>
 80139b6:	bf00      	nop

080139b8 <ucdr_alignment>:
 80139b8:	fbb0 f3f1 	udiv	r3, r0, r1
 80139bc:	fb03 0011 	mls	r0, r3, r1, r0
 80139c0:	1a08      	subs	r0, r1, r0
 80139c2:	3901      	subs	r1, #1
 80139c4:	4008      	ands	r0, r1
 80139c6:	4770      	bx	lr

080139c8 <ucdr_buffer_alignment>:
 80139c8:	7d43      	ldrb	r3, [r0, #21]
 80139ca:	428b      	cmp	r3, r1
 80139cc:	d208      	bcs.n	80139e0 <ucdr_buffer_alignment+0x18>
 80139ce:	6900      	ldr	r0, [r0, #16]
 80139d0:	fbb0 f3f1 	udiv	r3, r0, r1
 80139d4:	fb01 0013 	mls	r0, r1, r3, r0
 80139d8:	1a08      	subs	r0, r1, r0
 80139da:	3901      	subs	r1, #1
 80139dc:	4008      	ands	r0, r1
 80139de:	4770      	bx	lr
 80139e0:	2000      	movs	r0, #0
 80139e2:	4770      	bx	lr

080139e4 <ucdr_align_to>:
 80139e4:	b538      	push	{r3, r4, r5, lr}
 80139e6:	4604      	mov	r4, r0
 80139e8:	460d      	mov	r5, r1
 80139ea:	f7ff ffed 	bl	80139c8 <ucdr_buffer_alignment>
 80139ee:	68a3      	ldr	r3, [r4, #8]
 80139f0:	6921      	ldr	r1, [r4, #16]
 80139f2:	7565      	strb	r5, [r4, #21]
 80139f4:	181a      	adds	r2, r3, r0
 80139f6:	6863      	ldr	r3, [r4, #4]
 80139f8:	4293      	cmp	r3, r2
 80139fa:	4408      	add	r0, r1
 80139fc:	bf28      	it	cs
 80139fe:	4613      	movcs	r3, r2
 8013a00:	6120      	str	r0, [r4, #16]
 8013a02:	60a3      	str	r3, [r4, #8]
 8013a04:	bd38      	pop	{r3, r4, r5, pc}
 8013a06:	bf00      	nop

08013a08 <ucdr_buffer_length>:
 8013a08:	6882      	ldr	r2, [r0, #8]
 8013a0a:	6800      	ldr	r0, [r0, #0]
 8013a0c:	1a10      	subs	r0, r2, r0
 8013a0e:	4770      	bx	lr

08013a10 <ucdr_buffer_remaining>:
 8013a10:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 8013a14:	1a10      	subs	r0, r2, r0
 8013a16:	4770      	bx	lr

08013a18 <ucdr_check_final_buffer_behavior_array>:
 8013a18:	b538      	push	{r3, r4, r5, lr}
 8013a1a:	7d83      	ldrb	r3, [r0, #22]
 8013a1c:	b963      	cbnz	r3, 8013a38 <ucdr_check_final_buffer_behavior_array+0x20>
 8013a1e:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 8013a22:	429a      	cmp	r2, r3
 8013a24:	4604      	mov	r4, r0
 8013a26:	460d      	mov	r5, r1
 8013a28:	d308      	bcc.n	8013a3c <ucdr_check_final_buffer_behavior_array+0x24>
 8013a2a:	b139      	cbz	r1, 8013a3c <ucdr_check_final_buffer_behavior_array+0x24>
 8013a2c:	6983      	ldr	r3, [r0, #24]
 8013a2e:	b163      	cbz	r3, 8013a4a <ucdr_check_final_buffer_behavior_array+0x32>
 8013a30:	69c1      	ldr	r1, [r0, #28]
 8013a32:	4798      	blx	r3
 8013a34:	75a0      	strb	r0, [r4, #22]
 8013a36:	b108      	cbz	r0, 8013a3c <ucdr_check_final_buffer_behavior_array+0x24>
 8013a38:	2000      	movs	r0, #0
 8013a3a:	bd38      	pop	{r3, r4, r5, pc}
 8013a3c:	4620      	mov	r0, r4
 8013a3e:	f7ff ffe7 	bl	8013a10 <ucdr_buffer_remaining>
 8013a42:	42a8      	cmp	r0, r5
 8013a44:	bf28      	it	cs
 8013a46:	4628      	movcs	r0, r5
 8013a48:	bd38      	pop	{r3, r4, r5, pc}
 8013a4a:	2301      	movs	r3, #1
 8013a4c:	7583      	strb	r3, [r0, #22]
 8013a4e:	e7f3      	b.n	8013a38 <ucdr_check_final_buffer_behavior_array+0x20>

08013a50 <ucdr_advance_buffer>:
 8013a50:	b538      	push	{r3, r4, r5, lr}
 8013a52:	4604      	mov	r4, r0
 8013a54:	460d      	mov	r5, r1
 8013a56:	f7ff ff57 	bl	8013908 <ucdr_check_buffer_available_for>
 8013a5a:	b178      	cbz	r0, 8013a7c <ucdr_advance_buffer+0x2c>
 8013a5c:	6923      	ldr	r3, [r4, #16]
 8013a5e:	68a2      	ldr	r2, [r4, #8]
 8013a60:	442b      	add	r3, r5
 8013a62:	6123      	str	r3, [r4, #16]
 8013a64:	2301      	movs	r3, #1
 8013a66:	442a      	add	r2, r5
 8013a68:	7563      	strb	r3, [r4, #21]
 8013a6a:	60a2      	str	r2, [r4, #8]
 8013a6c:	bd38      	pop	{r3, r4, r5, pc}
 8013a6e:	68a2      	ldr	r2, [r4, #8]
 8013a70:	6923      	ldr	r3, [r4, #16]
 8013a72:	4402      	add	r2, r0
 8013a74:	4403      	add	r3, r0
 8013a76:	1a2d      	subs	r5, r5, r0
 8013a78:	60a2      	str	r2, [r4, #8]
 8013a7a:	6123      	str	r3, [r4, #16]
 8013a7c:	4629      	mov	r1, r5
 8013a7e:	2201      	movs	r2, #1
 8013a80:	4620      	mov	r0, r4
 8013a82:	f7ff ffc9 	bl	8013a18 <ucdr_check_final_buffer_behavior_array>
 8013a86:	2800      	cmp	r0, #0
 8013a88:	d1f1      	bne.n	8013a6e <ucdr_advance_buffer+0x1e>
 8013a8a:	2301      	movs	r3, #1
 8013a8c:	7563      	strb	r3, [r4, #21]
 8013a8e:	bd38      	pop	{r3, r4, r5, pc}

08013a90 <ucdr_serialize_sequence_char>:
 8013a90:	b570      	push	{r4, r5, r6, lr}
 8013a92:	4615      	mov	r5, r2
 8013a94:	460e      	mov	r6, r1
 8013a96:	7d01      	ldrb	r1, [r0, #20]
 8013a98:	4604      	mov	r4, r0
 8013a9a:	f7fe fd07 	bl	80124ac <ucdr_serialize_endian_uint32_t>
 8013a9e:	b90d      	cbnz	r5, 8013aa4 <ucdr_serialize_sequence_char+0x14>
 8013aa0:	2001      	movs	r0, #1
 8013aa2:	bd70      	pop	{r4, r5, r6, pc}
 8013aa4:	7d21      	ldrb	r1, [r4, #20]
 8013aa6:	462b      	mov	r3, r5
 8013aa8:	4632      	mov	r2, r6
 8013aaa:	4620      	mov	r0, r4
 8013aac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013ab0:	f004 beae 	b.w	8018810 <ucdr_serialize_endian_array_char>

08013ab4 <ucdr_deserialize_sequence_char>:
 8013ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ab8:	461d      	mov	r5, r3
 8013aba:	4616      	mov	r6, r2
 8013abc:	460f      	mov	r7, r1
 8013abe:	461a      	mov	r2, r3
 8013ac0:	7d01      	ldrb	r1, [r0, #20]
 8013ac2:	4604      	mov	r4, r0
 8013ac4:	f7fe fe1a 	bl	80126fc <ucdr_deserialize_endian_uint32_t>
 8013ac8:	682b      	ldr	r3, [r5, #0]
 8013aca:	429e      	cmp	r6, r3
 8013acc:	bf3c      	itt	cc
 8013ace:	2201      	movcc	r2, #1
 8013ad0:	75a2      	strbcc	r2, [r4, #22]
 8013ad2:	b913      	cbnz	r3, 8013ada <ucdr_deserialize_sequence_char+0x26>
 8013ad4:	2001      	movs	r0, #1
 8013ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ada:	7d21      	ldrb	r1, [r4, #20]
 8013adc:	463a      	mov	r2, r7
 8013ade:	4620      	mov	r0, r4
 8013ae0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013ae4:	f004 bec6 	b.w	8018874 <ucdr_deserialize_endian_array_char>

08013ae8 <ucdr_serialize_sequence_uint8_t>:
 8013ae8:	b570      	push	{r4, r5, r6, lr}
 8013aea:	4615      	mov	r5, r2
 8013aec:	460e      	mov	r6, r1
 8013aee:	7d01      	ldrb	r1, [r0, #20]
 8013af0:	4604      	mov	r4, r0
 8013af2:	f7fe fcdb 	bl	80124ac <ucdr_serialize_endian_uint32_t>
 8013af6:	b90d      	cbnz	r5, 8013afc <ucdr_serialize_sequence_uint8_t+0x14>
 8013af8:	2001      	movs	r0, #1
 8013afa:	bd70      	pop	{r4, r5, r6, pc}
 8013afc:	7d21      	ldrb	r1, [r4, #20]
 8013afe:	462b      	mov	r3, r5
 8013b00:	4632      	mov	r2, r6
 8013b02:	4620      	mov	r0, r4
 8013b04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013b08:	f004 bf18 	b.w	801893c <ucdr_serialize_endian_array_uint8_t>

08013b0c <ucdr_deserialize_sequence_uint8_t>:
 8013b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b10:	461d      	mov	r5, r3
 8013b12:	4616      	mov	r6, r2
 8013b14:	460f      	mov	r7, r1
 8013b16:	461a      	mov	r2, r3
 8013b18:	7d01      	ldrb	r1, [r0, #20]
 8013b1a:	4604      	mov	r4, r0
 8013b1c:	f7fe fdee 	bl	80126fc <ucdr_deserialize_endian_uint32_t>
 8013b20:	682b      	ldr	r3, [r5, #0]
 8013b22:	429e      	cmp	r6, r3
 8013b24:	bf3c      	itt	cc
 8013b26:	2201      	movcc	r2, #1
 8013b28:	75a2      	strbcc	r2, [r4, #22]
 8013b2a:	b913      	cbnz	r3, 8013b32 <ucdr_deserialize_sequence_uint8_t+0x26>
 8013b2c:	2001      	movs	r0, #1
 8013b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b32:	7d21      	ldrb	r1, [r4, #20]
 8013b34:	463a      	mov	r2, r7
 8013b36:	4620      	mov	r0, r4
 8013b38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b3c:	f004 bf62 	b.w	8018a04 <ucdr_deserialize_endian_array_uint8_t>

08013b40 <ucdr_serialize_sequence_float>:
 8013b40:	b570      	push	{r4, r5, r6, lr}
 8013b42:	4615      	mov	r5, r2
 8013b44:	460e      	mov	r6, r1
 8013b46:	7d01      	ldrb	r1, [r0, #20]
 8013b48:	4604      	mov	r4, r0
 8013b4a:	f7fe fcaf 	bl	80124ac <ucdr_serialize_endian_uint32_t>
 8013b4e:	b90d      	cbnz	r5, 8013b54 <ucdr_serialize_sequence_float+0x14>
 8013b50:	2001      	movs	r0, #1
 8013b52:	bd70      	pop	{r4, r5, r6, pc}
 8013b54:	7d21      	ldrb	r1, [r4, #20]
 8013b56:	462b      	mov	r3, r5
 8013b58:	4632      	mov	r2, r6
 8013b5a:	4620      	mov	r0, r4
 8013b5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013b60:	f004 bf82 	b.w	8018a68 <ucdr_serialize_endian_array_float>

08013b64 <ucdr_deserialize_sequence_float>:
 8013b64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b68:	461d      	mov	r5, r3
 8013b6a:	4616      	mov	r6, r2
 8013b6c:	460f      	mov	r7, r1
 8013b6e:	461a      	mov	r2, r3
 8013b70:	7d01      	ldrb	r1, [r0, #20]
 8013b72:	4604      	mov	r4, r0
 8013b74:	f7fe fdc2 	bl	80126fc <ucdr_deserialize_endian_uint32_t>
 8013b78:	682b      	ldr	r3, [r5, #0]
 8013b7a:	429e      	cmp	r6, r3
 8013b7c:	bf3c      	itt	cc
 8013b7e:	2201      	movcc	r2, #1
 8013b80:	75a2      	strbcc	r2, [r4, #22]
 8013b82:	b913      	cbnz	r3, 8013b8a <ucdr_deserialize_sequence_float+0x26>
 8013b84:	2001      	movs	r0, #1
 8013b86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b8a:	7d21      	ldrb	r1, [r4, #20]
 8013b8c:	463a      	mov	r2, r7
 8013b8e:	4620      	mov	r0, r4
 8013b90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b94:	f004 bfbc 	b.w	8018b10 <ucdr_deserialize_endian_array_float>

08013b98 <uxr_buffer_delete_entity>:
 8013b98:	b510      	push	{r4, lr}
 8013b9a:	2300      	movs	r3, #0
 8013b9c:	b08e      	sub	sp, #56	; 0x38
 8013b9e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8013ba2:	2303      	movs	r3, #3
 8013ba4:	9300      	str	r3, [sp, #0]
 8013ba6:	2204      	movs	r2, #4
 8013ba8:	ab06      	add	r3, sp, #24
 8013baa:	4604      	mov	r4, r0
 8013bac:	9103      	str	r1, [sp, #12]
 8013bae:	f001 f86f 	bl	8014c90 <uxr_prepare_stream_to_write_submessage>
 8013bb2:	b918      	cbnz	r0, 8013bbc <uxr_buffer_delete_entity+0x24>
 8013bb4:	4604      	mov	r4, r0
 8013bb6:	4620      	mov	r0, r4
 8013bb8:	b00e      	add	sp, #56	; 0x38
 8013bba:	bd10      	pop	{r4, pc}
 8013bbc:	9902      	ldr	r1, [sp, #8]
 8013bbe:	aa05      	add	r2, sp, #20
 8013bc0:	4620      	mov	r0, r4
 8013bc2:	f001 f99b 	bl	8014efc <uxr_init_base_object_request>
 8013bc6:	a905      	add	r1, sp, #20
 8013bc8:	4604      	mov	r4, r0
 8013bca:	a806      	add	r0, sp, #24
 8013bcc:	f002 fb00 	bl	80161d0 <uxr_serialize_DELETE_Payload>
 8013bd0:	4620      	mov	r0, r4
 8013bd2:	b00e      	add	sp, #56	; 0x38
 8013bd4:	bd10      	pop	{r4, pc}
 8013bd6:	bf00      	nop

08013bd8 <uxr_common_create_entity>:
 8013bd8:	b510      	push	{r4, lr}
 8013bda:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8013bde:	b08c      	sub	sp, #48	; 0x30
 8013be0:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8013be4:	f1bc 0f01 	cmp.w	ip, #1
 8013be8:	bf0c      	ite	eq
 8013bea:	f003 0201 	andeq.w	r2, r3, #1
 8013bee:	2200      	movne	r2, #0
 8013bf0:	330e      	adds	r3, #14
 8013bf2:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 8013bf6:	9101      	str	r1, [sp, #4]
 8013bf8:	441a      	add	r2, r3
 8013bfa:	2301      	movs	r3, #1
 8013bfc:	9300      	str	r3, [sp, #0]
 8013bfe:	9903      	ldr	r1, [sp, #12]
 8013c00:	ab04      	add	r3, sp, #16
 8013c02:	b292      	uxth	r2, r2
 8013c04:	4604      	mov	r4, r0
 8013c06:	f001 f843 	bl	8014c90 <uxr_prepare_stream_to_write_submessage>
 8013c0a:	b918      	cbnz	r0, 8013c14 <uxr_common_create_entity+0x3c>
 8013c0c:	4604      	mov	r4, r0
 8013c0e:	4620      	mov	r0, r4
 8013c10:	b00c      	add	sp, #48	; 0x30
 8013c12:	bd10      	pop	{r4, pc}
 8013c14:	9902      	ldr	r1, [sp, #8]
 8013c16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013c18:	4620      	mov	r0, r4
 8013c1a:	f001 f96f 	bl	8014efc <uxr_init_base_object_request>
 8013c1e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013c20:	4604      	mov	r4, r0
 8013c22:	a804      	add	r0, sp, #16
 8013c24:	f002 fa30 	bl	8016088 <uxr_serialize_CREATE_Payload>
 8013c28:	4620      	mov	r0, r4
 8013c2a:	b00c      	add	sp, #48	; 0x30
 8013c2c:	bd10      	pop	{r4, pc}
 8013c2e:	bf00      	nop

08013c30 <uxr_buffer_create_participant_bin>:
 8013c30:	b570      	push	{r4, r5, r6, lr}
 8013c32:	f5ad 7d16 	sub.w	sp, sp, #600	; 0x258
 8013c36:	ac11      	add	r4, sp, #68	; 0x44
 8013c38:	f8ad 3254 	strh.w	r3, [sp, #596]	; 0x254
 8013c3c:	2303      	movs	r3, #3
 8013c3e:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8013c42:	7223      	strb	r3, [r4, #8]
 8013c44:	9b9a      	ldr	r3, [sp, #616]	; 0x268
 8013c46:	f89d 626c 	ldrb.w	r6, [sp, #620]	; 0x26c
 8013c4a:	2201      	movs	r2, #1
 8013c4c:	2100      	movs	r1, #0
 8013c4e:	4605      	mov	r5, r0
 8013c50:	7122      	strb	r2, [r4, #4]
 8013c52:	f88d 1014 	strb.w	r1, [sp, #20]
 8013c56:	b1cb      	cbz	r3, 8013c8c <uxr_buffer_create_participant_bin+0x5c>
 8013c58:	f88d 201c 	strb.w	r2, [sp, #28]
 8013c5c:	9308      	str	r3, [sp, #32]
 8013c5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013c62:	a915      	add	r1, sp, #84	; 0x54
 8013c64:	a809      	add	r0, sp, #36	; 0x24
 8013c66:	f7ff fea3 	bl	80139b0 <ucdr_init_buffer>
 8013c6a:	a905      	add	r1, sp, #20
 8013c6c:	a809      	add	r0, sp, #36	; 0x24
 8013c6e:	f001 fed9 	bl	8015a24 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8013c72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013c74:	9600      	str	r6, [sp, #0]
 8013c76:	9401      	str	r4, [sp, #4]
 8013c78:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8013c7c:	60e3      	str	r3, [r4, #12]
 8013c7e:	4628      	mov	r0, r5
 8013c80:	b29b      	uxth	r3, r3
 8013c82:	f7ff ffa9 	bl	8013bd8 <uxr_common_create_entity>
 8013c86:	f50d 7d16 	add.w	sp, sp, #600	; 0x258
 8013c8a:	bd70      	pop	{r4, r5, r6, pc}
 8013c8c:	f88d 301c 	strb.w	r3, [sp, #28]
 8013c90:	e7e5      	b.n	8013c5e <uxr_buffer_create_participant_bin+0x2e>
 8013c92:	bf00      	nop

08013c94 <uxr_buffer_create_topic_bin>:
 8013c94:	b570      	push	{r4, r5, r6, lr}
 8013c96:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 8013c9a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013c9e:	9105      	str	r1, [sp, #20]
 8013ca0:	4605      	mov	r5, r0
 8013ca2:	a997      	add	r1, sp, #604	; 0x25c
 8013ca4:	4618      	mov	r0, r3
 8013ca6:	2302      	movs	r3, #2
 8013ca8:	f89d 6278 	ldrb.w	r6, [sp, #632]	; 0x278
 8013cac:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 8013cb0:	f000 f8ee 	bl	8013e90 <uxr_object_id_to_raw>
 8013cb4:	9b9c      	ldr	r3, [sp, #624]	; 0x270
 8013cb6:	9306      	str	r3, [sp, #24]
 8013cb8:	9b9d      	ldr	r3, [sp, #628]	; 0x274
 8013cba:	930a      	str	r3, [sp, #40]	; 0x28
 8013cbc:	2303      	movs	r3, #3
 8013cbe:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8013cc2:	2301      	movs	r3, #1
 8013cc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013cc8:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8013ccc:	a917      	add	r1, sp, #92	; 0x5c
 8013cce:	2300      	movs	r3, #0
 8013cd0:	a80b      	add	r0, sp, #44	; 0x2c
 8013cd2:	f88d 301c 	strb.w	r3, [sp, #28]
 8013cd6:	f7ff fe6b 	bl	80139b0 <ucdr_init_buffer>
 8013cda:	a906      	add	r1, sp, #24
 8013cdc:	a80b      	add	r0, sp, #44	; 0x2c
 8013cde:	f001 fec3 	bl	8015a68 <uxr_serialize_OBJK_Topic_Binary>
 8013ce2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013ce4:	9316      	str	r3, [sp, #88]	; 0x58
 8013ce6:	ac13      	add	r4, sp, #76	; 0x4c
 8013ce8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013cec:	9600      	str	r6, [sp, #0]
 8013cee:	9401      	str	r4, [sp, #4]
 8013cf0:	b29b      	uxth	r3, r3
 8013cf2:	4628      	mov	r0, r5
 8013cf4:	f7ff ff70 	bl	8013bd8 <uxr_common_create_entity>
 8013cf8:	f50d 7d18 	add.w	sp, sp, #608	; 0x260
 8013cfc:	bd70      	pop	{r4, r5, r6, pc}
 8013cfe:	bf00      	nop

08013d00 <uxr_buffer_create_publisher_bin>:
 8013d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013d02:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 8013d06:	4605      	mov	r5, r0
 8013d08:	9105      	str	r1, [sp, #20]
 8013d0a:	4618      	mov	r0, r3
 8013d0c:	2603      	movs	r6, #3
 8013d0e:	a992      	add	r1, sp, #584	; 0x248
 8013d10:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013d14:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	; 0x4a0
 8013d18:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 8013d1c:	f000 f8b8 	bl	8013e90 <uxr_object_id_to_raw>
 8013d20:	2300      	movs	r3, #0
 8013d22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013d26:	a912      	add	r1, sp, #72	; 0x48
 8013d28:	a806      	add	r0, sp, #24
 8013d2a:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 8013d2e:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 8013d32:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
 8013d36:	f7ff fe3b 	bl	80139b0 <ucdr_init_buffer>
 8013d3a:	a993      	add	r1, sp, #588	; 0x24c
 8013d3c:	a806      	add	r0, sp, #24
 8013d3e:	f001 ff47 	bl	8015bd0 <uxr_serialize_OBJK_Publisher_Binary>
 8013d42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013d44:	9311      	str	r3, [sp, #68]	; 0x44
 8013d46:	ac0e      	add	r4, sp, #56	; 0x38
 8013d48:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013d4c:	9700      	str	r7, [sp, #0]
 8013d4e:	9401      	str	r4, [sp, #4]
 8013d50:	b29b      	uxth	r3, r3
 8013d52:	4628      	mov	r0, r5
 8013d54:	f7ff ff40 	bl	8013bd8 <uxr_common_create_entity>
 8013d58:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
 8013d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013d5e:	bf00      	nop

08013d60 <uxr_buffer_create_datawriter_bin>:
 8013d60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d64:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8013d68:	ac1d      	add	r4, sp, #116	; 0x74
 8013d6a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8013d6e:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	; 0x2a8
 8013d72:	9105      	str	r1, [sp, #20]
 8013d74:	4606      	mov	r6, r0
 8013d76:	a9a1      	add	r1, sp, #644	; 0x284
 8013d78:	4618      	mov	r0, r3
 8013d7a:	2305      	movs	r3, #5
 8013d7c:	7123      	strb	r3, [r4, #4]
 8013d7e:	f89d 82ac 	ldrb.w	r8, [sp, #684]	; 0x2ac
 8013d82:	2703      	movs	r7, #3
 8013d84:	f000 f884 	bl	8013e90 <uxr_object_id_to_raw>
 8013d88:	98a8      	ldr	r0, [sp, #672]	; 0x2a0
 8013d8a:	7227      	strb	r7, [r4, #8]
 8013d8c:	a90e      	add	r1, sp, #56	; 0x38
 8013d8e:	f000 f87f 	bl	8013e90 <uxr_object_id_to_raw>
 8013d92:	2300      	movs	r3, #0
 8013d94:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 8013d98:	f89d 22a5 	ldrb.w	r2, [sp, #677]	; 0x2a5
 8013d9c:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 8013da0:	3d00      	subs	r5, #0
 8013da2:	bf18      	it	ne
 8013da4:	2501      	movne	r5, #1
 8013da6:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 8013daa:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 8013dae:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8013db2:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8013db6:	2301      	movs	r3, #1
 8013db8:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 8013dbc:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 8013dc0:	bb8a      	cbnz	r2, 8013e26 <uxr_buffer_create_datawriter_bin+0xc6>
 8013dc2:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8013dc6:	f04f 0e23 	mov.w	lr, #35	; 0x23
 8013dca:	f04f 0c13 	mov.w	ip, #19
 8013dce:	250b      	movs	r5, #11
 8013dd0:	2221      	movs	r2, #33	; 0x21
 8013dd2:	2111      	movs	r1, #17
 8013dd4:	2009      	movs	r0, #9
 8013dd6:	f89d 32a6 	ldrb.w	r3, [sp, #678]	; 0x2a6
 8013dda:	b923      	cbnz	r3, 8013de6 <uxr_buffer_create_datawriter_bin+0x86>
 8013ddc:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 8013de0:	4672      	mov	r2, lr
 8013de2:	4661      	mov	r1, ip
 8013de4:	4628      	mov	r0, r5
 8013de6:	f89d 32a4 	ldrb.w	r3, [sp, #676]	; 0x2a4
 8013dea:	2b01      	cmp	r3, #1
 8013dec:	d025      	beq.n	8013e3a <uxr_buffer_create_datawriter_bin+0xda>
 8013dee:	2b03      	cmp	r3, #3
 8013df0:	d029      	beq.n	8013e46 <uxr_buffer_create_datawriter_bin+0xe6>
 8013df2:	b32b      	cbz	r3, 8013e40 <uxr_buffer_create_datawriter_bin+0xe0>
 8013df4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013df8:	a921      	add	r1, sp, #132	; 0x84
 8013dfa:	a806      	add	r0, sp, #24
 8013dfc:	f7ff fdd8 	bl	80139b0 <ucdr_init_buffer>
 8013e00:	a90e      	add	r1, sp, #56	; 0x38
 8013e02:	a806      	add	r0, sp, #24
 8013e04:	f001 ff5a 	bl	8015cbc <uxr_serialize_OBJK_DataWriter_Binary>
 8013e08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e0a:	f8cd 8000 	str.w	r8, [sp]
 8013e0e:	9401      	str	r4, [sp, #4]
 8013e10:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8013e14:	60e3      	str	r3, [r4, #12]
 8013e16:	4630      	mov	r0, r6
 8013e18:	b29b      	uxth	r3, r3
 8013e1a:	f7ff fedd 	bl	8013bd8 <uxr_common_create_entity>
 8013e1e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8013e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e26:	f04f 0e22 	mov.w	lr, #34	; 0x22
 8013e2a:	f04f 0c12 	mov.w	ip, #18
 8013e2e:	250a      	movs	r5, #10
 8013e30:	2220      	movs	r2, #32
 8013e32:	2110      	movs	r1, #16
 8013e34:	2008      	movs	r0, #8
 8013e36:	2702      	movs	r7, #2
 8013e38:	e7cd      	b.n	8013dd6 <uxr_buffer_create_datawriter_bin+0x76>
 8013e3a:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 8013e3e:	e7d9      	b.n	8013df4 <uxr_buffer_create_datawriter_bin+0x94>
 8013e40:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 8013e44:	e7d6      	b.n	8013df4 <uxr_buffer_create_datawriter_bin+0x94>
 8013e46:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8013e4a:	e7d3      	b.n	8013df4 <uxr_buffer_create_datawriter_bin+0x94>

08013e4c <uxr_object_id>:
 8013e4c:	b082      	sub	sp, #8
 8013e4e:	2300      	movs	r3, #0
 8013e50:	f88d 1006 	strb.w	r1, [sp, #6]
 8013e54:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8013e58:	f360 030f 	bfi	r3, r0, #0, #16
 8013e5c:	f362 431f 	bfi	r3, r2, #16, #16
 8013e60:	4618      	mov	r0, r3
 8013e62:	b002      	add	sp, #8
 8013e64:	4770      	bx	lr
 8013e66:	bf00      	nop

08013e68 <uxr_object_id_from_raw>:
 8013e68:	7843      	ldrb	r3, [r0, #1]
 8013e6a:	7801      	ldrb	r1, [r0, #0]
 8013e6c:	b082      	sub	sp, #8
 8013e6e:	f003 020f 	and.w	r2, r3, #15
 8013e72:	f88d 2006 	strb.w	r2, [sp, #6]
 8013e76:	091b      	lsrs	r3, r3, #4
 8013e78:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8013e7c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8013e80:	2000      	movs	r0, #0
 8013e82:	f363 000f 	bfi	r0, r3, #0, #16
 8013e86:	f362 401f 	bfi	r0, r2, #16, #16
 8013e8a:	b002      	add	sp, #8
 8013e8c:	4770      	bx	lr
 8013e8e:	bf00      	nop

08013e90 <uxr_object_id_to_raw>:
 8013e90:	4602      	mov	r2, r0
 8013e92:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8013e96:	b082      	sub	sp, #8
 8013e98:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 8013e9c:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8013ea0:	f881 c000 	strb.w	ip, [r1]
 8013ea4:	7048      	strb	r0, [r1, #1]
 8013ea6:	b002      	add	sp, #8
 8013ea8:	4770      	bx	lr
 8013eaa:	bf00      	nop

08013eac <on_get_fragmentation_info>:
 8013eac:	b500      	push	{lr}
 8013eae:	b08b      	sub	sp, #44	; 0x2c
 8013eb0:	4601      	mov	r1, r0
 8013eb2:	2204      	movs	r2, #4
 8013eb4:	a802      	add	r0, sp, #8
 8013eb6:	f7ff fd7b 	bl	80139b0 <ucdr_init_buffer>
 8013eba:	f10d 0305 	add.w	r3, sp, #5
 8013ebe:	f10d 0206 	add.w	r2, sp, #6
 8013ec2:	a901      	add	r1, sp, #4
 8013ec4:	a802      	add	r0, sp, #8
 8013ec6:	f001 f99b 	bl	8015200 <uxr_read_submessage_header>
 8013eca:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013ece:	2b0d      	cmp	r3, #13
 8013ed0:	d003      	beq.n	8013eda <on_get_fragmentation_info+0x2e>
 8013ed2:	2000      	movs	r0, #0
 8013ed4:	b00b      	add	sp, #44	; 0x2c
 8013ed6:	f85d fb04 	ldr.w	pc, [sp], #4
 8013eda:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8013ede:	f013 0f02 	tst.w	r3, #2
 8013ee2:	bf14      	ite	ne
 8013ee4:	2002      	movne	r0, #2
 8013ee6:	2001      	moveq	r0, #1
 8013ee8:	b00b      	add	sp, #44	; 0x2c
 8013eea:	f85d fb04 	ldr.w	pc, [sp], #4
 8013eee:	bf00      	nop

08013ef0 <read_submessage_get_info>:
 8013ef0:	b570      	push	{r4, r5, r6, lr}
 8013ef2:	2500      	movs	r5, #0
 8013ef4:	f5ad 7d34 	sub.w	sp, sp, #720	; 0x2d0
 8013ef8:	4604      	mov	r4, r0
 8013efa:	f44f 7224 	mov.w	r2, #656	; 0x290
 8013efe:	460e      	mov	r6, r1
 8013f00:	a810      	add	r0, sp, #64	; 0x40
 8013f02:	4629      	mov	r1, r5
 8013f04:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8013f08:	f007 f8ec 	bl	801b0e4 <memset>
 8013f0c:	a903      	add	r1, sp, #12
 8013f0e:	4630      	mov	r0, r6
 8013f10:	f002 f94a 	bl	80161a8 <uxr_deserialize_GET_INFO_Payload>
 8013f14:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8013f18:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8013f1c:	4620      	mov	r0, r4
 8013f1e:	f000 ffe5 	bl	8014eec <uxr_session_header_offset>
 8013f22:	462b      	mov	r3, r5
 8013f24:	9000      	str	r0, [sp, #0]
 8013f26:	220c      	movs	r2, #12
 8013f28:	a905      	add	r1, sp, #20
 8013f2a:	a808      	add	r0, sp, #32
 8013f2c:	f7ff fd2e 	bl	801398c <ucdr_init_buffer_origin_offset>
 8013f30:	a910      	add	r1, sp, #64	; 0x40
 8013f32:	a808      	add	r0, sp, #32
 8013f34:	f002 f9aa 	bl	801628c <uxr_serialize_INFO_Payload>
 8013f38:	9b08      	ldr	r3, [sp, #32]
 8013f3a:	462a      	mov	r2, r5
 8013f3c:	4629      	mov	r1, r5
 8013f3e:	4620      	mov	r0, r4
 8013f40:	f000 ff7e 	bl	8014e40 <uxr_stamp_session_header>
 8013f44:	a808      	add	r0, sp, #32
 8013f46:	f7ff fd5f 	bl	8013a08 <ucdr_buffer_length>
 8013f4a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8013f4c:	4602      	mov	r2, r0
 8013f4e:	a905      	add	r1, sp, #20
 8013f50:	e9d3 0400 	ldrd	r0, r4, [r3]
 8013f54:	47a0      	blx	r4
 8013f56:	f50d 7d34 	add.w	sp, sp, #720	; 0x2d0
 8013f5a:	bd70      	pop	{r4, r5, r6, pc}

08013f5c <write_submessage_acknack.isra.0>:
 8013f5c:	b570      	push	{r4, r5, r6, lr}
 8013f5e:	b092      	sub	sp, #72	; 0x48
 8013f60:	4605      	mov	r5, r0
 8013f62:	460e      	mov	r6, r1
 8013f64:	4614      	mov	r4, r2
 8013f66:	f000 ffc1 	bl	8014eec <uxr_session_header_offset>
 8013f6a:	a905      	add	r1, sp, #20
 8013f6c:	9000      	str	r0, [sp, #0]
 8013f6e:	2300      	movs	r3, #0
 8013f70:	a80a      	add	r0, sp, #40	; 0x28
 8013f72:	2211      	movs	r2, #17
 8013f74:	f7ff fd0a 	bl	801398c <ucdr_init_buffer_origin_offset>
 8013f78:	2218      	movs	r2, #24
 8013f7a:	fb02 5404 	mla	r4, r2, r4, r5
 8013f7e:	2300      	movs	r3, #0
 8013f80:	2205      	movs	r2, #5
 8013f82:	3450      	adds	r4, #80	; 0x50
 8013f84:	210a      	movs	r1, #10
 8013f86:	a80a      	add	r0, sp, #40	; 0x28
 8013f88:	f001 f920 	bl	80151cc <uxr_buffer_submessage_header>
 8013f8c:	a903      	add	r1, sp, #12
 8013f8e:	4620      	mov	r0, r4
 8013f90:	f005 f890 	bl	80190b4 <uxr_compute_acknack>
 8013f94:	ba40      	rev16	r0, r0
 8013f96:	f8ad 000e 	strh.w	r0, [sp, #14]
 8013f9a:	a903      	add	r1, sp, #12
 8013f9c:	a80a      	add	r0, sp, #40	; 0x28
 8013f9e:	f88d 6010 	strb.w	r6, [sp, #16]
 8013fa2:	f002 f9e3 	bl	801636c <uxr_serialize_ACKNACK_Payload>
 8013fa6:	2200      	movs	r2, #0
 8013fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013faa:	4611      	mov	r1, r2
 8013fac:	4628      	mov	r0, r5
 8013fae:	f000 ff47 	bl	8014e40 <uxr_stamp_session_header>
 8013fb2:	a80a      	add	r0, sp, #40	; 0x28
 8013fb4:	f7ff fd28 	bl	8013a08 <ucdr_buffer_length>
 8013fb8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8013fba:	4602      	mov	r2, r0
 8013fbc:	a905      	add	r1, sp, #20
 8013fbe:	e9d3 0400 	ldrd	r0, r4, [r3]
 8013fc2:	47a0      	blx	r4
 8013fc4:	b012      	add	sp, #72	; 0x48
 8013fc6:	bd70      	pop	{r4, r5, r6, pc}

08013fc8 <uxr_init_session>:
 8013fc8:	b510      	push	{r4, lr}
 8013fca:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8014000 <uxr_init_session+0x38>
 8013fce:	2300      	movs	r3, #0
 8013fd0:	e9c0 131c 	strd	r1, r3, [r0, #112]	; 0x70
 8013fd4:	4604      	mov	r4, r0
 8013fd6:	e9c0 331e 	strd	r3, r3, [r0, #120]	; 0x78
 8013fda:	e9c0 3320 	strd	r3, r3, [r0, #128]	; 0x80
 8013fde:	e9c0 3322 	strd	r3, r3, [r0, #136]	; 0x88
 8013fe2:	e9c0 3324 	strd	r3, r3, [r0, #144]	; 0x90
 8013fe6:	ed80 7b26 	vstr	d7, [r0, #152]	; 0x98
 8013fea:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
 8013fee:	2181      	movs	r1, #129	; 0x81
 8013ff0:	f000 fe92 	bl	8014d18 <uxr_init_session_info>
 8013ff4:	f104 0008 	add.w	r0, r4, #8
 8013ff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013ffc:	f001 b802 	b.w	8015004 <uxr_init_stream_storage>
	...

08014008 <uxr_set_status_callback>:
 8014008:	e9c0 1220 	strd	r1, r2, [r0, #128]	; 0x80
 801400c:	4770      	bx	lr
 801400e:	bf00      	nop

08014010 <uxr_set_topic_callback>:
 8014010:	e9c0 1222 	strd	r1, r2, [r0, #136]	; 0x88
 8014014:	4770      	bx	lr
 8014016:	bf00      	nop

08014018 <uxr_set_request_callback>:
 8014018:	e9c0 1229 	strd	r1, r2, [r0, #164]	; 0xa4
 801401c:	4770      	bx	lr
 801401e:	bf00      	nop

08014020 <uxr_set_reply_callback>:
 8014020:	e9c0 122b 	strd	r1, r2, [r0, #172]	; 0xac
 8014024:	4770      	bx	lr
 8014026:	bf00      	nop

08014028 <uxr_create_output_best_effort_stream>:
 8014028:	b510      	push	{r4, lr}
 801402a:	b084      	sub	sp, #16
 801402c:	e9cd 2100 	strd	r2, r1, [sp]
 8014030:	4604      	mov	r4, r0
 8014032:	f000 ff5b 	bl	8014eec <uxr_session_header_offset>
 8014036:	e9dd 2100 	ldrd	r2, r1, [sp]
 801403a:	4603      	mov	r3, r0
 801403c:	f104 0008 	add.w	r0, r4, #8
 8014040:	b004      	add	sp, #16
 8014042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014046:	f001 b827 	b.w	8015098 <uxr_add_output_best_effort_buffer>
 801404a:	bf00      	nop

0801404c <uxr_create_output_reliable_stream>:
 801404c:	b510      	push	{r4, lr}
 801404e:	b088      	sub	sp, #32
 8014050:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8014054:	4604      	mov	r4, r0
 8014056:	9303      	str	r3, [sp, #12]
 8014058:	f000 ff48 	bl	8014eec <uxr_session_header_offset>
 801405c:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8014060:	9000      	str	r0, [sp, #0]
 8014062:	9905      	ldr	r1, [sp, #20]
 8014064:	f104 0008 	add.w	r0, r4, #8
 8014068:	f001 f82a 	bl	80150c0 <uxr_add_output_reliable_buffer>
 801406c:	2200      	movs	r2, #0
 801406e:	b2c3      	uxtb	r3, r0
 8014070:	f363 0207 	bfi	r2, r3, #0, #8
 8014074:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8014078:	f363 220f 	bfi	r2, r3, #8, #8
 801407c:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8014080:	f363 4217 	bfi	r2, r3, #16, #8
 8014084:	0e03      	lsrs	r3, r0, #24
 8014086:	f363 621f 	bfi	r2, r3, #24, #8
 801408a:	4610      	mov	r0, r2
 801408c:	b008      	add	sp, #32
 801408e:	bd10      	pop	{r4, pc}

08014090 <uxr_create_input_best_effort_stream>:
 8014090:	b082      	sub	sp, #8
 8014092:	3008      	adds	r0, #8
 8014094:	b002      	add	sp, #8
 8014096:	f001 b82d 	b.w	80150f4 <uxr_add_input_best_effort_buffer>
 801409a:	bf00      	nop

0801409c <uxr_create_input_reliable_stream>:
 801409c:	b510      	push	{r4, lr}
 801409e:	b084      	sub	sp, #16
 80140a0:	4c0b      	ldr	r4, [pc, #44]	; (80140d0 <uxr_create_input_reliable_stream+0x34>)
 80140a2:	9400      	str	r4, [sp, #0]
 80140a4:	3008      	adds	r0, #8
 80140a6:	f001 f83b 	bl	8015120 <uxr_add_input_reliable_buffer>
 80140aa:	2200      	movs	r2, #0
 80140ac:	b2c3      	uxtb	r3, r0
 80140ae:	f363 0207 	bfi	r2, r3, #0, #8
 80140b2:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80140b6:	f363 220f 	bfi	r2, r3, #8, #8
 80140ba:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80140be:	f363 4217 	bfi	r2, r3, #16, #8
 80140c2:	0e03      	lsrs	r3, r0, #24
 80140c4:	f363 621f 	bfi	r2, r3, #24, #8
 80140c8:	4610      	mov	r0, r2
 80140ca:	b004      	add	sp, #16
 80140cc:	bd10      	pop	{r4, pc}
 80140ce:	bf00      	nop
 80140d0:	08013ead 	.word	0x08013ead

080140d4 <uxr_epoch_nanos>:
 80140d4:	b510      	push	{r4, lr}
 80140d6:	4604      	mov	r4, r0
 80140d8:	f001 f8d8 	bl	801528c <uxr_nanos>
 80140dc:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	; 0x98
 80140e0:	1ac0      	subs	r0, r0, r3
 80140e2:	eb61 0102 	sbc.w	r1, r1, r2
 80140e6:	bd10      	pop	{r4, pc}

080140e8 <uxr_flash_output_streams>:
 80140e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80140ec:	7e03      	ldrb	r3, [r0, #24]
 80140ee:	b084      	sub	sp, #16
 80140f0:	4604      	mov	r4, r0
 80140f2:	2b00      	cmp	r3, #0
 80140f4:	d035      	beq.n	8014162 <uxr_flash_output_streams+0x7a>
 80140f6:	f04f 0900 	mov.w	r9, #0
 80140fa:	4648      	mov	r0, r9
 80140fc:	f10d 0802 	add.w	r8, sp, #2
 8014100:	af03      	add	r7, sp, #12
 8014102:	ae02      	add	r6, sp, #8
 8014104:	e006      	b.n	8014114 <uxr_flash_output_streams+0x2c>
 8014106:	7e23      	ldrb	r3, [r4, #24]
 8014108:	f109 0901 	add.w	r9, r9, #1
 801410c:	fa5f f089 	uxtb.w	r0, r9
 8014110:	4283      	cmp	r3, r0
 8014112:	d926      	bls.n	8014162 <uxr_flash_output_streams+0x7a>
 8014114:	2201      	movs	r2, #1
 8014116:	4611      	mov	r1, r2
 8014118:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 801411c:	f000 ff1e 	bl	8014f5c <uxr_stream_id>
 8014120:	3508      	adds	r5, #8
 8014122:	4684      	mov	ip, r0
 8014124:	4643      	mov	r3, r8
 8014126:	463a      	mov	r2, r7
 8014128:	4631      	mov	r1, r6
 801412a:	4628      	mov	r0, r5
 801412c:	f8cd c004 	str.w	ip, [sp, #4]
 8014130:	f005 f846 	bl	80191c0 <uxr_prepare_best_effort_buffer_to_send>
 8014134:	2800      	cmp	r0, #0
 8014136:	d0e6      	beq.n	8014106 <uxr_flash_output_streams+0x1e>
 8014138:	9b02      	ldr	r3, [sp, #8]
 801413a:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 801413e:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8014142:	4620      	mov	r0, r4
 8014144:	f000 fe7c 	bl	8014e40 <uxr_stamp_session_header>
 8014148:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801414a:	9a03      	ldr	r2, [sp, #12]
 801414c:	685d      	ldr	r5, [r3, #4]
 801414e:	6818      	ldr	r0, [r3, #0]
 8014150:	9902      	ldr	r1, [sp, #8]
 8014152:	47a8      	blx	r5
 8014154:	f109 0901 	add.w	r9, r9, #1
 8014158:	7e23      	ldrb	r3, [r4, #24]
 801415a:	fa5f f089 	uxtb.w	r0, r9
 801415e:	4283      	cmp	r3, r0
 8014160:	d8d8      	bhi.n	8014114 <uxr_flash_output_streams+0x2c>
 8014162:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8014166:	b38b      	cbz	r3, 80141cc <uxr_flash_output_streams+0xe4>
 8014168:	f04f 0900 	mov.w	r9, #0
 801416c:	f10d 0802 	add.w	r8, sp, #2
 8014170:	af03      	add	r7, sp, #12
 8014172:	ae02      	add	r6, sp, #8
 8014174:	4648      	mov	r0, r9
 8014176:	2201      	movs	r2, #1
 8014178:	2102      	movs	r1, #2
 801417a:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 801417e:	f000 feed 	bl	8014f5c <uxr_stream_id>
 8014182:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8014186:	3520      	adds	r5, #32
 8014188:	9001      	str	r0, [sp, #4]
 801418a:	e00d      	b.n	80141a8 <uxr_flash_output_streams+0xc0>
 801418c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8014190:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8014194:	9b02      	ldr	r3, [sp, #8]
 8014196:	f000 fe53 	bl	8014e40 <uxr_stamp_session_header>
 801419a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801419c:	9a03      	ldr	r2, [sp, #12]
 801419e:	f8d3 a004 	ldr.w	sl, [r3, #4]
 80141a2:	9902      	ldr	r1, [sp, #8]
 80141a4:	6818      	ldr	r0, [r3, #0]
 80141a6:	47d0      	blx	sl
 80141a8:	4643      	mov	r3, r8
 80141aa:	463a      	mov	r2, r7
 80141ac:	4631      	mov	r1, r6
 80141ae:	4628      	mov	r0, r5
 80141b0:	f005 fa12 	bl	80195d8 <uxr_prepare_next_reliable_buffer_to_send>
 80141b4:	4603      	mov	r3, r0
 80141b6:	4620      	mov	r0, r4
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d1e7      	bne.n	801418c <uxr_flash_output_streams+0xa4>
 80141bc:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 80141c0:	f109 0901 	add.w	r9, r9, #1
 80141c4:	fa5f f089 	uxtb.w	r0, r9
 80141c8:	4283      	cmp	r3, r0
 80141ca:	d8d4      	bhi.n	8014176 <uxr_flash_output_streams+0x8e>
 80141cc:	b004      	add	sp, #16
 80141ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80141d2:	bf00      	nop

080141d4 <read_submessage_info>:
 80141d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141d8:	460d      	mov	r5, r1
 80141da:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 80141de:	4669      	mov	r1, sp
 80141e0:	4607      	mov	r7, r0
 80141e2:	4628      	mov	r0, r5
 80141e4:	f001 feee 	bl	8015fc4 <uxr_deserialize_BaseObjectReply>
 80141e8:	a902      	add	r1, sp, #8
 80141ea:	4604      	mov	r4, r0
 80141ec:	4628      	mov	r0, r5
 80141ee:	f89d 8005 	ldrb.w	r8, [sp, #5]
 80141f2:	f7fd fe95 	bl	8011f20 <ucdr_deserialize_bool>
 80141f6:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80141fa:	4004      	ands	r4, r0
 80141fc:	b2e4      	uxtb	r4, r4
 80141fe:	b95b      	cbnz	r3, 8014218 <read_submessage_info+0x44>
 8014200:	a987      	add	r1, sp, #540	; 0x21c
 8014202:	4628      	mov	r0, r5
 8014204:	f7fd fe8c 	bl	8011f20 <ucdr_deserialize_bool>
 8014208:	f89d 321c 	ldrb.w	r3, [sp, #540]	; 0x21c
 801420c:	4606      	mov	r6, r0
 801420e:	b94b      	cbnz	r3, 8014224 <read_submessage_info+0x50>
 8014210:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 8014214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014218:	a903      	add	r1, sp, #12
 801421a:	4628      	mov	r0, r5
 801421c:	f001 fd7a 	bl	8015d14 <uxr_deserialize_ObjectVariant>
 8014220:	4004      	ands	r4, r0
 8014222:	e7ed      	b.n	8014200 <read_submessage_info+0x2c>
 8014224:	a988      	add	r1, sp, #544	; 0x220
 8014226:	4628      	mov	r0, r5
 8014228:	f7fd fea8 	bl	8011f7c <ucdr_deserialize_uint8_t>
 801422c:	4234      	tst	r4, r6
 801422e:	d0ef      	beq.n	8014210 <read_submessage_info+0x3c>
 8014230:	2800      	cmp	r0, #0
 8014232:	d0ed      	beq.n	8014210 <read_submessage_info+0x3c>
 8014234:	f89d 3220 	ldrb.w	r3, [sp, #544]	; 0x220
 8014238:	2b0d      	cmp	r3, #13
 801423a:	d1e9      	bne.n	8014210 <read_submessage_info+0x3c>
 801423c:	a98a      	add	r1, sp, #552	; 0x228
 801423e:	4628      	mov	r0, r5
 8014240:	f7fe fc42 	bl	8012ac8 <ucdr_deserialize_int16_t>
 8014244:	b140      	cbz	r0, 8014258 <read_submessage_info+0x84>
 8014246:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	; 0x228
 801424a:	2b00      	cmp	r3, #0
 801424c:	dd07      	ble.n	801425e <read_submessage_info+0x8a>
 801424e:	f1b8 0f00 	cmp.w	r8, #0
 8014252:	bf14      	ite	ne
 8014254:	2001      	movne	r0, #1
 8014256:	2002      	moveq	r0, #2
 8014258:	f887 00b5 	strb.w	r0, [r7, #181]	; 0xb5
 801425c:	e7d8      	b.n	8014210 <read_submessage_info+0x3c>
 801425e:	2000      	movs	r0, #0
 8014260:	e7fa      	b.n	8014258 <read_submessage_info+0x84>
 8014262:	bf00      	nop

08014264 <read_submessage_list>:
 8014264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014268:	b097      	sub	sp, #92	; 0x5c
 801426a:	4ec1      	ldr	r6, [pc, #772]	; (8014570 <read_submessage_list+0x30c>)
 801426c:	9209      	str	r2, [sp, #36]	; 0x24
 801426e:	4604      	mov	r4, r0
 8014270:	460d      	mov	r5, r1
 8014272:	f04f 0801 	mov.w	r8, #1
 8014276:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 801427a:	aa0c      	add	r2, sp, #48	; 0x30
 801427c:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 8014280:	4628      	mov	r0, r5
 8014282:	f000 ffbd 	bl	8015200 <uxr_read_submessage_header>
 8014286:	2800      	cmp	r0, #0
 8014288:	f000 813e 	beq.w	8014508 <read_submessage_list+0x2a4>
 801428c:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 8014290:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
 8014294:	3b02      	subs	r3, #2
 8014296:	2b0d      	cmp	r3, #13
 8014298:	d8ed      	bhi.n	8014276 <read_submessage_list+0x12>
 801429a:	a101      	add	r1, pc, #4	; (adr r1, 80142a0 <read_submessage_list+0x3c>)
 801429c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80142a0:	080144ff 	.word	0x080144ff
 80142a4:	08014277 	.word	0x08014277
 80142a8:	080144ef 	.word	0x080144ef
 80142ac:	0801448d 	.word	0x0801448d
 80142b0:	08014483 	.word	0x08014483
 80142b4:	08014277 	.word	0x08014277
 80142b8:	08014277 	.word	0x08014277
 80142bc:	080143e3 	.word	0x080143e3
 80142c0:	08014373 	.word	0x08014373
 80142c4:	08014333 	.word	0x08014333
 80142c8:	08014277 	.word	0x08014277
 80142cc:	08014277 	.word	0x08014277
 80142d0:	08014277 	.word	0x08014277
 80142d4:	080142d9 	.word	0x080142d9
 80142d8:	a910      	add	r1, sp, #64	; 0x40
 80142da:	4628      	mov	r0, r5
 80142dc:	f002 f896 	bl	801640c <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 80142e0:	f8d4 9090 	ldr.w	r9, [r4, #144]	; 0x90
 80142e4:	f1b9 0f00 	cmp.w	r9, #0
 80142e8:	f000 8116 	beq.w	8014518 <read_submessage_list+0x2b4>
 80142ec:	f000 ffce 	bl	801528c <uxr_nanos>
 80142f0:	9f15      	ldr	r7, [sp, #84]	; 0x54
 80142f2:	4602      	mov	r2, r0
 80142f4:	460b      	mov	r3, r1
 80142f6:	9814      	ldr	r0, [sp, #80]	; 0x50
 80142f8:	2100      	movs	r1, #0
 80142fa:	468c      	mov	ip, r1
 80142fc:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8014300:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8014304:	9810      	ldr	r0, [sp, #64]	; 0x40
 8014306:	9f11      	ldr	r7, [sp, #68]	; 0x44
 8014308:	468c      	mov	ip, r1
 801430a:	fbc0 7c06 	smlal	r7, ip, r0, r6
 801430e:	46e2      	mov	sl, ip
 8014310:	46bc      	mov	ip, r7
 8014312:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	; 0x48
 8014316:	fbc0 7106 	smlal	r7, r1, r0, r6
 801431a:	e9cd ca02 	strd	ip, sl, [sp, #8]
 801431e:	e9cd 7100 	strd	r7, r1, [sp]
 8014322:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8014326:	9106      	str	r1, [sp, #24]
 8014328:	4620      	mov	r0, r4
 801432a:	47c8      	blx	r9
 801432c:	f884 80a0 	strb.w	r8, [r4, #160]	; 0xa0
 8014330:	e7a1      	b.n	8014276 <read_submessage_list+0x12>
 8014332:	a910      	add	r1, sp, #64	; 0x40
 8014334:	4628      	mov	r0, r5
 8014336:	f002 f857 	bl	80163e8 <uxr_deserialize_HEARTBEAT_Payload>
 801433a:	2100      	movs	r1, #0
 801433c:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8014340:	f000 fe36 	bl	8014fb0 <uxr_stream_id_from_raw>
 8014344:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8014348:	900f      	str	r0, [sp, #60]	; 0x3c
 801434a:	4639      	mov	r1, r7
 801434c:	f104 0008 	add.w	r0, r4, #8
 8014350:	f000 ff1c 	bl	801518c <uxr_get_input_reliable_stream>
 8014354:	2800      	cmp	r0, #0
 8014356:	d08e      	beq.n	8014276 <read_submessage_list+0x12>
 8014358:	f8bd 1040 	ldrh.w	r1, [sp, #64]	; 0x40
 801435c:	f8bd 2042 	ldrh.w	r2, [sp, #66]	; 0x42
 8014360:	f004 fe9c 	bl	801909c <uxr_process_heartbeat>
 8014364:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 8014368:	463a      	mov	r2, r7
 801436a:	4620      	mov	r0, r4
 801436c:	f7ff fdf6 	bl	8013f5c <write_submessage_acknack.isra.0>
 8014370:	e781      	b.n	8014276 <read_submessage_list+0x12>
 8014372:	a910      	add	r1, sp, #64	; 0x40
 8014374:	4628      	mov	r0, r5
 8014376:	f002 f80f 	bl	8016398 <uxr_deserialize_ACKNACK_Payload>
 801437a:	2100      	movs	r1, #0
 801437c:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8014380:	f000 fe16 	bl	8014fb0 <uxr_stream_id_from_raw>
 8014384:	900d      	str	r0, [sp, #52]	; 0x34
 8014386:	f3c0 2107 	ubfx	r1, r0, #8, #8
 801438a:	f104 0008 	add.w	r0, r4, #8
 801438e:	f000 fee9 	bl	8015164 <uxr_get_output_reliable_stream>
 8014392:	4607      	mov	r7, r0
 8014394:	2800      	cmp	r0, #0
 8014396:	f43f af6e 	beq.w	8014276 <read_submessage_list+0x12>
 801439a:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 801439e:	f89d 1043 	ldrb.w	r1, [sp, #67]	; 0x43
 80143a2:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
 80143a6:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 80143aa:	b289      	uxth	r1, r1
 80143ac:	f005 f9be 	bl	801972c <uxr_process_acknack>
 80143b0:	4638      	mov	r0, r7
 80143b2:	f005 f97b 	bl	80196ac <uxr_begin_output_nack_buffer_it>
 80143b6:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 80143ba:	f8ad 0032 	strh.w	r0, [sp, #50]	; 0x32
 80143be:	e006      	b.n	80143ce <read_submessage_list+0x16a>
 80143c0:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80143c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80143c4:	f8d3 9004 	ldr.w	r9, [r3, #4]
 80143c8:	990e      	ldr	r1, [sp, #56]	; 0x38
 80143ca:	6818      	ldr	r0, [r3, #0]
 80143cc:	47c8      	blx	r9
 80143ce:	f10d 0332 	add.w	r3, sp, #50	; 0x32
 80143d2:	aa0f      	add	r2, sp, #60	; 0x3c
 80143d4:	4651      	mov	r1, sl
 80143d6:	4638      	mov	r0, r7
 80143d8:	f005 f96a 	bl	80196b0 <uxr_next_reliable_nack_buffer_to_send>
 80143dc:	2800      	cmp	r0, #0
 80143de:	d1ef      	bne.n	80143c0 <read_submessage_list+0x15c>
 80143e0:	e749      	b.n	8014276 <read_submessage_list+0x12>
 80143e2:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 80143e6:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 80143ea:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 80143ee:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 80143f2:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
 80143f6:	4651      	mov	r1, sl
 80143f8:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 80143fc:	f8bd 7030 	ldrh.w	r7, [sp, #48]	; 0x30
 8014400:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
 8014404:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
 8014408:	4628      	mov	r0, r5
 801440a:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 801440e:	f001 fd23 	bl	8015e58 <uxr_deserialize_BaseObjectRequest>
 8014412:	4650      	mov	r0, sl
 8014414:	a90f      	add	r1, sp, #60	; 0x3c
 8014416:	f10d 0232 	add.w	r2, sp, #50	; 0x32
 801441a:	f000 fd8d 	bl	8014f38 <uxr_parse_base_object_request>
 801441e:	f8d4 b080 	ldr.w	fp, [r4, #128]	; 0x80
 8014422:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8014424:	f8bd a032 	ldrh.w	sl, [sp, #50]	; 0x32
 8014428:	9110      	str	r1, [sp, #64]	; 0x40
 801442a:	3f04      	subs	r7, #4
 801442c:	f009 090e 	and.w	r9, r9, #14
 8014430:	b2bf      	uxth	r7, r7
 8014432:	f1bb 0f00 	cmp.w	fp, #0
 8014436:	d006      	beq.n	8014446 <read_submessage_list+0x1e2>
 8014438:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 801443c:	9300      	str	r3, [sp, #0]
 801443e:	4652      	mov	r2, sl
 8014440:	2300      	movs	r3, #0
 8014442:	4620      	mov	r0, r4
 8014444:	47d8      	blx	fp
 8014446:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8014448:	b16a      	cbz	r2, 8014466 <read_submessage_list+0x202>
 801444a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 801444c:	2100      	movs	r1, #0
 801444e:	3802      	subs	r0, #2
 8014450:	e002      	b.n	8014458 <read_submessage_list+0x1f4>
 8014452:	3101      	adds	r1, #1
 8014454:	4291      	cmp	r1, r2
 8014456:	d006      	beq.n	8014466 <read_submessage_list+0x202>
 8014458:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 801445c:	4553      	cmp	r3, sl
 801445e:	d1f8      	bne.n	8014452 <read_submessage_list+0x1ee>
 8014460:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8014462:	2200      	movs	r2, #0
 8014464:	545a      	strb	r2, [r3, r1]
 8014466:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
 801446a:	9102      	str	r1, [sp, #8]
 801446c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801446e:	9101      	str	r1, [sp, #4]
 8014470:	990d      	ldr	r1, [sp, #52]	; 0x34
 8014472:	9100      	str	r1, [sp, #0]
 8014474:	464b      	mov	r3, r9
 8014476:	463a      	mov	r2, r7
 8014478:	4629      	mov	r1, r5
 801447a:	4620      	mov	r0, r4
 801447c:	f005 f9da 	bl	8019834 <read_submessage_format>
 8014480:	e6f9      	b.n	8014276 <read_submessage_list+0x12>
 8014482:	4629      	mov	r1, r5
 8014484:	4620      	mov	r0, r4
 8014486:	f7ff fea5 	bl	80141d4 <read_submessage_info>
 801448a:	e6f4      	b.n	8014276 <read_submessage_list+0x12>
 801448c:	2a00      	cmp	r2, #0
 801448e:	d03e      	beq.n	801450e <read_submessage_list+0x2aa>
 8014490:	a910      	add	r1, sp, #64	; 0x40
 8014492:	4628      	mov	r0, r5
 8014494:	f001 fedc 	bl	8016250 <uxr_deserialize_STATUS_Payload>
 8014498:	a90e      	add	r1, sp, #56	; 0x38
 801449a:	aa0d      	add	r2, sp, #52	; 0x34
 801449c:	a810      	add	r0, sp, #64	; 0x40
 801449e:	f000 fd4b 	bl	8014f38 <uxr_parse_base_object_request>
 80144a2:	f8d4 a080 	ldr.w	sl, [r4, #128]	; 0x80
 80144a6:	990e      	ldr	r1, [sp, #56]	; 0x38
 80144a8:	f89d 9044 	ldrb.w	r9, [sp, #68]	; 0x44
 80144ac:	f8bd 7034 	ldrh.w	r7, [sp, #52]	; 0x34
 80144b0:	910f      	str	r1, [sp, #60]	; 0x3c
 80144b2:	f1ba 0f00 	cmp.w	sl, #0
 80144b6:	d006      	beq.n	80144c6 <read_submessage_list+0x262>
 80144b8:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 80144bc:	9300      	str	r3, [sp, #0]
 80144be:	463a      	mov	r2, r7
 80144c0:	464b      	mov	r3, r9
 80144c2:	4620      	mov	r0, r4
 80144c4:	47d0      	blx	sl
 80144c6:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80144c8:	2a00      	cmp	r2, #0
 80144ca:	f43f aed4 	beq.w	8014276 <read_submessage_list+0x12>
 80144ce:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80144d0:	2100      	movs	r1, #0
 80144d2:	3802      	subs	r0, #2
 80144d4:	e003      	b.n	80144de <read_submessage_list+0x27a>
 80144d6:	3101      	adds	r1, #1
 80144d8:	4291      	cmp	r1, r2
 80144da:	f43f aecc 	beq.w	8014276 <read_submessage_list+0x12>
 80144de:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 80144e2:	42bb      	cmp	r3, r7
 80144e4:	d1f7      	bne.n	80144d6 <read_submessage_list+0x272>
 80144e6:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80144e8:	f803 9001 	strb.w	r9, [r3, r1]
 80144ec:	e6c3      	b.n	8014276 <read_submessage_list+0x12>
 80144ee:	2a00      	cmp	r2, #0
 80144f0:	f47f aec1 	bne.w	8014276 <read_submessage_list+0x12>
 80144f4:	4629      	mov	r1, r5
 80144f6:	4620      	mov	r0, r4
 80144f8:	f000 fc64 	bl	8014dc4 <uxr_read_create_session_status>
 80144fc:	e6bb      	b.n	8014276 <read_submessage_list+0x12>
 80144fe:	4629      	mov	r1, r5
 8014500:	4620      	mov	r0, r4
 8014502:	f7ff fcf5 	bl	8013ef0 <read_submessage_get_info>
 8014506:	e6b6      	b.n	8014276 <read_submessage_list+0x12>
 8014508:	b017      	add	sp, #92	; 0x5c
 801450a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801450e:	4629      	mov	r1, r5
 8014510:	4620      	mov	r0, r4
 8014512:	f000 fc63 	bl	8014ddc <uxr_read_delete_session_status>
 8014516:	e6ae      	b.n	8014276 <read_submessage_list+0x12>
 8014518:	f000 feb8 	bl	801528c <uxr_nanos>
 801451c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801451e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8014520:	464f      	mov	r7, r9
 8014522:	fbc3 2706 	smlal	r2, r7, r3, r6
 8014526:	1812      	adds	r2, r2, r0
 8014528:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801452a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 801452c:	eb47 0101 	adc.w	r1, r7, r1
 8014530:	464f      	mov	r7, r9
 8014532:	fbc3 0706 	smlal	r0, r7, r3, r6
 8014536:	463b      	mov	r3, r7
 8014538:	4684      	mov	ip, r0
 801453a:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	; 0x40
 801453e:	fbc7 0906 	smlal	r0, r9, r7, r6
 8014542:	eb1c 0c00 	adds.w	ip, ip, r0
 8014546:	464f      	mov	r7, r9
 8014548:	eb43 0307 	adc.w	r3, r3, r7
 801454c:	ebb2 0c0c 	subs.w	ip, r2, ip
 8014550:	eb61 0303 	sbc.w	r3, r1, r3
 8014554:	0fda      	lsrs	r2, r3, #31
 8014556:	eb12 020c 	adds.w	r2, r2, ip
 801455a:	f143 0300 	adc.w	r3, r3, #0
 801455e:	0852      	lsrs	r2, r2, #1
 8014560:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8014564:	105b      	asrs	r3, r3, #1
 8014566:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
 801456a:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
 801456e:	e6dd      	b.n	801432c <read_submessage_list+0xc8>
 8014570:	3b9aca00 	.word	0x3b9aca00

08014574 <listen_message_reliably>:
 8014574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014578:	1e0b      	subs	r3, r1, #0
 801457a:	b09d      	sub	sp, #116	; 0x74
 801457c:	bfb8      	it	lt
 801457e:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8014582:	4680      	mov	r8, r0
 8014584:	9305      	str	r3, [sp, #20]
 8014586:	f000 fe67 	bl	8015258 <uxr_millis>
 801458a:	f898 2048 	ldrb.w	r2, [r8, #72]	; 0x48
 801458e:	4681      	mov	r9, r0
 8014590:	2a00      	cmp	r2, #0
 8014592:	f000 80a1 	beq.w	80146d8 <listen_message_reliably+0x164>
 8014596:	2600      	movs	r6, #0
 8014598:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801459c:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80145a0:	9303      	str	r3, [sp, #12]
 80145a2:	4630      	mov	r0, r6
 80145a4:	460f      	mov	r7, r1
 80145a6:	e00f      	b.n	80145c8 <listen_message_reliably+0x54>
 80145a8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80145ac:	9903      	ldr	r1, [sp, #12]
 80145ae:	455a      	cmp	r2, fp
 80145b0:	f106 0601 	add.w	r6, r6, #1
 80145b4:	eb73 0101 	sbcs.w	r1, r3, r1
 80145b8:	b2f0      	uxtb	r0, r6
 80145ba:	da01      	bge.n	80145c0 <listen_message_reliably+0x4c>
 80145bc:	4693      	mov	fp, r2
 80145be:	9303      	str	r3, [sp, #12]
 80145c0:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 80145c4:	4283      	cmp	r3, r0
 80145c6:	d960      	bls.n	801468a <listen_message_reliably+0x116>
 80145c8:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 80145cc:	2102      	movs	r1, #2
 80145ce:	2201      	movs	r2, #1
 80145d0:	f000 fcc4 	bl	8014f5c <uxr_stream_id>
 80145d4:	00e4      	lsls	r4, r4, #3
 80145d6:	f104 0520 	add.w	r5, r4, #32
 80145da:	4445      	add	r5, r8
 80145dc:	4601      	mov	r1, r0
 80145de:	463b      	mov	r3, r7
 80145e0:	464a      	mov	r2, r9
 80145e2:	4628      	mov	r0, r5
 80145e4:	9109      	str	r1, [sp, #36]	; 0x24
 80145e6:	f005 f837 	bl	8019658 <uxr_update_output_stream_heartbeat_timestamp>
 80145ea:	eb08 0304 	add.w	r3, r8, r4
 80145ee:	2800      	cmp	r0, #0
 80145f0:	d0da      	beq.n	80145a8 <listen_message_reliably+0x34>
 80145f2:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 80145f6:	f89d 5025 	ldrb.w	r5, [sp, #37]	; 0x25
 80145fa:	9304      	str	r3, [sp, #16]
 80145fc:	4640      	mov	r0, r8
 80145fe:	f000 fc75 	bl	8014eec <uxr_session_header_offset>
 8014602:	3501      	adds	r5, #1
 8014604:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8014608:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 801460c:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8014610:	2300      	movs	r3, #0
 8014612:	2211      	movs	r2, #17
 8014614:	9000      	str	r0, [sp, #0]
 8014616:	a90c      	add	r1, sp, #48	; 0x30
 8014618:	4650      	mov	r0, sl
 801461a:	f7ff f9b7 	bl	801398c <ucdr_init_buffer_origin_offset>
 801461e:	2300      	movs	r3, #0
 8014620:	2205      	movs	r2, #5
 8014622:	210b      	movs	r1, #11
 8014624:	4650      	mov	r0, sl
 8014626:	f000 fdd1 	bl	80151cc <uxr_buffer_submessage_header>
 801462a:	8968      	ldrh	r0, [r5, #10]
 801462c:	2101      	movs	r1, #1
 801462e:	f005 f9cb 	bl	80199c8 <uxr_seq_num_add>
 8014632:	892b      	ldrh	r3, [r5, #8]
 8014634:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 8014638:	4602      	mov	r2, r0
 801463a:	9b04      	ldr	r3, [sp, #16]
 801463c:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 8014640:	a90a      	add	r1, sp, #40	; 0x28
 8014642:	4650      	mov	r0, sl
 8014644:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8014648:	f001 feba 	bl	80163c0 <uxr_serialize_HEARTBEAT_Payload>
 801464c:	2200      	movs	r2, #0
 801464e:	4611      	mov	r1, r2
 8014650:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014652:	4640      	mov	r0, r8
 8014654:	f000 fbf4 	bl	8014e40 <uxr_stamp_session_header>
 8014658:	4650      	mov	r0, sl
 801465a:	f7ff f9d5 	bl	8013a08 <ucdr_buffer_length>
 801465e:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8014662:	4602      	mov	r2, r0
 8014664:	a90c      	add	r1, sp, #48	; 0x30
 8014666:	e9d3 0500 	ldrd	r0, r5, [r3]
 801466a:	4444      	add	r4, r8
 801466c:	47a8      	blx	r5
 801466e:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 8014672:	9903      	ldr	r1, [sp, #12]
 8014674:	455a      	cmp	r2, fp
 8014676:	f106 0601 	add.w	r6, r6, #1
 801467a:	eb73 0101 	sbcs.w	r1, r3, r1
 801467e:	b2f0      	uxtb	r0, r6
 8014680:	db9c      	blt.n	80145bc <listen_message_reliably+0x48>
 8014682:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 8014686:	4283      	cmp	r3, r0
 8014688:	d89e      	bhi.n	80145c8 <listen_message_reliably+0x54>
 801468a:	9a03      	ldr	r2, [sp, #12]
 801468c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8014690:	429a      	cmp	r2, r3
 8014692:	bf08      	it	eq
 8014694:	f1bb 3fff 	cmpeq.w	fp, #4294967295	; 0xffffffff
 8014698:	d01e      	beq.n	80146d8 <listen_message_reliably+0x164>
 801469a:	ebab 0309 	sub.w	r3, fp, r9
 801469e:	9905      	ldr	r1, [sp, #20]
 80146a0:	f8d8 2070 	ldr.w	r2, [r8, #112]	; 0x70
 80146a4:	2b00      	cmp	r3, #0
 80146a6:	bf08      	it	eq
 80146a8:	2301      	moveq	r3, #1
 80146aa:	4299      	cmp	r1, r3
 80146ac:	bfa8      	it	ge
 80146ae:	4619      	movge	r1, r3
 80146b0:	6894      	ldr	r4, [r2, #8]
 80146b2:	6810      	ldr	r0, [r2, #0]
 80146b4:	4689      	mov	r9, r1
 80146b6:	460b      	mov	r3, r1
 80146b8:	aa08      	add	r2, sp, #32
 80146ba:	a907      	add	r1, sp, #28
 80146bc:	47a0      	blx	r4
 80146be:	b968      	cbnz	r0, 80146dc <listen_message_reliably+0x168>
 80146c0:	9b05      	ldr	r3, [sp, #20]
 80146c2:	eba3 0309 	sub.w	r3, r3, r9
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	9305      	str	r3, [sp, #20]
 80146ca:	f73f af5c 	bgt.w	8014586 <listen_message_reliably+0x12>
 80146ce:	4604      	mov	r4, r0
 80146d0:	4620      	mov	r0, r4
 80146d2:	b01d      	add	sp, #116	; 0x74
 80146d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146d8:	9b05      	ldr	r3, [sp, #20]
 80146da:	e7e0      	b.n	801469e <listen_message_reliably+0x12a>
 80146dc:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80146e0:	4604      	mov	r4, r0
 80146e2:	a80c      	add	r0, sp, #48	; 0x30
 80146e4:	f7ff f964 	bl	80139b0 <ucdr_init_buffer>
 80146e8:	2500      	movs	r5, #0
 80146ea:	f10d 031a 	add.w	r3, sp, #26
 80146ee:	aa06      	add	r2, sp, #24
 80146f0:	a90c      	add	r1, sp, #48	; 0x30
 80146f2:	4640      	mov	r0, r8
 80146f4:	f88d 5018 	strb.w	r5, [sp, #24]
 80146f8:	f000 fbb6 	bl	8014e68 <uxr_read_session_header>
 80146fc:	b918      	cbnz	r0, 8014706 <listen_message_reliably+0x192>
 80146fe:	4620      	mov	r0, r4
 8014700:	b01d      	add	sp, #116	; 0x74
 8014702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014706:	4629      	mov	r1, r5
 8014708:	f89d 0018 	ldrb.w	r0, [sp, #24]
 801470c:	f000 fc50 	bl	8014fb0 <uxr_stream_id_from_raw>
 8014710:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8014714:	2d01      	cmp	r5, #1
 8014716:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 801471a:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 801471e:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8014722:	d04b      	beq.n	80147bc <listen_message_reliably+0x248>
 8014724:	2d02      	cmp	r5, #2
 8014726:	d00f      	beq.n	8014748 <listen_message_reliably+0x1d4>
 8014728:	2d00      	cmp	r5, #0
 801472a:	d1e8      	bne.n	80146fe <listen_message_reliably+0x18a>
 801472c:	4629      	mov	r1, r5
 801472e:	4628      	mov	r0, r5
 8014730:	f000 fc3e 	bl	8014fb0 <uxr_stream_id_from_raw>
 8014734:	a90c      	add	r1, sp, #48	; 0x30
 8014736:	4602      	mov	r2, r0
 8014738:	4640      	mov	r0, r8
 801473a:	920a      	str	r2, [sp, #40]	; 0x28
 801473c:	f7ff fd92 	bl	8014264 <read_submessage_list>
 8014740:	4620      	mov	r0, r4
 8014742:	b01d      	add	sp, #116	; 0x74
 8014744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014748:	4631      	mov	r1, r6
 801474a:	f108 0008 	add.w	r0, r8, #8
 801474e:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 8014752:	f000 fd1b 	bl	801518c <uxr_get_input_reliable_stream>
 8014756:	4607      	mov	r7, r0
 8014758:	b338      	cbz	r0, 80147aa <listen_message_reliably+0x236>
 801475a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801475c:	9203      	str	r2, [sp, #12]
 801475e:	a80c      	add	r0, sp, #48	; 0x30
 8014760:	f7ff f956 	bl	8013a10 <ucdr_buffer_remaining>
 8014764:	4603      	mov	r3, r0
 8014766:	f10d 0019 	add.w	r0, sp, #25
 801476a:	9000      	str	r0, [sp, #0]
 801476c:	9a03      	ldr	r2, [sp, #12]
 801476e:	4651      	mov	r1, sl
 8014770:	4638      	mov	r0, r7
 8014772:	f004 fb99 	bl	8018ea8 <uxr_receive_reliable_message>
 8014776:	b1c0      	cbz	r0, 80147aa <listen_message_reliably+0x236>
 8014778:	f89d 3019 	ldrb.w	r3, [sp, #25]
 801477c:	b393      	cbz	r3, 80147e4 <listen_message_reliably+0x270>
 801477e:	ad14      	add	r5, sp, #80	; 0x50
 8014780:	f04f 0a02 	mov.w	sl, #2
 8014784:	e00a      	b.n	801479c <listen_message_reliably+0x228>
 8014786:	f88d 9028 	strb.w	r9, [sp, #40]	; 0x28
 801478a:	f88d 6029 	strb.w	r6, [sp, #41]	; 0x29
 801478e:	f88d a02a 	strb.w	sl, [sp, #42]	; 0x2a
 8014792:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014794:	4629      	mov	r1, r5
 8014796:	4640      	mov	r0, r8
 8014798:	f7ff fd64 	bl	8014264 <read_submessage_list>
 801479c:	2204      	movs	r2, #4
 801479e:	4629      	mov	r1, r5
 80147a0:	4638      	mov	r0, r7
 80147a2:	f004 fc01 	bl	8018fa8 <uxr_next_input_reliable_buffer_available>
 80147a6:	2800      	cmp	r0, #0
 80147a8:	d1ed      	bne.n	8014786 <listen_message_reliably+0x212>
 80147aa:	4640      	mov	r0, r8
 80147ac:	4632      	mov	r2, r6
 80147ae:	4649      	mov	r1, r9
 80147b0:	f7ff fbd4 	bl	8013f5c <write_submessage_acknack.isra.0>
 80147b4:	4620      	mov	r0, r4
 80147b6:	b01d      	add	sp, #116	; 0x74
 80147b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147bc:	4631      	mov	r1, r6
 80147be:	f108 0008 	add.w	r0, r8, #8
 80147c2:	f000 fcd9 	bl	8015178 <uxr_get_input_best_effort_stream>
 80147c6:	2800      	cmp	r0, #0
 80147c8:	d099      	beq.n	80146fe <listen_message_reliably+0x18a>
 80147ca:	4651      	mov	r1, sl
 80147cc:	f004 fad8 	bl	8018d80 <uxr_receive_best_effort_message>
 80147d0:	2800      	cmp	r0, #0
 80147d2:	d094      	beq.n	80146fe <listen_message_reliably+0x18a>
 80147d4:	f88d 502a 	strb.w	r5, [sp, #42]	; 0x2a
 80147d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80147da:	a90c      	add	r1, sp, #48	; 0x30
 80147dc:	4640      	mov	r0, r8
 80147de:	f7ff fd41 	bl	8014264 <read_submessage_list>
 80147e2:	e78c      	b.n	80146fe <listen_message_reliably+0x18a>
 80147e4:	f88d 502a 	strb.w	r5, [sp, #42]	; 0x2a
 80147e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80147ea:	a90c      	add	r1, sp, #48	; 0x30
 80147ec:	4640      	mov	r0, r8
 80147ee:	f7ff fd39 	bl	8014264 <read_submessage_list>
 80147f2:	e7c4      	b.n	801477e <listen_message_reliably+0x20a>

080147f4 <uxr_run_session_until_confirm_delivery>:
 80147f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147f8:	4606      	mov	r6, r0
 80147fa:	460d      	mov	r5, r1
 80147fc:	f000 fd2c 	bl	8015258 <uxr_millis>
 8014800:	4607      	mov	r7, r0
 8014802:	4630      	mov	r0, r6
 8014804:	f7ff fc70 	bl	80140e8 <uxr_flash_output_streams>
 8014808:	2d00      	cmp	r5, #0
 801480a:	f106 0808 	add.w	r8, r6, #8
 801480e:	bfa8      	it	ge
 8014810:	462c      	movge	r4, r5
 8014812:	da07      	bge.n	8014824 <uxr_run_session_until_confirm_delivery+0x30>
 8014814:	e00e      	b.n	8014834 <uxr_run_session_until_confirm_delivery+0x40>
 8014816:	f7ff fead 	bl	8014574 <listen_message_reliably>
 801481a:	f000 fd1d 	bl	8015258 <uxr_millis>
 801481e:	1bc3      	subs	r3, r0, r7
 8014820:	1aec      	subs	r4, r5, r3
 8014822:	d407      	bmi.n	8014834 <uxr_run_session_until_confirm_delivery+0x40>
 8014824:	4640      	mov	r0, r8
 8014826:	f000 fcbb 	bl	80151a0 <uxr_output_streams_confirmed>
 801482a:	4603      	mov	r3, r0
 801482c:	4621      	mov	r1, r4
 801482e:	4630      	mov	r0, r6
 8014830:	2b00      	cmp	r3, #0
 8014832:	d0f0      	beq.n	8014816 <uxr_run_session_until_confirm_delivery+0x22>
 8014834:	4640      	mov	r0, r8
 8014836:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801483a:	f000 bcb1 	b.w	80151a0 <uxr_output_streams_confirmed>
 801483e:	bf00      	nop

08014840 <uxr_run_session_until_all_status>:
 8014840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014844:	9c08      	ldr	r4, [sp, #32]
 8014846:	4606      	mov	r6, r0
 8014848:	460f      	mov	r7, r1
 801484a:	4691      	mov	r9, r2
 801484c:	461d      	mov	r5, r3
 801484e:	f7ff fc4b 	bl	80140e8 <uxr_flash_output_streams>
 8014852:	b124      	cbz	r4, 801485e <uxr_run_session_until_all_status+0x1e>
 8014854:	4622      	mov	r2, r4
 8014856:	21ff      	movs	r1, #255	; 0xff
 8014858:	4628      	mov	r0, r5
 801485a:	f006 fc43 	bl	801b0e4 <memset>
 801485e:	e9c6 951d 	strd	r9, r5, [r6, #116]	; 0x74
 8014862:	67f4      	str	r4, [r6, #124]	; 0x7c
 8014864:	f000 fcf8 	bl	8015258 <uxr_millis>
 8014868:	3d01      	subs	r5, #1
 801486a:	f1a9 0902 	sub.w	r9, r9, #2
 801486e:	4680      	mov	r8, r0
 8014870:	4639      	mov	r1, r7
 8014872:	4630      	mov	r0, r6
 8014874:	f7ff fe7e 	bl	8014574 <listen_message_reliably>
 8014878:	f000 fcee 	bl	8015258 <uxr_millis>
 801487c:	eba0 0008 	sub.w	r0, r0, r8
 8014880:	1a39      	subs	r1, r7, r0
 8014882:	b344      	cbz	r4, 80148d6 <uxr_run_session_until_all_status+0x96>
 8014884:	4628      	mov	r0, r5
 8014886:	46ac      	mov	ip, r5
 8014888:	2301      	movs	r3, #1
 801488a:	e002      	b.n	8014892 <uxr_run_session_until_all_status+0x52>
 801488c:	42a3      	cmp	r3, r4
 801488e:	d20d      	bcs.n	80148ac <uxr_run_session_until_all_status+0x6c>
 8014890:	3301      	adds	r3, #1
 8014892:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 8014896:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 801489a:	d1f7      	bne.n	801488c <uxr_run_session_until_all_status+0x4c>
 801489c:	42a3      	cmp	r3, r4
 801489e:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 80148a2:	d213      	bcs.n	80148cc <uxr_run_session_until_all_status+0x8c>
 80148a4:	2a00      	cmp	r2, #0
 80148a6:	d0f3      	beq.n	8014890 <uxr_run_session_until_all_status+0x50>
 80148a8:	2900      	cmp	r1, #0
 80148aa:	dce2      	bgt.n	8014872 <uxr_run_session_until_all_status+0x32>
 80148ac:	2300      	movs	r3, #0
 80148ae:	67f3      	str	r3, [r6, #124]	; 0x7c
 80148b0:	442c      	add	r4, r5
 80148b2:	e001      	b.n	80148b8 <uxr_run_session_until_all_status+0x78>
 80148b4:	2b01      	cmp	r3, #1
 80148b6:	d812      	bhi.n	80148de <uxr_run_session_until_all_status+0x9e>
 80148b8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80148bc:	4284      	cmp	r4, r0
 80148be:	d1f9      	bne.n	80148b4 <uxr_run_session_until_all_status+0x74>
 80148c0:	2b01      	cmp	r3, #1
 80148c2:	bf8c      	ite	hi
 80148c4:	2000      	movhi	r0, #0
 80148c6:	2001      	movls	r0, #1
 80148c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80148cc:	2900      	cmp	r1, #0
 80148ce:	dded      	ble.n	80148ac <uxr_run_session_until_all_status+0x6c>
 80148d0:	2a00      	cmp	r2, #0
 80148d2:	d1ce      	bne.n	8014872 <uxr_run_session_until_all_status+0x32>
 80148d4:	e7ea      	b.n	80148ac <uxr_run_session_until_all_status+0x6c>
 80148d6:	67f4      	str	r4, [r6, #124]	; 0x7c
 80148d8:	2001      	movs	r0, #1
 80148da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80148de:	2000      	movs	r0, #0
 80148e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080148e4 <wait_session_status>:
 80148e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148e8:	4604      	mov	r4, r0
 80148ea:	b09d      	sub	sp, #116	; 0x74
 80148ec:	20ff      	movs	r0, #255	; 0xff
 80148ee:	7160      	strb	r0, [r4, #5]
 80148f0:	9303      	str	r3, [sp, #12]
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	f000 80b6 	beq.w	8014a64 <wait_session_status+0x180>
 80148f8:	468a      	mov	sl, r1
 80148fa:	4691      	mov	r9, r2
 80148fc:	f04f 0b00 	mov.w	fp, #0
 8014900:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8014902:	464a      	mov	r2, r9
 8014904:	e9d3 0500 	ldrd	r0, r5, [r3]
 8014908:	4651      	mov	r1, sl
 801490a:	47a8      	blx	r5
 801490c:	f000 fca4 	bl	8015258 <uxr_millis>
 8014910:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8014914:	4605      	mov	r5, r0
 8014916:	e009      	b.n	801492c <wait_session_status+0x48>
 8014918:	f000 fc9e 	bl	8015258 <uxr_millis>
 801491c:	1b40      	subs	r0, r0, r5
 801491e:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8014922:	2b00      	cmp	r3, #0
 8014924:	dd40      	ble.n	80149a8 <wait_session_status+0xc4>
 8014926:	7960      	ldrb	r0, [r4, #5]
 8014928:	28ff      	cmp	r0, #255	; 0xff
 801492a:	d145      	bne.n	80149b8 <wait_session_status+0xd4>
 801492c:	6f22      	ldr	r2, [r4, #112]	; 0x70
 801492e:	a908      	add	r1, sp, #32
 8014930:	6896      	ldr	r6, [r2, #8]
 8014932:	6810      	ldr	r0, [r2, #0]
 8014934:	aa09      	add	r2, sp, #36	; 0x24
 8014936:	47b0      	blx	r6
 8014938:	2800      	cmp	r0, #0
 801493a:	d0ed      	beq.n	8014918 <wait_session_status+0x34>
 801493c:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8014940:	a80c      	add	r0, sp, #48	; 0x30
 8014942:	f7ff f835 	bl	80139b0 <ucdr_init_buffer>
 8014946:	2600      	movs	r6, #0
 8014948:	f10d 031e 	add.w	r3, sp, #30
 801494c:	aa07      	add	r2, sp, #28
 801494e:	a90c      	add	r1, sp, #48	; 0x30
 8014950:	4620      	mov	r0, r4
 8014952:	f88d 601c 	strb.w	r6, [sp, #28]
 8014956:	f000 fa87 	bl	8014e68 <uxr_read_session_header>
 801495a:	2800      	cmp	r0, #0
 801495c:	d0dc      	beq.n	8014918 <wait_session_status+0x34>
 801495e:	4631      	mov	r1, r6
 8014960:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8014964:	f000 fb24 	bl	8014fb0 <uxr_stream_id_from_raw>
 8014968:	f3c0 4707 	ubfx	r7, r0, #16, #8
 801496c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8014970:	9302      	str	r3, [sp, #8]
 8014972:	2f01      	cmp	r7, #1
 8014974:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
 8014978:	f3c0 2607 	ubfx	r6, r0, #8, #8
 801497c:	d05c      	beq.n	8014a38 <wait_session_status+0x154>
 801497e:	2f02      	cmp	r7, #2
 8014980:	d020      	beq.n	80149c4 <wait_session_status+0xe0>
 8014982:	2f00      	cmp	r7, #0
 8014984:	d1c8      	bne.n	8014918 <wait_session_status+0x34>
 8014986:	4639      	mov	r1, r7
 8014988:	4638      	mov	r0, r7
 801498a:	f000 fb11 	bl	8014fb0 <uxr_stream_id_from_raw>
 801498e:	a90c      	add	r1, sp, #48	; 0x30
 8014990:	4602      	mov	r2, r0
 8014992:	900b      	str	r0, [sp, #44]	; 0x2c
 8014994:	4620      	mov	r0, r4
 8014996:	f7ff fc65 	bl	8014264 <read_submessage_list>
 801499a:	f000 fc5d 	bl	8015258 <uxr_millis>
 801499e:	1b40      	subs	r0, r0, r5
 80149a0:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 80149a4:	2b00      	cmp	r3, #0
 80149a6:	dcbe      	bgt.n	8014926 <wait_session_status+0x42>
 80149a8:	9b03      	ldr	r3, [sp, #12]
 80149aa:	7960      	ldrb	r0, [r4, #5]
 80149ac:	f10b 0b01 	add.w	fp, fp, #1
 80149b0:	455b      	cmp	r3, fp
 80149b2:	d001      	beq.n	80149b8 <wait_session_status+0xd4>
 80149b4:	28ff      	cmp	r0, #255	; 0xff
 80149b6:	d0a3      	beq.n	8014900 <wait_session_status+0x1c>
 80149b8:	38ff      	subs	r0, #255	; 0xff
 80149ba:	bf18      	it	ne
 80149bc:	2001      	movne	r0, #1
 80149be:	b01d      	add	sp, #116	; 0x74
 80149c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149c4:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 80149c8:	9304      	str	r3, [sp, #16]
 80149ca:	4631      	mov	r1, r6
 80149cc:	f104 0008 	add.w	r0, r4, #8
 80149d0:	f000 fbdc 	bl	801518c <uxr_get_input_reliable_stream>
 80149d4:	4680      	mov	r8, r0
 80149d6:	b348      	cbz	r0, 8014a2c <wait_session_status+0x148>
 80149d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80149da:	9205      	str	r2, [sp, #20]
 80149dc:	a80c      	add	r0, sp, #48	; 0x30
 80149de:	f7ff f817 	bl	8013a10 <ucdr_buffer_remaining>
 80149e2:	4603      	mov	r3, r0
 80149e4:	f10d 001d 	add.w	r0, sp, #29
 80149e8:	9000      	str	r0, [sp, #0]
 80149ea:	9a05      	ldr	r2, [sp, #20]
 80149ec:	9902      	ldr	r1, [sp, #8]
 80149ee:	4640      	mov	r0, r8
 80149f0:	f004 fa5a 	bl	8018ea8 <uxr_receive_reliable_message>
 80149f4:	b1d0      	cbz	r0, 8014a2c <wait_session_status+0x148>
 80149f6:	f89d 301d 	ldrb.w	r3, [sp, #29]
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d03a      	beq.n	8014a74 <wait_session_status+0x190>
 80149fe:	9f04      	ldr	r7, [sp, #16]
 8014a00:	e00a      	b.n	8014a18 <wait_session_status+0x134>
 8014a02:	f04f 0302 	mov.w	r3, #2
 8014a06:	f88d 702c 	strb.w	r7, [sp, #44]	; 0x2c
 8014a0a:	f88d 602d 	strb.w	r6, [sp, #45]	; 0x2d
 8014a0e:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
 8014a12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014a14:	f7ff fc26 	bl	8014264 <read_submessage_list>
 8014a18:	a914      	add	r1, sp, #80	; 0x50
 8014a1a:	2204      	movs	r2, #4
 8014a1c:	4640      	mov	r0, r8
 8014a1e:	f004 fac3 	bl	8018fa8 <uxr_next_input_reliable_buffer_available>
 8014a22:	4603      	mov	r3, r0
 8014a24:	a914      	add	r1, sp, #80	; 0x50
 8014a26:	4620      	mov	r0, r4
 8014a28:	2b00      	cmp	r3, #0
 8014a2a:	d1ea      	bne.n	8014a02 <wait_session_status+0x11e>
 8014a2c:	9904      	ldr	r1, [sp, #16]
 8014a2e:	4632      	mov	r2, r6
 8014a30:	4620      	mov	r0, r4
 8014a32:	f7ff fa93 	bl	8013f5c <write_submessage_acknack.isra.0>
 8014a36:	e76f      	b.n	8014918 <wait_session_status+0x34>
 8014a38:	4631      	mov	r1, r6
 8014a3a:	f104 0008 	add.w	r0, r4, #8
 8014a3e:	f000 fb9b 	bl	8015178 <uxr_get_input_best_effort_stream>
 8014a42:	2800      	cmp	r0, #0
 8014a44:	f43f af68 	beq.w	8014918 <wait_session_status+0x34>
 8014a48:	9902      	ldr	r1, [sp, #8]
 8014a4a:	f004 f999 	bl	8018d80 <uxr_receive_best_effort_message>
 8014a4e:	2800      	cmp	r0, #0
 8014a50:	f43f af62 	beq.w	8014918 <wait_session_status+0x34>
 8014a54:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 8014a58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014a5a:	a90c      	add	r1, sp, #48	; 0x30
 8014a5c:	4620      	mov	r0, r4
 8014a5e:	f7ff fc01 	bl	8014264 <read_submessage_list>
 8014a62:	e759      	b.n	8014918 <wait_session_status+0x34>
 8014a64:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8014a66:	e9d3 0400 	ldrd	r0, r4, [r3]
 8014a6a:	47a0      	blx	r4
 8014a6c:	2001      	movs	r0, #1
 8014a6e:	b01d      	add	sp, #116	; 0x74
 8014a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a74:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 8014a78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014a7a:	a90c      	add	r1, sp, #48	; 0x30
 8014a7c:	4620      	mov	r0, r4
 8014a7e:	f7ff fbf1 	bl	8014264 <read_submessage_list>
 8014a82:	e7bc      	b.n	80149fe <wait_session_status+0x11a>

08014a84 <uxr_delete_session_retries>:
 8014a84:	b530      	push	{r4, r5, lr}
 8014a86:	b08f      	sub	sp, #60	; 0x3c
 8014a88:	4604      	mov	r4, r0
 8014a8a:	460d      	mov	r5, r1
 8014a8c:	f000 fa2e 	bl	8014eec <uxr_session_header_offset>
 8014a90:	2300      	movs	r3, #0
 8014a92:	2210      	movs	r2, #16
 8014a94:	9000      	str	r0, [sp, #0]
 8014a96:	a902      	add	r1, sp, #8
 8014a98:	a806      	add	r0, sp, #24
 8014a9a:	f7fe ff77 	bl	801398c <ucdr_init_buffer_origin_offset>
 8014a9e:	a906      	add	r1, sp, #24
 8014aa0:	4620      	mov	r0, r4
 8014aa2:	f000 f973 	bl	8014d8c <uxr_buffer_delete_session>
 8014aa6:	2200      	movs	r2, #0
 8014aa8:	4611      	mov	r1, r2
 8014aaa:	9b06      	ldr	r3, [sp, #24]
 8014aac:	4620      	mov	r0, r4
 8014aae:	f000 f9c7 	bl	8014e40 <uxr_stamp_session_header>
 8014ab2:	a806      	add	r0, sp, #24
 8014ab4:	f7fe ffa8 	bl	8013a08 <ucdr_buffer_length>
 8014ab8:	462b      	mov	r3, r5
 8014aba:	4602      	mov	r2, r0
 8014abc:	a902      	add	r1, sp, #8
 8014abe:	4620      	mov	r0, r4
 8014ac0:	f7ff ff10 	bl	80148e4 <wait_session_status>
 8014ac4:	b118      	cbz	r0, 8014ace <uxr_delete_session_retries+0x4a>
 8014ac6:	7960      	ldrb	r0, [r4, #5]
 8014ac8:	fab0 f080 	clz	r0, r0
 8014acc:	0940      	lsrs	r0, r0, #5
 8014ace:	b00f      	add	sp, #60	; 0x3c
 8014ad0:	bd30      	pop	{r4, r5, pc}
 8014ad2:	bf00      	nop

08014ad4 <uxr_create_session>:
 8014ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ad8:	f100 0b08 	add.w	fp, r0, #8
 8014adc:	b0ab      	sub	sp, #172	; 0xac
 8014ade:	4604      	mov	r4, r0
 8014ae0:	4658      	mov	r0, fp
 8014ae2:	f000 fa99 	bl	8015018 <uxr_reset_stream_storage>
 8014ae6:	4620      	mov	r0, r4
 8014ae8:	f000 fa00 	bl	8014eec <uxr_session_header_offset>
 8014aec:	2300      	movs	r3, #0
 8014aee:	9000      	str	r0, [sp, #0]
 8014af0:	221c      	movs	r2, #28
 8014af2:	a90b      	add	r1, sp, #44	; 0x2c
 8014af4:	a812      	add	r0, sp, #72	; 0x48
 8014af6:	f7fe ff49 	bl	801398c <ucdr_init_buffer_origin_offset>
 8014afa:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8014afc:	8a1a      	ldrh	r2, [r3, #16]
 8014afe:	3a04      	subs	r2, #4
 8014b00:	b292      	uxth	r2, r2
 8014b02:	a912      	add	r1, sp, #72	; 0x48
 8014b04:	4620      	mov	r0, r4
 8014b06:	f000 f917 	bl	8014d38 <uxr_buffer_create_session>
 8014b0a:	9912      	ldr	r1, [sp, #72]	; 0x48
 8014b0c:	4620      	mov	r0, r4
 8014b0e:	f000 f983 	bl	8014e18 <uxr_stamp_create_session_header>
 8014b12:	a812      	add	r0, sp, #72	; 0x48
 8014b14:	f7fe ff78 	bl	8013a08 <ucdr_buffer_length>
 8014b18:	23ff      	movs	r3, #255	; 0xff
 8014b1a:	7163      	strb	r3, [r4, #5]
 8014b1c:	230a      	movs	r3, #10
 8014b1e:	46da      	mov	sl, fp
 8014b20:	9303      	str	r3, [sp, #12]
 8014b22:	4683      	mov	fp, r0
 8014b24:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8014b26:	465a      	mov	r2, fp
 8014b28:	e9d3 0500 	ldrd	r0, r5, [r3]
 8014b2c:	a90b      	add	r1, sp, #44	; 0x2c
 8014b2e:	47a8      	blx	r5
 8014b30:	f000 fb92 	bl	8015258 <uxr_millis>
 8014b34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8014b38:	4605      	mov	r5, r0
 8014b3a:	e009      	b.n	8014b50 <uxr_create_session+0x7c>
 8014b3c:	f000 fb8c 	bl	8015258 <uxr_millis>
 8014b40:	1b40      	subs	r0, r0, r5
 8014b42:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	7962      	ldrb	r2, [r4, #5]
 8014b4a:	dd38      	ble.n	8014bbe <uxr_create_session+0xea>
 8014b4c:	2aff      	cmp	r2, #255	; 0xff
 8014b4e:	d13c      	bne.n	8014bca <uxr_create_session+0xf6>
 8014b50:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8014b52:	a907      	add	r1, sp, #28
 8014b54:	6896      	ldr	r6, [r2, #8]
 8014b56:	6810      	ldr	r0, [r2, #0]
 8014b58:	aa08      	add	r2, sp, #32
 8014b5a:	47b0      	blx	r6
 8014b5c:	2800      	cmp	r0, #0
 8014b5e:	d0ed      	beq.n	8014b3c <uxr_create_session+0x68>
 8014b60:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8014b64:	a81a      	add	r0, sp, #104	; 0x68
 8014b66:	f7fe ff23 	bl	80139b0 <ucdr_init_buffer>
 8014b6a:	2600      	movs	r6, #0
 8014b6c:	f10d 031a 	add.w	r3, sp, #26
 8014b70:	aa06      	add	r2, sp, #24
 8014b72:	a91a      	add	r1, sp, #104	; 0x68
 8014b74:	4620      	mov	r0, r4
 8014b76:	f88d 6018 	strb.w	r6, [sp, #24]
 8014b7a:	f000 f975 	bl	8014e68 <uxr_read_session_header>
 8014b7e:	2800      	cmp	r0, #0
 8014b80:	d0dc      	beq.n	8014b3c <uxr_create_session+0x68>
 8014b82:	4631      	mov	r1, r6
 8014b84:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8014b88:	f000 fa12 	bl	8014fb0 <uxr_stream_id_from_raw>
 8014b8c:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8014b90:	2e01      	cmp	r6, #1
 8014b92:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 8014b96:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 8014b9a:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8014b9e:	d053      	beq.n	8014c48 <uxr_create_session+0x174>
 8014ba0:	2e02      	cmp	r6, #2
 8014ba2:	d018      	beq.n	8014bd6 <uxr_create_session+0x102>
 8014ba4:	2e00      	cmp	r6, #0
 8014ba6:	d1c9      	bne.n	8014b3c <uxr_create_session+0x68>
 8014ba8:	4631      	mov	r1, r6
 8014baa:	4630      	mov	r0, r6
 8014bac:	f000 fa00 	bl	8014fb0 <uxr_stream_id_from_raw>
 8014bb0:	a91a      	add	r1, sp, #104	; 0x68
 8014bb2:	4602      	mov	r2, r0
 8014bb4:	900a      	str	r0, [sp, #40]	; 0x28
 8014bb6:	4620      	mov	r0, r4
 8014bb8:	f7ff fb54 	bl	8014264 <read_submessage_list>
 8014bbc:	e7be      	b.n	8014b3c <uxr_create_session+0x68>
 8014bbe:	9b03      	ldr	r3, [sp, #12]
 8014bc0:	3b01      	subs	r3, #1
 8014bc2:	9303      	str	r3, [sp, #12]
 8014bc4:	d001      	beq.n	8014bca <uxr_create_session+0xf6>
 8014bc6:	2aff      	cmp	r2, #255	; 0xff
 8014bc8:	d0ac      	beq.n	8014b24 <uxr_create_session+0x50>
 8014bca:	2a00      	cmp	r2, #0
 8014bcc:	d051      	beq.n	8014c72 <uxr_create_session+0x19e>
 8014bce:	2000      	movs	r0, #0
 8014bd0:	b02b      	add	sp, #172	; 0xac
 8014bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bd6:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8014bda:	9304      	str	r3, [sp, #16]
 8014bdc:	4639      	mov	r1, r7
 8014bde:	4650      	mov	r0, sl
 8014be0:	f000 fad4 	bl	801518c <uxr_get_input_reliable_stream>
 8014be4:	4680      	mov	r8, r0
 8014be6:	b348      	cbz	r0, 8014c3c <uxr_create_session+0x168>
 8014be8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014bea:	9205      	str	r2, [sp, #20]
 8014bec:	a81a      	add	r0, sp, #104	; 0x68
 8014bee:	f7fe ff0f 	bl	8013a10 <ucdr_buffer_remaining>
 8014bf2:	4603      	mov	r3, r0
 8014bf4:	f10d 0019 	add.w	r0, sp, #25
 8014bf8:	9000      	str	r0, [sp, #0]
 8014bfa:	9a05      	ldr	r2, [sp, #20]
 8014bfc:	4649      	mov	r1, r9
 8014bfe:	4640      	mov	r0, r8
 8014c00:	f004 f952 	bl	8018ea8 <uxr_receive_reliable_message>
 8014c04:	b1d0      	cbz	r0, 8014c3c <uxr_create_session+0x168>
 8014c06:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8014c0a:	2b00      	cmp	r3, #0
 8014c0c:	d038      	beq.n	8014c80 <uxr_create_session+0x1ac>
 8014c0e:	9e04      	ldr	r6, [sp, #16]
 8014c10:	e00a      	b.n	8014c28 <uxr_create_session+0x154>
 8014c12:	f04f 0302 	mov.w	r3, #2
 8014c16:	f88d 6028 	strb.w	r6, [sp, #40]	; 0x28
 8014c1a:	f88d 7029 	strb.w	r7, [sp, #41]	; 0x29
 8014c1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014c22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014c24:	f7ff fb1e 	bl	8014264 <read_submessage_list>
 8014c28:	a922      	add	r1, sp, #136	; 0x88
 8014c2a:	2204      	movs	r2, #4
 8014c2c:	4640      	mov	r0, r8
 8014c2e:	f004 f9bb 	bl	8018fa8 <uxr_next_input_reliable_buffer_available>
 8014c32:	4603      	mov	r3, r0
 8014c34:	a922      	add	r1, sp, #136	; 0x88
 8014c36:	4620      	mov	r0, r4
 8014c38:	2b00      	cmp	r3, #0
 8014c3a:	d1ea      	bne.n	8014c12 <uxr_create_session+0x13e>
 8014c3c:	9904      	ldr	r1, [sp, #16]
 8014c3e:	463a      	mov	r2, r7
 8014c40:	4620      	mov	r0, r4
 8014c42:	f7ff f98b 	bl	8013f5c <write_submessage_acknack.isra.0>
 8014c46:	e779      	b.n	8014b3c <uxr_create_session+0x68>
 8014c48:	4639      	mov	r1, r7
 8014c4a:	4650      	mov	r0, sl
 8014c4c:	f000 fa94 	bl	8015178 <uxr_get_input_best_effort_stream>
 8014c50:	2800      	cmp	r0, #0
 8014c52:	f43f af73 	beq.w	8014b3c <uxr_create_session+0x68>
 8014c56:	4649      	mov	r1, r9
 8014c58:	f004 f892 	bl	8018d80 <uxr_receive_best_effort_message>
 8014c5c:	2800      	cmp	r0, #0
 8014c5e:	f43f af6d 	beq.w	8014b3c <uxr_create_session+0x68>
 8014c62:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 8014c66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014c68:	a91a      	add	r1, sp, #104	; 0x68
 8014c6a:	4620      	mov	r0, r4
 8014c6c:	f7ff fafa 	bl	8014264 <read_submessage_list>
 8014c70:	e764      	b.n	8014b3c <uxr_create_session+0x68>
 8014c72:	4650      	mov	r0, sl
 8014c74:	f000 f9d0 	bl	8015018 <uxr_reset_stream_storage>
 8014c78:	2001      	movs	r0, #1
 8014c7a:	b02b      	add	sp, #172	; 0xac
 8014c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c80:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 8014c84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014c86:	a91a      	add	r1, sp, #104	; 0x68
 8014c88:	4620      	mov	r0, r4
 8014c8a:	f7ff faeb 	bl	8014264 <read_submessage_list>
 8014c8e:	e7be      	b.n	8014c0e <uxr_create_session+0x13a>

08014c90 <uxr_prepare_stream_to_write_submessage>:
 8014c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014c94:	b082      	sub	sp, #8
 8014c96:	4682      	mov	sl, r0
 8014c98:	4610      	mov	r0, r2
 8014c9a:	4615      	mov	r5, r2
 8014c9c:	461e      	mov	r6, r3
 8014c9e:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8014ca2:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 8014ca6:	9101      	str	r1, [sp, #4]
 8014ca8:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8014cac:	f000 face 	bl	801524c <uxr_submessage_padding>
 8014cb0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8014cb4:	f105 0904 	add.w	r9, r5, #4
 8014cb8:	2b01      	cmp	r3, #1
 8014cba:	4481      	add	r9, r0
 8014cbc:	d01d      	beq.n	8014cfa <uxr_prepare_stream_to_write_submessage+0x6a>
 8014cbe:	2b02      	cmp	r3, #2
 8014cc0:	d116      	bne.n	8014cf0 <uxr_prepare_stream_to_write_submessage+0x60>
 8014cc2:	4621      	mov	r1, r4
 8014cc4:	f10a 0008 	add.w	r0, sl, #8
 8014cc8:	f000 fa4c 	bl	8015164 <uxr_get_output_reliable_stream>
 8014ccc:	4604      	mov	r4, r0
 8014cce:	b158      	cbz	r0, 8014ce8 <uxr_prepare_stream_to_write_submessage+0x58>
 8014cd0:	4649      	mov	r1, r9
 8014cd2:	4632      	mov	r2, r6
 8014cd4:	f004 fb24 	bl	8019320 <uxr_prepare_reliable_buffer_to_write>
 8014cd8:	4604      	mov	r4, r0
 8014cda:	b12c      	cbz	r4, 8014ce8 <uxr_prepare_stream_to_write_submessage+0x58>
 8014cdc:	4643      	mov	r3, r8
 8014cde:	b2aa      	uxth	r2, r5
 8014ce0:	4639      	mov	r1, r7
 8014ce2:	4630      	mov	r0, r6
 8014ce4:	f000 fa72 	bl	80151cc <uxr_buffer_submessage_header>
 8014ce8:	4620      	mov	r0, r4
 8014cea:	b002      	add	sp, #8
 8014cec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014cf0:	2400      	movs	r4, #0
 8014cf2:	4620      	mov	r0, r4
 8014cf4:	b002      	add	sp, #8
 8014cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014cfa:	4621      	mov	r1, r4
 8014cfc:	f10a 0008 	add.w	r0, sl, #8
 8014d00:	f000 fa28 	bl	8015154 <uxr_get_output_best_effort_stream>
 8014d04:	4604      	mov	r4, r0
 8014d06:	2800      	cmp	r0, #0
 8014d08:	d0ee      	beq.n	8014ce8 <uxr_prepare_stream_to_write_submessage+0x58>
 8014d0a:	4649      	mov	r1, r9
 8014d0c:	4632      	mov	r2, r6
 8014d0e:	f004 fa37 	bl	8019180 <uxr_prepare_best_effort_buffer_to_write>
 8014d12:	4604      	mov	r4, r0
 8014d14:	e7e1      	b.n	8014cda <uxr_prepare_stream_to_write_submessage+0x4a>
 8014d16:	bf00      	nop

08014d18 <uxr_init_session_info>:
 8014d18:	0e13      	lsrs	r3, r2, #24
 8014d1a:	7043      	strb	r3, [r0, #1]
 8014d1c:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8014d20:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8014d24:	7001      	strb	r1, [r0, #0]
 8014d26:	70c3      	strb	r3, [r0, #3]
 8014d28:	2109      	movs	r1, #9
 8014d2a:	23ff      	movs	r3, #255	; 0xff
 8014d2c:	f880 c002 	strb.w	ip, [r0, #2]
 8014d30:	7102      	strb	r2, [r0, #4]
 8014d32:	80c1      	strh	r1, [r0, #6]
 8014d34:	7143      	strb	r3, [r0, #5]
 8014d36:	4770      	bx	lr

08014d38 <uxr_buffer_create_session>:
 8014d38:	b530      	push	{r4, r5, lr}
 8014d3a:	b089      	sub	sp, #36	; 0x24
 8014d3c:	2300      	movs	r3, #0
 8014d3e:	4d12      	ldr	r5, [pc, #72]	; (8014d88 <uxr_buffer_create_session+0x50>)
 8014d40:	9307      	str	r3, [sp, #28]
 8014d42:	f8ad 201c 	strh.w	r2, [sp, #28]
 8014d46:	2201      	movs	r2, #1
 8014d48:	9301      	str	r3, [sp, #4]
 8014d4a:	80c2      	strh	r2, [r0, #6]
 8014d4c:	f88d 2004 	strb.w	r2, [sp, #4]
 8014d50:	682a      	ldr	r2, [r5, #0]
 8014d52:	9200      	str	r2, [sp, #0]
 8014d54:	88aa      	ldrh	r2, [r5, #4]
 8014d56:	f8ad 2006 	strh.w	r2, [sp, #6]
 8014d5a:	f8d0 2001 	ldr.w	r2, [r0, #1]
 8014d5e:	9202      	str	r2, [sp, #8]
 8014d60:	460c      	mov	r4, r1
 8014d62:	7802      	ldrb	r2, [r0, #0]
 8014d64:	9303      	str	r3, [sp, #12]
 8014d66:	4619      	mov	r1, r3
 8014d68:	f88d 200c 	strb.w	r2, [sp, #12]
 8014d6c:	4620      	mov	r0, r4
 8014d6e:	2210      	movs	r2, #16
 8014d70:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8014d74:	9306      	str	r3, [sp, #24]
 8014d76:	f000 fa29 	bl	80151cc <uxr_buffer_submessage_header>
 8014d7a:	4669      	mov	r1, sp
 8014d7c:	4620      	mov	r0, r4
 8014d7e:	f001 f981 	bl	8016084 <uxr_serialize_CREATE_CLIENT_Payload>
 8014d82:	b009      	add	sp, #36	; 0x24
 8014d84:	bd30      	pop	{r4, r5, pc}
 8014d86:	bf00      	nop
 8014d88:	0801c7c4 	.word	0x0801c7c4

08014d8c <uxr_buffer_delete_session>:
 8014d8c:	b510      	push	{r4, lr}
 8014d8e:	4b0c      	ldr	r3, [pc, #48]	; (8014dc0 <uxr_buffer_delete_session+0x34>)
 8014d90:	b082      	sub	sp, #8
 8014d92:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 8014d96:	f8ad c006 	strh.w	ip, [sp, #6]
 8014d9a:	460c      	mov	r4, r1
 8014d9c:	2202      	movs	r2, #2
 8014d9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014da2:	80c2      	strh	r2, [r0, #6]
 8014da4:	f8ad 3004 	strh.w	r3, [sp, #4]
 8014da8:	2204      	movs	r2, #4
 8014daa:	2300      	movs	r3, #0
 8014dac:	2103      	movs	r1, #3
 8014dae:	4620      	mov	r0, r4
 8014db0:	f000 fa0c 	bl	80151cc <uxr_buffer_submessage_header>
 8014db4:	a901      	add	r1, sp, #4
 8014db6:	4620      	mov	r0, r4
 8014db8:	f001 fa0a 	bl	80161d0 <uxr_serialize_DELETE_Payload>
 8014dbc:	b002      	add	sp, #8
 8014dbe:	bd10      	pop	{r4, pc}
 8014dc0:	0801c7c4 	.word	0x0801c7c4

08014dc4 <uxr_read_create_session_status>:
 8014dc4:	b510      	push	{r4, lr}
 8014dc6:	b088      	sub	sp, #32
 8014dc8:	4604      	mov	r4, r0
 8014dca:	4608      	mov	r0, r1
 8014dcc:	a901      	add	r1, sp, #4
 8014dce:	f001 fa0f 	bl	80161f0 <uxr_deserialize_STATUS_AGENT_Payload>
 8014dd2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8014dd6:	7163      	strb	r3, [r4, #5]
 8014dd8:	b008      	add	sp, #32
 8014dda:	bd10      	pop	{r4, pc}

08014ddc <uxr_read_delete_session_status>:
 8014ddc:	b510      	push	{r4, lr}
 8014dde:	4604      	mov	r4, r0
 8014de0:	b084      	sub	sp, #16
 8014de2:	4608      	mov	r0, r1
 8014de4:	a902      	add	r1, sp, #8
 8014de6:	f001 fa33 	bl	8016250 <uxr_deserialize_STATUS_Payload>
 8014dea:	88e3      	ldrh	r3, [r4, #6]
 8014dec:	2b02      	cmp	r3, #2
 8014dee:	d001      	beq.n	8014df4 <uxr_read_delete_session_status+0x18>
 8014df0:	b004      	add	sp, #16
 8014df2:	bd10      	pop	{r4, pc}
 8014df4:	f10d 000a 	add.w	r0, sp, #10
 8014df8:	f7ff f836 	bl	8013e68 <uxr_object_id_from_raw>
 8014dfc:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8014e00:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8014e04:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8014e08:	b29b      	uxth	r3, r3
 8014e0a:	2b02      	cmp	r3, #2
 8014e0c:	bf04      	itt	eq
 8014e0e:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 8014e12:	7163      	strbeq	r3, [r4, #5]
 8014e14:	b004      	add	sp, #16
 8014e16:	bd10      	pop	{r4, pc}

08014e18 <uxr_stamp_create_session_header>:
 8014e18:	b510      	push	{r4, lr}
 8014e1a:	2208      	movs	r2, #8
 8014e1c:	b08a      	sub	sp, #40	; 0x28
 8014e1e:	4604      	mov	r4, r0
 8014e20:	eb0d 0002 	add.w	r0, sp, r2
 8014e24:	f7fe fdc4 	bl	80139b0 <ucdr_init_buffer>
 8014e28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e2c:	9400      	str	r4, [sp, #0]
 8014e2e:	2300      	movs	r3, #0
 8014e30:	461a      	mov	r2, r3
 8014e32:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8014e36:	a802      	add	r0, sp, #8
 8014e38:	f000 fbc2 	bl	80155c0 <uxr_serialize_message_header>
 8014e3c:	b00a      	add	sp, #40	; 0x28
 8014e3e:	bd10      	pop	{r4, pc}

08014e40 <uxr_stamp_session_header>:
 8014e40:	b530      	push	{r4, r5, lr}
 8014e42:	b08d      	sub	sp, #52	; 0x34
 8014e44:	4604      	mov	r4, r0
 8014e46:	460d      	mov	r5, r1
 8014e48:	9203      	str	r2, [sp, #12]
 8014e4a:	4619      	mov	r1, r3
 8014e4c:	a804      	add	r0, sp, #16
 8014e4e:	2208      	movs	r2, #8
 8014e50:	f7fe fdae 	bl	80139b0 <ucdr_init_buffer>
 8014e54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e58:	9b03      	ldr	r3, [sp, #12]
 8014e5a:	9400      	str	r4, [sp, #0]
 8014e5c:	462a      	mov	r2, r5
 8014e5e:	a804      	add	r0, sp, #16
 8014e60:	f000 fbae 	bl	80155c0 <uxr_serialize_message_header>
 8014e64:	b00d      	add	sp, #52	; 0x34
 8014e66:	bd30      	pop	{r4, r5, pc}

08014e68 <uxr_read_session_header>:
 8014e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e6c:	4607      	mov	r7, r0
 8014e6e:	b084      	sub	sp, #16
 8014e70:	4608      	mov	r0, r1
 8014e72:	460c      	mov	r4, r1
 8014e74:	4615      	mov	r5, r2
 8014e76:	461e      	mov	r6, r3
 8014e78:	f7fe fdca 	bl	8013a10 <ucdr_buffer_remaining>
 8014e7c:	2808      	cmp	r0, #8
 8014e7e:	d803      	bhi.n	8014e88 <uxr_read_session_header+0x20>
 8014e80:	2000      	movs	r0, #0
 8014e82:	b004      	add	sp, #16
 8014e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e88:	f10d 080c 	add.w	r8, sp, #12
 8014e8c:	4633      	mov	r3, r6
 8014e8e:	462a      	mov	r2, r5
 8014e90:	f8cd 8000 	str.w	r8, [sp]
 8014e94:	4620      	mov	r0, r4
 8014e96:	f10d 010b 	add.w	r1, sp, #11
 8014e9a:	f000 fbaf 	bl	80155fc <uxr_deserialize_message_header>
 8014e9e:	783a      	ldrb	r2, [r7, #0]
 8014ea0:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8014ea4:	4293      	cmp	r3, r2
 8014ea6:	d1eb      	bne.n	8014e80 <uxr_read_session_header+0x18>
 8014ea8:	061b      	lsls	r3, r3, #24
 8014eaa:	d41c      	bmi.n	8014ee6 <uxr_read_session_header+0x7e>
 8014eac:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8014eb0:	787b      	ldrb	r3, [r7, #1]
 8014eb2:	429a      	cmp	r2, r3
 8014eb4:	d003      	beq.n	8014ebe <uxr_read_session_header+0x56>
 8014eb6:	2001      	movs	r0, #1
 8014eb8:	f080 0001 	eor.w	r0, r0, #1
 8014ebc:	e7e1      	b.n	8014e82 <uxr_read_session_header+0x1a>
 8014ebe:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8014ec2:	78bb      	ldrb	r3, [r7, #2]
 8014ec4:	429a      	cmp	r2, r3
 8014ec6:	f107 0102 	add.w	r1, r7, #2
 8014eca:	d1f4      	bne.n	8014eb6 <uxr_read_session_header+0x4e>
 8014ecc:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8014ed0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8014ed4:	429a      	cmp	r2, r3
 8014ed6:	d1ee      	bne.n	8014eb6 <uxr_read_session_header+0x4e>
 8014ed8:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8014edc:	784b      	ldrb	r3, [r1, #1]
 8014ede:	429a      	cmp	r2, r3
 8014ee0:	d1e9      	bne.n	8014eb6 <uxr_read_session_header+0x4e>
 8014ee2:	2000      	movs	r0, #0
 8014ee4:	e7e8      	b.n	8014eb8 <uxr_read_session_header+0x50>
 8014ee6:	2001      	movs	r0, #1
 8014ee8:	e7cb      	b.n	8014e82 <uxr_read_session_header+0x1a>
 8014eea:	bf00      	nop

08014eec <uxr_session_header_offset>:
 8014eec:	f990 3000 	ldrsb.w	r3, [r0]
 8014ef0:	2b00      	cmp	r3, #0
 8014ef2:	bfac      	ite	ge
 8014ef4:	2008      	movge	r0, #8
 8014ef6:	2004      	movlt	r0, #4
 8014ef8:	4770      	bx	lr
 8014efa:	bf00      	nop

08014efc <uxr_init_base_object_request>:
 8014efc:	b510      	push	{r4, lr}
 8014efe:	88c3      	ldrh	r3, [r0, #6]
 8014f00:	b082      	sub	sp, #8
 8014f02:	f64f 74f4 	movw	r4, #65524	; 0xfff4
 8014f06:	9101      	str	r1, [sp, #4]
 8014f08:	f1a3 010a 	sub.w	r1, r3, #10
 8014f0c:	b289      	uxth	r1, r1
 8014f0e:	42a1      	cmp	r1, r4
 8014f10:	d80e      	bhi.n	8014f30 <uxr_init_base_object_request+0x34>
 8014f12:	3301      	adds	r3, #1
 8014f14:	b29c      	uxth	r4, r3
 8014f16:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8014f1a:	b2db      	uxtb	r3, r3
 8014f1c:	80c4      	strh	r4, [r0, #6]
 8014f1e:	9801      	ldr	r0, [sp, #4]
 8014f20:	7011      	strb	r1, [r2, #0]
 8014f22:	7053      	strb	r3, [r2, #1]
 8014f24:	1c91      	adds	r1, r2, #2
 8014f26:	f7fe ffb3 	bl	8013e90 <uxr_object_id_to_raw>
 8014f2a:	4620      	mov	r0, r4
 8014f2c:	b002      	add	sp, #8
 8014f2e:	bd10      	pop	{r4, pc}
 8014f30:	230a      	movs	r3, #10
 8014f32:	2100      	movs	r1, #0
 8014f34:	461c      	mov	r4, r3
 8014f36:	e7f1      	b.n	8014f1c <uxr_init_base_object_request+0x20>

08014f38 <uxr_parse_base_object_request>:
 8014f38:	b570      	push	{r4, r5, r6, lr}
 8014f3a:	4604      	mov	r4, r0
 8014f3c:	3002      	adds	r0, #2
 8014f3e:	460d      	mov	r5, r1
 8014f40:	4616      	mov	r6, r2
 8014f42:	f7fe ff91 	bl	8013e68 <uxr_object_id_from_raw>
 8014f46:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8014f4a:	8028      	strh	r0, [r5, #0]
 8014f4c:	806b      	strh	r3, [r5, #2]
 8014f4e:	7822      	ldrb	r2, [r4, #0]
 8014f50:	7863      	ldrb	r3, [r4, #1]
 8014f52:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8014f56:	8033      	strh	r3, [r6, #0]
 8014f58:	bd70      	pop	{r4, r5, r6, pc}
 8014f5a:	bf00      	nop

08014f5c <uxr_stream_id>:
 8014f5c:	2901      	cmp	r1, #1
 8014f5e:	b082      	sub	sp, #8
 8014f60:	d01d      	beq.n	8014f9e <uxr_stream_id+0x42>
 8014f62:	2902      	cmp	r1, #2
 8014f64:	f04f 0c00 	mov.w	ip, #0
 8014f68:	d01e      	beq.n	8014fa8 <uxr_stream_id+0x4c>
 8014f6a:	2300      	movs	r3, #0
 8014f6c:	f36c 0307 	bfi	r3, ip, #0, #8
 8014f70:	f360 230f 	bfi	r3, r0, #8, #8
 8014f74:	f361 4317 	bfi	r3, r1, #16, #8
 8014f78:	f362 631f 	bfi	r3, r2, #24, #8
 8014f7c:	b2da      	uxtb	r2, r3
 8014f7e:	2000      	movs	r0, #0
 8014f80:	f362 0007 	bfi	r0, r2, #0, #8
 8014f84:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8014f88:	f362 200f 	bfi	r0, r2, #8, #8
 8014f8c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8014f90:	f362 4017 	bfi	r0, r2, #16, #8
 8014f94:	0e1b      	lsrs	r3, r3, #24
 8014f96:	f363 601f 	bfi	r0, r3, #24, #8
 8014f9a:	b002      	add	sp, #8
 8014f9c:	4770      	bx	lr
 8014f9e:	f100 0c01 	add.w	ip, r0, #1
 8014fa2:	fa5f fc8c 	uxtb.w	ip, ip
 8014fa6:	e7e0      	b.n	8014f6a <uxr_stream_id+0xe>
 8014fa8:	f080 0c80 	eor.w	ip, r0, #128	; 0x80
 8014fac:	e7dd      	b.n	8014f6a <uxr_stream_id+0xe>
 8014fae:	bf00      	nop

08014fb0 <uxr_stream_id_from_raw>:
 8014fb0:	b082      	sub	sp, #8
 8014fb2:	b130      	cbz	r0, 8014fc2 <uxr_stream_id_from_raw+0x12>
 8014fb4:	0603      	lsls	r3, r0, #24
 8014fb6:	d420      	bmi.n	8014ffa <uxr_stream_id_from_raw+0x4a>
 8014fb8:	1e42      	subs	r2, r0, #1
 8014fba:	b2d2      	uxtb	r2, r2
 8014fbc:	f04f 0c01 	mov.w	ip, #1
 8014fc0:	e001      	b.n	8014fc6 <uxr_stream_id_from_raw+0x16>
 8014fc2:	4684      	mov	ip, r0
 8014fc4:	4602      	mov	r2, r0
 8014fc6:	2300      	movs	r3, #0
 8014fc8:	f360 0307 	bfi	r3, r0, #0, #8
 8014fcc:	f362 230f 	bfi	r3, r2, #8, #8
 8014fd0:	f36c 4317 	bfi	r3, ip, #16, #8
 8014fd4:	f361 631f 	bfi	r3, r1, #24, #8
 8014fd8:	b2da      	uxtb	r2, r3
 8014fda:	2000      	movs	r0, #0
 8014fdc:	f362 0007 	bfi	r0, r2, #0, #8
 8014fe0:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8014fe4:	f362 200f 	bfi	r0, r2, #8, #8
 8014fe8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8014fec:	f362 4017 	bfi	r0, r2, #16, #8
 8014ff0:	0e1b      	lsrs	r3, r3, #24
 8014ff2:	f363 601f 	bfi	r0, r3, #24, #8
 8014ff6:	b002      	add	sp, #8
 8014ff8:	4770      	bx	lr
 8014ffa:	f080 0280 	eor.w	r2, r0, #128	; 0x80
 8014ffe:	f04f 0c02 	mov.w	ip, #2
 8015002:	e7e0      	b.n	8014fc6 <uxr_stream_id_from_raw+0x16>

08015004 <uxr_init_stream_storage>:
 8015004:	2300      	movs	r3, #0
 8015006:	7403      	strb	r3, [r0, #16]
 8015008:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 801500c:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 8015010:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
 8015014:	4770      	bx	lr
 8015016:	bf00      	nop

08015018 <uxr_reset_stream_storage>:
 8015018:	b570      	push	{r4, r5, r6, lr}
 801501a:	7c03      	ldrb	r3, [r0, #16]
 801501c:	4604      	mov	r4, r0
 801501e:	b153      	cbz	r3, 8015036 <uxr_reset_stream_storage+0x1e>
 8015020:	4606      	mov	r6, r0
 8015022:	2500      	movs	r5, #0
 8015024:	4630      	mov	r0, r6
 8015026:	f004 f8a5 	bl	8019174 <uxr_reset_output_best_effort_stream>
 801502a:	7c23      	ldrb	r3, [r4, #16]
 801502c:	3501      	adds	r5, #1
 801502e:	42ab      	cmp	r3, r5
 8015030:	f106 0610 	add.w	r6, r6, #16
 8015034:	d8f6      	bhi.n	8015024 <uxr_reset_stream_storage+0xc>
 8015036:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801503a:	b163      	cbz	r3, 8015056 <uxr_reset_stream_storage+0x3e>
 801503c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8015040:	2500      	movs	r5, #0
 8015042:	4630      	mov	r0, r6
 8015044:	f003 fe98 	bl	8018d78 <uxr_reset_input_best_effort_stream>
 8015048:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801504c:	3501      	adds	r5, #1
 801504e:	42ab      	cmp	r3, r5
 8015050:	f106 0602 	add.w	r6, r6, #2
 8015054:	d8f5      	bhi.n	8015042 <uxr_reset_stream_storage+0x2a>
 8015056:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 801505a:	b163      	cbz	r3, 8015076 <uxr_reset_stream_storage+0x5e>
 801505c:	f104 0618 	add.w	r6, r4, #24
 8015060:	2500      	movs	r5, #0
 8015062:	4630      	mov	r0, r6
 8015064:	f004 f932 	bl	80192cc <uxr_reset_output_reliable_stream>
 8015068:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 801506c:	3501      	adds	r5, #1
 801506e:	42ab      	cmp	r3, r5
 8015070:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8015074:	d8f5      	bhi.n	8015062 <uxr_reset_stream_storage+0x4a>
 8015076:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 801507a:	b163      	cbz	r3, 8015096 <uxr_reset_stream_storage+0x7e>
 801507c:	f104 0648 	add.w	r6, r4, #72	; 0x48
 8015080:	2500      	movs	r5, #0
 8015082:	4630      	mov	r0, r6
 8015084:	f003 feec 	bl	8018e60 <uxr_reset_input_reliable_stream>
 8015088:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 801508c:	3501      	adds	r5, #1
 801508e:	42ab      	cmp	r3, r5
 8015090:	f106 0618 	add.w	r6, r6, #24
 8015094:	d8f5      	bhi.n	8015082 <uxr_reset_stream_storage+0x6a>
 8015096:	bd70      	pop	{r4, r5, r6, pc}

08015098 <uxr_add_output_best_effort_buffer>:
 8015098:	b510      	push	{r4, lr}
 801509a:	7c04      	ldrb	r4, [r0, #16]
 801509c:	f104 0c01 	add.w	ip, r4, #1
 80150a0:	b082      	sub	sp, #8
 80150a2:	f880 c010 	strb.w	ip, [r0, #16]
 80150a6:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 80150aa:	f004 f859 	bl	8019160 <uxr_init_output_best_effort_stream>
 80150ae:	2201      	movs	r2, #1
 80150b0:	4611      	mov	r1, r2
 80150b2:	4620      	mov	r0, r4
 80150b4:	b002      	add	sp, #8
 80150b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80150ba:	f7ff bf4f 	b.w	8014f5c <uxr_stream_id>
 80150be:	bf00      	nop

080150c0 <uxr_add_output_reliable_buffer>:
 80150c0:	b510      	push	{r4, lr}
 80150c2:	b084      	sub	sp, #16
 80150c4:	4684      	mov	ip, r0
 80150c6:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80150ca:	9000      	str	r0, [sp, #0]
 80150cc:	f89c 4040 	ldrb.w	r4, [ip, #64]	; 0x40
 80150d0:	2028      	movs	r0, #40	; 0x28
 80150d2:	fb00 c004 	mla	r0, r0, r4, ip
 80150d6:	f104 0e01 	add.w	lr, r4, #1
 80150da:	3018      	adds	r0, #24
 80150dc:	f88c e040 	strb.w	lr, [ip, #64]	; 0x40
 80150e0:	f004 f8bc 	bl	801925c <uxr_init_output_reliable_stream>
 80150e4:	2201      	movs	r2, #1
 80150e6:	2102      	movs	r1, #2
 80150e8:	4620      	mov	r0, r4
 80150ea:	b004      	add	sp, #16
 80150ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80150f0:	f7ff bf34 	b.w	8014f5c <uxr_stream_id>

080150f4 <uxr_add_input_best_effort_buffer>:
 80150f4:	b510      	push	{r4, lr}
 80150f6:	f890 4044 	ldrb.w	r4, [r0, #68]	; 0x44
 80150fa:	4603      	mov	r3, r0
 80150fc:	1c62      	adds	r2, r4, #1
 80150fe:	f104 0021 	add.w	r0, r4, #33	; 0x21
 8015102:	b082      	sub	sp, #8
 8015104:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8015108:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801510c:	f003 fe30 	bl	8018d70 <uxr_init_input_best_effort_stream>
 8015110:	2200      	movs	r2, #0
 8015112:	2101      	movs	r1, #1
 8015114:	4620      	mov	r0, r4
 8015116:	b002      	add	sp, #8
 8015118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801511c:	f7ff bf1e 	b.w	8014f5c <uxr_stream_id>

08015120 <uxr_add_input_reliable_buffer>:
 8015120:	b510      	push	{r4, lr}
 8015122:	b084      	sub	sp, #16
 8015124:	4684      	mov	ip, r0
 8015126:	9806      	ldr	r0, [sp, #24]
 8015128:	9000      	str	r0, [sp, #0]
 801512a:	f89c 4060 	ldrb.w	r4, [ip, #96]	; 0x60
 801512e:	2018      	movs	r0, #24
 8015130:	fb00 c004 	mla	r0, r0, r4, ip
 8015134:	f104 0e01 	add.w	lr, r4, #1
 8015138:	3048      	adds	r0, #72	; 0x48
 801513a:	f88c e060 	strb.w	lr, [ip, #96]	; 0x60
 801513e:	f003 fe63 	bl	8018e08 <uxr_init_input_reliable_stream>
 8015142:	2200      	movs	r2, #0
 8015144:	2102      	movs	r1, #2
 8015146:	4620      	mov	r0, r4
 8015148:	b004      	add	sp, #16
 801514a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801514e:	f7ff bf05 	b.w	8014f5c <uxr_stream_id>
 8015152:	bf00      	nop

08015154 <uxr_get_output_best_effort_stream>:
 8015154:	7c03      	ldrb	r3, [r0, #16]
 8015156:	428b      	cmp	r3, r1
 8015158:	bf8c      	ite	hi
 801515a:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 801515e:	2000      	movls	r0, #0
 8015160:	4770      	bx	lr
 8015162:	bf00      	nop

08015164 <uxr_get_output_reliable_stream>:
 8015164:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8015168:	428b      	cmp	r3, r1
 801516a:	bf83      	ittte	hi
 801516c:	2328      	movhi	r3, #40	; 0x28
 801516e:	fb03 0001 	mlahi	r0, r3, r1, r0
 8015172:	3018      	addhi	r0, #24
 8015174:	2000      	movls	r0, #0
 8015176:	4770      	bx	lr

08015178 <uxr_get_input_best_effort_stream>:
 8015178:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 801517c:	428b      	cmp	r3, r1
 801517e:	bf86      	itte	hi
 8015180:	3121      	addhi	r1, #33	; 0x21
 8015182:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 8015186:	2000      	movls	r0, #0
 8015188:	4770      	bx	lr
 801518a:	bf00      	nop

0801518c <uxr_get_input_reliable_stream>:
 801518c:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8015190:	428b      	cmp	r3, r1
 8015192:	bf83      	ittte	hi
 8015194:	2318      	movhi	r3, #24
 8015196:	fb03 0001 	mlahi	r0, r3, r1, r0
 801519a:	3048      	addhi	r0, #72	; 0x48
 801519c:	2000      	movls	r0, #0
 801519e:	4770      	bx	lr

080151a0 <uxr_output_streams_confirmed>:
 80151a0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80151a4:	b183      	cbz	r3, 80151c8 <uxr_output_streams_confirmed+0x28>
 80151a6:	b570      	push	{r4, r5, r6, lr}
 80151a8:	4606      	mov	r6, r0
 80151aa:	f100 0518 	add.w	r5, r0, #24
 80151ae:	2400      	movs	r4, #0
 80151b0:	e001      	b.n	80151b6 <uxr_output_streams_confirmed+0x16>
 80151b2:	3528      	adds	r5, #40	; 0x28
 80151b4:	b138      	cbz	r0, 80151c6 <uxr_output_streams_confirmed+0x26>
 80151b6:	4628      	mov	r0, r5
 80151b8:	f004 fae6 	bl	8019788 <uxr_is_output_up_to_date>
 80151bc:	f896 3040 	ldrb.w	r3, [r6, #64]	; 0x40
 80151c0:	3401      	adds	r4, #1
 80151c2:	42a3      	cmp	r3, r4
 80151c4:	d8f5      	bhi.n	80151b2 <uxr_output_streams_confirmed+0x12>
 80151c6:	bd70      	pop	{r4, r5, r6, pc}
 80151c8:	2001      	movs	r0, #1
 80151ca:	4770      	bx	lr

080151cc <uxr_buffer_submessage_header>:
 80151cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80151ce:	4604      	mov	r4, r0
 80151d0:	460e      	mov	r6, r1
 80151d2:	2104      	movs	r1, #4
 80151d4:	4615      	mov	r5, r2
 80151d6:	461f      	mov	r7, r3
 80151d8:	f7fe fc04 	bl	80139e4 <ucdr_align_to>
 80151dc:	2301      	movs	r3, #1
 80151de:	ea47 0203 	orr.w	r2, r7, r3
 80151e2:	4631      	mov	r1, r6
 80151e4:	7523      	strb	r3, [r4, #20]
 80151e6:	4620      	mov	r0, r4
 80151e8:	462b      	mov	r3, r5
 80151ea:	f000 fa27 	bl	801563c <uxr_serialize_submessage_header>
 80151ee:	4620      	mov	r0, r4
 80151f0:	f7fe fc0e 	bl	8013a10 <ucdr_buffer_remaining>
 80151f4:	42a8      	cmp	r0, r5
 80151f6:	bf34      	ite	cc
 80151f8:	2000      	movcc	r0, #0
 80151fa:	2001      	movcs	r0, #1
 80151fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80151fe:	bf00      	nop

08015200 <uxr_read_submessage_header>:
 8015200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015204:	4604      	mov	r4, r0
 8015206:	460d      	mov	r5, r1
 8015208:	2104      	movs	r1, #4
 801520a:	4616      	mov	r6, r2
 801520c:	4698      	mov	r8, r3
 801520e:	f7fe fbe9 	bl	80139e4 <ucdr_align_to>
 8015212:	4620      	mov	r0, r4
 8015214:	f7fe fbfc 	bl	8013a10 <ucdr_buffer_remaining>
 8015218:	2803      	cmp	r0, #3
 801521a:	bf8c      	ite	hi
 801521c:	2701      	movhi	r7, #1
 801521e:	2700      	movls	r7, #0
 8015220:	d802      	bhi.n	8015228 <uxr_read_submessage_header+0x28>
 8015222:	4638      	mov	r0, r7
 8015224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015228:	4633      	mov	r3, r6
 801522a:	4642      	mov	r2, r8
 801522c:	4620      	mov	r0, r4
 801522e:	4629      	mov	r1, r5
 8015230:	f000 fa18 	bl	8015664 <uxr_deserialize_submessage_header>
 8015234:	f898 3000 	ldrb.w	r3, [r8]
 8015238:	f003 0201 	and.w	r2, r3, #1
 801523c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8015240:	f888 3000 	strb.w	r3, [r8]
 8015244:	7522      	strb	r2, [r4, #20]
 8015246:	4638      	mov	r0, r7
 8015248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801524c <uxr_submessage_padding>:
 801524c:	f010 0003 	ands.w	r0, r0, #3
 8015250:	bf18      	it	ne
 8015252:	f1c0 0004 	rsbne	r0, r0, #4
 8015256:	4770      	bx	lr

08015258 <uxr_millis>:
 8015258:	b510      	push	{r4, lr}
 801525a:	b084      	sub	sp, #16
 801525c:	4669      	mov	r1, sp
 801525e:	2001      	movs	r0, #1
 8015260:	f7ec fef2 	bl	8002048 <clock_gettime>
 8015264:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 8015268:	4906      	ldr	r1, [pc, #24]	; (8015284 <uxr_millis+0x2c>)
 801526a:	fba0 0301 	umull	r0, r3, r0, r1
 801526e:	1900      	adds	r0, r0, r4
 8015270:	fb01 3102 	mla	r1, r1, r2, r3
 8015274:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8015278:	4a03      	ldr	r2, [pc, #12]	; (8015288 <uxr_millis+0x30>)
 801527a:	2300      	movs	r3, #0
 801527c:	f7eb fa1c 	bl	80006b8 <__aeabi_ldivmod>
 8015280:	b004      	add	sp, #16
 8015282:	bd10      	pop	{r4, pc}
 8015284:	3b9aca00 	.word	0x3b9aca00
 8015288:	000f4240 	.word	0x000f4240

0801528c <uxr_nanos>:
 801528c:	b510      	push	{r4, lr}
 801528e:	b084      	sub	sp, #16
 8015290:	4669      	mov	r1, sp
 8015292:	2001      	movs	r0, #1
 8015294:	f7ec fed8 	bl	8002048 <clock_gettime>
 8015298:	4a06      	ldr	r2, [pc, #24]	; (80152b4 <uxr_nanos+0x28>)
 801529a:	9800      	ldr	r0, [sp, #0]
 801529c:	9902      	ldr	r1, [sp, #8]
 801529e:	9c01      	ldr	r4, [sp, #4]
 80152a0:	fba0 0302 	umull	r0, r3, r0, r2
 80152a4:	1840      	adds	r0, r0, r1
 80152a6:	fb02 3304 	mla	r3, r2, r4, r3
 80152aa:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 80152ae:	b004      	add	sp, #16
 80152b0:	bd10      	pop	{r4, pc}
 80152b2:	bf00      	nop
 80152b4:	3b9aca00 	.word	0x3b9aca00

080152b8 <on_full_output_buffer_fragmented>:
 80152b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80152bc:	460c      	mov	r4, r1
 80152be:	b08a      	sub	sp, #40	; 0x28
 80152c0:	f891 10c1 	ldrb.w	r1, [r1, #193]	; 0xc1
 80152c4:	4606      	mov	r6, r0
 80152c6:	f104 0008 	add.w	r0, r4, #8
 80152ca:	f7ff ff4b 	bl	8015164 <uxr_get_output_reliable_stream>
 80152ce:	4605      	mov	r5, r0
 80152d0:	f004 fa64 	bl	801979c <get_available_free_slots>
 80152d4:	b968      	cbnz	r0, 80152f2 <on_full_output_buffer_fragmented+0x3a>
 80152d6:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	; 0xb8
 80152da:	4620      	mov	r0, r4
 80152dc:	4798      	blx	r3
 80152de:	b918      	cbnz	r0, 80152e8 <on_full_output_buffer_fragmented+0x30>
 80152e0:	2001      	movs	r0, #1
 80152e2:	b00a      	add	sp, #40	; 0x28
 80152e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80152e8:	4628      	mov	r0, r5
 80152ea:	f004 fa57 	bl	801979c <get_available_free_slots>
 80152ee:	2800      	cmp	r0, #0
 80152f0:	d0f6      	beq.n	80152e0 <on_full_output_buffer_fragmented+0x28>
 80152f2:	8929      	ldrh	r1, [r5, #8]
 80152f4:	89eb      	ldrh	r3, [r5, #14]
 80152f6:	7b28      	ldrb	r0, [r5, #12]
 80152f8:	686a      	ldr	r2, [r5, #4]
 80152fa:	fbb2 f8f1 	udiv	r8, r2, r1
 80152fe:	fbb3 f2f1 	udiv	r2, r3, r1
 8015302:	fb01 3112 	mls	r1, r1, r2, r3
 8015306:	f5c0 407f 	rsb	r0, r0, #65280	; 0xff00
 801530a:	b289      	uxth	r1, r1
 801530c:	fb08 f101 	mul.w	r1, r8, r1
 8015310:	30fc      	adds	r0, #252	; 0xfc
 8015312:	f1a8 0804 	sub.w	r8, r8, #4
 8015316:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 801531a:	4440      	add	r0, r8
 801531c:	b287      	uxth	r7, r0
 801531e:	1bdb      	subs	r3, r3, r7
 8015320:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
 8015324:	682b      	ldr	r3, [r5, #0]
 8015326:	3104      	adds	r1, #4
 8015328:	4419      	add	r1, r3
 801532a:	4642      	mov	r2, r8
 801532c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015330:	9300      	str	r3, [sp, #0]
 8015332:	a802      	add	r0, sp, #8
 8015334:	2300      	movs	r3, #0
 8015336:	f7fe fb29 	bl	801398c <ucdr_init_buffer_origin_offset>
 801533a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 801533e:	f102 0308 	add.w	r3, r2, #8
 8015342:	4543      	cmp	r3, r8
 8015344:	d928      	bls.n	8015398 <on_full_output_buffer_fragmented+0xe0>
 8015346:	463a      	mov	r2, r7
 8015348:	2300      	movs	r3, #0
 801534a:	210d      	movs	r1, #13
 801534c:	a802      	add	r0, sp, #8
 801534e:	f7ff ff3d 	bl	80151cc <uxr_buffer_submessage_header>
 8015352:	8929      	ldrh	r1, [r5, #8]
 8015354:	89eb      	ldrh	r3, [r5, #14]
 8015356:	fbb3 f2f1 	udiv	r2, r3, r1
 801535a:	fb01 3312 	mls	r3, r1, r2, r3
 801535e:	b29b      	uxth	r3, r3
 8015360:	686a      	ldr	r2, [r5, #4]
 8015362:	fbb2 f2f1 	udiv	r2, r2, r1
 8015366:	fb02 f303 	mul.w	r3, r2, r3
 801536a:	682a      	ldr	r2, [r5, #0]
 801536c:	f842 8003 	str.w	r8, [r2, r3]
 8015370:	89e8      	ldrh	r0, [r5, #14]
 8015372:	2101      	movs	r1, #1
 8015374:	f004 fb28 	bl	80199c8 <uxr_seq_num_add>
 8015378:	9904      	ldr	r1, [sp, #16]
 801537a:	9a03      	ldr	r2, [sp, #12]
 801537c:	81e8      	strh	r0, [r5, #14]
 801537e:	1a52      	subs	r2, r2, r1
 8015380:	4630      	mov	r0, r6
 8015382:	f7fe fb15 	bl	80139b0 <ucdr_init_buffer>
 8015386:	4630      	mov	r0, r6
 8015388:	490f      	ldr	r1, [pc, #60]	; (80153c8 <on_full_output_buffer_fragmented+0x110>)
 801538a:	4622      	mov	r2, r4
 801538c:	f7fe fae4 	bl	8013958 <ucdr_set_on_full_buffer_callback>
 8015390:	2000      	movs	r0, #0
 8015392:	b00a      	add	sp, #40	; 0x28
 8015394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015398:	b292      	uxth	r2, r2
 801539a:	2302      	movs	r3, #2
 801539c:	210d      	movs	r1, #13
 801539e:	a802      	add	r0, sp, #8
 80153a0:	f7ff ff14 	bl	80151cc <uxr_buffer_submessage_header>
 80153a4:	8928      	ldrh	r0, [r5, #8]
 80153a6:	89eb      	ldrh	r3, [r5, #14]
 80153a8:	fbb3 f1f0 	udiv	r1, r3, r0
 80153ac:	fb00 3311 	mls	r3, r0, r1, r3
 80153b0:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 80153b4:	6869      	ldr	r1, [r5, #4]
 80153b6:	fbb1 f1f0 	udiv	r1, r1, r0
 80153ba:	b29b      	uxth	r3, r3
 80153bc:	fb01 f303 	mul.w	r3, r1, r3
 80153c0:	6829      	ldr	r1, [r5, #0]
 80153c2:	3208      	adds	r2, #8
 80153c4:	50ca      	str	r2, [r1, r3]
 80153c6:	e7d3      	b.n	8015370 <on_full_output_buffer_fragmented+0xb8>
 80153c8:	080152b9 	.word	0x080152b9

080153cc <uxr_prepare_output_stream>:
 80153cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80153ce:	b087      	sub	sp, #28
 80153d0:	2707      	movs	r7, #7
 80153d2:	9202      	str	r2, [sp, #8]
 80153d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80153d6:	9103      	str	r1, [sp, #12]
 80153d8:	2500      	movs	r5, #0
 80153da:	3204      	adds	r2, #4
 80153dc:	e9cd 7500 	strd	r7, r5, [sp]
 80153e0:	461c      	mov	r4, r3
 80153e2:	4606      	mov	r6, r0
 80153e4:	f7ff fc54 	bl	8014c90 <uxr_prepare_stream_to_write_submessage>
 80153e8:	f080 0201 	eor.w	r2, r0, #1
 80153ec:	b2d2      	uxtb	r2, r2
 80153ee:	75a2      	strb	r2, [r4, #22]
 80153f0:	b112      	cbz	r2, 80153f8 <uxr_prepare_output_stream+0x2c>
 80153f2:	4628      	mov	r0, r5
 80153f4:	b007      	add	sp, #28
 80153f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80153f8:	aa05      	add	r2, sp, #20
 80153fa:	9902      	ldr	r1, [sp, #8]
 80153fc:	4630      	mov	r0, r6
 80153fe:	f7ff fd7d 	bl	8014efc <uxr_init_base_object_request>
 8015402:	a905      	add	r1, sp, #20
 8015404:	4605      	mov	r5, r0
 8015406:	4620      	mov	r0, r4
 8015408:	f000 ffa0 	bl	801634c <uxr_serialize_WRITE_DATA_Payload_Data>
 801540c:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8015410:	69a6      	ldr	r6, [r4, #24]
 8015412:	69e7      	ldr	r7, [r4, #28]
 8015414:	1a52      	subs	r2, r2, r1
 8015416:	4620      	mov	r0, r4
 8015418:	f7fe faca 	bl	80139b0 <ucdr_init_buffer>
 801541c:	4620      	mov	r0, r4
 801541e:	463a      	mov	r2, r7
 8015420:	4631      	mov	r1, r6
 8015422:	f7fe fa99 	bl	8013958 <ucdr_set_on_full_buffer_callback>
 8015426:	4628      	mov	r0, r5
 8015428:	b007      	add	sp, #28
 801542a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801542c <uxr_prepare_output_stream_fragmented>:
 801542c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015430:	b091      	sub	sp, #68	; 0x44
 8015432:	4605      	mov	r5, r0
 8015434:	9105      	str	r1, [sp, #20]
 8015436:	3008      	adds	r0, #8
 8015438:	f3c1 2107 	ubfx	r1, r1, #8, #8
 801543c:	461e      	mov	r6, r3
 801543e:	9204      	str	r2, [sp, #16]
 8015440:	f7ff fe90 	bl	8015164 <uxr_get_output_reliable_stream>
 8015444:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8015448:	2b01      	cmp	r3, #1
 801544a:	f000 8091 	beq.w	8015570 <uxr_prepare_output_stream_fragmented+0x144>
 801544e:	4604      	mov	r4, r0
 8015450:	2800      	cmp	r0, #0
 8015452:	f000 808d 	beq.w	8015570 <uxr_prepare_output_stream_fragmented+0x144>
 8015456:	f004 f9a1 	bl	801979c <get_available_free_slots>
 801545a:	2800      	cmp	r0, #0
 801545c:	f000 8083 	beq.w	8015566 <uxr_prepare_output_stream_fragmented+0x13a>
 8015460:	8922      	ldrh	r2, [r4, #8]
 8015462:	89e7      	ldrh	r7, [r4, #14]
 8015464:	fbb7 f9f2 	udiv	r9, r7, r2
 8015468:	fb02 7919 	mls	r9, r2, r9, r7
 801546c:	fa1f f989 	uxth.w	r9, r9
 8015470:	6863      	ldr	r3, [r4, #4]
 8015472:	fbb3 f2f2 	udiv	r2, r3, r2
 8015476:	6823      	ldr	r3, [r4, #0]
 8015478:	9203      	str	r2, [sp, #12]
 801547a:	fb02 f909 	mul.w	r9, r2, r9
 801547e:	f109 0904 	add.w	r9, r9, #4
 8015482:	4499      	add	r9, r3
 8015484:	7b23      	ldrb	r3, [r4, #12]
 8015486:	f859 8c04 	ldr.w	r8, [r9, #-4]
 801548a:	4543      	cmp	r3, r8
 801548c:	f1a2 0b04 	sub.w	fp, r2, #4
 8015490:	d37a      	bcc.n	8015588 <uxr_prepare_output_stream_fragmented+0x15c>
 8015492:	f1ab 0a04 	sub.w	sl, fp, #4
 8015496:	ebaa 0a03 	sub.w	sl, sl, r3
 801549a:	465a      	mov	r2, fp
 801549c:	2300      	movs	r3, #0
 801549e:	4649      	mov	r1, r9
 80154a0:	a808      	add	r0, sp, #32
 80154a2:	f8cd 8000 	str.w	r8, [sp]
 80154a6:	f7fe fa71 	bl	801398c <ucdr_init_buffer_origin_offset>
 80154aa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80154ac:	fa1f fa8a 	uxth.w	sl, sl
 80154b0:	4652      	mov	r2, sl
 80154b2:	f103 0a08 	add.w	sl, r3, #8
 80154b6:	45da      	cmp	sl, fp
 80154b8:	bf34      	ite	cc
 80154ba:	2302      	movcc	r3, #2
 80154bc:	2300      	movcs	r3, #0
 80154be:	210d      	movs	r1, #13
 80154c0:	a808      	add	r0, sp, #32
 80154c2:	f7ff fe83 	bl	80151cc <uxr_buffer_submessage_header>
 80154c6:	8921      	ldrh	r1, [r4, #8]
 80154c8:	fbb7 f2f1 	udiv	r2, r7, r1
 80154cc:	fb01 7212 	mls	r2, r1, r2, r7
 80154d0:	b292      	uxth	r2, r2
 80154d2:	6863      	ldr	r3, [r4, #4]
 80154d4:	fbb3 f3f1 	udiv	r3, r3, r1
 80154d8:	fb02 f303 	mul.w	r3, r2, r3
 80154dc:	6822      	ldr	r2, [r4, #0]
 80154de:	4638      	mov	r0, r7
 80154e0:	f842 b003 	str.w	fp, [r2, r3]
 80154e4:	2101      	movs	r1, #1
 80154e6:	f004 fa6f 	bl	80199c8 <uxr_seq_num_add>
 80154ea:	9b03      	ldr	r3, [sp, #12]
 80154ec:	f108 0104 	add.w	r1, r8, #4
 80154f0:	f1a3 0208 	sub.w	r2, r3, #8
 80154f4:	eba2 0208 	sub.w	r2, r2, r8
 80154f8:	4449      	add	r1, r9
 80154fa:	4607      	mov	r7, r0
 80154fc:	4630      	mov	r0, r6
 80154fe:	f7fe fa57 	bl	80139b0 <ucdr_init_buffer>
 8015502:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8015504:	81e7      	strh	r7, [r4, #14]
 8015506:	1d1a      	adds	r2, r3, #4
 8015508:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 801550c:	bf28      	it	cs
 801550e:	2200      	movcs	r2, #0
 8015510:	2300      	movs	r3, #0
 8015512:	b292      	uxth	r2, r2
 8015514:	2107      	movs	r1, #7
 8015516:	4630      	mov	r0, r6
 8015518:	f7ff fe58 	bl	80151cc <uxr_buffer_submessage_header>
 801551c:	9904      	ldr	r1, [sp, #16]
 801551e:	aa07      	add	r2, sp, #28
 8015520:	4628      	mov	r0, r5
 8015522:	f7ff fceb 	bl	8014efc <uxr_init_base_object_request>
 8015526:	4604      	mov	r4, r0
 8015528:	b318      	cbz	r0, 8015572 <uxr_prepare_output_stream_fragmented+0x146>
 801552a:	a907      	add	r1, sp, #28
 801552c:	4630      	mov	r0, r6
 801552e:	f000 ff0d 	bl	801634c <uxr_serialize_WRITE_DATA_Payload_Data>
 8015532:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8015536:	4630      	mov	r0, r6
 8015538:	1a52      	subs	r2, r2, r1
 801553a:	f7fe fa39 	bl	80139b0 <ucdr_init_buffer>
 801553e:	9b05      	ldr	r3, [sp, #20]
 8015540:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
 8015544:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015546:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
 801554a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801554c:	491b      	ldr	r1, [pc, #108]	; (80155bc <uxr_prepare_output_stream_fragmented+0x190>)
 801554e:	f8c5 a0c4 	str.w	sl, [r5, #196]	; 0xc4
 8015552:	4630      	mov	r0, r6
 8015554:	f8c5 30bc 	str.w	r3, [r5, #188]	; 0xbc
 8015558:	462a      	mov	r2, r5
 801555a:	f7fe f9fd 	bl	8013958 <ucdr_set_on_full_buffer_callback>
 801555e:	4620      	mov	r0, r4
 8015560:	b011      	add	sp, #68	; 0x44
 8015562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015566:	991c      	ldr	r1, [sp, #112]	; 0x70
 8015568:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801556a:	4628      	mov	r0, r5
 801556c:	4798      	blx	r3
 801556e:	b920      	cbnz	r0, 801557a <uxr_prepare_output_stream_fragmented+0x14e>
 8015570:	2400      	movs	r4, #0
 8015572:	4620      	mov	r0, r4
 8015574:	b011      	add	sp, #68	; 0x44
 8015576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801557a:	4620      	mov	r0, r4
 801557c:	f004 f90e 	bl	801979c <get_available_free_slots>
 8015580:	2800      	cmp	r0, #0
 8015582:	f47f af6d 	bne.w	8015460 <uxr_prepare_output_stream_fragmented+0x34>
 8015586:	e7f3      	b.n	8015570 <uxr_prepare_output_stream_fragmented+0x144>
 8015588:	4638      	mov	r0, r7
 801558a:	2101      	movs	r1, #1
 801558c:	f004 fa1c 	bl	80199c8 <uxr_seq_num_add>
 8015590:	8921      	ldrh	r1, [r4, #8]
 8015592:	fbb0 f2f1 	udiv	r2, r0, r1
 8015596:	fb01 0912 	mls	r9, r1, r2, r0
 801559a:	fa1f f289 	uxth.w	r2, r9
 801559e:	6863      	ldr	r3, [r4, #4]
 80155a0:	fbb3 f9f1 	udiv	r9, r3, r1
 80155a4:	6823      	ldr	r3, [r4, #0]
 80155a6:	fb02 f909 	mul.w	r9, r2, r9
 80155aa:	f109 0904 	add.w	r9, r9, #4
 80155ae:	4499      	add	r9, r3
 80155b0:	4607      	mov	r7, r0
 80155b2:	7b23      	ldrb	r3, [r4, #12]
 80155b4:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80155b8:	e76b      	b.n	8015492 <uxr_prepare_output_stream_fragmented+0x66>
 80155ba:	bf00      	nop
 80155bc:	080152b9 	.word	0x080152b9

080155c0 <uxr_serialize_message_header>:
 80155c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80155c2:	b083      	sub	sp, #12
 80155c4:	4616      	mov	r6, r2
 80155c6:	4604      	mov	r4, r0
 80155c8:	9301      	str	r3, [sp, #4]
 80155ca:	460d      	mov	r5, r1
 80155cc:	9f08      	ldr	r7, [sp, #32]
 80155ce:	f7fc fcbf 	bl	8011f50 <ucdr_serialize_uint8_t>
 80155d2:	4631      	mov	r1, r6
 80155d4:	4620      	mov	r0, r4
 80155d6:	f7fc fcbb 	bl	8011f50 <ucdr_serialize_uint8_t>
 80155da:	9a01      	ldr	r2, [sp, #4]
 80155dc:	2101      	movs	r1, #1
 80155de:	4620      	mov	r0, r4
 80155e0:	f7fc fd62 	bl	80120a8 <ucdr_serialize_endian_uint16_t>
 80155e4:	062b      	lsls	r3, r5, #24
 80155e6:	d501      	bpl.n	80155ec <uxr_serialize_message_header+0x2c>
 80155e8:	b003      	add	sp, #12
 80155ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80155ec:	2204      	movs	r2, #4
 80155ee:	4639      	mov	r1, r7
 80155f0:	4620      	mov	r0, r4
 80155f2:	b003      	add	sp, #12
 80155f4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80155f8:	f003 b96e 	b.w	80188d8 <ucdr_serialize_array_uint8_t>

080155fc <uxr_deserialize_message_header>:
 80155fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80155fe:	b083      	sub	sp, #12
 8015600:	4616      	mov	r6, r2
 8015602:	4604      	mov	r4, r0
 8015604:	9301      	str	r3, [sp, #4]
 8015606:	460d      	mov	r5, r1
 8015608:	9f08      	ldr	r7, [sp, #32]
 801560a:	f7fc fcb7 	bl	8011f7c <ucdr_deserialize_uint8_t>
 801560e:	4631      	mov	r1, r6
 8015610:	4620      	mov	r0, r4
 8015612:	f7fc fcb3 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8015616:	9a01      	ldr	r2, [sp, #4]
 8015618:	2101      	movs	r1, #1
 801561a:	4620      	mov	r0, r4
 801561c:	f7fc fe38 	bl	8012290 <ucdr_deserialize_endian_uint16_t>
 8015620:	f995 3000 	ldrsb.w	r3, [r5]
 8015624:	2b00      	cmp	r3, #0
 8015626:	da01      	bge.n	801562c <uxr_deserialize_message_header+0x30>
 8015628:	b003      	add	sp, #12
 801562a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801562c:	2204      	movs	r2, #4
 801562e:	4639      	mov	r1, r7
 8015630:	4620      	mov	r0, r4
 8015632:	b003      	add	sp, #12
 8015634:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8015638:	f003 b9b2 	b.w	80189a0 <ucdr_deserialize_array_uint8_t>

0801563c <uxr_serialize_submessage_header>:
 801563c:	b530      	push	{r4, r5, lr}
 801563e:	b083      	sub	sp, #12
 8015640:	4615      	mov	r5, r2
 8015642:	4604      	mov	r4, r0
 8015644:	9301      	str	r3, [sp, #4]
 8015646:	f7fc fc83 	bl	8011f50 <ucdr_serialize_uint8_t>
 801564a:	4629      	mov	r1, r5
 801564c:	4620      	mov	r0, r4
 801564e:	f7fc fc7f 	bl	8011f50 <ucdr_serialize_uint8_t>
 8015652:	9a01      	ldr	r2, [sp, #4]
 8015654:	2101      	movs	r1, #1
 8015656:	4620      	mov	r0, r4
 8015658:	b003      	add	sp, #12
 801565a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801565e:	f7fc bd23 	b.w	80120a8 <ucdr_serialize_endian_uint16_t>
 8015662:	bf00      	nop

08015664 <uxr_deserialize_submessage_header>:
 8015664:	b530      	push	{r4, r5, lr}
 8015666:	b083      	sub	sp, #12
 8015668:	4615      	mov	r5, r2
 801566a:	4604      	mov	r4, r0
 801566c:	9301      	str	r3, [sp, #4]
 801566e:	f7fc fc85 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8015672:	4629      	mov	r1, r5
 8015674:	4620      	mov	r0, r4
 8015676:	f7fc fc81 	bl	8011f7c <ucdr_deserialize_uint8_t>
 801567a:	9a01      	ldr	r2, [sp, #4]
 801567c:	2101      	movs	r1, #1
 801567e:	4620      	mov	r0, r4
 8015680:	b003      	add	sp, #12
 8015682:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015686:	f7fc be03 	b.w	8012290 <ucdr_deserialize_endian_uint16_t>
 801568a:	bf00      	nop

0801568c <uxr_serialize_CLIENT_Representation>:
 801568c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015690:	2204      	movs	r2, #4
 8015692:	460e      	mov	r6, r1
 8015694:	4605      	mov	r5, r0
 8015696:	f003 f91f 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 801569a:	2202      	movs	r2, #2
 801569c:	4607      	mov	r7, r0
 801569e:	1d31      	adds	r1, r6, #4
 80156a0:	4628      	mov	r0, r5
 80156a2:	f003 f919 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 80156a6:	4038      	ands	r0, r7
 80156a8:	2202      	movs	r2, #2
 80156aa:	1db1      	adds	r1, r6, #6
 80156ac:	b2c7      	uxtb	r7, r0
 80156ae:	4628      	mov	r0, r5
 80156b0:	f003 f912 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 80156b4:	2204      	movs	r2, #4
 80156b6:	4007      	ands	r7, r0
 80156b8:	f106 0108 	add.w	r1, r6, #8
 80156bc:	4628      	mov	r0, r5
 80156be:	f003 f90b 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 80156c2:	7b31      	ldrb	r1, [r6, #12]
 80156c4:	4007      	ands	r7, r0
 80156c6:	4628      	mov	r0, r5
 80156c8:	f7fc fc42 	bl	8011f50 <ucdr_serialize_uint8_t>
 80156cc:	7b71      	ldrb	r1, [r6, #13]
 80156ce:	4007      	ands	r7, r0
 80156d0:	4628      	mov	r0, r5
 80156d2:	f7fc fc0f 	bl	8011ef4 <ucdr_serialize_bool>
 80156d6:	7b73      	ldrb	r3, [r6, #13]
 80156d8:	ea07 0800 	and.w	r8, r7, r0
 80156dc:	b93b      	cbnz	r3, 80156ee <uxr_serialize_CLIENT_Representation+0x62>
 80156de:	8bb1      	ldrh	r1, [r6, #28]
 80156e0:	4628      	mov	r0, r5
 80156e2:	f7fc fc61 	bl	8011fa8 <ucdr_serialize_uint16_t>
 80156e6:	ea08 0000 	and.w	r0, r8, r0
 80156ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80156ee:	6931      	ldr	r1, [r6, #16]
 80156f0:	4628      	mov	r0, r5
 80156f2:	f7fc fe43 	bl	801237c <ucdr_serialize_uint32_t>
 80156f6:	6933      	ldr	r3, [r6, #16]
 80156f8:	b1e3      	cbz	r3, 8015734 <uxr_serialize_CLIENT_Representation+0xa8>
 80156fa:	b1c0      	cbz	r0, 801572e <uxr_serialize_CLIENT_Representation+0xa2>
 80156fc:	4637      	mov	r7, r6
 80156fe:	f04f 0900 	mov.w	r9, #0
 8015702:	e001      	b.n	8015708 <uxr_serialize_CLIENT_Representation+0x7c>
 8015704:	3708      	adds	r7, #8
 8015706:	b194      	cbz	r4, 801572e <uxr_serialize_CLIENT_Representation+0xa2>
 8015708:	6979      	ldr	r1, [r7, #20]
 801570a:	4628      	mov	r0, r5
 801570c:	f003 fa56 	bl	8018bbc <ucdr_serialize_string>
 8015710:	69b9      	ldr	r1, [r7, #24]
 8015712:	4604      	mov	r4, r0
 8015714:	4628      	mov	r0, r5
 8015716:	f003 fa51 	bl	8018bbc <ucdr_serialize_string>
 801571a:	6933      	ldr	r3, [r6, #16]
 801571c:	f109 0901 	add.w	r9, r9, #1
 8015720:	4004      	ands	r4, r0
 8015722:	4599      	cmp	r9, r3
 8015724:	b2e4      	uxtb	r4, r4
 8015726:	d3ed      	bcc.n	8015704 <uxr_serialize_CLIENT_Representation+0x78>
 8015728:	ea08 0804 	and.w	r8, r8, r4
 801572c:	e7d7      	b.n	80156de <uxr_serialize_CLIENT_Representation+0x52>
 801572e:	f04f 0800 	mov.w	r8, #0
 8015732:	e7d4      	b.n	80156de <uxr_serialize_CLIENT_Representation+0x52>
 8015734:	ea08 0800 	and.w	r8, r8, r0
 8015738:	e7d1      	b.n	80156de <uxr_serialize_CLIENT_Representation+0x52>
 801573a:	bf00      	nop

0801573c <uxr_deserialize_CLIENT_Representation>:
 801573c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015740:	2204      	movs	r2, #4
 8015742:	460c      	mov	r4, r1
 8015744:	4605      	mov	r5, r0
 8015746:	f003 f92b 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 801574a:	2202      	movs	r2, #2
 801574c:	4607      	mov	r7, r0
 801574e:	1d21      	adds	r1, r4, #4
 8015750:	4628      	mov	r0, r5
 8015752:	f003 f925 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8015756:	4038      	ands	r0, r7
 8015758:	2202      	movs	r2, #2
 801575a:	1da1      	adds	r1, r4, #6
 801575c:	b2c6      	uxtb	r6, r0
 801575e:	4628      	mov	r0, r5
 8015760:	f003 f91e 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8015764:	2204      	movs	r2, #4
 8015766:	4006      	ands	r6, r0
 8015768:	f104 0108 	add.w	r1, r4, #8
 801576c:	4628      	mov	r0, r5
 801576e:	f003 f917 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8015772:	f104 010c 	add.w	r1, r4, #12
 8015776:	4006      	ands	r6, r0
 8015778:	4628      	mov	r0, r5
 801577a:	f7fc fbff 	bl	8011f7c <ucdr_deserialize_uint8_t>
 801577e:	f104 010d 	add.w	r1, r4, #13
 8015782:	ea06 0700 	and.w	r7, r6, r0
 8015786:	4628      	mov	r0, r5
 8015788:	f7fc fbca 	bl	8011f20 <ucdr_deserialize_bool>
 801578c:	7b63      	ldrb	r3, [r4, #13]
 801578e:	4007      	ands	r7, r0
 8015790:	b93b      	cbnz	r3, 80157a2 <uxr_deserialize_CLIENT_Representation+0x66>
 8015792:	f104 011c 	add.w	r1, r4, #28
 8015796:	4628      	mov	r0, r5
 8015798:	f7fc fd06 	bl	80121a8 <ucdr_deserialize_uint16_t>
 801579c:	4038      	ands	r0, r7
 801579e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80157a2:	f104 0110 	add.w	r1, r4, #16
 80157a6:	4628      	mov	r0, r5
 80157a8:	f7fc ff18 	bl	80125dc <ucdr_deserialize_uint32_t>
 80157ac:	6923      	ldr	r3, [r4, #16]
 80157ae:	2b01      	cmp	r3, #1
 80157b0:	d903      	bls.n	80157ba <uxr_deserialize_CLIENT_Representation+0x7e>
 80157b2:	2301      	movs	r3, #1
 80157b4:	75ab      	strb	r3, [r5, #22]
 80157b6:	2700      	movs	r7, #0
 80157b8:	e7eb      	b.n	8015792 <uxr_deserialize_CLIENT_Representation+0x56>
 80157ba:	b30b      	cbz	r3, 8015800 <uxr_deserialize_CLIENT_Representation+0xc4>
 80157bc:	2800      	cmp	r0, #0
 80157be:	d0fa      	beq.n	80157b6 <uxr_deserialize_CLIENT_Representation+0x7a>
 80157c0:	46a0      	mov	r8, r4
 80157c2:	f04f 0900 	mov.w	r9, #0
 80157c6:	e001      	b.n	80157cc <uxr_deserialize_CLIENT_Representation+0x90>
 80157c8:	2e00      	cmp	r6, #0
 80157ca:	d0f4      	beq.n	80157b6 <uxr_deserialize_CLIENT_Representation+0x7a>
 80157cc:	f8d8 1014 	ldr.w	r1, [r8, #20]
 80157d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80157d4:	4628      	mov	r0, r5
 80157d6:	f003 fa01 	bl	8018bdc <ucdr_deserialize_string>
 80157da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80157de:	4606      	mov	r6, r0
 80157e0:	f8d8 1018 	ldr.w	r1, [r8, #24]
 80157e4:	4628      	mov	r0, r5
 80157e6:	f003 f9f9 	bl	8018bdc <ucdr_deserialize_string>
 80157ea:	6923      	ldr	r3, [r4, #16]
 80157ec:	f109 0901 	add.w	r9, r9, #1
 80157f0:	4006      	ands	r6, r0
 80157f2:	4599      	cmp	r9, r3
 80157f4:	f108 0808 	add.w	r8, r8, #8
 80157f8:	b2f6      	uxtb	r6, r6
 80157fa:	d3e5      	bcc.n	80157c8 <uxr_deserialize_CLIENT_Representation+0x8c>
 80157fc:	4037      	ands	r7, r6
 80157fe:	e7c8      	b.n	8015792 <uxr_deserialize_CLIENT_Representation+0x56>
 8015800:	4007      	ands	r7, r0
 8015802:	e7c6      	b.n	8015792 <uxr_deserialize_CLIENT_Representation+0x56>

08015804 <uxr_serialize_AGENT_Representation>:
 8015804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015808:	2204      	movs	r2, #4
 801580a:	460f      	mov	r7, r1
 801580c:	4605      	mov	r5, r0
 801580e:	f003 f863 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8015812:	2202      	movs	r2, #2
 8015814:	4604      	mov	r4, r0
 8015816:	1d39      	adds	r1, r7, #4
 8015818:	4628      	mov	r0, r5
 801581a:	f003 f85d 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 801581e:	4020      	ands	r0, r4
 8015820:	2202      	movs	r2, #2
 8015822:	1db9      	adds	r1, r7, #6
 8015824:	b2c4      	uxtb	r4, r0
 8015826:	4628      	mov	r0, r5
 8015828:	f003 f856 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 801582c:	7a39      	ldrb	r1, [r7, #8]
 801582e:	4004      	ands	r4, r0
 8015830:	4628      	mov	r0, r5
 8015832:	f7fc fb5f 	bl	8011ef4 <ucdr_serialize_bool>
 8015836:	7a3b      	ldrb	r3, [r7, #8]
 8015838:	ea00 0804 	and.w	r8, r0, r4
 801583c:	b913      	cbnz	r3, 8015844 <uxr_serialize_AGENT_Representation+0x40>
 801583e:	4640      	mov	r0, r8
 8015840:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015844:	68f9      	ldr	r1, [r7, #12]
 8015846:	4628      	mov	r0, r5
 8015848:	f7fc fd98 	bl	801237c <ucdr_serialize_uint32_t>
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	b303      	cbz	r3, 8015892 <uxr_serialize_AGENT_Representation+0x8e>
 8015850:	b1d0      	cbz	r0, 8015888 <uxr_serialize_AGENT_Representation+0x84>
 8015852:	463e      	mov	r6, r7
 8015854:	f04f 0900 	mov.w	r9, #0
 8015858:	e001      	b.n	801585e <uxr_serialize_AGENT_Representation+0x5a>
 801585a:	3608      	adds	r6, #8
 801585c:	b1a4      	cbz	r4, 8015888 <uxr_serialize_AGENT_Representation+0x84>
 801585e:	6931      	ldr	r1, [r6, #16]
 8015860:	4628      	mov	r0, r5
 8015862:	f003 f9ab 	bl	8018bbc <ucdr_serialize_string>
 8015866:	6971      	ldr	r1, [r6, #20]
 8015868:	4604      	mov	r4, r0
 801586a:	4628      	mov	r0, r5
 801586c:	f003 f9a6 	bl	8018bbc <ucdr_serialize_string>
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	f109 0901 	add.w	r9, r9, #1
 8015876:	4004      	ands	r4, r0
 8015878:	4599      	cmp	r9, r3
 801587a:	b2e4      	uxtb	r4, r4
 801587c:	d3ed      	bcc.n	801585a <uxr_serialize_AGENT_Representation+0x56>
 801587e:	ea08 0804 	and.w	r8, r8, r4
 8015882:	4640      	mov	r0, r8
 8015884:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015888:	f04f 0800 	mov.w	r8, #0
 801588c:	4640      	mov	r0, r8
 801588e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015892:	ea08 0800 	and.w	r8, r8, r0
 8015896:	e7d2      	b.n	801583e <uxr_serialize_AGENT_Representation+0x3a>

08015898 <uxr_serialize_DATAWRITER_Representation>:
 8015898:	b570      	push	{r4, r5, r6, lr}
 801589a:	460d      	mov	r5, r1
 801589c:	7809      	ldrb	r1, [r1, #0]
 801589e:	4606      	mov	r6, r0
 80158a0:	f7fc fb56 	bl	8011f50 <ucdr_serialize_uint8_t>
 80158a4:	4604      	mov	r4, r0
 80158a6:	b130      	cbz	r0, 80158b6 <uxr_serialize_DATAWRITER_Representation+0x1e>
 80158a8:	782b      	ldrb	r3, [r5, #0]
 80158aa:	2b02      	cmp	r3, #2
 80158ac:	d00c      	beq.n	80158c8 <uxr_serialize_DATAWRITER_Representation+0x30>
 80158ae:	2b03      	cmp	r3, #3
 80158b0:	d010      	beq.n	80158d4 <uxr_serialize_DATAWRITER_Representation+0x3c>
 80158b2:	2b01      	cmp	r3, #1
 80158b4:	d008      	beq.n	80158c8 <uxr_serialize_DATAWRITER_Representation+0x30>
 80158b6:	2202      	movs	r2, #2
 80158b8:	f505 7102 	add.w	r1, r5, #520	; 0x208
 80158bc:	4630      	mov	r0, r6
 80158be:	f003 f80b 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 80158c2:	4020      	ands	r0, r4
 80158c4:	b2c0      	uxtb	r0, r0
 80158c6:	bd70      	pop	{r4, r5, r6, pc}
 80158c8:	6869      	ldr	r1, [r5, #4]
 80158ca:	4630      	mov	r0, r6
 80158cc:	f003 f976 	bl	8018bbc <ucdr_serialize_string>
 80158d0:	4604      	mov	r4, r0
 80158d2:	e7f0      	b.n	80158b6 <uxr_serialize_DATAWRITER_Representation+0x1e>
 80158d4:	4629      	mov	r1, r5
 80158d6:	4630      	mov	r0, r6
 80158d8:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80158dc:	3104      	adds	r1, #4
 80158de:	f7fe f903 	bl	8013ae8 <ucdr_serialize_sequence_uint8_t>
 80158e2:	4604      	mov	r4, r0
 80158e4:	e7e7      	b.n	80158b6 <uxr_serialize_DATAWRITER_Representation+0x1e>
 80158e6:	bf00      	nop

080158e8 <uxr_serialize_ObjectVariant.part.0>:
 80158e8:	b570      	push	{r4, r5, r6, lr}
 80158ea:	780b      	ldrb	r3, [r1, #0]
 80158ec:	3b01      	subs	r3, #1
 80158ee:	460c      	mov	r4, r1
 80158f0:	4605      	mov	r5, r0
 80158f2:	2b0d      	cmp	r3, #13
 80158f4:	d854      	bhi.n	80159a0 <uxr_serialize_ObjectVariant.part.0+0xb8>
 80158f6:	e8df f003 	tbb	[pc, r3]
 80158fa:	0730      	.short	0x0730
 80158fc:	07071b1b 	.word	0x07071b1b
 8015900:	0c530707 	.word	0x0c530707
 8015904:	494e0c0c 	.word	0x494e0c0c
 8015908:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801590c:	3104      	adds	r1, #4
 801590e:	f7ff bfc3 	b.w	8015898 <uxr_serialize_DATAWRITER_Representation>
 8015912:	7909      	ldrb	r1, [r1, #4]
 8015914:	f7fc fb1c 	bl	8011f50 <ucdr_serialize_uint8_t>
 8015918:	b1e8      	cbz	r0, 8015956 <uxr_serialize_ObjectVariant.part.0+0x6e>
 801591a:	7923      	ldrb	r3, [r4, #4]
 801591c:	2b01      	cmp	r3, #1
 801591e:	d001      	beq.n	8015924 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8015920:	2b02      	cmp	r3, #2
 8015922:	d13d      	bne.n	80159a0 <uxr_serialize_ObjectVariant.part.0+0xb8>
 8015924:	68a1      	ldr	r1, [r4, #8]
 8015926:	4628      	mov	r0, r5
 8015928:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801592c:	f003 b946 	b.w	8018bbc <ucdr_serialize_string>
 8015930:	7909      	ldrb	r1, [r1, #4]
 8015932:	f7fc fb0d 	bl	8011f50 <ucdr_serialize_uint8_t>
 8015936:	4606      	mov	r6, r0
 8015938:	b120      	cbz	r0, 8015944 <uxr_serialize_ObjectVariant.part.0+0x5c>
 801593a:	7923      	ldrb	r3, [r4, #4]
 801593c:	2b02      	cmp	r3, #2
 801593e:	d039      	beq.n	80159b4 <uxr_serialize_ObjectVariant.part.0+0xcc>
 8015940:	2b03      	cmp	r3, #3
 8015942:	d02f      	beq.n	80159a4 <uxr_serialize_ObjectVariant.part.0+0xbc>
 8015944:	2202      	movs	r2, #2
 8015946:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 801594a:	4628      	mov	r0, r5
 801594c:	f002 ffc4 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8015950:	4030      	ands	r0, r6
 8015952:	b2c0      	uxtb	r0, r0
 8015954:	bd70      	pop	{r4, r5, r6, pc}
 8015956:	2000      	movs	r0, #0
 8015958:	bd70      	pop	{r4, r5, r6, pc}
 801595a:	7909      	ldrb	r1, [r1, #4]
 801595c:	f7fc faf8 	bl	8011f50 <ucdr_serialize_uint8_t>
 8015960:	4606      	mov	r6, r0
 8015962:	b158      	cbz	r0, 801597c <uxr_serialize_ObjectVariant.part.0+0x94>
 8015964:	7923      	ldrb	r3, [r4, #4]
 8015966:	2b02      	cmp	r3, #2
 8015968:	d003      	beq.n	8015972 <uxr_serialize_ObjectVariant.part.0+0x8a>
 801596a:	2b03      	cmp	r3, #3
 801596c:	d028      	beq.n	80159c0 <uxr_serialize_ObjectVariant.part.0+0xd8>
 801596e:	2b01      	cmp	r3, #1
 8015970:	d104      	bne.n	801597c <uxr_serialize_ObjectVariant.part.0+0x94>
 8015972:	68a1      	ldr	r1, [r4, #8]
 8015974:	4628      	mov	r0, r5
 8015976:	f003 f921 	bl	8018bbc <ucdr_serialize_string>
 801597a:	4606      	mov	r6, r0
 801597c:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	; 0x20c
 8015980:	4628      	mov	r0, r5
 8015982:	f7fd f821 	bl	80129c8 <ucdr_serialize_int16_t>
 8015986:	4030      	ands	r0, r6
 8015988:	b2c0      	uxtb	r0, r0
 801598a:	bd70      	pop	{r4, r5, r6, pc}
 801598c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015990:	3104      	adds	r1, #4
 8015992:	f7ff be7b 	b.w	801568c <uxr_serialize_CLIENT_Representation>
 8015996:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801599a:	3104      	adds	r1, #4
 801599c:	f7ff bf32 	b.w	8015804 <uxr_serialize_AGENT_Representation>
 80159a0:	2001      	movs	r0, #1
 80159a2:	bd70      	pop	{r4, r5, r6, pc}
 80159a4:	68a2      	ldr	r2, [r4, #8]
 80159a6:	f104 010c 	add.w	r1, r4, #12
 80159aa:	4628      	mov	r0, r5
 80159ac:	f7fe f89c 	bl	8013ae8 <ucdr_serialize_sequence_uint8_t>
 80159b0:	4606      	mov	r6, r0
 80159b2:	e7c7      	b.n	8015944 <uxr_serialize_ObjectVariant.part.0+0x5c>
 80159b4:	68a1      	ldr	r1, [r4, #8]
 80159b6:	4628      	mov	r0, r5
 80159b8:	f003 f900 	bl	8018bbc <ucdr_serialize_string>
 80159bc:	4606      	mov	r6, r0
 80159be:	e7c1      	b.n	8015944 <uxr_serialize_ObjectVariant.part.0+0x5c>
 80159c0:	68a2      	ldr	r2, [r4, #8]
 80159c2:	f104 010c 	add.w	r1, r4, #12
 80159c6:	4628      	mov	r0, r5
 80159c8:	f7fe f88e 	bl	8013ae8 <ucdr_serialize_sequence_uint8_t>
 80159cc:	4606      	mov	r6, r0
 80159ce:	e7d5      	b.n	801597c <uxr_serialize_ObjectVariant.part.0+0x94>

080159d0 <uxr_deserialize_DATAWRITER_Representation>:
 80159d0:	b570      	push	{r4, r5, r6, lr}
 80159d2:	4606      	mov	r6, r0
 80159d4:	460d      	mov	r5, r1
 80159d6:	f7fc fad1 	bl	8011f7c <ucdr_deserialize_uint8_t>
 80159da:	4604      	mov	r4, r0
 80159dc:	b130      	cbz	r0, 80159ec <uxr_deserialize_DATAWRITER_Representation+0x1c>
 80159de:	782b      	ldrb	r3, [r5, #0]
 80159e0:	2b02      	cmp	r3, #2
 80159e2:	d00c      	beq.n	80159fe <uxr_deserialize_DATAWRITER_Representation+0x2e>
 80159e4:	2b03      	cmp	r3, #3
 80159e6:	d012      	beq.n	8015a0e <uxr_deserialize_DATAWRITER_Representation+0x3e>
 80159e8:	2b01      	cmp	r3, #1
 80159ea:	d008      	beq.n	80159fe <uxr_deserialize_DATAWRITER_Representation+0x2e>
 80159ec:	2202      	movs	r2, #2
 80159ee:	f505 7102 	add.w	r1, r5, #520	; 0x208
 80159f2:	4630      	mov	r0, r6
 80159f4:	f002 ffd4 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 80159f8:	4020      	ands	r0, r4
 80159fa:	b2c0      	uxtb	r0, r0
 80159fc:	bd70      	pop	{r4, r5, r6, pc}
 80159fe:	6869      	ldr	r1, [r5, #4]
 8015a00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015a04:	4630      	mov	r0, r6
 8015a06:	f003 f8e9 	bl	8018bdc <ucdr_deserialize_string>
 8015a0a:	4604      	mov	r4, r0
 8015a0c:	e7ee      	b.n	80159ec <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8015a0e:	1d2b      	adds	r3, r5, #4
 8015a10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015a14:	f105 0108 	add.w	r1, r5, #8
 8015a18:	4630      	mov	r0, r6
 8015a1a:	f7fe f877 	bl	8013b0c <ucdr_deserialize_sequence_uint8_t>
 8015a1e:	4604      	mov	r4, r0
 8015a20:	e7e4      	b.n	80159ec <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8015a22:	bf00      	nop

08015a24 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8015a24:	b570      	push	{r4, r5, r6, lr}
 8015a26:	460d      	mov	r5, r1
 8015a28:	7809      	ldrb	r1, [r1, #0]
 8015a2a:	4606      	mov	r6, r0
 8015a2c:	f7fc fa62 	bl	8011ef4 <ucdr_serialize_bool>
 8015a30:	782b      	ldrb	r3, [r5, #0]
 8015a32:	4604      	mov	r4, r0
 8015a34:	b94b      	cbnz	r3, 8015a4a <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8015a36:	7a29      	ldrb	r1, [r5, #8]
 8015a38:	4630      	mov	r0, r6
 8015a3a:	f7fc fa5b 	bl	8011ef4 <ucdr_serialize_bool>
 8015a3e:	7a2b      	ldrb	r3, [r5, #8]
 8015a40:	4004      	ands	r4, r0
 8015a42:	b2e4      	uxtb	r4, r4
 8015a44:	b943      	cbnz	r3, 8015a58 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8015a46:	4620      	mov	r0, r4
 8015a48:	bd70      	pop	{r4, r5, r6, pc}
 8015a4a:	6869      	ldr	r1, [r5, #4]
 8015a4c:	4630      	mov	r0, r6
 8015a4e:	f003 f8b5 	bl	8018bbc <ucdr_serialize_string>
 8015a52:	4004      	ands	r4, r0
 8015a54:	b2e4      	uxtb	r4, r4
 8015a56:	e7ee      	b.n	8015a36 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8015a58:	68e9      	ldr	r1, [r5, #12]
 8015a5a:	4630      	mov	r0, r6
 8015a5c:	f003 f8ae 	bl	8018bbc <ucdr_serialize_string>
 8015a60:	4004      	ands	r4, r0
 8015a62:	4620      	mov	r0, r4
 8015a64:	bd70      	pop	{r4, r5, r6, pc}
 8015a66:	bf00      	nop

08015a68 <uxr_serialize_OBJK_Topic_Binary>:
 8015a68:	b570      	push	{r4, r5, r6, lr}
 8015a6a:	460d      	mov	r5, r1
 8015a6c:	6809      	ldr	r1, [r1, #0]
 8015a6e:	4606      	mov	r6, r0
 8015a70:	f003 f8a4 	bl	8018bbc <ucdr_serialize_string>
 8015a74:	7929      	ldrb	r1, [r5, #4]
 8015a76:	4604      	mov	r4, r0
 8015a78:	4630      	mov	r0, r6
 8015a7a:	f7fc fa3b 	bl	8011ef4 <ucdr_serialize_bool>
 8015a7e:	792b      	ldrb	r3, [r5, #4]
 8015a80:	4004      	ands	r4, r0
 8015a82:	b2e4      	uxtb	r4, r4
 8015a84:	b943      	cbnz	r3, 8015a98 <uxr_serialize_OBJK_Topic_Binary+0x30>
 8015a86:	7b29      	ldrb	r1, [r5, #12]
 8015a88:	4630      	mov	r0, r6
 8015a8a:	f7fc fa33 	bl	8011ef4 <ucdr_serialize_bool>
 8015a8e:	7b2b      	ldrb	r3, [r5, #12]
 8015a90:	4004      	ands	r4, r0
 8015a92:	b93b      	cbnz	r3, 8015aa4 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8015a94:	4620      	mov	r0, r4
 8015a96:	bd70      	pop	{r4, r5, r6, pc}
 8015a98:	68a9      	ldr	r1, [r5, #8]
 8015a9a:	4630      	mov	r0, r6
 8015a9c:	f003 f88e 	bl	8018bbc <ucdr_serialize_string>
 8015aa0:	4004      	ands	r4, r0
 8015aa2:	e7f0      	b.n	8015a86 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8015aa4:	6929      	ldr	r1, [r5, #16]
 8015aa6:	4630      	mov	r0, r6
 8015aa8:	f003 f888 	bl	8018bbc <ucdr_serialize_string>
 8015aac:	4004      	ands	r4, r0
 8015aae:	b2e4      	uxtb	r4, r4
 8015ab0:	4620      	mov	r0, r4
 8015ab2:	bd70      	pop	{r4, r5, r6, pc}

08015ab4 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8015ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ab8:	460c      	mov	r4, r1
 8015aba:	7809      	ldrb	r1, [r1, #0]
 8015abc:	4606      	mov	r6, r0
 8015abe:	f7fc fa19 	bl	8011ef4 <ucdr_serialize_bool>
 8015ac2:	7823      	ldrb	r3, [r4, #0]
 8015ac4:	4605      	mov	r5, r0
 8015ac6:	b96b      	cbnz	r3, 8015ae4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8015ac8:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8015acc:	4630      	mov	r0, r6
 8015ace:	f7fc fa11 	bl	8011ef4 <ucdr_serialize_bool>
 8015ad2:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8015ad6:	4005      	ands	r5, r0
 8015ad8:	b2ed      	uxtb	r5, r5
 8015ada:	2b00      	cmp	r3, #0
 8015adc:	d169      	bne.n	8015bb2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 8015ade:	4628      	mov	r0, r5
 8015ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ae4:	6861      	ldr	r1, [r4, #4]
 8015ae6:	4630      	mov	r0, r6
 8015ae8:	f7fc fc48 	bl	801237c <ucdr_serialize_uint32_t>
 8015aec:	6863      	ldr	r3, [r4, #4]
 8015aee:	2b00      	cmp	r3, #0
 8015af0:	d06b      	beq.n	8015bca <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 8015af2:	2800      	cmp	r0, #0
 8015af4:	d067      	beq.n	8015bc6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015af6:	68a1      	ldr	r1, [r4, #8]
 8015af8:	4630      	mov	r0, r6
 8015afa:	f003 f85f 	bl	8018bbc <ucdr_serialize_string>
 8015afe:	6863      	ldr	r3, [r4, #4]
 8015b00:	2b01      	cmp	r3, #1
 8015b02:	d953      	bls.n	8015bac <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015b04:	2800      	cmp	r0, #0
 8015b06:	d05e      	beq.n	8015bc6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015b08:	68e1      	ldr	r1, [r4, #12]
 8015b0a:	4630      	mov	r0, r6
 8015b0c:	f003 f856 	bl	8018bbc <ucdr_serialize_string>
 8015b10:	6863      	ldr	r3, [r4, #4]
 8015b12:	2b02      	cmp	r3, #2
 8015b14:	d94a      	bls.n	8015bac <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015b16:	2800      	cmp	r0, #0
 8015b18:	d055      	beq.n	8015bc6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015b1a:	6921      	ldr	r1, [r4, #16]
 8015b1c:	4630      	mov	r0, r6
 8015b1e:	f003 f84d 	bl	8018bbc <ucdr_serialize_string>
 8015b22:	6863      	ldr	r3, [r4, #4]
 8015b24:	2b03      	cmp	r3, #3
 8015b26:	d941      	bls.n	8015bac <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015b28:	2800      	cmp	r0, #0
 8015b2a:	d04c      	beq.n	8015bc6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015b2c:	6961      	ldr	r1, [r4, #20]
 8015b2e:	4630      	mov	r0, r6
 8015b30:	f003 f844 	bl	8018bbc <ucdr_serialize_string>
 8015b34:	6863      	ldr	r3, [r4, #4]
 8015b36:	2b04      	cmp	r3, #4
 8015b38:	d938      	bls.n	8015bac <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015b3a:	2800      	cmp	r0, #0
 8015b3c:	d043      	beq.n	8015bc6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015b3e:	69a1      	ldr	r1, [r4, #24]
 8015b40:	4630      	mov	r0, r6
 8015b42:	f003 f83b 	bl	8018bbc <ucdr_serialize_string>
 8015b46:	6863      	ldr	r3, [r4, #4]
 8015b48:	2b05      	cmp	r3, #5
 8015b4a:	d92f      	bls.n	8015bac <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015b4c:	2800      	cmp	r0, #0
 8015b4e:	d03a      	beq.n	8015bc6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015b50:	69e1      	ldr	r1, [r4, #28]
 8015b52:	4630      	mov	r0, r6
 8015b54:	f003 f832 	bl	8018bbc <ucdr_serialize_string>
 8015b58:	6863      	ldr	r3, [r4, #4]
 8015b5a:	2b06      	cmp	r3, #6
 8015b5c:	d926      	bls.n	8015bac <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015b5e:	b390      	cbz	r0, 8015bc6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015b60:	6a21      	ldr	r1, [r4, #32]
 8015b62:	4630      	mov	r0, r6
 8015b64:	f003 f82a 	bl	8018bbc <ucdr_serialize_string>
 8015b68:	6863      	ldr	r3, [r4, #4]
 8015b6a:	2b07      	cmp	r3, #7
 8015b6c:	d91e      	bls.n	8015bac <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015b6e:	b350      	cbz	r0, 8015bc6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015b70:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8015b72:	4630      	mov	r0, r6
 8015b74:	f003 f822 	bl	8018bbc <ucdr_serialize_string>
 8015b78:	6863      	ldr	r3, [r4, #4]
 8015b7a:	2b08      	cmp	r3, #8
 8015b7c:	d916      	bls.n	8015bac <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015b7e:	b310      	cbz	r0, 8015bc6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015b80:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8015b82:	4630      	mov	r0, r6
 8015b84:	f003 f81a 	bl	8018bbc <ucdr_serialize_string>
 8015b88:	6863      	ldr	r3, [r4, #4]
 8015b8a:	2b09      	cmp	r3, #9
 8015b8c:	d90e      	bls.n	8015bac <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8015b8e:	b1d0      	cbz	r0, 8015bc6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015b90:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 8015b94:	2709      	movs	r7, #9
 8015b96:	e000      	b.n	8015b9a <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8015b98:	b1a8      	cbz	r0, 8015bc6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8015b9a:	f858 1b04 	ldr.w	r1, [r8], #4
 8015b9e:	4630      	mov	r0, r6
 8015ba0:	f003 f80c 	bl	8018bbc <ucdr_serialize_string>
 8015ba4:	6862      	ldr	r2, [r4, #4]
 8015ba6:	3701      	adds	r7, #1
 8015ba8:	4297      	cmp	r7, r2
 8015baa:	d3f5      	bcc.n	8015b98 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8015bac:	4005      	ands	r5, r0
 8015bae:	b2ed      	uxtb	r5, r5
 8015bb0:	e78a      	b.n	8015ac8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8015bb2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8015bb4:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8015bb8:	4630      	mov	r0, r6
 8015bba:	f7fd ff95 	bl	8013ae8 <ucdr_serialize_sequence_uint8_t>
 8015bbe:	4005      	ands	r5, r0
 8015bc0:	4628      	mov	r0, r5
 8015bc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015bc6:	2500      	movs	r5, #0
 8015bc8:	e77e      	b.n	8015ac8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8015bca:	4028      	ands	r0, r5
 8015bcc:	b2c5      	uxtb	r5, r0
 8015bce:	e77b      	b.n	8015ac8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08015bd0 <uxr_serialize_OBJK_Publisher_Binary>:
 8015bd0:	b570      	push	{r4, r5, r6, lr}
 8015bd2:	460d      	mov	r5, r1
 8015bd4:	7809      	ldrb	r1, [r1, #0]
 8015bd6:	4606      	mov	r6, r0
 8015bd8:	f7fc f98c 	bl	8011ef4 <ucdr_serialize_bool>
 8015bdc:	782b      	ldrb	r3, [r5, #0]
 8015bde:	4604      	mov	r4, r0
 8015be0:	b94b      	cbnz	r3, 8015bf6 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8015be2:	7a29      	ldrb	r1, [r5, #8]
 8015be4:	4630      	mov	r0, r6
 8015be6:	f7fc f985 	bl	8011ef4 <ucdr_serialize_bool>
 8015bea:	7a2b      	ldrb	r3, [r5, #8]
 8015bec:	4004      	ands	r4, r0
 8015bee:	b2e4      	uxtb	r4, r4
 8015bf0:	b943      	cbnz	r3, 8015c04 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8015bf2:	4620      	mov	r0, r4
 8015bf4:	bd70      	pop	{r4, r5, r6, pc}
 8015bf6:	6869      	ldr	r1, [r5, #4]
 8015bf8:	4630      	mov	r0, r6
 8015bfa:	f002 ffdf 	bl	8018bbc <ucdr_serialize_string>
 8015bfe:	4004      	ands	r4, r0
 8015c00:	b2e4      	uxtb	r4, r4
 8015c02:	e7ee      	b.n	8015be2 <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8015c04:	f105 010c 	add.w	r1, r5, #12
 8015c08:	4630      	mov	r0, r6
 8015c0a:	f7ff ff53 	bl	8015ab4 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8015c0e:	4004      	ands	r4, r0
 8015c10:	4620      	mov	r0, r4
 8015c12:	bd70      	pop	{r4, r5, r6, pc}

08015c14 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8015c14:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8015c18:	4688      	mov	r8, r1
 8015c1a:	8809      	ldrh	r1, [r1, #0]
 8015c1c:	4681      	mov	r9, r0
 8015c1e:	f7fc f9c3 	bl	8011fa8 <ucdr_serialize_uint16_t>
 8015c22:	f898 1002 	ldrb.w	r1, [r8, #2]
 8015c26:	4606      	mov	r6, r0
 8015c28:	4648      	mov	r0, r9
 8015c2a:	f7fc f963 	bl	8011ef4 <ucdr_serialize_bool>
 8015c2e:	f898 3002 	ldrb.w	r3, [r8, #2]
 8015c32:	4006      	ands	r6, r0
 8015c34:	b2f5      	uxtb	r5, r6
 8015c36:	b9eb      	cbnz	r3, 8015c74 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8015c38:	f898 1006 	ldrb.w	r1, [r8, #6]
 8015c3c:	4648      	mov	r0, r9
 8015c3e:	f7fc f959 	bl	8011ef4 <ucdr_serialize_bool>
 8015c42:	f898 3006 	ldrb.w	r3, [r8, #6]
 8015c46:	4005      	ands	r5, r0
 8015c48:	bb7b      	cbnz	r3, 8015caa <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8015c4a:	f898 100c 	ldrb.w	r1, [r8, #12]
 8015c4e:	4648      	mov	r0, r9
 8015c50:	f7fc f950 	bl	8011ef4 <ucdr_serialize_bool>
 8015c54:	f898 300c 	ldrb.w	r3, [r8, #12]
 8015c58:	4005      	ands	r5, r0
 8015c5a:	b9f3      	cbnz	r3, 8015c9a <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8015c5c:	f898 1014 	ldrb.w	r1, [r8, #20]
 8015c60:	4648      	mov	r0, r9
 8015c62:	f7fc f947 	bl	8011ef4 <ucdr_serialize_bool>
 8015c66:	f898 3014 	ldrb.w	r3, [r8, #20]
 8015c6a:	4005      	ands	r5, r0
 8015c6c:	b94b      	cbnz	r3, 8015c82 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8015c6e:	4628      	mov	r0, r5
 8015c70:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8015c74:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8015c78:	4648      	mov	r0, r9
 8015c7a:	f7fc f995 	bl	8011fa8 <ucdr_serialize_uint16_t>
 8015c7e:	4005      	ands	r5, r0
 8015c80:	e7da      	b.n	8015c38 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 8015c82:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8015c86:	f108 011c 	add.w	r1, r8, #28
 8015c8a:	4648      	mov	r0, r9
 8015c8c:	f7fd ff2c 	bl	8013ae8 <ucdr_serialize_sequence_uint8_t>
 8015c90:	4028      	ands	r0, r5
 8015c92:	b2c5      	uxtb	r5, r0
 8015c94:	4628      	mov	r0, r5
 8015c96:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8015c9a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8015c9e:	4648      	mov	r0, r9
 8015ca0:	f7fc fb6c 	bl	801237c <ucdr_serialize_uint32_t>
 8015ca4:	4028      	ands	r0, r5
 8015ca6:	b2c5      	uxtb	r5, r0
 8015ca8:	e7d8      	b.n	8015c5c <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8015caa:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8015cae:	4648      	mov	r0, r9
 8015cb0:	f7fc fb64 	bl	801237c <ucdr_serialize_uint32_t>
 8015cb4:	4028      	ands	r0, r5
 8015cb6:	b2c5      	uxtb	r5, r0
 8015cb8:	e7c7      	b.n	8015c4a <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8015cba:	bf00      	nop

08015cbc <uxr_serialize_OBJK_DataWriter_Binary>:
 8015cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015cbe:	2202      	movs	r2, #2
 8015cc0:	460d      	mov	r5, r1
 8015cc2:	4606      	mov	r6, r0
 8015cc4:	f002 fe08 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8015cc8:	78a9      	ldrb	r1, [r5, #2]
 8015cca:	4604      	mov	r4, r0
 8015ccc:	4630      	mov	r0, r6
 8015cce:	f7fc f911 	bl	8011ef4 <ucdr_serialize_bool>
 8015cd2:	78ab      	ldrb	r3, [r5, #2]
 8015cd4:	4004      	ands	r4, r0
 8015cd6:	b2e4      	uxtb	r4, r4
 8015cd8:	b90b      	cbnz	r3, 8015cde <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8015cda:	4620      	mov	r0, r4
 8015cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015cde:	f105 0108 	add.w	r1, r5, #8
 8015ce2:	4630      	mov	r0, r6
 8015ce4:	f7ff ff96 	bl	8015c14 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8015ce8:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 8015cec:	4607      	mov	r7, r0
 8015cee:	4630      	mov	r0, r6
 8015cf0:	f7fc f900 	bl	8011ef4 <ucdr_serialize_bool>
 8015cf4:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8015cf8:	4038      	ands	r0, r7
 8015cfa:	b2c7      	uxtb	r7, r0
 8015cfc:	b913      	cbnz	r3, 8015d04 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8015cfe:	403c      	ands	r4, r7
 8015d00:	4620      	mov	r0, r4
 8015d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015d04:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
 8015d08:	4630      	mov	r0, r6
 8015d0a:	f7fc fd8d 	bl	8012828 <ucdr_serialize_uint64_t>
 8015d0e:	4007      	ands	r7, r0
 8015d10:	e7f5      	b.n	8015cfe <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8015d12:	bf00      	nop

08015d14 <uxr_deserialize_ObjectVariant>:
 8015d14:	b570      	push	{r4, r5, r6, lr}
 8015d16:	4605      	mov	r5, r0
 8015d18:	460e      	mov	r6, r1
 8015d1a:	f7fc f92f 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8015d1e:	b168      	cbz	r0, 8015d3c <uxr_deserialize_ObjectVariant+0x28>
 8015d20:	7833      	ldrb	r3, [r6, #0]
 8015d22:	3b01      	subs	r3, #1
 8015d24:	4604      	mov	r4, r0
 8015d26:	2b0d      	cmp	r3, #13
 8015d28:	d809      	bhi.n	8015d3e <uxr_deserialize_ObjectVariant+0x2a>
 8015d2a:	e8df f003 	tbb	[pc, r3]
 8015d2e:	0a41      	.short	0x0a41
 8015d30:	0a0a2323 	.word	0x0a0a2323
 8015d34:	10080a0a 	.word	0x10080a0a
 8015d38:	565c1010 	.word	0x565c1010
 8015d3c:	2400      	movs	r4, #0
 8015d3e:	4620      	mov	r0, r4
 8015d40:	bd70      	pop	{r4, r5, r6, pc}
 8015d42:	1d31      	adds	r1, r6, #4
 8015d44:	4628      	mov	r0, r5
 8015d46:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015d4a:	f7ff be41 	b.w	80159d0 <uxr_deserialize_DATAWRITER_Representation>
 8015d4e:	1d31      	adds	r1, r6, #4
 8015d50:	4628      	mov	r0, r5
 8015d52:	f7fc f913 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8015d56:	2800      	cmp	r0, #0
 8015d58:	d0f0      	beq.n	8015d3c <uxr_deserialize_ObjectVariant+0x28>
 8015d5a:	7933      	ldrb	r3, [r6, #4]
 8015d5c:	2b01      	cmp	r3, #1
 8015d5e:	d001      	beq.n	8015d64 <uxr_deserialize_ObjectVariant+0x50>
 8015d60:	2b02      	cmp	r3, #2
 8015d62:	d1ec      	bne.n	8015d3e <uxr_deserialize_ObjectVariant+0x2a>
 8015d64:	68b1      	ldr	r1, [r6, #8]
 8015d66:	4628      	mov	r0, r5
 8015d68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015d6c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015d70:	f002 bf34 	b.w	8018bdc <ucdr_deserialize_string>
 8015d74:	1d31      	adds	r1, r6, #4
 8015d76:	4628      	mov	r0, r5
 8015d78:	f7fc f900 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8015d7c:	4604      	mov	r4, r0
 8015d7e:	b170      	cbz	r0, 8015d9e <uxr_deserialize_ObjectVariant+0x8a>
 8015d80:	7933      	ldrb	r3, [r6, #4]
 8015d82:	2b02      	cmp	r3, #2
 8015d84:	d04c      	beq.n	8015e20 <uxr_deserialize_ObjectVariant+0x10c>
 8015d86:	2b03      	cmp	r3, #3
 8015d88:	d109      	bne.n	8015d9e <uxr_deserialize_ObjectVariant+0x8a>
 8015d8a:	f106 0308 	add.w	r3, r6, #8
 8015d8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015d92:	f106 010c 	add.w	r1, r6, #12
 8015d96:	4628      	mov	r0, r5
 8015d98:	f7fd feb8 	bl	8013b0c <ucdr_deserialize_sequence_uint8_t>
 8015d9c:	4604      	mov	r4, r0
 8015d9e:	2202      	movs	r2, #2
 8015da0:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 8015da4:	4628      	mov	r0, r5
 8015da6:	f002 fdfb 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8015daa:	4020      	ands	r0, r4
 8015dac:	b2c4      	uxtb	r4, r0
 8015dae:	e7c6      	b.n	8015d3e <uxr_deserialize_ObjectVariant+0x2a>
 8015db0:	1d31      	adds	r1, r6, #4
 8015db2:	4628      	mov	r0, r5
 8015db4:	f7fc f8e2 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8015db8:	4604      	mov	r4, r0
 8015dba:	b130      	cbz	r0, 8015dca <uxr_deserialize_ObjectVariant+0xb6>
 8015dbc:	7933      	ldrb	r3, [r6, #4]
 8015dbe:	2b02      	cmp	r3, #2
 8015dc0:	d036      	beq.n	8015e30 <uxr_deserialize_ObjectVariant+0x11c>
 8015dc2:	2b03      	cmp	r3, #3
 8015dc4:	d03c      	beq.n	8015e40 <uxr_deserialize_ObjectVariant+0x12c>
 8015dc6:	2b01      	cmp	r3, #1
 8015dc8:	d032      	beq.n	8015e30 <uxr_deserialize_ObjectVariant+0x11c>
 8015dca:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 8015dce:	4628      	mov	r0, r5
 8015dd0:	f7fc fe7a 	bl	8012ac8 <ucdr_deserialize_int16_t>
 8015dd4:	4020      	ands	r0, r4
 8015dd6:	b2c4      	uxtb	r4, r0
 8015dd8:	e7b1      	b.n	8015d3e <uxr_deserialize_ObjectVariant+0x2a>
 8015dda:	1d31      	adds	r1, r6, #4
 8015ddc:	4628      	mov	r0, r5
 8015dde:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015de2:	f7ff bcab 	b.w	801573c <uxr_deserialize_CLIENT_Representation>
 8015de6:	2204      	movs	r2, #4
 8015de8:	18b1      	adds	r1, r6, r2
 8015dea:	4628      	mov	r0, r5
 8015dec:	f002 fdd8 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8015df0:	2202      	movs	r2, #2
 8015df2:	f106 0108 	add.w	r1, r6, #8
 8015df6:	4604      	mov	r4, r0
 8015df8:	4628      	mov	r0, r5
 8015dfa:	f002 fdd1 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8015dfe:	2202      	movs	r2, #2
 8015e00:	4004      	ands	r4, r0
 8015e02:	f106 010a 	add.w	r1, r6, #10
 8015e06:	4628      	mov	r0, r5
 8015e08:	f002 fdca 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8015e0c:	b2e4      	uxtb	r4, r4
 8015e0e:	4603      	mov	r3, r0
 8015e10:	f106 010c 	add.w	r1, r6, #12
 8015e14:	4628      	mov	r0, r5
 8015e16:	401c      	ands	r4, r3
 8015e18:	f7fc f882 	bl	8011f20 <ucdr_deserialize_bool>
 8015e1c:	4004      	ands	r4, r0
 8015e1e:	e78e      	b.n	8015d3e <uxr_deserialize_ObjectVariant+0x2a>
 8015e20:	68b1      	ldr	r1, [r6, #8]
 8015e22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015e26:	4628      	mov	r0, r5
 8015e28:	f002 fed8 	bl	8018bdc <ucdr_deserialize_string>
 8015e2c:	4604      	mov	r4, r0
 8015e2e:	e7b6      	b.n	8015d9e <uxr_deserialize_ObjectVariant+0x8a>
 8015e30:	68b1      	ldr	r1, [r6, #8]
 8015e32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015e36:	4628      	mov	r0, r5
 8015e38:	f002 fed0 	bl	8018bdc <ucdr_deserialize_string>
 8015e3c:	4604      	mov	r4, r0
 8015e3e:	e7c4      	b.n	8015dca <uxr_deserialize_ObjectVariant+0xb6>
 8015e40:	f106 0308 	add.w	r3, r6, #8
 8015e44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015e48:	f106 010c 	add.w	r1, r6, #12
 8015e4c:	4628      	mov	r0, r5
 8015e4e:	f7fd fe5d 	bl	8013b0c <ucdr_deserialize_sequence_uint8_t>
 8015e52:	4604      	mov	r4, r0
 8015e54:	e7b9      	b.n	8015dca <uxr_deserialize_ObjectVariant+0xb6>
 8015e56:	bf00      	nop

08015e58 <uxr_deserialize_BaseObjectRequest>:
 8015e58:	b570      	push	{r4, r5, r6, lr}
 8015e5a:	2202      	movs	r2, #2
 8015e5c:	4605      	mov	r5, r0
 8015e5e:	460e      	mov	r6, r1
 8015e60:	f002 fd9e 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8015e64:	2202      	movs	r2, #2
 8015e66:	4604      	mov	r4, r0
 8015e68:	18b1      	adds	r1, r6, r2
 8015e6a:	4628      	mov	r0, r5
 8015e6c:	f002 fd98 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8015e70:	4020      	ands	r0, r4
 8015e72:	b2c0      	uxtb	r0, r0
 8015e74:	bd70      	pop	{r4, r5, r6, pc}
 8015e76:	bf00      	nop

08015e78 <uxr_serialize_ActivityInfoVariant>:
 8015e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015e7c:	460d      	mov	r5, r1
 8015e7e:	7809      	ldrb	r1, [r1, #0]
 8015e80:	4607      	mov	r7, r0
 8015e82:	f7fc f865 	bl	8011f50 <ucdr_serialize_uint8_t>
 8015e86:	4681      	mov	r9, r0
 8015e88:	b138      	cbz	r0, 8015e9a <uxr_serialize_ActivityInfoVariant+0x22>
 8015e8a:	782b      	ldrb	r3, [r5, #0]
 8015e8c:	2b06      	cmp	r3, #6
 8015e8e:	f000 8082 	beq.w	8015f96 <uxr_serialize_ActivityInfoVariant+0x11e>
 8015e92:	2b0d      	cmp	r3, #13
 8015e94:	d016      	beq.n	8015ec4 <uxr_serialize_ActivityInfoVariant+0x4c>
 8015e96:	2b05      	cmp	r3, #5
 8015e98:	d002      	beq.n	8015ea0 <uxr_serialize_ActivityInfoVariant+0x28>
 8015e9a:	4648      	mov	r0, r9
 8015e9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ea0:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8015ea4:	4638      	mov	r0, r7
 8015ea6:	f7fc fd8f 	bl	80129c8 <ucdr_serialize_int16_t>
 8015eaa:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 8015eae:	4681      	mov	r9, r0
 8015eb0:	4638      	mov	r0, r7
 8015eb2:	f7fc fcb9 	bl	8012828 <ucdr_serialize_uint64_t>
 8015eb6:	ea09 0000 	and.w	r0, r9, r0
 8015eba:	fa5f f980 	uxtb.w	r9, r0
 8015ebe:	4648      	mov	r0, r9
 8015ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ec4:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8015ec8:	4638      	mov	r0, r7
 8015eca:	f7fc fd7d 	bl	80129c8 <ucdr_serialize_int16_t>
 8015ece:	68e9      	ldr	r1, [r5, #12]
 8015ed0:	4681      	mov	r9, r0
 8015ed2:	4638      	mov	r0, r7
 8015ed4:	f7fc fa52 	bl	801237c <ucdr_serialize_uint32_t>
 8015ed8:	68eb      	ldr	r3, [r5, #12]
 8015eda:	2b00      	cmp	r3, #0
 8015edc:	d0eb      	beq.n	8015eb6 <uxr_serialize_ActivityInfoVariant+0x3e>
 8015ede:	b320      	cbz	r0, 8015f2a <uxr_serialize_ActivityInfoVariant+0xb2>
 8015ee0:	f105 080c 	add.w	r8, r5, #12
 8015ee4:	2600      	movs	r6, #0
 8015ee6:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 8015eea:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 8015eee:	f89a 1010 	ldrb.w	r1, [sl, #16]
 8015ef2:	4638      	mov	r0, r7
 8015ef4:	f7fc f82c 	bl	8011f50 <ucdr_serialize_uint8_t>
 8015ef8:	2800      	cmp	r0, #0
 8015efa:	d053      	beq.n	8015fa4 <uxr_serialize_ActivityInfoVariant+0x12c>
 8015efc:	f89a 3010 	ldrb.w	r3, [sl, #16]
 8015f00:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8015f04:	0074      	lsls	r4, r6, #1
 8015f06:	00c9      	lsls	r1, r1, #3
 8015f08:	2b03      	cmp	r3, #3
 8015f0a:	d854      	bhi.n	8015fb6 <uxr_serialize_ActivityInfoVariant+0x13e>
 8015f0c:	e8df f003 	tbb	[pc, r3]
 8015f10:	02102132 	.word	0x02102132
 8015f14:	4441      	add	r1, r8
 8015f16:	4638      	mov	r0, r7
 8015f18:	6889      	ldr	r1, [r1, #8]
 8015f1a:	f002 fe4f 	bl	8018bbc <ucdr_serialize_string>
 8015f1e:	68ea      	ldr	r2, [r5, #12]
 8015f20:	3601      	adds	r6, #1
 8015f22:	4296      	cmp	r6, r2
 8015f24:	d242      	bcs.n	8015fac <uxr_serialize_ActivityInfoVariant+0x134>
 8015f26:	2800      	cmp	r0, #0
 8015f28:	d1dd      	bne.n	8015ee6 <uxr_serialize_ActivityInfoVariant+0x6e>
 8015f2a:	f04f 0900 	mov.w	r9, #0
 8015f2e:	e7b4      	b.n	8015e9a <uxr_serialize_ActivityInfoVariant+0x22>
 8015f30:	3108      	adds	r1, #8
 8015f32:	4441      	add	r1, r8
 8015f34:	2210      	movs	r2, #16
 8015f36:	4638      	mov	r0, r7
 8015f38:	f002 fcce 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8015f3c:	4434      	add	r4, r6
 8015f3e:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8015f42:	4604      	mov	r4, r0
 8015f44:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8015f46:	4638      	mov	r0, r7
 8015f48:	f7fc fa18 	bl	801237c <ucdr_serialize_uint32_t>
 8015f4c:	4020      	ands	r0, r4
 8015f4e:	b2c0      	uxtb	r0, r0
 8015f50:	e7e5      	b.n	8015f1e <uxr_serialize_ActivityInfoVariant+0xa6>
 8015f52:	3108      	adds	r1, #8
 8015f54:	4441      	add	r1, r8
 8015f56:	2204      	movs	r2, #4
 8015f58:	4638      	mov	r0, r7
 8015f5a:	f002 fcbd 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8015f5e:	4434      	add	r4, r6
 8015f60:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8015f64:	4604      	mov	r4, r0
 8015f66:	8b19      	ldrh	r1, [r3, #24]
 8015f68:	4638      	mov	r0, r7
 8015f6a:	f7fc f81d 	bl	8011fa8 <ucdr_serialize_uint16_t>
 8015f6e:	4020      	ands	r0, r4
 8015f70:	b2c0      	uxtb	r0, r0
 8015f72:	e7d4      	b.n	8015f1e <uxr_serialize_ActivityInfoVariant+0xa6>
 8015f74:	3108      	adds	r1, #8
 8015f76:	4441      	add	r1, r8
 8015f78:	2202      	movs	r2, #2
 8015f7a:	4638      	mov	r0, r7
 8015f7c:	f002 fcac 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8015f80:	4434      	add	r4, r6
 8015f82:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8015f86:	4604      	mov	r4, r0
 8015f88:	7d99      	ldrb	r1, [r3, #22]
 8015f8a:	4638      	mov	r0, r7
 8015f8c:	f7fb ffe0 	bl	8011f50 <ucdr_serialize_uint8_t>
 8015f90:	4020      	ands	r0, r4
 8015f92:	b2c0      	uxtb	r0, r0
 8015f94:	e7c3      	b.n	8015f1e <uxr_serialize_ActivityInfoVariant+0xa6>
 8015f96:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 8015f9a:	4638      	mov	r0, r7
 8015f9c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015fa0:	f7fc bd12 	b.w	80129c8 <ucdr_serialize_int16_t>
 8015fa4:	68ea      	ldr	r2, [r5, #12]
 8015fa6:	3601      	adds	r6, #1
 8015fa8:	42b2      	cmp	r2, r6
 8015faa:	d8be      	bhi.n	8015f2a <uxr_serialize_ActivityInfoVariant+0xb2>
 8015fac:	ea09 0900 	and.w	r9, r9, r0
 8015fb0:	fa5f f989 	uxtb.w	r9, r9
 8015fb4:	e771      	b.n	8015e9a <uxr_serialize_ActivityInfoVariant+0x22>
 8015fb6:	68eb      	ldr	r3, [r5, #12]
 8015fb8:	3601      	adds	r6, #1
 8015fba:	429e      	cmp	r6, r3
 8015fbc:	f10a 0a18 	add.w	sl, sl, #24
 8015fc0:	d395      	bcc.n	8015eee <uxr_serialize_ActivityInfoVariant+0x76>
 8015fc2:	e76a      	b.n	8015e9a <uxr_serialize_ActivityInfoVariant+0x22>

08015fc4 <uxr_deserialize_BaseObjectReply>:
 8015fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015fc8:	2202      	movs	r2, #2
 8015fca:	4606      	mov	r6, r0
 8015fcc:	460f      	mov	r7, r1
 8015fce:	f002 fce7 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8015fd2:	2202      	movs	r2, #2
 8015fd4:	18b9      	adds	r1, r7, r2
 8015fd6:	4605      	mov	r5, r0
 8015fd8:	4630      	mov	r0, r6
 8015fda:	f002 fce1 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8015fde:	1d39      	adds	r1, r7, #4
 8015fe0:	4680      	mov	r8, r0
 8015fe2:	4630      	mov	r0, r6
 8015fe4:	f7fb ffca 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8015fe8:	1d79      	adds	r1, r7, #5
 8015fea:	4604      	mov	r4, r0
 8015fec:	4630      	mov	r0, r6
 8015fee:	f7fb ffc5 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8015ff2:	ea05 0508 	and.w	r5, r5, r8
 8015ff6:	402c      	ands	r4, r5
 8015ff8:	4020      	ands	r0, r4
 8015ffa:	b2c0      	uxtb	r0, r0
 8015ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016000 <uxr_serialize_ReadSpecification>:
 8016000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016004:	460e      	mov	r6, r1
 8016006:	7809      	ldrb	r1, [r1, #0]
 8016008:	4607      	mov	r7, r0
 801600a:	f7fb ffa1 	bl	8011f50 <ucdr_serialize_uint8_t>
 801600e:	7871      	ldrb	r1, [r6, #1]
 8016010:	4604      	mov	r4, r0
 8016012:	4638      	mov	r0, r7
 8016014:	f7fb ff9c 	bl	8011f50 <ucdr_serialize_uint8_t>
 8016018:	78b1      	ldrb	r1, [r6, #2]
 801601a:	4004      	ands	r4, r0
 801601c:	4638      	mov	r0, r7
 801601e:	f7fb ff69 	bl	8011ef4 <ucdr_serialize_bool>
 8016022:	78b3      	ldrb	r3, [r6, #2]
 8016024:	b2e4      	uxtb	r4, r4
 8016026:	4004      	ands	r4, r0
 8016028:	b94b      	cbnz	r3, 801603e <uxr_serialize_ReadSpecification+0x3e>
 801602a:	7a31      	ldrb	r1, [r6, #8]
 801602c:	4638      	mov	r0, r7
 801602e:	f7fb ff61 	bl	8011ef4 <ucdr_serialize_bool>
 8016032:	7a33      	ldrb	r3, [r6, #8]
 8016034:	4004      	ands	r4, r0
 8016036:	b943      	cbnz	r3, 801604a <uxr_serialize_ReadSpecification+0x4a>
 8016038:	4620      	mov	r0, r4
 801603a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801603e:	6871      	ldr	r1, [r6, #4]
 8016040:	4638      	mov	r0, r7
 8016042:	f002 fdbb 	bl	8018bbc <ucdr_serialize_string>
 8016046:	4004      	ands	r4, r0
 8016048:	e7ef      	b.n	801602a <uxr_serialize_ReadSpecification+0x2a>
 801604a:	8971      	ldrh	r1, [r6, #10]
 801604c:	4638      	mov	r0, r7
 801604e:	f7fb ffab 	bl	8011fa8 <ucdr_serialize_uint16_t>
 8016052:	89b1      	ldrh	r1, [r6, #12]
 8016054:	4605      	mov	r5, r0
 8016056:	4638      	mov	r0, r7
 8016058:	f7fb ffa6 	bl	8011fa8 <ucdr_serialize_uint16_t>
 801605c:	89f1      	ldrh	r1, [r6, #14]
 801605e:	4005      	ands	r5, r0
 8016060:	4638      	mov	r0, r7
 8016062:	f7fb ffa1 	bl	8011fa8 <ucdr_serialize_uint16_t>
 8016066:	8a31      	ldrh	r1, [r6, #16]
 8016068:	4680      	mov	r8, r0
 801606a:	4638      	mov	r0, r7
 801606c:	f7fb ff9c 	bl	8011fa8 <ucdr_serialize_uint16_t>
 8016070:	b2ed      	uxtb	r5, r5
 8016072:	4025      	ands	r5, r4
 8016074:	ea08 0505 	and.w	r5, r8, r5
 8016078:	ea00 0405 	and.w	r4, r0, r5
 801607c:	4620      	mov	r0, r4
 801607e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016082:	bf00      	nop

08016084 <uxr_serialize_CREATE_CLIENT_Payload>:
 8016084:	f7ff bb02 	b.w	801568c <uxr_serialize_CLIENT_Representation>

08016088 <uxr_serialize_CREATE_Payload>:
 8016088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801608a:	2202      	movs	r2, #2
 801608c:	4607      	mov	r7, r0
 801608e:	460e      	mov	r6, r1
 8016090:	f002 fc22 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8016094:	2202      	movs	r2, #2
 8016096:	18b1      	adds	r1, r6, r2
 8016098:	4605      	mov	r5, r0
 801609a:	4638      	mov	r0, r7
 801609c:	f002 fc1c 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 80160a0:	7931      	ldrb	r1, [r6, #4]
 80160a2:	4604      	mov	r4, r0
 80160a4:	4638      	mov	r0, r7
 80160a6:	f7fb ff53 	bl	8011f50 <ucdr_serialize_uint8_t>
 80160aa:	b170      	cbz	r0, 80160ca <uxr_serialize_CREATE_Payload+0x42>
 80160ac:	7933      	ldrb	r3, [r6, #4]
 80160ae:	402c      	ands	r4, r5
 80160b0:	3b01      	subs	r3, #1
 80160b2:	b2e4      	uxtb	r4, r4
 80160b4:	2b0d      	cmp	r3, #13
 80160b6:	d809      	bhi.n	80160cc <uxr_serialize_CREATE_Payload+0x44>
 80160b8:	e8df f003 	tbb	[pc, r3]
 80160bc:	23230a4c 	.word	0x23230a4c
 80160c0:	0a0a0a0a 	.word	0x0a0a0a0a
 80160c4:	12121208 	.word	0x12121208
 80160c8:	3e45      	.short	0x3e45
 80160ca:	2400      	movs	r4, #0
 80160cc:	4620      	mov	r0, r4
 80160ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80160d0:	f106 0108 	add.w	r1, r6, #8
 80160d4:	4638      	mov	r0, r7
 80160d6:	f7ff fbdf 	bl	8015898 <uxr_serialize_DATAWRITER_Representation>
 80160da:	4004      	ands	r4, r0
 80160dc:	4620      	mov	r0, r4
 80160de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80160e0:	7a31      	ldrb	r1, [r6, #8]
 80160e2:	4638      	mov	r0, r7
 80160e4:	f7fb ff34 	bl	8011f50 <ucdr_serialize_uint8_t>
 80160e8:	2800      	cmp	r0, #0
 80160ea:	d0ee      	beq.n	80160ca <uxr_serialize_CREATE_Payload+0x42>
 80160ec:	7a33      	ldrb	r3, [r6, #8]
 80160ee:	2b01      	cmp	r3, #1
 80160f0:	d001      	beq.n	80160f6 <uxr_serialize_CREATE_Payload+0x6e>
 80160f2:	2b02      	cmp	r3, #2
 80160f4:	d1ea      	bne.n	80160cc <uxr_serialize_CREATE_Payload+0x44>
 80160f6:	68f1      	ldr	r1, [r6, #12]
 80160f8:	4638      	mov	r0, r7
 80160fa:	f002 fd5f 	bl	8018bbc <ucdr_serialize_string>
 80160fe:	4004      	ands	r4, r0
 8016100:	e7e4      	b.n	80160cc <uxr_serialize_CREATE_Payload+0x44>
 8016102:	7a31      	ldrb	r1, [r6, #8]
 8016104:	4638      	mov	r0, r7
 8016106:	f7fb ff23 	bl	8011f50 <ucdr_serialize_uint8_t>
 801610a:	4605      	mov	r5, r0
 801610c:	b158      	cbz	r0, 8016126 <uxr_serialize_CREATE_Payload+0x9e>
 801610e:	7a33      	ldrb	r3, [r6, #8]
 8016110:	2b02      	cmp	r3, #2
 8016112:	d034      	beq.n	801617e <uxr_serialize_CREATE_Payload+0xf6>
 8016114:	2b03      	cmp	r3, #3
 8016116:	d106      	bne.n	8016126 <uxr_serialize_CREATE_Payload+0x9e>
 8016118:	68f2      	ldr	r2, [r6, #12]
 801611a:	f106 0110 	add.w	r1, r6, #16
 801611e:	4638      	mov	r0, r7
 8016120:	f7fd fce2 	bl	8013ae8 <ucdr_serialize_sequence_uint8_t>
 8016124:	4605      	mov	r5, r0
 8016126:	2202      	movs	r2, #2
 8016128:	f506 7104 	add.w	r1, r6, #528	; 0x210
 801612c:	4638      	mov	r0, r7
 801612e:	f002 fbd3 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8016132:	4028      	ands	r0, r5
 8016134:	4004      	ands	r4, r0
 8016136:	e7c9      	b.n	80160cc <uxr_serialize_CREATE_Payload+0x44>
 8016138:	f106 0108 	add.w	r1, r6, #8
 801613c:	4638      	mov	r0, r7
 801613e:	f7ff faa5 	bl	801568c <uxr_serialize_CLIENT_Representation>
 8016142:	4004      	ands	r4, r0
 8016144:	e7c2      	b.n	80160cc <uxr_serialize_CREATE_Payload+0x44>
 8016146:	f106 0108 	add.w	r1, r6, #8
 801614a:	4638      	mov	r0, r7
 801614c:	f7ff fb5a 	bl	8015804 <uxr_serialize_AGENT_Representation>
 8016150:	4004      	ands	r4, r0
 8016152:	e7bb      	b.n	80160cc <uxr_serialize_CREATE_Payload+0x44>
 8016154:	7a31      	ldrb	r1, [r6, #8]
 8016156:	4638      	mov	r0, r7
 8016158:	f7fb fefa 	bl	8011f50 <ucdr_serialize_uint8_t>
 801615c:	4605      	mov	r5, r0
 801615e:	b130      	cbz	r0, 801616e <uxr_serialize_CREATE_Payload+0xe6>
 8016160:	7a33      	ldrb	r3, [r6, #8]
 8016162:	2b02      	cmp	r3, #2
 8016164:	d011      	beq.n	801618a <uxr_serialize_CREATE_Payload+0x102>
 8016166:	2b03      	cmp	r3, #3
 8016168:	d015      	beq.n	8016196 <uxr_serialize_CREATE_Payload+0x10e>
 801616a:	2b01      	cmp	r3, #1
 801616c:	d00d      	beq.n	801618a <uxr_serialize_CREATE_Payload+0x102>
 801616e:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	; 0x210
 8016172:	4638      	mov	r0, r7
 8016174:	f7fc fc28 	bl	80129c8 <ucdr_serialize_int16_t>
 8016178:	4028      	ands	r0, r5
 801617a:	4004      	ands	r4, r0
 801617c:	e7a6      	b.n	80160cc <uxr_serialize_CREATE_Payload+0x44>
 801617e:	68f1      	ldr	r1, [r6, #12]
 8016180:	4638      	mov	r0, r7
 8016182:	f002 fd1b 	bl	8018bbc <ucdr_serialize_string>
 8016186:	4605      	mov	r5, r0
 8016188:	e7cd      	b.n	8016126 <uxr_serialize_CREATE_Payload+0x9e>
 801618a:	68f1      	ldr	r1, [r6, #12]
 801618c:	4638      	mov	r0, r7
 801618e:	f002 fd15 	bl	8018bbc <ucdr_serialize_string>
 8016192:	4605      	mov	r5, r0
 8016194:	e7eb      	b.n	801616e <uxr_serialize_CREATE_Payload+0xe6>
 8016196:	68f2      	ldr	r2, [r6, #12]
 8016198:	f106 0110 	add.w	r1, r6, #16
 801619c:	4638      	mov	r0, r7
 801619e:	f7fd fca3 	bl	8013ae8 <ucdr_serialize_sequence_uint8_t>
 80161a2:	4605      	mov	r5, r0
 80161a4:	e7e3      	b.n	801616e <uxr_serialize_CREATE_Payload+0xe6>
 80161a6:	bf00      	nop

080161a8 <uxr_deserialize_GET_INFO_Payload>:
 80161a8:	b570      	push	{r4, r5, r6, lr}
 80161aa:	2202      	movs	r2, #2
 80161ac:	4605      	mov	r5, r0
 80161ae:	460e      	mov	r6, r1
 80161b0:	f002 fbf6 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 80161b4:	2202      	movs	r2, #2
 80161b6:	18b1      	adds	r1, r6, r2
 80161b8:	4604      	mov	r4, r0
 80161ba:	4628      	mov	r0, r5
 80161bc:	f002 fbf0 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 80161c0:	1d31      	adds	r1, r6, #4
 80161c2:	4004      	ands	r4, r0
 80161c4:	4628      	mov	r0, r5
 80161c6:	f7fc fa09 	bl	80125dc <ucdr_deserialize_uint32_t>
 80161ca:	b2e4      	uxtb	r4, r4
 80161cc:	4020      	ands	r0, r4
 80161ce:	bd70      	pop	{r4, r5, r6, pc}

080161d0 <uxr_serialize_DELETE_Payload>:
 80161d0:	b570      	push	{r4, r5, r6, lr}
 80161d2:	2202      	movs	r2, #2
 80161d4:	4605      	mov	r5, r0
 80161d6:	460e      	mov	r6, r1
 80161d8:	f002 fb7e 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 80161dc:	2202      	movs	r2, #2
 80161de:	4604      	mov	r4, r0
 80161e0:	18b1      	adds	r1, r6, r2
 80161e2:	4628      	mov	r0, r5
 80161e4:	f002 fb78 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 80161e8:	4020      	ands	r0, r4
 80161ea:	b2c0      	uxtb	r0, r0
 80161ec:	bd70      	pop	{r4, r5, r6, pc}
 80161ee:	bf00      	nop

080161f0 <uxr_deserialize_STATUS_AGENT_Payload>:
 80161f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80161f4:	4605      	mov	r5, r0
 80161f6:	460e      	mov	r6, r1
 80161f8:	f7fb fec0 	bl	8011f7c <ucdr_deserialize_uint8_t>
 80161fc:	1c71      	adds	r1, r6, #1
 80161fe:	4604      	mov	r4, r0
 8016200:	4628      	mov	r0, r5
 8016202:	f7fb febb 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8016206:	2204      	movs	r2, #4
 8016208:	18b1      	adds	r1, r6, r2
 801620a:	4680      	mov	r8, r0
 801620c:	4628      	mov	r0, r5
 801620e:	f002 fbc7 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8016212:	f106 0108 	add.w	r1, r6, #8
 8016216:	4607      	mov	r7, r0
 8016218:	2202      	movs	r2, #2
 801621a:	4628      	mov	r0, r5
 801621c:	f002 fbc0 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8016220:	ea04 0308 	and.w	r3, r4, r8
 8016224:	b2db      	uxtb	r3, r3
 8016226:	ea03 0407 	and.w	r4, r3, r7
 801622a:	2202      	movs	r2, #2
 801622c:	4607      	mov	r7, r0
 801622e:	f106 010a 	add.w	r1, r6, #10
 8016232:	4628      	mov	r0, r5
 8016234:	f002 fbb4 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8016238:	f106 010c 	add.w	r1, r6, #12
 801623c:	4603      	mov	r3, r0
 801623e:	4628      	mov	r0, r5
 8016240:	461d      	mov	r5, r3
 8016242:	f7fb fe6d 	bl	8011f20 <ucdr_deserialize_bool>
 8016246:	403c      	ands	r4, r7
 8016248:	4025      	ands	r5, r4
 801624a:	4028      	ands	r0, r5
 801624c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016250 <uxr_deserialize_STATUS_Payload>:
 8016250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016254:	2202      	movs	r2, #2
 8016256:	4606      	mov	r6, r0
 8016258:	460f      	mov	r7, r1
 801625a:	f002 fba1 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 801625e:	2202      	movs	r2, #2
 8016260:	18b9      	adds	r1, r7, r2
 8016262:	4605      	mov	r5, r0
 8016264:	4630      	mov	r0, r6
 8016266:	f002 fb9b 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 801626a:	1d39      	adds	r1, r7, #4
 801626c:	4680      	mov	r8, r0
 801626e:	4630      	mov	r0, r6
 8016270:	f7fb fe84 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8016274:	1d79      	adds	r1, r7, #5
 8016276:	4604      	mov	r4, r0
 8016278:	4630      	mov	r0, r6
 801627a:	f7fb fe7f 	bl	8011f7c <ucdr_deserialize_uint8_t>
 801627e:	ea05 0508 	and.w	r5, r5, r8
 8016282:	402c      	ands	r4, r5
 8016284:	4020      	ands	r0, r4
 8016286:	b2c0      	uxtb	r0, r0
 8016288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801628c <uxr_serialize_INFO_Payload>:
 801628c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016290:	2202      	movs	r2, #2
 8016292:	460c      	mov	r4, r1
 8016294:	4605      	mov	r5, r0
 8016296:	f002 fb1f 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 801629a:	2202      	movs	r2, #2
 801629c:	18a1      	adds	r1, r4, r2
 801629e:	4680      	mov	r8, r0
 80162a0:	4628      	mov	r0, r5
 80162a2:	f002 fb19 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 80162a6:	7921      	ldrb	r1, [r4, #4]
 80162a8:	4607      	mov	r7, r0
 80162aa:	4628      	mov	r0, r5
 80162ac:	f7fb fe50 	bl	8011f50 <ucdr_serialize_uint8_t>
 80162b0:	7961      	ldrb	r1, [r4, #5]
 80162b2:	4606      	mov	r6, r0
 80162b4:	4628      	mov	r0, r5
 80162b6:	f7fb fe4b 	bl	8011f50 <ucdr_serialize_uint8_t>
 80162ba:	ea08 0807 	and.w	r8, r8, r7
 80162be:	ea06 0608 	and.w	r6, r6, r8
 80162c2:	4006      	ands	r6, r0
 80162c4:	7a21      	ldrb	r1, [r4, #8]
 80162c6:	4628      	mov	r0, r5
 80162c8:	f7fb fe14 	bl	8011ef4 <ucdr_serialize_bool>
 80162cc:	7a23      	ldrb	r3, [r4, #8]
 80162ce:	b2f7      	uxtb	r7, r6
 80162d0:	4606      	mov	r6, r0
 80162d2:	b96b      	cbnz	r3, 80162f0 <uxr_serialize_INFO_Payload+0x64>
 80162d4:	f894 121c 	ldrb.w	r1, [r4, #540]	; 0x21c
 80162d8:	4628      	mov	r0, r5
 80162da:	f7fb fe0b 	bl	8011ef4 <ucdr_serialize_bool>
 80162de:	f894 321c 	ldrb.w	r3, [r4, #540]	; 0x21c
 80162e2:	4030      	ands	r0, r6
 80162e4:	b2c6      	uxtb	r6, r0
 80162e6:	b983      	cbnz	r3, 801630a <uxr_serialize_INFO_Payload+0x7e>
 80162e8:	ea06 0007 	and.w	r0, r6, r7
 80162ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80162f0:	7b21      	ldrb	r1, [r4, #12]
 80162f2:	4628      	mov	r0, r5
 80162f4:	f7fb fe2c 	bl	8011f50 <ucdr_serialize_uint8_t>
 80162f8:	b188      	cbz	r0, 801631e <uxr_serialize_INFO_Payload+0x92>
 80162fa:	f104 010c 	add.w	r1, r4, #12
 80162fe:	4628      	mov	r0, r5
 8016300:	f7ff faf2 	bl	80158e8 <uxr_serialize_ObjectVariant.part.0>
 8016304:	4030      	ands	r0, r6
 8016306:	b2c6      	uxtb	r6, r0
 8016308:	e7e4      	b.n	80162d4 <uxr_serialize_INFO_Payload+0x48>
 801630a:	f504 7108 	add.w	r1, r4, #544	; 0x220
 801630e:	4628      	mov	r0, r5
 8016310:	f7ff fdb2 	bl	8015e78 <uxr_serialize_ActivityInfoVariant>
 8016314:	4006      	ands	r6, r0
 8016316:	ea06 0007 	and.w	r0, r6, r7
 801631a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801631e:	4606      	mov	r6, r0
 8016320:	e7d8      	b.n	80162d4 <uxr_serialize_INFO_Payload+0x48>
 8016322:	bf00      	nop

08016324 <uxr_serialize_READ_DATA_Payload>:
 8016324:	b570      	push	{r4, r5, r6, lr}
 8016326:	2202      	movs	r2, #2
 8016328:	4605      	mov	r5, r0
 801632a:	460e      	mov	r6, r1
 801632c:	f002 fad4 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8016330:	2202      	movs	r2, #2
 8016332:	18b1      	adds	r1, r6, r2
 8016334:	4604      	mov	r4, r0
 8016336:	4628      	mov	r0, r5
 8016338:	f002 face 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 801633c:	1d31      	adds	r1, r6, #4
 801633e:	4004      	ands	r4, r0
 8016340:	4628      	mov	r0, r5
 8016342:	f7ff fe5d 	bl	8016000 <uxr_serialize_ReadSpecification>
 8016346:	b2e4      	uxtb	r4, r4
 8016348:	4020      	ands	r0, r4
 801634a:	bd70      	pop	{r4, r5, r6, pc}

0801634c <uxr_serialize_WRITE_DATA_Payload_Data>:
 801634c:	b570      	push	{r4, r5, r6, lr}
 801634e:	2202      	movs	r2, #2
 8016350:	4605      	mov	r5, r0
 8016352:	460e      	mov	r6, r1
 8016354:	f002 fac0 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8016358:	2202      	movs	r2, #2
 801635a:	4604      	mov	r4, r0
 801635c:	18b1      	adds	r1, r6, r2
 801635e:	4628      	mov	r0, r5
 8016360:	f002 faba 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8016364:	4020      	ands	r0, r4
 8016366:	b2c0      	uxtb	r0, r0
 8016368:	bd70      	pop	{r4, r5, r6, pc}
 801636a:	bf00      	nop

0801636c <uxr_serialize_ACKNACK_Payload>:
 801636c:	b570      	push	{r4, r5, r6, lr}
 801636e:	460c      	mov	r4, r1
 8016370:	460e      	mov	r6, r1
 8016372:	f834 1b02 	ldrh.w	r1, [r4], #2
 8016376:	4605      	mov	r5, r0
 8016378:	f7fb fe16 	bl	8011fa8 <ucdr_serialize_uint16_t>
 801637c:	2202      	movs	r2, #2
 801637e:	4621      	mov	r1, r4
 8016380:	4604      	mov	r4, r0
 8016382:	4628      	mov	r0, r5
 8016384:	f002 faa8 	bl	80188d8 <ucdr_serialize_array_uint8_t>
 8016388:	7931      	ldrb	r1, [r6, #4]
 801638a:	4004      	ands	r4, r0
 801638c:	4628      	mov	r0, r5
 801638e:	f7fb fddf 	bl	8011f50 <ucdr_serialize_uint8_t>
 8016392:	b2e4      	uxtb	r4, r4
 8016394:	4020      	ands	r0, r4
 8016396:	bd70      	pop	{r4, r5, r6, pc}

08016398 <uxr_deserialize_ACKNACK_Payload>:
 8016398:	b570      	push	{r4, r5, r6, lr}
 801639a:	4605      	mov	r5, r0
 801639c:	460e      	mov	r6, r1
 801639e:	f7fb ff03 	bl	80121a8 <ucdr_deserialize_uint16_t>
 80163a2:	2202      	movs	r2, #2
 80163a4:	18b1      	adds	r1, r6, r2
 80163a6:	4604      	mov	r4, r0
 80163a8:	4628      	mov	r0, r5
 80163aa:	f002 faf9 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 80163ae:	1d31      	adds	r1, r6, #4
 80163b0:	4004      	ands	r4, r0
 80163b2:	4628      	mov	r0, r5
 80163b4:	f7fb fde2 	bl	8011f7c <ucdr_deserialize_uint8_t>
 80163b8:	b2e4      	uxtb	r4, r4
 80163ba:	4020      	ands	r0, r4
 80163bc:	bd70      	pop	{r4, r5, r6, pc}
 80163be:	bf00      	nop

080163c0 <uxr_serialize_HEARTBEAT_Payload>:
 80163c0:	b570      	push	{r4, r5, r6, lr}
 80163c2:	460d      	mov	r5, r1
 80163c4:	8809      	ldrh	r1, [r1, #0]
 80163c6:	4606      	mov	r6, r0
 80163c8:	f7fb fdee 	bl	8011fa8 <ucdr_serialize_uint16_t>
 80163cc:	8869      	ldrh	r1, [r5, #2]
 80163ce:	4604      	mov	r4, r0
 80163d0:	4630      	mov	r0, r6
 80163d2:	f7fb fde9 	bl	8011fa8 <ucdr_serialize_uint16_t>
 80163d6:	7929      	ldrb	r1, [r5, #4]
 80163d8:	4004      	ands	r4, r0
 80163da:	4630      	mov	r0, r6
 80163dc:	f7fb fdb8 	bl	8011f50 <ucdr_serialize_uint8_t>
 80163e0:	b2e4      	uxtb	r4, r4
 80163e2:	4020      	ands	r0, r4
 80163e4:	bd70      	pop	{r4, r5, r6, pc}
 80163e6:	bf00      	nop

080163e8 <uxr_deserialize_HEARTBEAT_Payload>:
 80163e8:	b570      	push	{r4, r5, r6, lr}
 80163ea:	4605      	mov	r5, r0
 80163ec:	460e      	mov	r6, r1
 80163ee:	f7fb fedb 	bl	80121a8 <ucdr_deserialize_uint16_t>
 80163f2:	1cb1      	adds	r1, r6, #2
 80163f4:	4604      	mov	r4, r0
 80163f6:	4628      	mov	r0, r5
 80163f8:	f7fb fed6 	bl	80121a8 <ucdr_deserialize_uint16_t>
 80163fc:	1d31      	adds	r1, r6, #4
 80163fe:	4004      	ands	r4, r0
 8016400:	4628      	mov	r0, r5
 8016402:	f7fb fdbb 	bl	8011f7c <ucdr_deserialize_uint8_t>
 8016406:	b2e4      	uxtb	r4, r4
 8016408:	4020      	ands	r0, r4
 801640a:	bd70      	pop	{r4, r5, r6, pc}

0801640c <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 801640c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016410:	4605      	mov	r5, r0
 8016412:	460e      	mov	r6, r1
 8016414:	f7fc fc64 	bl	8012ce0 <ucdr_deserialize_int32_t>
 8016418:	1d31      	adds	r1, r6, #4
 801641a:	4607      	mov	r7, r0
 801641c:	4628      	mov	r0, r5
 801641e:	f7fc f8dd 	bl	80125dc <ucdr_deserialize_uint32_t>
 8016422:	f106 0108 	add.w	r1, r6, #8
 8016426:	4680      	mov	r8, r0
 8016428:	4628      	mov	r0, r5
 801642a:	f7fc fc59 	bl	8012ce0 <ucdr_deserialize_int32_t>
 801642e:	f106 010c 	add.w	r1, r6, #12
 8016432:	4604      	mov	r4, r0
 8016434:	4628      	mov	r0, r5
 8016436:	f7fc f8d1 	bl	80125dc <ucdr_deserialize_uint32_t>
 801643a:	ea07 0708 	and.w	r7, r7, r8
 801643e:	403c      	ands	r4, r7
 8016440:	f106 0110 	add.w	r1, r6, #16
 8016444:	4004      	ands	r4, r0
 8016446:	4628      	mov	r0, r5
 8016448:	f7fc fc4a 	bl	8012ce0 <ucdr_deserialize_int32_t>
 801644c:	f106 0114 	add.w	r1, r6, #20
 8016450:	4607      	mov	r7, r0
 8016452:	4628      	mov	r0, r5
 8016454:	f7fc f8c2 	bl	80125dc <ucdr_deserialize_uint32_t>
 8016458:	b2e4      	uxtb	r4, r4
 801645a:	403c      	ands	r4, r7
 801645c:	4020      	ands	r0, r4
 801645e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016462:	bf00      	nop

08016464 <uxr_deserialize_SampleIdentity>:
 8016464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016468:	220c      	movs	r2, #12
 801646a:	4604      	mov	r4, r0
 801646c:	460d      	mov	r5, r1
 801646e:	f002 fa97 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8016472:	2203      	movs	r2, #3
 8016474:	f105 010c 	add.w	r1, r5, #12
 8016478:	4607      	mov	r7, r0
 801647a:	4620      	mov	r0, r4
 801647c:	f002 fa90 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 8016480:	f105 010f 	add.w	r1, r5, #15
 8016484:	4680      	mov	r8, r0
 8016486:	4620      	mov	r0, r4
 8016488:	f7fb fd78 	bl	8011f7c <ucdr_deserialize_uint8_t>
 801648c:	f105 0110 	add.w	r1, r5, #16
 8016490:	4606      	mov	r6, r0
 8016492:	4620      	mov	r0, r4
 8016494:	f7fc fc24 	bl	8012ce0 <ucdr_deserialize_int32_t>
 8016498:	f105 0114 	add.w	r1, r5, #20
 801649c:	4603      	mov	r3, r0
 801649e:	4620      	mov	r0, r4
 80164a0:	ea07 0708 	and.w	r7, r7, r8
 80164a4:	461c      	mov	r4, r3
 80164a6:	f7fc f899 	bl	80125dc <ucdr_deserialize_uint32_t>
 80164aa:	403e      	ands	r6, r7
 80164ac:	4034      	ands	r4, r6
 80164ae:	4020      	ands	r0, r4
 80164b0:	b2c0      	uxtb	r0, r0
 80164b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80164b6:	bf00      	nop

080164b8 <rcl_convert_rmw_ret_to_rcl_ret>:
 80164b8:	280b      	cmp	r0, #11
 80164ba:	dc0d      	bgt.n	80164d8 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 80164bc:	2800      	cmp	r0, #0
 80164be:	db09      	blt.n	80164d4 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 80164c0:	280b      	cmp	r0, #11
 80164c2:	d807      	bhi.n	80164d4 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 80164c4:	e8df f000 	tbb	[pc, r0]
 80164c8:	07060607 	.word	0x07060607
 80164cc:	06060606 	.word	0x06060606
 80164d0:	07070606 	.word	0x07070606
 80164d4:	2001      	movs	r0, #1
 80164d6:	4770      	bx	lr
 80164d8:	28cb      	cmp	r0, #203	; 0xcb
 80164da:	bf18      	it	ne
 80164dc:	2001      	movne	r0, #1
 80164de:	4770      	bx	lr

080164e0 <rcl_get_zero_initialized_context>:
 80164e0:	4a03      	ldr	r2, [pc, #12]	; (80164f0 <rcl_get_zero_initialized_context+0x10>)
 80164e2:	4603      	mov	r3, r0
 80164e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80164e8:	e883 0003 	stmia.w	r3, {r0, r1}
 80164ec:	4618      	mov	r0, r3
 80164ee:	4770      	bx	lr
 80164f0:	0801d08c 	.word	0x0801d08c

080164f4 <rcl_context_is_valid>:
 80164f4:	b118      	cbz	r0, 80164fe <rcl_context_is_valid+0xa>
 80164f6:	6840      	ldr	r0, [r0, #4]
 80164f8:	3800      	subs	r0, #0
 80164fa:	bf18      	it	ne
 80164fc:	2001      	movne	r0, #1
 80164fe:	4770      	bx	lr

08016500 <__cleanup_context>:
 8016500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016504:	4606      	mov	r6, r0
 8016506:	6800      	ldr	r0, [r0, #0]
 8016508:	2300      	movs	r3, #0
 801650a:	6073      	str	r3, [r6, #4]
 801650c:	2800      	cmp	r0, #0
 801650e:	d049      	beq.n	80165a4 <__cleanup_context+0xa4>
 8016510:	6947      	ldr	r7, [r0, #20]
 8016512:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8016516:	f8d0 9010 	ldr.w	r9, [r0, #16]
 801651a:	b137      	cbz	r7, 801652a <__cleanup_context+0x2a>
 801651c:	3014      	adds	r0, #20
 801651e:	f000 f9bb 	bl	8016898 <rcl_init_options_fini>
 8016522:	4607      	mov	r7, r0
 8016524:	2800      	cmp	r0, #0
 8016526:	d144      	bne.n	80165b2 <__cleanup_context+0xb2>
 8016528:	6830      	ldr	r0, [r6, #0]
 801652a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801652c:	b143      	cbz	r3, 8016540 <__cleanup_context+0x40>
 801652e:	3028      	adds	r0, #40	; 0x28
 8016530:	f001 fd9a 	bl	8018068 <rmw_context_fini>
 8016534:	b118      	cbz	r0, 801653e <__cleanup_context+0x3e>
 8016536:	2f00      	cmp	r7, #0
 8016538:	d03e      	beq.n	80165b8 <__cleanup_context+0xb8>
 801653a:	f7fa fa69 	bl	8010a10 <rcutils_reset_error>
 801653e:	6830      	ldr	r0, [r6, #0]
 8016540:	6a03      	ldr	r3, [r0, #32]
 8016542:	b1db      	cbz	r3, 801657c <__cleanup_context+0x7c>
 8016544:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8016548:	2a01      	cmp	r2, #1
 801654a:	f17c 0100 	sbcs.w	r1, ip, #0
 801654e:	db11      	blt.n	8016574 <__cleanup_context+0x74>
 8016550:	2400      	movs	r4, #0
 8016552:	4625      	mov	r5, r4
 8016554:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016558:	4649      	mov	r1, r9
 801655a:	b1b8      	cbz	r0, 801658c <__cleanup_context+0x8c>
 801655c:	47c0      	blx	r8
 801655e:	6833      	ldr	r3, [r6, #0]
 8016560:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 8016564:	3401      	adds	r4, #1
 8016566:	f145 0500 	adc.w	r5, r5, #0
 801656a:	4294      	cmp	r4, r2
 801656c:	eb75 010c 	sbcs.w	r1, r5, ip
 8016570:	6a1b      	ldr	r3, [r3, #32]
 8016572:	dbef      	blt.n	8016554 <__cleanup_context+0x54>
 8016574:	4618      	mov	r0, r3
 8016576:	4649      	mov	r1, r9
 8016578:	47c0      	blx	r8
 801657a:	6830      	ldr	r0, [r6, #0]
 801657c:	4649      	mov	r1, r9
 801657e:	47c0      	blx	r8
 8016580:	2300      	movs	r3, #0
 8016582:	e9c6 3300 	strd	r3, r3, [r6]
 8016586:	4638      	mov	r0, r7
 8016588:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801658c:	3401      	adds	r4, #1
 801658e:	f145 0500 	adc.w	r5, r5, #0
 8016592:	4294      	cmp	r4, r2
 8016594:	eb75 010c 	sbcs.w	r1, r5, ip
 8016598:	dbdc      	blt.n	8016554 <__cleanup_context+0x54>
 801659a:	4618      	mov	r0, r3
 801659c:	4649      	mov	r1, r9
 801659e:	47c0      	blx	r8
 80165a0:	6830      	ldr	r0, [r6, #0]
 80165a2:	e7eb      	b.n	801657c <__cleanup_context+0x7c>
 80165a4:	4607      	mov	r7, r0
 80165a6:	2300      	movs	r3, #0
 80165a8:	e9c6 3300 	strd	r3, r3, [r6]
 80165ac:	4638      	mov	r0, r7
 80165ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80165b2:	f7fa fa2d 	bl	8010a10 <rcutils_reset_error>
 80165b6:	e7b7      	b.n	8016528 <__cleanup_context+0x28>
 80165b8:	f7ff ff7e 	bl	80164b8 <rcl_convert_rmw_ret_to_rcl_ret>
 80165bc:	4607      	mov	r7, r0
 80165be:	e7bc      	b.n	801653a <__cleanup_context+0x3a>

080165c0 <rcl_init>:
 80165c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80165c4:	1e05      	subs	r5, r0, #0
 80165c6:	b09e      	sub	sp, #120	; 0x78
 80165c8:	460e      	mov	r6, r1
 80165ca:	4690      	mov	r8, r2
 80165cc:	461f      	mov	r7, r3
 80165ce:	f340 809c 	ble.w	801670a <rcl_init+0x14a>
 80165d2:	2900      	cmp	r1, #0
 80165d4:	f000 809c 	beq.w	8016710 <rcl_init+0x150>
 80165d8:	f1a1 0e04 	sub.w	lr, r1, #4
 80165dc:	f04f 0c00 	mov.w	ip, #0
 80165e0:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 80165e4:	f10c 0c01 	add.w	ip, ip, #1
 80165e8:	2c00      	cmp	r4, #0
 80165ea:	f000 8091 	beq.w	8016710 <rcl_init+0x150>
 80165ee:	4565      	cmp	r5, ip
 80165f0:	d1f6      	bne.n	80165e0 <rcl_init+0x20>
 80165f2:	f1b8 0f00 	cmp.w	r8, #0
 80165f6:	f000 808b 	beq.w	8016710 <rcl_init+0x150>
 80165fa:	f8d8 4000 	ldr.w	r4, [r8]
 80165fe:	2c00      	cmp	r4, #0
 8016600:	f000 8086 	beq.w	8016710 <rcl_init+0x150>
 8016604:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016606:	f10d 0c64 	add.w	ip, sp, #100	; 0x64
 801660a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801660e:	6823      	ldr	r3, [r4, #0]
 8016610:	f8cc 3000 	str.w	r3, [ip]
 8016614:	a819      	add	r0, sp, #100	; 0x64
 8016616:	f7fa f9d7 	bl	80109c8 <rcutils_allocator_is_valid>
 801661a:	2800      	cmp	r0, #0
 801661c:	d078      	beq.n	8016710 <rcl_init+0x150>
 801661e:	2f00      	cmp	r7, #0
 8016620:	d076      	beq.n	8016710 <rcl_init+0x150>
 8016622:	683b      	ldr	r3, [r7, #0]
 8016624:	2b00      	cmp	r3, #0
 8016626:	d178      	bne.n	801671a <rcl_init+0x15a>
 8016628:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 801662c:	2178      	movs	r1, #120	; 0x78
 801662e:	2001      	movs	r0, #1
 8016630:	4798      	blx	r3
 8016632:	4604      	mov	r4, r0
 8016634:	6038      	str	r0, [r7, #0]
 8016636:	2800      	cmp	r0, #0
 8016638:	f000 80b6 	beq.w	80167a8 <rcl_init+0x1e8>
 801663c:	a802      	add	r0, sp, #8
 801663e:	f001 f957 	bl	80178f0 <rmw_get_zero_initialized_context>
 8016642:	a902      	add	r1, sp, #8
 8016644:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8016648:	2250      	movs	r2, #80	; 0x50
 801664a:	ac19      	add	r4, sp, #100	; 0x64
 801664c:	f004 fd3c 	bl	801b0c8 <memcpy>
 8016650:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016652:	f8d7 e000 	ldr.w	lr, [r7]
 8016656:	46f4      	mov	ip, lr
 8016658:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801665c:	6823      	ldr	r3, [r4, #0]
 801665e:	f8cc 3000 	str.w	r3, [ip]
 8016662:	f10e 0114 	add.w	r1, lr, #20
 8016666:	4640      	mov	r0, r8
 8016668:	f000 f940 	bl	80168ec <rcl_init_options_copy>
 801666c:	4604      	mov	r4, r0
 801666e:	2800      	cmp	r0, #0
 8016670:	d144      	bne.n	80166fc <rcl_init+0x13c>
 8016672:	f8d7 9000 	ldr.w	r9, [r7]
 8016676:	ea4f 78e5 	mov.w	r8, r5, asr #31
 801667a:	f8c9 0020 	str.w	r0, [r9, #32]
 801667e:	f8c9 5018 	str.w	r5, [r9, #24]
 8016682:	f8c9 801c 	str.w	r8, [r9, #28]
 8016686:	2d00      	cmp	r5, #0
 8016688:	d04e      	beq.n	8016728 <rcl_init+0x168>
 801668a:	2e00      	cmp	r6, #0
 801668c:	d04c      	beq.n	8016728 <rcl_init+0x168>
 801668e:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 8016692:	2104      	movs	r1, #4
 8016694:	4628      	mov	r0, r5
 8016696:	4798      	blx	r3
 8016698:	f8c9 0020 	str.w	r0, [r9, #32]
 801669c:	f8d7 9000 	ldr.w	r9, [r7]
 80166a0:	f8d9 3020 	ldr.w	r3, [r9, #32]
 80166a4:	46ca      	mov	sl, r9
 80166a6:	b343      	cbz	r3, 80166fa <rcl_init+0x13a>
 80166a8:	2d01      	cmp	r5, #1
 80166aa:	f178 0300 	sbcs.w	r3, r8, #0
 80166ae:	db3b      	blt.n	8016728 <rcl_init+0x168>
 80166b0:	2400      	movs	r4, #0
 80166b2:	3e04      	subs	r6, #4
 80166b4:	46a1      	mov	r9, r4
 80166b6:	e00b      	b.n	80166d0 <rcl_init+0x110>
 80166b8:	6831      	ldr	r1, [r6, #0]
 80166ba:	f004 fd05 	bl	801b0c8 <memcpy>
 80166be:	3401      	adds	r4, #1
 80166c0:	f149 0900 	adc.w	r9, r9, #0
 80166c4:	45c8      	cmp	r8, r9
 80166c6:	bf08      	it	eq
 80166c8:	42a5      	cmpeq	r5, r4
 80166ca:	d02b      	beq.n	8016724 <rcl_init+0x164>
 80166cc:	f8d7 a000 	ldr.w	sl, [r7]
 80166d0:	f856 0f04 	ldr.w	r0, [r6, #4]!
 80166d4:	f7e9 fd86 	bl	80001e4 <strlen>
 80166d8:	1c42      	adds	r2, r0, #1
 80166da:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80166dc:	991d      	ldr	r1, [sp, #116]	; 0x74
 80166de:	f8da a020 	ldr.w	sl, [sl, #32]
 80166e2:	9201      	str	r2, [sp, #4]
 80166e4:	4610      	mov	r0, r2
 80166e6:	4798      	blx	r3
 80166e8:	683b      	ldr	r3, [r7, #0]
 80166ea:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 80166ee:	6a1b      	ldr	r3, [r3, #32]
 80166f0:	9a01      	ldr	r2, [sp, #4]
 80166f2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80166f6:	2800      	cmp	r0, #0
 80166f8:	d1de      	bne.n	80166b8 <rcl_init+0xf8>
 80166fa:	240a      	movs	r4, #10
 80166fc:	4638      	mov	r0, r7
 80166fe:	f7ff feff 	bl	8016500 <__cleanup_context>
 8016702:	4620      	mov	r0, r4
 8016704:	b01e      	add	sp, #120	; 0x78
 8016706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801670a:	2900      	cmp	r1, #0
 801670c:	f43f af71 	beq.w	80165f2 <rcl_init+0x32>
 8016710:	240b      	movs	r4, #11
 8016712:	4620      	mov	r0, r4
 8016714:	b01e      	add	sp, #120	; 0x78
 8016716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801671a:	2464      	movs	r4, #100	; 0x64
 801671c:	4620      	mov	r0, r4
 801671e:	b01e      	add	sp, #120	; 0x78
 8016720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016724:	f8d7 9000 	ldr.w	r9, [r7]
 8016728:	4926      	ldr	r1, [pc, #152]	; (80167c4 <rcl_init+0x204>)
 801672a:	680b      	ldr	r3, [r1, #0]
 801672c:	3301      	adds	r3, #1
 801672e:	d036      	beq.n	801679e <rcl_init+0x1de>
 8016730:	600b      	str	r3, [r1, #0]
 8016732:	461a      	mov	r2, r3
 8016734:	2400      	movs	r4, #0
 8016736:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801673a:	607b      	str	r3, [r7, #4]
 801673c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801673e:	3301      	adds	r3, #1
 8016740:	e9c0 2406 	strd	r2, r4, [r0, #24]
 8016744:	d034      	beq.n	80167b0 <rcl_init+0x1f0>
 8016746:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 801674a:	b93b      	cbnz	r3, 801675c <rcl_init+0x19c>
 801674c:	3030      	adds	r0, #48	; 0x30
 801674e:	f000 f939 	bl	80169c4 <rcl_get_localhost_only>
 8016752:	4604      	mov	r4, r0
 8016754:	2800      	cmp	r0, #0
 8016756:	d1d1      	bne.n	80166fc <rcl_init+0x13c>
 8016758:	683b      	ldr	r3, [r7, #0]
 801675a:	6958      	ldr	r0, [r3, #20]
 801675c:	6b40      	ldr	r0, [r0, #52]	; 0x34
 801675e:	aa18      	add	r2, sp, #96	; 0x60
 8016760:	a917      	add	r1, sp, #92	; 0x5c
 8016762:	f000 fd81 	bl	8017268 <rcl_validate_enclave_name>
 8016766:	4604      	mov	r4, r0
 8016768:	2800      	cmp	r0, #0
 801676a:	d1c7      	bne.n	80166fc <rcl_init+0x13c>
 801676c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801676e:	b9eb      	cbnz	r3, 80167ac <rcl_init+0x1ec>
 8016770:	6839      	ldr	r1, [r7, #0]
 8016772:	694b      	ldr	r3, [r1, #20]
 8016774:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8016776:	f103 0228 	add.w	r2, r3, #40	; 0x28
 801677a:	f000 fc3d 	bl	8016ff8 <rcl_get_security_options_from_environment>
 801677e:	4604      	mov	r4, r0
 8016780:	2800      	cmp	r0, #0
 8016782:	d1bb      	bne.n	80166fc <rcl_init+0x13c>
 8016784:	6839      	ldr	r1, [r7, #0]
 8016786:	6948      	ldr	r0, [r1, #20]
 8016788:	3128      	adds	r1, #40	; 0x28
 801678a:	3018      	adds	r0, #24
 801678c:	f001 fb36 	bl	8017dfc <rmw_init>
 8016790:	4604      	mov	r4, r0
 8016792:	2800      	cmp	r0, #0
 8016794:	d0bd      	beq.n	8016712 <rcl_init+0x152>
 8016796:	f7ff fe8f 	bl	80164b8 <rcl_convert_rmw_ret_to_rcl_ret>
 801679a:	4604      	mov	r4, r0
 801679c:	e7ae      	b.n	80166fc <rcl_init+0x13c>
 801679e:	2201      	movs	r2, #1
 80167a0:	461c      	mov	r4, r3
 80167a2:	600a      	str	r2, [r1, #0]
 80167a4:	4613      	mov	r3, r2
 80167a6:	e7c6      	b.n	8016736 <rcl_init+0x176>
 80167a8:	240a      	movs	r4, #10
 80167aa:	e7b2      	b.n	8016712 <rcl_init+0x152>
 80167ac:	2401      	movs	r4, #1
 80167ae:	e7a5      	b.n	80166fc <rcl_init+0x13c>
 80167b0:	3024      	adds	r0, #36	; 0x24
 80167b2:	f003 fdbb 	bl	801a32c <rcl_get_default_domain_id>
 80167b6:	4604      	mov	r4, r0
 80167b8:	2800      	cmp	r0, #0
 80167ba:	d19f      	bne.n	80166fc <rcl_init+0x13c>
 80167bc:	683b      	ldr	r3, [r7, #0]
 80167be:	6958      	ldr	r0, [r3, #20]
 80167c0:	e7c1      	b.n	8016746 <rcl_init+0x186>
 80167c2:	bf00      	nop
 80167c4:	200161dc 	.word	0x200161dc

080167c8 <rcl_get_zero_initialized_init_options>:
 80167c8:	2000      	movs	r0, #0
 80167ca:	4770      	bx	lr

080167cc <rcl_init_options_init>:
 80167cc:	b084      	sub	sp, #16
 80167ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80167d0:	b097      	sub	sp, #92	; 0x5c
 80167d2:	ae1d      	add	r6, sp, #116	; 0x74
 80167d4:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 80167d8:	2800      	cmp	r0, #0
 80167da:	d058      	beq.n	801688e <rcl_init_options_init+0xc2>
 80167dc:	6803      	ldr	r3, [r0, #0]
 80167de:	4605      	mov	r5, r0
 80167e0:	b133      	cbz	r3, 80167f0 <rcl_init_options_init+0x24>
 80167e2:	2464      	movs	r4, #100	; 0x64
 80167e4:	4620      	mov	r0, r4
 80167e6:	b017      	add	sp, #92	; 0x5c
 80167e8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80167ec:	b004      	add	sp, #16
 80167ee:	4770      	bx	lr
 80167f0:	4630      	mov	r0, r6
 80167f2:	f7fa f8e9 	bl	80109c8 <rcutils_allocator_is_valid>
 80167f6:	2800      	cmp	r0, #0
 80167f8:	d049      	beq.n	801688e <rcl_init_options_init+0xc2>
 80167fa:	46b4      	mov	ip, r6
 80167fc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016800:	ac11      	add	r4, sp, #68	; 0x44
 8016802:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016804:	f8dc 3000 	ldr.w	r3, [ip]
 8016808:	6023      	str	r3, [r4, #0]
 801680a:	9921      	ldr	r1, [sp, #132]	; 0x84
 801680c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801680e:	2050      	movs	r0, #80	; 0x50
 8016810:	4798      	blx	r3
 8016812:	4604      	mov	r4, r0
 8016814:	6028      	str	r0, [r5, #0]
 8016816:	2800      	cmp	r0, #0
 8016818:	d03b      	beq.n	8016892 <rcl_init_options_init+0xc6>
 801681a:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
 801681e:	4686      	mov	lr, r0
 8016820:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016824:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016828:	f8dc 3000 	ldr.w	r3, [ip]
 801682c:	f8ce 3000 	str.w	r3, [lr]
 8016830:	a802      	add	r0, sp, #8
 8016832:	f001 f86d 	bl	8017910 <rmw_get_zero_initialized_init_options>
 8016836:	f10d 0e08 	add.w	lr, sp, #8
 801683a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801683e:	f104 0c18 	add.w	ip, r4, #24
 8016842:	682f      	ldr	r7, [r5, #0]
 8016844:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016848:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801684c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016850:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016854:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016858:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801685c:	ac20      	add	r4, sp, #128	; 0x80
 801685e:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016862:	e894 0003 	ldmia.w	r4, {r0, r1}
 8016866:	e88d 0003 	stmia.w	sp, {r0, r1}
 801686a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 801686e:	f107 0018 	add.w	r0, r7, #24
 8016872:	f001 f9cb 	bl	8017c0c <rmw_init_options_init>
 8016876:	4604      	mov	r4, r0
 8016878:	2800      	cmp	r0, #0
 801687a:	d0b3      	beq.n	80167e4 <rcl_init_options_init+0x18>
 801687c:	9921      	ldr	r1, [sp, #132]	; 0x84
 801687e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8016880:	6828      	ldr	r0, [r5, #0]
 8016882:	4798      	blx	r3
 8016884:	4620      	mov	r0, r4
 8016886:	f7ff fe17 	bl	80164b8 <rcl_convert_rmw_ret_to_rcl_ret>
 801688a:	4604      	mov	r4, r0
 801688c:	e7aa      	b.n	80167e4 <rcl_init_options_init+0x18>
 801688e:	240b      	movs	r4, #11
 8016890:	e7a8      	b.n	80167e4 <rcl_init_options_init+0x18>
 8016892:	240a      	movs	r4, #10
 8016894:	e7a6      	b.n	80167e4 <rcl_init_options_init+0x18>
 8016896:	bf00      	nop

08016898 <rcl_init_options_fini>:
 8016898:	b530      	push	{r4, r5, lr}
 801689a:	b087      	sub	sp, #28
 801689c:	b1f0      	cbz	r0, 80168dc <rcl_init_options_fini+0x44>
 801689e:	6803      	ldr	r3, [r0, #0]
 80168a0:	4604      	mov	r4, r0
 80168a2:	b1db      	cbz	r3, 80168dc <rcl_init_options_fini+0x44>
 80168a4:	469c      	mov	ip, r3
 80168a6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80168aa:	f10d 0e04 	add.w	lr, sp, #4
 80168ae:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80168b2:	f8dc 3000 	ldr.w	r3, [ip]
 80168b6:	f8ce 3000 	str.w	r3, [lr]
 80168ba:	a801      	add	r0, sp, #4
 80168bc:	f7fa f884 	bl	80109c8 <rcutils_allocator_is_valid>
 80168c0:	b160      	cbz	r0, 80168dc <rcl_init_options_fini+0x44>
 80168c2:	6820      	ldr	r0, [r4, #0]
 80168c4:	3018      	adds	r0, #24
 80168c6:	f001 fa51 	bl	8017d6c <rmw_init_options_fini>
 80168ca:	4605      	mov	r5, r0
 80168cc:	b950      	cbnz	r0, 80168e4 <rcl_init_options_fini+0x4c>
 80168ce:	6820      	ldr	r0, [r4, #0]
 80168d0:	9b02      	ldr	r3, [sp, #8]
 80168d2:	9905      	ldr	r1, [sp, #20]
 80168d4:	4798      	blx	r3
 80168d6:	4628      	mov	r0, r5
 80168d8:	b007      	add	sp, #28
 80168da:	bd30      	pop	{r4, r5, pc}
 80168dc:	250b      	movs	r5, #11
 80168de:	4628      	mov	r0, r5
 80168e0:	b007      	add	sp, #28
 80168e2:	bd30      	pop	{r4, r5, pc}
 80168e4:	f7ff fde8 	bl	80164b8 <rcl_convert_rmw_ret_to_rcl_ret>
 80168e8:	4605      	mov	r5, r0
 80168ea:	e7f8      	b.n	80168de <rcl_init_options_fini+0x46>

080168ec <rcl_init_options_copy>:
 80168ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80168f0:	b094      	sub	sp, #80	; 0x50
 80168f2:	2800      	cmp	r0, #0
 80168f4:	d058      	beq.n	80169a8 <rcl_init_options_copy+0xbc>
 80168f6:	4604      	mov	r4, r0
 80168f8:	6800      	ldr	r0, [r0, #0]
 80168fa:	2800      	cmp	r0, #0
 80168fc:	d054      	beq.n	80169a8 <rcl_init_options_copy+0xbc>
 80168fe:	460e      	mov	r6, r1
 8016900:	f7fa f862 	bl	80109c8 <rcutils_allocator_is_valid>
 8016904:	2800      	cmp	r0, #0
 8016906:	d04f      	beq.n	80169a8 <rcl_init_options_copy+0xbc>
 8016908:	2e00      	cmp	r6, #0
 801690a:	d04d      	beq.n	80169a8 <rcl_init_options_copy+0xbc>
 801690c:	6833      	ldr	r3, [r6, #0]
 801690e:	b123      	cbz	r3, 801691a <rcl_init_options_copy+0x2e>
 8016910:	2464      	movs	r4, #100	; 0x64
 8016912:	4620      	mov	r0, r4
 8016914:	b014      	add	sp, #80	; 0x50
 8016916:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801691a:	6827      	ldr	r7, [r4, #0]
 801691c:	46bc      	mov	ip, r7
 801691e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016922:	ad0f      	add	r5, sp, #60	; 0x3c
 8016924:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016926:	f8dc 3000 	ldr.w	r3, [ip]
 801692a:	f8d7 8000 	ldr.w	r8, [r7]
 801692e:	602b      	str	r3, [r5, #0]
 8016930:	4619      	mov	r1, r3
 8016932:	2050      	movs	r0, #80	; 0x50
 8016934:	47c0      	blx	r8
 8016936:	4605      	mov	r5, r0
 8016938:	6030      	str	r0, [r6, #0]
 801693a:	b3d0      	cbz	r0, 80169b2 <rcl_init_options_copy+0xc6>
 801693c:	f10d 0c3c 	add.w	ip, sp, #60	; 0x3c
 8016940:	4686      	mov	lr, r0
 8016942:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016946:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801694a:	f8dc 3000 	ldr.w	r3, [ip]
 801694e:	f8ce 3000 	str.w	r3, [lr]
 8016952:	4668      	mov	r0, sp
 8016954:	f000 ffdc 	bl	8017910 <rmw_get_zero_initialized_init_options>
 8016958:	46ee      	mov	lr, sp
 801695a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801695e:	f105 0c18 	add.w	ip, r5, #24
 8016962:	6824      	ldr	r4, [r4, #0]
 8016964:	6835      	ldr	r5, [r6, #0]
 8016966:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801696a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801696e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016972:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016976:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801697a:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801697e:	e88c 0003 	stmia.w	ip, {r0, r1}
 8016982:	f104 0018 	add.w	r0, r4, #24
 8016986:	f105 0118 	add.w	r1, r5, #24
 801698a:	f001 f9a7 	bl	8017cdc <rmw_init_options_copy>
 801698e:	4604      	mov	r4, r0
 8016990:	2800      	cmp	r0, #0
 8016992:	d0be      	beq.n	8016912 <rcl_init_options_copy+0x26>
 8016994:	f7fa f826 	bl	80109e4 <rcutils_get_error_string>
 8016998:	f7fa f83a 	bl	8010a10 <rcutils_reset_error>
 801699c:	4630      	mov	r0, r6
 801699e:	f7ff ff7b 	bl	8016898 <rcl_init_options_fini>
 80169a2:	b140      	cbz	r0, 80169b6 <rcl_init_options_copy+0xca>
 80169a4:	4604      	mov	r4, r0
 80169a6:	e7b4      	b.n	8016912 <rcl_init_options_copy+0x26>
 80169a8:	240b      	movs	r4, #11
 80169aa:	4620      	mov	r0, r4
 80169ac:	b014      	add	sp, #80	; 0x50
 80169ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169b2:	240a      	movs	r4, #10
 80169b4:	e7ad      	b.n	8016912 <rcl_init_options_copy+0x26>
 80169b6:	4620      	mov	r0, r4
 80169b8:	b014      	add	sp, #80	; 0x50
 80169ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80169be:	f7ff bd7b 	b.w	80164b8 <rcl_convert_rmw_ret_to_rcl_ret>
 80169c2:	bf00      	nop

080169c4 <rcl_get_localhost_only>:
 80169c4:	b510      	push	{r4, lr}
 80169c6:	b082      	sub	sp, #8
 80169c8:	2300      	movs	r3, #0
 80169ca:	9301      	str	r3, [sp, #4]
 80169cc:	b1b8      	cbz	r0, 80169fe <rcl_get_localhost_only+0x3a>
 80169ce:	4604      	mov	r4, r0
 80169d0:	a901      	add	r1, sp, #4
 80169d2:	480c      	ldr	r0, [pc, #48]	; (8016a04 <rcl_get_localhost_only+0x40>)
 80169d4:	f000 fc90 	bl	80172f8 <rcutils_get_env>
 80169d8:	b110      	cbz	r0, 80169e0 <rcl_get_localhost_only+0x1c>
 80169da:	2001      	movs	r0, #1
 80169dc:	b002      	add	sp, #8
 80169de:	bd10      	pop	{r4, pc}
 80169e0:	9b01      	ldr	r3, [sp, #4]
 80169e2:	b113      	cbz	r3, 80169ea <rcl_get_localhost_only+0x26>
 80169e4:	781a      	ldrb	r2, [r3, #0]
 80169e6:	2a31      	cmp	r2, #49	; 0x31
 80169e8:	d004      	beq.n	80169f4 <rcl_get_localhost_only+0x30>
 80169ea:	2302      	movs	r3, #2
 80169ec:	2000      	movs	r0, #0
 80169ee:	7023      	strb	r3, [r4, #0]
 80169f0:	b002      	add	sp, #8
 80169f2:	bd10      	pop	{r4, pc}
 80169f4:	785b      	ldrb	r3, [r3, #1]
 80169f6:	2b00      	cmp	r3, #0
 80169f8:	d1f7      	bne.n	80169ea <rcl_get_localhost_only+0x26>
 80169fa:	2301      	movs	r3, #1
 80169fc:	e7f6      	b.n	80169ec <rcl_get_localhost_only+0x28>
 80169fe:	200b      	movs	r0, #11
 8016a00:	b002      	add	sp, #8
 8016a02:	bd10      	pop	{r4, pc}
 8016a04:	0801d094 	.word	0x0801d094

08016a08 <rcl_get_zero_initialized_node>:
 8016a08:	4a03      	ldr	r2, [pc, #12]	; (8016a18 <rcl_get_zero_initialized_node+0x10>)
 8016a0a:	4603      	mov	r3, r0
 8016a0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016a10:	e883 0003 	stmia.w	r3, {r0, r1}
 8016a14:	4618      	mov	r0, r3
 8016a16:	4770      	bx	lr
 8016a18:	0801d0bc 	.word	0x0801d0bc

08016a1c <rcl_node_init>:
 8016a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a20:	b0a9      	sub	sp, #164	; 0xa4
 8016a22:	4604      	mov	r4, r0
 8016a24:	f8dd 80c8 	ldr.w	r8, [sp, #200]	; 0xc8
 8016a28:	a823      	add	r0, sp, #140	; 0x8c
 8016a2a:	460e      	mov	r6, r1
 8016a2c:	4615      	mov	r5, r2
 8016a2e:	461f      	mov	r7, r3
 8016a30:	f003 fea4 	bl	801a77c <rcl_guard_condition_get_default_options>
 8016a34:	f1b8 0f00 	cmp.w	r8, #0
 8016a38:	f000 80e6 	beq.w	8016c08 <rcl_node_init+0x1ec>
 8016a3c:	4640      	mov	r0, r8
 8016a3e:	f7f9 ffc3 	bl	80109c8 <rcutils_allocator_is_valid>
 8016a42:	2800      	cmp	r0, #0
 8016a44:	f000 80e0 	beq.w	8016c08 <rcl_node_init+0x1ec>
 8016a48:	2e00      	cmp	r6, #0
 8016a4a:	f000 80dd 	beq.w	8016c08 <rcl_node_init+0x1ec>
 8016a4e:	2d00      	cmp	r5, #0
 8016a50:	f000 80da 	beq.w	8016c08 <rcl_node_init+0x1ec>
 8016a54:	2c00      	cmp	r4, #0
 8016a56:	f000 80d7 	beq.w	8016c08 <rcl_node_init+0x1ec>
 8016a5a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8016a5e:	f1b9 0f00 	cmp.w	r9, #0
 8016a62:	f040 80fd 	bne.w	8016c60 <rcl_node_init+0x244>
 8016a66:	2f00      	cmp	r7, #0
 8016a68:	f000 80ce 	beq.w	8016c08 <rcl_node_init+0x1ec>
 8016a6c:	4638      	mov	r0, r7
 8016a6e:	f7ff fd41 	bl	80164f4 <rcl_context_is_valid>
 8016a72:	4682      	mov	sl, r0
 8016a74:	2800      	cmp	r0, #0
 8016a76:	f000 80cd 	beq.w	8016c14 <rcl_node_init+0x1f8>
 8016a7a:	464a      	mov	r2, r9
 8016a7c:	a922      	add	r1, sp, #136	; 0x88
 8016a7e:	4630      	mov	r0, r6
 8016a80:	f8cd 9088 	str.w	r9, [sp, #136]	; 0x88
 8016a84:	f001 f83a 	bl	8017afc <rmw_validate_node_name>
 8016a88:	4681      	mov	r9, r0
 8016a8a:	2800      	cmp	r0, #0
 8016a8c:	f040 80be 	bne.w	8016c0c <rcl_node_init+0x1f0>
 8016a90:	9822      	ldr	r0, [sp, #136]	; 0x88
 8016a92:	2800      	cmp	r0, #0
 8016a94:	f040 80f0 	bne.w	8016c78 <rcl_node_init+0x25c>
 8016a98:	4628      	mov	r0, r5
 8016a9a:	f7e9 fba3 	bl	80001e4 <strlen>
 8016a9e:	2800      	cmp	r0, #0
 8016aa0:	f040 80bb 	bne.w	8016c1a <rcl_node_init+0x1fe>
 8016aa4:	4d7c      	ldr	r5, [pc, #496]	; (8016c98 <rcl_node_init+0x27c>)
 8016aa6:	a922      	add	r1, sp, #136	; 0x88
 8016aa8:	2200      	movs	r2, #0
 8016aaa:	4628      	mov	r0, r5
 8016aac:	f001 f808 	bl	8017ac0 <rmw_validate_namespace>
 8016ab0:	4681      	mov	r9, r0
 8016ab2:	2800      	cmp	r0, #0
 8016ab4:	f040 80aa 	bne.w	8016c0c <rcl_node_init+0x1f0>
 8016ab8:	4682      	mov	sl, r0
 8016aba:	9822      	ldr	r0, [sp, #136]	; 0x88
 8016abc:	2800      	cmp	r0, #0
 8016abe:	f040 80e0 	bne.w	8016c82 <rcl_node_init+0x266>
 8016ac2:	f8d8 3000 	ldr.w	r3, [r8]
 8016ac6:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8016aca:	2078      	movs	r0, #120	; 0x78
 8016acc:	4798      	blx	r3
 8016ace:	4681      	mov	r9, r0
 8016ad0:	6060      	str	r0, [r4, #4]
 8016ad2:	2800      	cmp	r0, #0
 8016ad4:	f000 80ca 	beq.w	8016c6c <rcl_node_init+0x250>
 8016ad8:	2200      	movs	r2, #0
 8016ada:	2300      	movs	r3, #0
 8016adc:	e9c9 231a 	strd	r2, r3, [r9, #104]	; 0x68
 8016ae0:	e9c9 231c 	strd	r2, r3, [r9, #112]	; 0x70
 8016ae4:	a808      	add	r0, sp, #32
 8016ae6:	f000 f907 	bl	8016cf8 <rcl_node_get_default_options>
 8016aea:	a908      	add	r1, sp, #32
 8016aec:	4648      	mov	r0, r9
 8016aee:	2268      	movs	r2, #104	; 0x68
 8016af0:	f004 faea 	bl	801b0c8 <memcpy>
 8016af4:	6861      	ldr	r1, [r4, #4]
 8016af6:	6027      	str	r7, [r4, #0]
 8016af8:	4640      	mov	r0, r8
 8016afa:	f000 f90b 	bl	8016d14 <rcl_node_options_copy>
 8016afe:	2800      	cmp	r0, #0
 8016b00:	d158      	bne.n	8016bb4 <rcl_node_init+0x198>
 8016b02:	4628      	mov	r0, r5
 8016b04:	f7e9 fb6e 	bl	80001e4 <strlen>
 8016b08:	4428      	add	r0, r5
 8016b0a:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 8016b0e:	e9cd 5603 	strd	r5, r6, [sp, #12]
 8016b12:	2b2f      	cmp	r3, #47	; 0x2f
 8016b14:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8016b18:	9300      	str	r3, [sp, #0]
 8016b1a:	bf0c      	ite	eq
 8016b1c:	4b5f      	ldreq	r3, [pc, #380]	; (8016c9c <rcl_node_init+0x280>)
 8016b1e:	4b60      	ldrne	r3, [pc, #384]	; (8016ca0 <rcl_node_init+0x284>)
 8016b20:	9302      	str	r3, [sp, #8]
 8016b22:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016b26:	9301      	str	r3, [sp, #4]
 8016b28:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8016b2c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8016b30:	f000 fc0a 	bl	8017348 <rcutils_format_string_limit>
 8016b34:	6823      	ldr	r3, [r4, #0]
 8016b36:	f8c9 0074 	str.w	r0, [r9, #116]	; 0x74
 8016b3a:	6818      	ldr	r0, [r3, #0]
 8016b3c:	4631      	mov	r1, r6
 8016b3e:	3028      	adds	r0, #40	; 0x28
 8016b40:	462a      	mov	r2, r5
 8016b42:	6866      	ldr	r6, [r4, #4]
 8016b44:	f001 fbc2 	bl	80182cc <rmw_create_node>
 8016b48:	6863      	ldr	r3, [r4, #4]
 8016b4a:	66b0      	str	r0, [r6, #104]	; 0x68
 8016b4c:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8016b4e:	2800      	cmp	r0, #0
 8016b50:	d032      	beq.n	8016bb8 <rcl_node_init+0x19c>
 8016b52:	f001 fc4d 	bl	80183f0 <rmw_node_get_graph_guard_condition>
 8016b56:	4681      	mov	r9, r0
 8016b58:	b360      	cbz	r0, 8016bb4 <rcl_node_init+0x198>
 8016b5a:	f8d8 3000 	ldr.w	r3, [r8]
 8016b5e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8016b62:	6866      	ldr	r6, [r4, #4]
 8016b64:	2008      	movs	r0, #8
 8016b66:	4798      	blx	r3
 8016b68:	6863      	ldr	r3, [r4, #4]
 8016b6a:	66f0      	str	r0, [r6, #108]	; 0x6c
 8016b6c:	f8d3 b06c 	ldr.w	fp, [r3, #108]	; 0x6c
 8016b70:	f1bb 0f00 	cmp.w	fp, #0
 8016b74:	d020      	beq.n	8016bb8 <rcl_node_init+0x19c>
 8016b76:	a806      	add	r0, sp, #24
 8016b78:	f003 fd70 	bl	801a65c <rcl_get_zero_initialized_guard_condition>
 8016b7c:	a806      	add	r0, sp, #24
 8016b7e:	c803      	ldmia	r0, {r0, r1}
 8016b80:	6863      	ldr	r3, [r4, #4]
 8016b82:	46c4      	mov	ip, r8
 8016b84:	f8d3 e06c 	ldr.w	lr, [r3, #108]	; 0x6c
 8016b88:	e88b 0003 	stmia.w	fp, {r0, r1}
 8016b8c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016b90:	ae23      	add	r6, sp, #140	; 0x8c
 8016b92:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8016b94:	f8dc 3000 	ldr.w	r3, [ip]
 8016b98:	6033      	str	r3, [r6, #0]
 8016b9a:	ab28      	add	r3, sp, #160	; 0xa0
 8016b9c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8016ba0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8016ba4:	4649      	mov	r1, r9
 8016ba6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8016ba8:	463a      	mov	r2, r7
 8016baa:	4670      	mov	r0, lr
 8016bac:	f003 fd60 	bl	801a670 <rcl_guard_condition_init_from_rmw>
 8016bb0:	4681      	mov	r9, r0
 8016bb2:	b328      	cbz	r0, 8016c00 <rcl_node_init+0x1e4>
 8016bb4:	6863      	ldr	r3, [r4, #4]
 8016bb6:	b1f3      	cbz	r3, 8016bf6 <rcl_node_init+0x1da>
 8016bb8:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8016bba:	b128      	cbz	r0, 8016bc8 <rcl_node_init+0x1ac>
 8016bbc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016bc0:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8016bc4:	4798      	blx	r3
 8016bc6:	6863      	ldr	r3, [r4, #4]
 8016bc8:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8016bca:	b110      	cbz	r0, 8016bd2 <rcl_node_init+0x1b6>
 8016bcc:	f001 fb96 	bl	80182fc <rmw_destroy_node>
 8016bd0:	6863      	ldr	r3, [r4, #4]
 8016bd2:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8016bd4:	b148      	cbz	r0, 8016bea <rcl_node_init+0x1ce>
 8016bd6:	f003 fdab 	bl	801a730 <rcl_guard_condition_fini>
 8016bda:	6863      	ldr	r3, [r4, #4]
 8016bdc:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8016be0:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8016be2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016be6:	4798      	blx	r3
 8016be8:	6863      	ldr	r3, [r4, #4]
 8016bea:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8016bee:	4618      	mov	r0, r3
 8016bf0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016bf4:	4798      	blx	r3
 8016bf6:	2300      	movs	r3, #0
 8016bf8:	e9c4 3300 	strd	r3, r3, [r4]
 8016bfc:	f04f 0901 	mov.w	r9, #1
 8016c00:	f1ba 0f00 	cmp.w	sl, #0
 8016c04:	d125      	bne.n	8016c52 <rcl_node_init+0x236>
 8016c06:	e001      	b.n	8016c0c <rcl_node_init+0x1f0>
 8016c08:	f04f 090b 	mov.w	r9, #11
 8016c0c:	4648      	mov	r0, r9
 8016c0e:	b029      	add	sp, #164	; 0xa4
 8016c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c14:	f04f 0965 	mov.w	r9, #101	; 0x65
 8016c18:	e7f8      	b.n	8016c0c <rcl_node_init+0x1f0>
 8016c1a:	782b      	ldrb	r3, [r5, #0]
 8016c1c:	2b2f      	cmp	r3, #47	; 0x2f
 8016c1e:	f43f af42 	beq.w	8016aa6 <rcl_node_init+0x8a>
 8016c22:	9503      	str	r5, [sp, #12]
 8016c24:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8016c28:	9300      	str	r3, [sp, #0]
 8016c2a:	4b1e      	ldr	r3, [pc, #120]	; (8016ca4 <rcl_node_init+0x288>)
 8016c2c:	9302      	str	r3, [sp, #8]
 8016c2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016c32:	9301      	str	r3, [sp, #4]
 8016c34:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 8016c38:	f000 fb86 	bl	8017348 <rcutils_format_string_limit>
 8016c3c:	4605      	mov	r5, r0
 8016c3e:	b340      	cbz	r0, 8016c92 <rcl_node_init+0x276>
 8016c40:	2200      	movs	r2, #0
 8016c42:	a922      	add	r1, sp, #136	; 0x88
 8016c44:	9222      	str	r2, [sp, #136]	; 0x88
 8016c46:	f000 ff3b 	bl	8017ac0 <rmw_validate_namespace>
 8016c4a:	4681      	mov	r9, r0
 8016c4c:	2800      	cmp	r0, #0
 8016c4e:	f43f af34 	beq.w	8016aba <rcl_node_init+0x9e>
 8016c52:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016c56:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8016c5a:	4628      	mov	r0, r5
 8016c5c:	4798      	blx	r3
 8016c5e:	e7d5      	b.n	8016c0c <rcl_node_init+0x1f0>
 8016c60:	f04f 0964 	mov.w	r9, #100	; 0x64
 8016c64:	4648      	mov	r0, r9
 8016c66:	b029      	add	sp, #164	; 0xa4
 8016c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c6c:	f04f 090a 	mov.w	r9, #10
 8016c70:	f1ba 0f00 	cmp.w	sl, #0
 8016c74:	d1ed      	bne.n	8016c52 <rcl_node_init+0x236>
 8016c76:	e7c9      	b.n	8016c0c <rcl_node_init+0x1f0>
 8016c78:	f000 ff92 	bl	8017ba0 <rmw_node_name_validation_result_string>
 8016c7c:	f04f 09c9 	mov.w	r9, #201	; 0xc9
 8016c80:	e7c4      	b.n	8016c0c <rcl_node_init+0x1f0>
 8016c82:	f000 ff2f 	bl	8017ae4 <rmw_namespace_validation_result_string>
 8016c86:	f04f 09ca 	mov.w	r9, #202	; 0xca
 8016c8a:	f1ba 0f00 	cmp.w	sl, #0
 8016c8e:	d1e0      	bne.n	8016c52 <rcl_node_init+0x236>
 8016c90:	e7bc      	b.n	8016c0c <rcl_node_init+0x1f0>
 8016c92:	f04f 090a 	mov.w	r9, #10
 8016c96:	e7b9      	b.n	8016c0c <rcl_node_init+0x1f0>
 8016c98:	0801d0ac 	.word	0x0801d0ac
 8016c9c:	0801c954 	.word	0x0801c954
 8016ca0:	0801d0b4 	.word	0x0801d0b4
 8016ca4:	0801d0b0 	.word	0x0801d0b0

08016ca8 <rcl_node_is_valid>:
 8016ca8:	b130      	cbz	r0, 8016cb8 <rcl_node_is_valid+0x10>
 8016caa:	6843      	ldr	r3, [r0, #4]
 8016cac:	b123      	cbz	r3, 8016cb8 <rcl_node_is_valid+0x10>
 8016cae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8016cb0:	b113      	cbz	r3, 8016cb8 <rcl_node_is_valid+0x10>
 8016cb2:	6800      	ldr	r0, [r0, #0]
 8016cb4:	f7ff bc1e 	b.w	80164f4 <rcl_context_is_valid>
 8016cb8:	2000      	movs	r0, #0
 8016cba:	4770      	bx	lr

08016cbc <rcl_node_get_name>:
 8016cbc:	b120      	cbz	r0, 8016cc8 <rcl_node_get_name+0xc>
 8016cbe:	6840      	ldr	r0, [r0, #4]
 8016cc0:	b110      	cbz	r0, 8016cc8 <rcl_node_get_name+0xc>
 8016cc2:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8016cc4:	b100      	cbz	r0, 8016cc8 <rcl_node_get_name+0xc>
 8016cc6:	6880      	ldr	r0, [r0, #8]
 8016cc8:	4770      	bx	lr
 8016cca:	bf00      	nop

08016ccc <rcl_node_get_namespace>:
 8016ccc:	b120      	cbz	r0, 8016cd8 <rcl_node_get_namespace+0xc>
 8016cce:	6840      	ldr	r0, [r0, #4]
 8016cd0:	b110      	cbz	r0, 8016cd8 <rcl_node_get_namespace+0xc>
 8016cd2:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8016cd4:	b100      	cbz	r0, 8016cd8 <rcl_node_get_namespace+0xc>
 8016cd6:	68c0      	ldr	r0, [r0, #12]
 8016cd8:	4770      	bx	lr
 8016cda:	bf00      	nop

08016cdc <rcl_node_get_options>:
 8016cdc:	b128      	cbz	r0, 8016cea <rcl_node_get_options+0xe>
 8016cde:	6840      	ldr	r0, [r0, #4]
 8016ce0:	b118      	cbz	r0, 8016cea <rcl_node_get_options+0xe>
 8016ce2:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8016ce4:	2b00      	cmp	r3, #0
 8016ce6:	bf08      	it	eq
 8016ce8:	2000      	moveq	r0, #0
 8016cea:	4770      	bx	lr

08016cec <rcl_node_get_rmw_handle>:
 8016cec:	b110      	cbz	r0, 8016cf4 <rcl_node_get_rmw_handle+0x8>
 8016cee:	6840      	ldr	r0, [r0, #4]
 8016cf0:	b100      	cbz	r0, 8016cf4 <rcl_node_get_rmw_handle+0x8>
 8016cf2:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8016cf4:	4770      	bx	lr
 8016cf6:	bf00      	nop

08016cf8 <rcl_node_get_default_options>:
 8016cf8:	b510      	push	{r4, lr}
 8016cfa:	2268      	movs	r2, #104	; 0x68
 8016cfc:	4604      	mov	r4, r0
 8016cfe:	2100      	movs	r1, #0
 8016d00:	f004 f9f0 	bl	801b0e4 <memset>
 8016d04:	4620      	mov	r0, r4
 8016d06:	f7f9 fe51 	bl	80109ac <rcutils_get_default_allocator>
 8016d0a:	2301      	movs	r3, #1
 8016d0c:	7523      	strb	r3, [r4, #20]
 8016d0e:	4620      	mov	r0, r4
 8016d10:	bd10      	pop	{r4, pc}
 8016d12:	bf00      	nop

08016d14 <rcl_node_options_copy>:
 8016d14:	b1d0      	cbz	r0, 8016d4c <rcl_node_options_copy+0x38>
 8016d16:	b570      	push	{r4, r5, r6, lr}
 8016d18:	460c      	mov	r4, r1
 8016d1a:	b1a9      	cbz	r1, 8016d48 <rcl_node_options_copy+0x34>
 8016d1c:	4288      	cmp	r0, r1
 8016d1e:	4684      	mov	ip, r0
 8016d20:	d012      	beq.n	8016d48 <rcl_node_options_copy+0x34>
 8016d22:	4605      	mov	r5, r0
 8016d24:	8a86      	ldrh	r6, [r0, #20]
 8016d26:	468e      	mov	lr, r1
 8016d28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016d2a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016d2e:	682b      	ldr	r3, [r5, #0]
 8016d30:	f8ce 3000 	str.w	r3, [lr]
 8016d34:	f10c 0118 	add.w	r1, ip, #24
 8016d38:	2250      	movs	r2, #80	; 0x50
 8016d3a:	82a6      	strh	r6, [r4, #20]
 8016d3c:	f104 0018 	add.w	r0, r4, #24
 8016d40:	f004 f9c2 	bl	801b0c8 <memcpy>
 8016d44:	2000      	movs	r0, #0
 8016d46:	bd70      	pop	{r4, r5, r6, pc}
 8016d48:	200b      	movs	r0, #11
 8016d4a:	bd70      	pop	{r4, r5, r6, pc}
 8016d4c:	200b      	movs	r0, #11
 8016d4e:	4770      	bx	lr

08016d50 <rcl_node_resolve_name>:
 8016d50:	b082      	sub	sp, #8
 8016d52:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d56:	b091      	sub	sp, #68	; 0x44
 8016d58:	ac1a      	add	r4, sp, #104	; 0x68
 8016d5a:	e884 000c 	stmia.w	r4, {r2, r3}
 8016d5e:	f89d 807c 	ldrb.w	r8, [sp, #124]	; 0x7c
 8016d62:	2800      	cmp	r0, #0
 8016d64:	d03b      	beq.n	8016dde <rcl_node_resolve_name+0x8e>
 8016d66:	460c      	mov	r4, r1
 8016d68:	4605      	mov	r5, r0
 8016d6a:	f7ff ffb7 	bl	8016cdc <rcl_node_get_options>
 8016d6e:	2800      	cmp	r0, #0
 8016d70:	d037      	beq.n	8016de2 <rcl_node_resolve_name+0x92>
 8016d72:	4628      	mov	r0, r5
 8016d74:	f7ff ffa2 	bl	8016cbc <rcl_node_get_name>
 8016d78:	4606      	mov	r6, r0
 8016d7a:	4628      	mov	r0, r5
 8016d7c:	f7ff ffa6 	bl	8016ccc <rcl_node_get_namespace>
 8016d80:	f10d 0e68 	add.w	lr, sp, #104	; 0x68
 8016d84:	4681      	mov	r9, r0
 8016d86:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016d8a:	ad0b      	add	r5, sp, #44	; 0x2c
 8016d8c:	46ac      	mov	ip, r5
 8016d8e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016d92:	f8de 3000 	ldr.w	r3, [lr]
 8016d96:	f8cc 3000 	str.w	r3, [ip]
 8016d9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016d9c:	b1fb      	cbz	r3, 8016dde <rcl_node_resolve_name+0x8e>
 8016d9e:	468a      	mov	sl, r1
 8016da0:	f8dd b078 	ldr.w	fp, [sp, #120]	; 0x78
 8016da4:	f000 fc28 	bl	80175f8 <rcutils_get_zero_initialized_string_map>
 8016da8:	ab10      	add	r3, sp, #64	; 0x40
 8016daa:	9008      	str	r0, [sp, #32]
 8016dac:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8016db0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8016db4:	2100      	movs	r1, #0
 8016db6:	e895 000c 	ldmia.w	r5, {r2, r3}
 8016dba:	a808      	add	r0, sp, #32
 8016dbc:	f000 fc94 	bl	80176e8 <rcutils_string_map_init>
 8016dc0:	4607      	mov	r7, r0
 8016dc2:	b180      	cbz	r0, 8016de6 <rcl_node_resolve_name+0x96>
 8016dc4:	f7f9 fe0e 	bl	80109e4 <rcutils_get_error_string>
 8016dc8:	f7f9 fe22 	bl	8010a10 <rcutils_reset_error>
 8016dcc:	2f0a      	cmp	r7, #10
 8016dce:	bf18      	it	ne
 8016dd0:	2701      	movne	r7, #1
 8016dd2:	4638      	mov	r0, r7
 8016dd4:	b011      	add	sp, #68	; 0x44
 8016dd6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016dda:	b002      	add	sp, #8
 8016ddc:	4770      	bx	lr
 8016dde:	270b      	movs	r7, #11
 8016de0:	e7f7      	b.n	8016dd2 <rcl_node_resolve_name+0x82>
 8016de2:	2701      	movs	r7, #1
 8016de4:	e7f5      	b.n	8016dd2 <rcl_node_resolve_name+0x82>
 8016de6:	9009      	str	r0, [sp, #36]	; 0x24
 8016de8:	9007      	str	r0, [sp, #28]
 8016dea:	a808      	add	r0, sp, #32
 8016dec:	f003 fc30 	bl	801a650 <rcl_get_default_topic_name_substitutions>
 8016df0:	4607      	mov	r7, r0
 8016df2:	b1a8      	cbz	r0, 8016e20 <rcl_node_resolve_name+0xd0>
 8016df4:	280a      	cmp	r0, #10
 8016df6:	9c07      	ldr	r4, [sp, #28]
 8016df8:	d000      	beq.n	8016dfc <rcl_node_resolve_name+0xac>
 8016dfa:	2701      	movs	r7, #1
 8016dfc:	a808      	add	r0, sp, #32
 8016dfe:	f000 fcb3 	bl	8017768 <rcutils_string_map_fini>
 8016e02:	2800      	cmp	r0, #0
 8016e04:	d13d      	bne.n	8016e82 <rcl_node_resolve_name+0x132>
 8016e06:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016e08:	4659      	mov	r1, fp
 8016e0a:	47d0      	blx	sl
 8016e0c:	4659      	mov	r1, fp
 8016e0e:	4620      	mov	r0, r4
 8016e10:	47d0      	blx	sl
 8016e12:	f1b8 0f00 	cmp.w	r8, #0
 8016e16:	d0dc      	beq.n	8016dd2 <rcl_node_resolve_name+0x82>
 8016e18:	2f67      	cmp	r7, #103	; 0x67
 8016e1a:	bf08      	it	eq
 8016e1c:	2768      	moveq	r7, #104	; 0x68
 8016e1e:	e7d8      	b.n	8016dd2 <rcl_node_resolve_name+0x82>
 8016e20:	ab09      	add	r3, sp, #36	; 0x24
 8016e22:	9305      	str	r3, [sp, #20]
 8016e24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016e26:	46ec      	mov	ip, sp
 8016e28:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016e2c:	682b      	ldr	r3, [r5, #0]
 8016e2e:	f8cc 3000 	str.w	r3, [ip]
 8016e32:	464a      	mov	r2, r9
 8016e34:	4631      	mov	r1, r6
 8016e36:	4620      	mov	r0, r4
 8016e38:	ab08      	add	r3, sp, #32
 8016e3a:	f003 faab 	bl	801a394 <rcl_expand_topic_name>
 8016e3e:	4607      	mov	r7, r0
 8016e40:	b9b8      	cbnz	r0, 8016e72 <rcl_node_resolve_name+0x122>
 8016e42:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8016e44:	9009      	str	r0, [sp, #36]	; 0x24
 8016e46:	4602      	mov	r2, r0
 8016e48:	a90a      	add	r1, sp, #40	; 0x28
 8016e4a:	4620      	mov	r0, r4
 8016e4c:	f000 fd74 	bl	8017938 <rmw_validate_full_topic_name>
 8016e50:	b988      	cbnz	r0, 8016e76 <rcl_node_resolve_name+0x126>
 8016e52:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8016e54:	b9d5      	cbnz	r5, 8016e8c <rcl_node_resolve_name+0x13c>
 8016e56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016e58:	a808      	add	r0, sp, #32
 8016e5a:	601c      	str	r4, [r3, #0]
 8016e5c:	f000 fc84 	bl	8017768 <rcutils_string_map_fini>
 8016e60:	4607      	mov	r7, r0
 8016e62:	b1a8      	cbz	r0, 8016e90 <rcl_node_resolve_name+0x140>
 8016e64:	f7f9 fdbe 	bl	80109e4 <rcutils_get_error_string>
 8016e68:	462c      	mov	r4, r5
 8016e6a:	f7f9 fdd1 	bl	8010a10 <rcutils_reset_error>
 8016e6e:	2701      	movs	r7, #1
 8016e70:	e7c9      	b.n	8016e06 <rcl_node_resolve_name+0xb6>
 8016e72:	9c07      	ldr	r4, [sp, #28]
 8016e74:	e7c2      	b.n	8016dfc <rcl_node_resolve_name+0xac>
 8016e76:	f7f9 fdb5 	bl	80109e4 <rcutils_get_error_string>
 8016e7a:	2701      	movs	r7, #1
 8016e7c:	f7f9 fdc8 	bl	8010a10 <rcutils_reset_error>
 8016e80:	e7bc      	b.n	8016dfc <rcl_node_resolve_name+0xac>
 8016e82:	f7f9 fdaf 	bl	80109e4 <rcutils_get_error_string>
 8016e86:	f7f9 fdc3 	bl	8010a10 <rcutils_reset_error>
 8016e8a:	e7bc      	b.n	8016e06 <rcl_node_resolve_name+0xb6>
 8016e8c:	2767      	movs	r7, #103	; 0x67
 8016e8e:	e7b5      	b.n	8016dfc <rcl_node_resolve_name+0xac>
 8016e90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016e92:	4659      	mov	r1, fp
 8016e94:	47d0      	blx	sl
 8016e96:	4659      	mov	r1, fp
 8016e98:	4638      	mov	r0, r7
 8016e9a:	47d0      	blx	sl
 8016e9c:	e799      	b.n	8016dd2 <rcl_node_resolve_name+0x82>
 8016e9e:	bf00      	nop

08016ea0 <exact_match_lookup>:
 8016ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016ea2:	f102 0708 	add.w	r7, r2, #8
 8016ea6:	460b      	mov	r3, r1
 8016ea8:	4614      	mov	r4, r2
 8016eaa:	4606      	mov	r6, r0
 8016eac:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8016eb0:	b085      	sub	sp, #20
 8016eb2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8016eb6:	4618      	mov	r0, r3
 8016eb8:	4919      	ldr	r1, [pc, #100]	; (8016f20 <exact_match_lookup+0x80>)
 8016eba:	e894 000c 	ldmia.w	r4, {r2, r3}
 8016ebe:	f000 fa35 	bl	801732c <rcutils_join_path>
 8016ec2:	7833      	ldrb	r3, [r6, #0]
 8016ec4:	2b2f      	cmp	r3, #47	; 0x2f
 8016ec6:	4605      	mov	r5, r0
 8016ec8:	d023      	beq.n	8016f12 <exact_match_lookup+0x72>
 8016eca:	f104 030c 	add.w	r3, r4, #12
 8016ece:	e893 0003 	ldmia.w	r3, {r0, r1}
 8016ed2:	e88d 0003 	stmia.w	sp, {r0, r1}
 8016ed6:	1c70      	adds	r0, r6, #1
 8016ed8:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8016edc:	f000 fa2c 	bl	8017338 <rcutils_to_native_path>
 8016ee0:	4606      	mov	r6, r0
 8016ee2:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8016ee6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8016eea:	4631      	mov	r1, r6
 8016eec:	e894 000c 	ldmia.w	r4, {r2, r3}
 8016ef0:	4628      	mov	r0, r5
 8016ef2:	f000 fa1b 	bl	801732c <rcutils_join_path>
 8016ef6:	6862      	ldr	r2, [r4, #4]
 8016ef8:	6921      	ldr	r1, [r4, #16]
 8016efa:	4603      	mov	r3, r0
 8016efc:	4630      	mov	r0, r6
 8016efe:	461e      	mov	r6, r3
 8016f00:	4790      	blx	r2
 8016f02:	4628      	mov	r0, r5
 8016f04:	6863      	ldr	r3, [r4, #4]
 8016f06:	6921      	ldr	r1, [r4, #16]
 8016f08:	4798      	blx	r3
 8016f0a:	4635      	mov	r5, r6
 8016f0c:	4628      	mov	r0, r5
 8016f0e:	b005      	add	sp, #20
 8016f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016f12:	7873      	ldrb	r3, [r6, #1]
 8016f14:	2b00      	cmp	r3, #0
 8016f16:	d1d8      	bne.n	8016eca <exact_match_lookup+0x2a>
 8016f18:	4628      	mov	r0, r5
 8016f1a:	b005      	add	sp, #20
 8016f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016f1e:	bf00      	nop
 8016f20:	0801d100 	.word	0x0801d100

08016f24 <rcl_get_secure_root>:
 8016f24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016f28:	b085      	sub	sp, #20
 8016f2a:	b168      	cbz	r0, 8016f48 <rcl_get_secure_root+0x24>
 8016f2c:	4607      	mov	r7, r0
 8016f2e:	4608      	mov	r0, r1
 8016f30:	460c      	mov	r4, r1
 8016f32:	f7f9 fd49 	bl	80109c8 <rcutils_allocator_is_valid>
 8016f36:	b138      	cbz	r0, 8016f48 <rcl_get_secure_root+0x24>
 8016f38:	2300      	movs	r3, #0
 8016f3a:	482d      	ldr	r0, [pc, #180]	; (8016ff0 <rcl_get_secure_root+0xcc>)
 8016f3c:	9303      	str	r3, [sp, #12]
 8016f3e:	a903      	add	r1, sp, #12
 8016f40:	f000 f9da 	bl	80172f8 <rcutils_get_env>
 8016f44:	4605      	mov	r5, r0
 8016f46:	b120      	cbz	r0, 8016f52 <rcl_get_secure_root+0x2e>
 8016f48:	2500      	movs	r5, #0
 8016f4a:	4628      	mov	r0, r5
 8016f4c:	b005      	add	sp, #20
 8016f4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016f52:	9b03      	ldr	r3, [sp, #12]
 8016f54:	781a      	ldrb	r2, [r3, #0]
 8016f56:	2a00      	cmp	r2, #0
 8016f58:	d0f6      	beq.n	8016f48 <rcl_get_secure_root+0x24>
 8016f5a:	f104 090c 	add.w	r9, r4, #12
 8016f5e:	e899 0003 	ldmia.w	r9, {r0, r1}
 8016f62:	e88d 0003 	stmia.w	sp, {r0, r1}
 8016f66:	4618      	mov	r0, r3
 8016f68:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8016f6c:	f000 fb06 	bl	801757c <rcutils_strdup>
 8016f70:	4680      	mov	r8, r0
 8016f72:	2800      	cmp	r0, #0
 8016f74:	d0e8      	beq.n	8016f48 <rcl_get_secure_root+0x24>
 8016f76:	481f      	ldr	r0, [pc, #124]	; (8016ff4 <rcl_get_secure_root+0xd0>)
 8016f78:	9503      	str	r5, [sp, #12]
 8016f7a:	a903      	add	r1, sp, #12
 8016f7c:	f000 f9bc 	bl	80172f8 <rcutils_get_env>
 8016f80:	b160      	cbz	r0, 8016f9c <rcl_get_secure_root+0x78>
 8016f82:	2600      	movs	r6, #0
 8016f84:	6863      	ldr	r3, [r4, #4]
 8016f86:	6921      	ldr	r1, [r4, #16]
 8016f88:	4630      	mov	r0, r6
 8016f8a:	4798      	blx	r3
 8016f8c:	4640      	mov	r0, r8
 8016f8e:	6863      	ldr	r3, [r4, #4]
 8016f90:	6921      	ldr	r1, [r4, #16]
 8016f92:	4798      	blx	r3
 8016f94:	4628      	mov	r0, r5
 8016f96:	b005      	add	sp, #20
 8016f98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016f9c:	9b03      	ldr	r3, [sp, #12]
 8016f9e:	781e      	ldrb	r6, [r3, #0]
 8016fa0:	b1f6      	cbz	r6, 8016fe0 <rcl_get_secure_root+0xbc>
 8016fa2:	e899 0003 	ldmia.w	r9, {r0, r1}
 8016fa6:	e88d 0003 	stmia.w	sp, {r0, r1}
 8016faa:	4618      	mov	r0, r3
 8016fac:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8016fb0:	f000 fae4 	bl	801757c <rcutils_strdup>
 8016fb4:	4606      	mov	r6, r0
 8016fb6:	2800      	cmp	r0, #0
 8016fb8:	d0e3      	beq.n	8016f82 <rcl_get_secure_root+0x5e>
 8016fba:	4622      	mov	r2, r4
 8016fbc:	4641      	mov	r1, r8
 8016fbe:	f7ff ff6f 	bl	8016ea0 <exact_match_lookup>
 8016fc2:	4605      	mov	r5, r0
 8016fc4:	2d00      	cmp	r5, #0
 8016fc6:	d0dd      	beq.n	8016f84 <rcl_get_secure_root+0x60>
 8016fc8:	4628      	mov	r0, r5
 8016fca:	f000 f9ad 	bl	8017328 <rcutils_is_directory>
 8016fce:	4603      	mov	r3, r0
 8016fd0:	2800      	cmp	r0, #0
 8016fd2:	d1d7      	bne.n	8016f84 <rcl_get_secure_root+0x60>
 8016fd4:	4628      	mov	r0, r5
 8016fd6:	6921      	ldr	r1, [r4, #16]
 8016fd8:	461d      	mov	r5, r3
 8016fda:	6863      	ldr	r3, [r4, #4]
 8016fdc:	4798      	blx	r3
 8016fde:	e7d1      	b.n	8016f84 <rcl_get_secure_root+0x60>
 8016fe0:	4622      	mov	r2, r4
 8016fe2:	4638      	mov	r0, r7
 8016fe4:	4641      	mov	r1, r8
 8016fe6:	f7ff ff5b 	bl	8016ea0 <exact_match_lookup>
 8016fea:	4605      	mov	r5, r0
 8016fec:	e7ea      	b.n	8016fc4 <rcl_get_secure_root+0xa0>
 8016fee:	bf00      	nop
 8016ff0:	0801d10c 	.word	0x0801d10c
 8016ff4:	0801d124 	.word	0x0801d124

08016ff8 <rcl_get_security_options_from_environment>:
 8016ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016ffc:	b082      	sub	sp, #8
 8016ffe:	2300      	movs	r3, #0
 8017000:	4606      	mov	r6, r0
 8017002:	460f      	mov	r7, r1
 8017004:	4820      	ldr	r0, [pc, #128]	; (8017088 <rcl_get_security_options_from_environment+0x90>)
 8017006:	9301      	str	r3, [sp, #4]
 8017008:	a901      	add	r1, sp, #4
 801700a:	4690      	mov	r8, r2
 801700c:	f000 f974 	bl	80172f8 <rcutils_get_env>
 8017010:	b120      	cbz	r0, 801701c <rcl_get_security_options_from_environment+0x24>
 8017012:	2501      	movs	r5, #1
 8017014:	4628      	mov	r0, r5
 8017016:	b002      	add	sp, #8
 8017018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801701c:	491b      	ldr	r1, [pc, #108]	; (801708c <rcl_get_security_options_from_environment+0x94>)
 801701e:	4604      	mov	r4, r0
 8017020:	9801      	ldr	r0, [sp, #4]
 8017022:	f7e9 f8d5 	bl	80001d0 <strcmp>
 8017026:	4605      	mov	r5, r0
 8017028:	b9e8      	cbnz	r0, 8017066 <rcl_get_security_options_from_environment+0x6e>
 801702a:	9001      	str	r0, [sp, #4]
 801702c:	f1b8 0f00 	cmp.w	r8, #0
 8017030:	d020      	beq.n	8017074 <rcl_get_security_options_from_environment+0x7c>
 8017032:	4817      	ldr	r0, [pc, #92]	; (8017090 <rcl_get_security_options_from_environment+0x98>)
 8017034:	a901      	add	r1, sp, #4
 8017036:	f000 f95f 	bl	80172f8 <rcutils_get_env>
 801703a:	2800      	cmp	r0, #0
 801703c:	d1e9      	bne.n	8017012 <rcl_get_security_options_from_environment+0x1a>
 801703e:	4915      	ldr	r1, [pc, #84]	; (8017094 <rcl_get_security_options_from_environment+0x9c>)
 8017040:	9801      	ldr	r0, [sp, #4]
 8017042:	f7e9 f8c5 	bl	80001d0 <strcmp>
 8017046:	fab0 f080 	clz	r0, r0
 801704a:	0940      	lsrs	r0, r0, #5
 801704c:	f888 0000 	strb.w	r0, [r8]
 8017050:	4639      	mov	r1, r7
 8017052:	4630      	mov	r0, r6
 8017054:	f7ff ff66 	bl	8016f24 <rcl_get_secure_root>
 8017058:	b170      	cbz	r0, 8017078 <rcl_get_security_options_from_environment+0x80>
 801705a:	f8c8 0004 	str.w	r0, [r8, #4]
 801705e:	4628      	mov	r0, r5
 8017060:	b002      	add	sp, #8
 8017062:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017066:	4625      	mov	r5, r4
 8017068:	4628      	mov	r0, r5
 801706a:	f888 4000 	strb.w	r4, [r8]
 801706e:	b002      	add	sp, #8
 8017070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017074:	250b      	movs	r5, #11
 8017076:	e7cd      	b.n	8017014 <rcl_get_security_options_from_environment+0x1c>
 8017078:	f898 5000 	ldrb.w	r5, [r8]
 801707c:	f1a5 0501 	sub.w	r5, r5, #1
 8017080:	fab5 f585 	clz	r5, r5
 8017084:	096d      	lsrs	r5, r5, #5
 8017086:	e7c5      	b.n	8017014 <rcl_get_security_options_from_environment+0x1c>
 8017088:	0801d0c4 	.word	0x0801d0c4
 801708c:	0801d0d8 	.word	0x0801d0d8
 8017090:	0801d0e0 	.word	0x0801d0e0
 8017094:	0801d0f8 	.word	0x0801d0f8

08017098 <rcl_get_system_time>:
 8017098:	4608      	mov	r0, r1
 801709a:	f000 bbd9 	b.w	8017850 <rcutils_system_time_now>
 801709e:	bf00      	nop

080170a0 <rcl_get_steady_time>:
 80170a0:	4608      	mov	r0, r1
 80170a2:	f000 bbfd 	b.w	80178a0 <rcutils_steady_time_now>
 80170a6:	bf00      	nop

080170a8 <rcl_get_ros_time>:
 80170a8:	7a03      	ldrb	r3, [r0, #8]
 80170aa:	b510      	push	{r4, lr}
 80170ac:	460c      	mov	r4, r1
 80170ae:	b133      	cbz	r3, 80170be <rcl_get_ros_time+0x16>
 80170b0:	2105      	movs	r1, #5
 80170b2:	f000 f8eb 	bl	801728c <__atomic_load_8>
 80170b6:	e9c4 0100 	strd	r0, r1, [r4]
 80170ba:	2000      	movs	r0, #0
 80170bc:	bd10      	pop	{r4, pc}
 80170be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80170c2:	4608      	mov	r0, r1
 80170c4:	f000 bbc4 	b.w	8017850 <rcutils_system_time_now>

080170c8 <rcl_clock_init>:
 80170c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80170ca:	4605      	mov	r5, r0
 80170cc:	4610      	mov	r0, r2
 80170ce:	4614      	mov	r4, r2
 80170d0:	460e      	mov	r6, r1
 80170d2:	f7f9 fc79 	bl	80109c8 <rcutils_allocator_is_valid>
 80170d6:	b128      	cbz	r0, 80170e4 <rcl_clock_init+0x1c>
 80170d8:	2d03      	cmp	r5, #3
 80170da:	d803      	bhi.n	80170e4 <rcl_clock_init+0x1c>
 80170dc:	e8df f005 	tbb	[pc, r5]
 80170e0:	06532e1d 	.word	0x06532e1d
 80170e4:	f04f 0c0b 	mov.w	ip, #11
 80170e8:	4660      	mov	r0, ip
 80170ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80170ec:	2e00      	cmp	r6, #0
 80170ee:	d0f9      	beq.n	80170e4 <rcl_clock_init+0x1c>
 80170f0:	2c00      	cmp	r4, #0
 80170f2:	d0f7      	beq.n	80170e4 <rcl_clock_init+0x1c>
 80170f4:	2300      	movs	r3, #0
 80170f6:	e9c6 3301 	strd	r3, r3, [r6, #4]
 80170fa:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 80171b0 <rcl_clock_init+0xe8>
 80170fe:	6133      	str	r3, [r6, #16]
 8017100:	f106 0514 	add.w	r5, r6, #20
 8017104:	469c      	mov	ip, r3
 8017106:	2703      	movs	r7, #3
 8017108:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801710a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801710c:	6823      	ldr	r3, [r4, #0]
 801710e:	602b      	str	r3, [r5, #0]
 8017110:	7037      	strb	r7, [r6, #0]
 8017112:	f8c6 e00c 	str.w	lr, [r6, #12]
 8017116:	4660      	mov	r0, ip
 8017118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801711a:	2e00      	cmp	r6, #0
 801711c:	d0e2      	beq.n	80170e4 <rcl_clock_init+0x1c>
 801711e:	2300      	movs	r3, #0
 8017120:	7033      	strb	r3, [r6, #0]
 8017122:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8017126:	e9c6 3303 	strd	r3, r3, [r6, #12]
 801712a:	469c      	mov	ip, r3
 801712c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801712e:	f106 0514 	add.w	r5, r6, #20
 8017132:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8017134:	6823      	ldr	r3, [r4, #0]
 8017136:	602b      	str	r3, [r5, #0]
 8017138:	4660      	mov	r0, ip
 801713a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801713c:	2e00      	cmp	r6, #0
 801713e:	d0d1      	beq.n	80170e4 <rcl_clock_init+0x1c>
 8017140:	2c00      	cmp	r4, #0
 8017142:	d0cf      	beq.n	80170e4 <rcl_clock_init+0x1c>
 8017144:	2700      	movs	r7, #0
 8017146:	7037      	strb	r7, [r6, #0]
 8017148:	46a4      	mov	ip, r4
 801714a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801714e:	f106 0514 	add.w	r5, r6, #20
 8017152:	e9c6 7701 	strd	r7, r7, [r6, #4]
 8017156:	e9c6 7703 	strd	r7, r7, [r6, #12]
 801715a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801715c:	f8dc 3000 	ldr.w	r3, [ip]
 8017160:	602b      	str	r3, [r5, #0]
 8017162:	6921      	ldr	r1, [r4, #16]
 8017164:	6823      	ldr	r3, [r4, #0]
 8017166:	2010      	movs	r0, #16
 8017168:	4798      	blx	r3
 801716a:	6130      	str	r0, [r6, #16]
 801716c:	b1d0      	cbz	r0, 80171a4 <rcl_clock_init+0xdc>
 801716e:	2200      	movs	r2, #0
 8017170:	2300      	movs	r3, #0
 8017172:	e9c0 2300 	strd	r2, r3, [r0]
 8017176:	2301      	movs	r3, #1
 8017178:	7207      	strb	r7, [r0, #8]
 801717a:	4a0c      	ldr	r2, [pc, #48]	; (80171ac <rcl_clock_init+0xe4>)
 801717c:	7033      	strb	r3, [r6, #0]
 801717e:	46bc      	mov	ip, r7
 8017180:	60f2      	str	r2, [r6, #12]
 8017182:	4660      	mov	r0, ip
 8017184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017186:	2e00      	cmp	r6, #0
 8017188:	d0ac      	beq.n	80170e4 <rcl_clock_init+0x1c>
 801718a:	2c00      	cmp	r4, #0
 801718c:	d0aa      	beq.n	80170e4 <rcl_clock_init+0x1c>
 801718e:	2300      	movs	r3, #0
 8017190:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8017194:	f8df e01c 	ldr.w	lr, [pc, #28]	; 80171b4 <rcl_clock_init+0xec>
 8017198:	6133      	str	r3, [r6, #16]
 801719a:	f106 0514 	add.w	r5, r6, #20
 801719e:	469c      	mov	ip, r3
 80171a0:	2702      	movs	r7, #2
 80171a2:	e7b1      	b.n	8017108 <rcl_clock_init+0x40>
 80171a4:	f04f 0c0a 	mov.w	ip, #10
 80171a8:	e79e      	b.n	80170e8 <rcl_clock_init+0x20>
 80171aa:	bf00      	nop
 80171ac:	080170a9 	.word	0x080170a9
 80171b0:	080170a1 	.word	0x080170a1
 80171b4:	08017099 	.word	0x08017099

080171b8 <rcl_validate_enclave_name_with_size>:
 80171b8:	b378      	cbz	r0, 801721a <rcl_validate_enclave_name_with_size+0x62>
 80171ba:	b570      	push	{r4, r5, r6, lr}
 80171bc:	4615      	mov	r5, r2
 80171be:	b0c2      	sub	sp, #264	; 0x108
 80171c0:	b302      	cbz	r2, 8017204 <rcl_validate_enclave_name_with_size+0x4c>
 80171c2:	461e      	mov	r6, r3
 80171c4:	466a      	mov	r2, sp
 80171c6:	ab01      	add	r3, sp, #4
 80171c8:	460c      	mov	r4, r1
 80171ca:	f000 fc2b 	bl	8017a24 <rmw_validate_namespace_with_size>
 80171ce:	4684      	mov	ip, r0
 80171d0:	b9e8      	cbnz	r0, 801720e <rcl_validate_enclave_name_with_size+0x56>
 80171d2:	9b00      	ldr	r3, [sp, #0]
 80171d4:	b923      	cbnz	r3, 80171e0 <rcl_validate_enclave_name_with_size+0x28>
 80171d6:	2300      	movs	r3, #0
 80171d8:	602b      	str	r3, [r5, #0]
 80171da:	4660      	mov	r0, ip
 80171dc:	b042      	add	sp, #264	; 0x108
 80171de:	bd70      	pop	{r4, r5, r6, pc}
 80171e0:	2b07      	cmp	r3, #7
 80171e2:	d007      	beq.n	80171f4 <rcl_validate_enclave_name_with_size+0x3c>
 80171e4:	1e5a      	subs	r2, r3, #1
 80171e6:	2a05      	cmp	r2, #5
 80171e8:	d833      	bhi.n	8017252 <rcl_validate_enclave_name_with_size+0x9a>
 80171ea:	e8df f002 	tbb	[pc, r2]
 80171ee:	2c2f      	.short	0x2c2f
 80171f0:	1a232629 	.word	0x1a232629
 80171f4:	2cff      	cmp	r4, #255	; 0xff
 80171f6:	d9ee      	bls.n	80171d6 <rcl_validate_enclave_name_with_size+0x1e>
 80171f8:	602b      	str	r3, [r5, #0]
 80171fa:	2e00      	cmp	r6, #0
 80171fc:	d0ed      	beq.n	80171da <rcl_validate_enclave_name_with_size+0x22>
 80171fe:	23fe      	movs	r3, #254	; 0xfe
 8017200:	6033      	str	r3, [r6, #0]
 8017202:	e7ea      	b.n	80171da <rcl_validate_enclave_name_with_size+0x22>
 8017204:	f04f 0c0b 	mov.w	ip, #11
 8017208:	4660      	mov	r0, ip
 801720a:	b042      	add	sp, #264	; 0x108
 801720c:	bd70      	pop	{r4, r5, r6, pc}
 801720e:	f7ff f953 	bl	80164b8 <rcl_convert_rmw_ret_to_rcl_ret>
 8017212:	4684      	mov	ip, r0
 8017214:	4660      	mov	r0, ip
 8017216:	b042      	add	sp, #264	; 0x108
 8017218:	bd70      	pop	{r4, r5, r6, pc}
 801721a:	f04f 0c0b 	mov.w	ip, #11
 801721e:	4660      	mov	r0, ip
 8017220:	4770      	bx	lr
 8017222:	2306      	movs	r3, #6
 8017224:	602b      	str	r3, [r5, #0]
 8017226:	2e00      	cmp	r6, #0
 8017228:	d0d7      	beq.n	80171da <rcl_validate_enclave_name_with_size+0x22>
 801722a:	9b01      	ldr	r3, [sp, #4]
 801722c:	6033      	str	r3, [r6, #0]
 801722e:	4660      	mov	r0, ip
 8017230:	b042      	add	sp, #264	; 0x108
 8017232:	bd70      	pop	{r4, r5, r6, pc}
 8017234:	2305      	movs	r3, #5
 8017236:	602b      	str	r3, [r5, #0]
 8017238:	e7f5      	b.n	8017226 <rcl_validate_enclave_name_with_size+0x6e>
 801723a:	2304      	movs	r3, #4
 801723c:	602b      	str	r3, [r5, #0]
 801723e:	e7f2      	b.n	8017226 <rcl_validate_enclave_name_with_size+0x6e>
 8017240:	2303      	movs	r3, #3
 8017242:	602b      	str	r3, [r5, #0]
 8017244:	e7ef      	b.n	8017226 <rcl_validate_enclave_name_with_size+0x6e>
 8017246:	2302      	movs	r3, #2
 8017248:	602b      	str	r3, [r5, #0]
 801724a:	e7ec      	b.n	8017226 <rcl_validate_enclave_name_with_size+0x6e>
 801724c:	2301      	movs	r3, #1
 801724e:	602b      	str	r3, [r5, #0]
 8017250:	e7e9      	b.n	8017226 <rcl_validate_enclave_name_with_size+0x6e>
 8017252:	4a04      	ldr	r2, [pc, #16]	; (8017264 <rcl_validate_enclave_name_with_size+0xac>)
 8017254:	f44f 7180 	mov.w	r1, #256	; 0x100
 8017258:	a802      	add	r0, sp, #8
 801725a:	f000 f963 	bl	8017524 <rcutils_snprintf>
 801725e:	f04f 0c01 	mov.w	ip, #1
 8017262:	e7ba      	b.n	80171da <rcl_validate_enclave_name_with_size+0x22>
 8017264:	0801d144 	.word	0x0801d144

08017268 <rcl_validate_enclave_name>:
 8017268:	b168      	cbz	r0, 8017286 <rcl_validate_enclave_name+0x1e>
 801726a:	b570      	push	{r4, r5, r6, lr}
 801726c:	460d      	mov	r5, r1
 801726e:	4616      	mov	r6, r2
 8017270:	4604      	mov	r4, r0
 8017272:	f7e8 ffb7 	bl	80001e4 <strlen>
 8017276:	4633      	mov	r3, r6
 8017278:	4601      	mov	r1, r0
 801727a:	462a      	mov	r2, r5
 801727c:	4620      	mov	r0, r4
 801727e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017282:	f7ff bf99 	b.w	80171b8 <rcl_validate_enclave_name_with_size>
 8017286:	200b      	movs	r0, #11
 8017288:	4770      	bx	lr
 801728a:	bf00      	nop

0801728c <__atomic_load_8>:
 801728c:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8017290:	f081 013d 	eor.w	r1, r1, #61	; 0x3d
 8017294:	4a15      	ldr	r2, [pc, #84]	; (80172ec <__atomic_load_8+0x60>)
 8017296:	4b16      	ldr	r3, [pc, #88]	; (80172f0 <__atomic_load_8+0x64>)
 8017298:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 801729c:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 80172a0:	fb02 f101 	mul.w	r1, r2, r1
 80172a4:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 80172a8:	fba3 2301 	umull	r2, r3, r3, r1
 80172ac:	091b      	lsrs	r3, r3, #4
 80172ae:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80172b2:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 80172b6:	b4d0      	push	{r4, r6, r7}
 80172b8:	4c0e      	ldr	r4, [pc, #56]	; (80172f4 <__atomic_load_8+0x68>)
 80172ba:	1ac9      	subs	r1, r1, r3
 80172bc:	1862      	adds	r2, r4, r1
 80172be:	f04f 0c01 	mov.w	ip, #1
 80172c2:	e8d2 3f4f 	ldrexb	r3, [r2]
 80172c6:	e8c2 cf46 	strexb	r6, ip, [r2]
 80172ca:	2e00      	cmp	r6, #0
 80172cc:	d1f9      	bne.n	80172c2 <__atomic_load_8+0x36>
 80172ce:	f3bf 8f5b 	dmb	ish
 80172d2:	b2db      	uxtb	r3, r3
 80172d4:	2b00      	cmp	r3, #0
 80172d6:	d1f4      	bne.n	80172c2 <__atomic_load_8+0x36>
 80172d8:	e9d0 6700 	ldrd	r6, r7, [r0]
 80172dc:	f3bf 8f5b 	dmb	ish
 80172e0:	5463      	strb	r3, [r4, r1]
 80172e2:	4630      	mov	r0, r6
 80172e4:	4639      	mov	r1, r7
 80172e6:	bcd0      	pop	{r4, r6, r7}
 80172e8:	4770      	bx	lr
 80172ea:	bf00      	nop
 80172ec:	27d4eb2d 	.word	0x27d4eb2d
 80172f0:	b21642c9 	.word	0xb21642c9
 80172f4:	200161e0 	.word	0x200161e0

080172f8 <rcutils_get_env>:
 80172f8:	b168      	cbz	r0, 8017316 <rcutils_get_env+0x1e>
 80172fa:	b510      	push	{r4, lr}
 80172fc:	460c      	mov	r4, r1
 80172fe:	b129      	cbz	r1, 801730c <rcutils_get_env+0x14>
 8017300:	f003 fe62 	bl	801afc8 <getenv>
 8017304:	b120      	cbz	r0, 8017310 <rcutils_get_env+0x18>
 8017306:	6020      	str	r0, [r4, #0]
 8017308:	2000      	movs	r0, #0
 801730a:	bd10      	pop	{r4, pc}
 801730c:	4803      	ldr	r0, [pc, #12]	; (801731c <rcutils_get_env+0x24>)
 801730e:	bd10      	pop	{r4, pc}
 8017310:	4b03      	ldr	r3, [pc, #12]	; (8017320 <rcutils_get_env+0x28>)
 8017312:	6023      	str	r3, [r4, #0]
 8017314:	bd10      	pop	{r4, pc}
 8017316:	4803      	ldr	r0, [pc, #12]	; (8017324 <rcutils_get_env+0x2c>)
 8017318:	4770      	bx	lr
 801731a:	bf00      	nop
 801731c:	0801d1c0 	.word	0x0801d1c0
 8017320:	0801d7b0 	.word	0x0801d7b0
 8017324:	0801d1a4 	.word	0x0801d1a4

08017328 <rcutils_is_directory>:
 8017328:	2000      	movs	r0, #0
 801732a:	4770      	bx	lr

0801732c <rcutils_join_path>:
 801732c:	b082      	sub	sp, #8
 801732e:	e88d 000c 	stmia.w	sp, {r2, r3}
 8017332:	2000      	movs	r0, #0
 8017334:	b002      	add	sp, #8
 8017336:	4770      	bx	lr

08017338 <rcutils_to_native_path>:
 8017338:	b084      	sub	sp, #16
 801733a:	a801      	add	r0, sp, #4
 801733c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8017340:	b004      	add	sp, #16
 8017342:	2000      	movs	r0, #0
 8017344:	4770      	bx	lr
 8017346:	bf00      	nop

08017348 <rcutils_format_string_limit>:
 8017348:	b40f      	push	{r0, r1, r2, r3}
 801734a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801734c:	b083      	sub	sp, #12
 801734e:	ac08      	add	r4, sp, #32
 8017350:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8017352:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8017356:	b34e      	cbz	r6, 80173ac <rcutils_format_string_limit+0x64>
 8017358:	a808      	add	r0, sp, #32
 801735a:	f7f9 fb35 	bl	80109c8 <rcutils_allocator_is_valid>
 801735e:	b328      	cbz	r0, 80173ac <rcutils_format_string_limit+0x64>
 8017360:	2100      	movs	r1, #0
 8017362:	ab0f      	add	r3, sp, #60	; 0x3c
 8017364:	4632      	mov	r2, r6
 8017366:	4608      	mov	r0, r1
 8017368:	e9cd 3300 	strd	r3, r3, [sp]
 801736c:	f000 f8f4 	bl	8017558 <rcutils_vsnprintf>
 8017370:	1c43      	adds	r3, r0, #1
 8017372:	4605      	mov	r5, r0
 8017374:	d01a      	beq.n	80173ac <rcutils_format_string_limit+0x64>
 8017376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017378:	990c      	ldr	r1, [sp, #48]	; 0x30
 801737a:	1c47      	adds	r7, r0, #1
 801737c:	429f      	cmp	r7, r3
 801737e:	bf84      	itt	hi
 8017380:	461f      	movhi	r7, r3
 8017382:	f103 35ff 	addhi.w	r5, r3, #4294967295	; 0xffffffff
 8017386:	4638      	mov	r0, r7
 8017388:	9b08      	ldr	r3, [sp, #32]
 801738a:	4798      	blx	r3
 801738c:	4604      	mov	r4, r0
 801738e:	b168      	cbz	r0, 80173ac <rcutils_format_string_limit+0x64>
 8017390:	9b01      	ldr	r3, [sp, #4]
 8017392:	4632      	mov	r2, r6
 8017394:	4639      	mov	r1, r7
 8017396:	f000 f8df 	bl	8017558 <rcutils_vsnprintf>
 801739a:	2800      	cmp	r0, #0
 801739c:	db02      	blt.n	80173a4 <rcutils_format_string_limit+0x5c>
 801739e:	2300      	movs	r3, #0
 80173a0:	5563      	strb	r3, [r4, r5]
 80173a2:	e004      	b.n	80173ae <rcutils_format_string_limit+0x66>
 80173a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80173a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80173a8:	4620      	mov	r0, r4
 80173aa:	4798      	blx	r3
 80173ac:	2400      	movs	r4, #0
 80173ae:	4620      	mov	r0, r4
 80173b0:	b003      	add	sp, #12
 80173b2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80173b6:	b004      	add	sp, #16
 80173b8:	4770      	bx	lr
 80173ba:	bf00      	nop

080173bc <rcutils_repl_str>:
 80173bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80173c0:	ed2d 8b02 	vpush	{d8}
 80173c4:	b087      	sub	sp, #28
 80173c6:	4680      	mov	r8, r0
 80173c8:	4608      	mov	r0, r1
 80173ca:	f8cd 8004 	str.w	r8, [sp, #4]
 80173ce:	ee08 2a10 	vmov	s16, r2
 80173d2:	468a      	mov	sl, r1
 80173d4:	4699      	mov	r9, r3
 80173d6:	f7e8 ff05 	bl	80001e4 <strlen>
 80173da:	2600      	movs	r6, #0
 80173dc:	4647      	mov	r7, r8
 80173de:	9002      	str	r0, [sp, #8]
 80173e0:	46b3      	mov	fp, r6
 80173e2:	2510      	movs	r5, #16
 80173e4:	46b0      	mov	r8, r6
 80173e6:	e01d      	b.n	8017424 <rcutils_repl_str+0x68>
 80173e8:	f10b 0b01 	add.w	fp, fp, #1
 80173ec:	455e      	cmp	r6, fp
 80173ee:	d211      	bcs.n	8017414 <rcutils_repl_str+0x58>
 80173f0:	442e      	add	r6, r5
 80173f2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80173f6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80173fa:	00b1      	lsls	r1, r6, #2
 80173fc:	4798      	blx	r3
 80173fe:	2800      	cmp	r0, #0
 8017400:	f000 8088 	beq.w	8017514 <rcutils_repl_str+0x158>
 8017404:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017408:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 801740c:	4680      	mov	r8, r0
 801740e:	bf28      	it	cs
 8017410:	f44f 1580 	movcs.w	r5, #1048576	; 0x100000
 8017414:	9a01      	ldr	r2, [sp, #4]
 8017416:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 801741a:	1aa2      	subs	r2, r4, r2
 801741c:	f843 2c04 	str.w	r2, [r3, #-4]
 8017420:	9b02      	ldr	r3, [sp, #8]
 8017422:	18e7      	adds	r7, r4, r3
 8017424:	4651      	mov	r1, sl
 8017426:	4638      	mov	r0, r7
 8017428:	f004 f900 	bl	801b62c <strstr>
 801742c:	4604      	mov	r4, r0
 801742e:	4640      	mov	r0, r8
 8017430:	2c00      	cmp	r4, #0
 8017432:	d1d9      	bne.n	80173e8 <rcutils_repl_str+0x2c>
 8017434:	46b8      	mov	r8, r7
 8017436:	4607      	mov	r7, r0
 8017438:	4640      	mov	r0, r8
 801743a:	f7e8 fed3 	bl	80001e4 <strlen>
 801743e:	9b01      	ldr	r3, [sp, #4]
 8017440:	eba8 0303 	sub.w	r3, r8, r3
 8017444:	181c      	adds	r4, r3, r0
 8017446:	9404      	str	r4, [sp, #16]
 8017448:	f1bb 0f00 	cmp.w	fp, #0
 801744c:	d04a      	beq.n	80174e4 <rcutils_repl_str+0x128>
 801744e:	ee18 0a10 	vmov	r0, s16
 8017452:	f7e8 fec7 	bl	80001e4 <strlen>
 8017456:	9b02      	ldr	r3, [sp, #8]
 8017458:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801745c:	1ac3      	subs	r3, r0, r3
 801745e:	fb0b 4303 	mla	r3, fp, r3, r4
 8017462:	461a      	mov	r2, r3
 8017464:	9305      	str	r3, [sp, #20]
 8017466:	4606      	mov	r6, r0
 8017468:	f8d9 3000 	ldr.w	r3, [r9]
 801746c:	1c50      	adds	r0, r2, #1
 801746e:	4798      	blx	r3
 8017470:	9003      	str	r0, [sp, #12]
 8017472:	2800      	cmp	r0, #0
 8017474:	d04f      	beq.n	8017516 <rcutils_repl_str+0x15a>
 8017476:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801747a:	683a      	ldr	r2, [r7, #0]
 801747c:	4641      	mov	r1, r8
 801747e:	f003 fe23 	bl	801b0c8 <memcpy>
 8017482:	683d      	ldr	r5, [r7, #0]
 8017484:	9b03      	ldr	r3, [sp, #12]
 8017486:	9701      	str	r7, [sp, #4]
 8017488:	46ba      	mov	sl, r7
 801748a:	441d      	add	r5, r3
 801748c:	9f02      	ldr	r7, [sp, #8]
 801748e:	f8cd 9008 	str.w	r9, [sp, #8]
 8017492:	2401      	movs	r4, #1
 8017494:	46d1      	mov	r9, sl
 8017496:	ee18 aa10 	vmov	sl, s16
 801749a:	e00a      	b.n	80174b2 <rcutils_repl_str+0xf6>
 801749c:	f8d9 5000 	ldr.w	r5, [r9]
 80174a0:	1aaa      	subs	r2, r5, r2
 80174a2:	1885      	adds	r5, r0, r2
 80174a4:	f003 fe10 	bl	801b0c8 <memcpy>
 80174a8:	45a3      	cmp	fp, r4
 80174aa:	f104 0201 	add.w	r2, r4, #1
 80174ae:	d935      	bls.n	801751c <rcutils_repl_str+0x160>
 80174b0:	4614      	mov	r4, r2
 80174b2:	4632      	mov	r2, r6
 80174b4:	4651      	mov	r1, sl
 80174b6:	4628      	mov	r0, r5
 80174b8:	f003 fe06 	bl	801b0c8 <memcpy>
 80174bc:	f859 2b04 	ldr.w	r2, [r9], #4
 80174c0:	45a3      	cmp	fp, r4
 80174c2:	443a      	add	r2, r7
 80174c4:	eb05 0006 	add.w	r0, r5, r6
 80174c8:	eb08 0102 	add.w	r1, r8, r2
 80174cc:	d1e6      	bne.n	801749c <rcutils_repl_str+0xe0>
 80174ce:	9b04      	ldr	r3, [sp, #16]
 80174d0:	1a9a      	subs	r2, r3, r2
 80174d2:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 80174d6:	f003 fdf7 	bl	801b0c8 <memcpy>
 80174da:	9a03      	ldr	r2, [sp, #12]
 80174dc:	9905      	ldr	r1, [sp, #20]
 80174de:	2300      	movs	r3, #0
 80174e0:	5453      	strb	r3, [r2, r1]
 80174e2:	e00b      	b.n	80174fc <rcutils_repl_str+0x140>
 80174e4:	4620      	mov	r0, r4
 80174e6:	f8d9 3000 	ldr.w	r3, [r9]
 80174ea:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80174ee:	3001      	adds	r0, #1
 80174f0:	4798      	blx	r3
 80174f2:	9003      	str	r0, [sp, #12]
 80174f4:	b110      	cbz	r0, 80174fc <rcutils_repl_str+0x140>
 80174f6:	9901      	ldr	r1, [sp, #4]
 80174f8:	f004 f87c 	bl	801b5f4 <strcpy>
 80174fc:	4638      	mov	r0, r7
 80174fe:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8017502:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8017506:	4798      	blx	r3
 8017508:	9803      	ldr	r0, [sp, #12]
 801750a:	b007      	add	sp, #28
 801750c:	ecbd 8b02 	vpop	{d8}
 8017510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017514:	4647      	mov	r7, r8
 8017516:	2300      	movs	r3, #0
 8017518:	9303      	str	r3, [sp, #12]
 801751a:	e7ef      	b.n	80174fc <rcutils_repl_str+0x140>
 801751c:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 8017520:	e7db      	b.n	80174da <rcutils_repl_str+0x11e>
 8017522:	bf00      	nop

08017524 <rcutils_snprintf>:
 8017524:	b40c      	push	{r2, r3}
 8017526:	b530      	push	{r4, r5, lr}
 8017528:	b083      	sub	sp, #12
 801752a:	ab06      	add	r3, sp, #24
 801752c:	f853 2b04 	ldr.w	r2, [r3], #4
 8017530:	9301      	str	r3, [sp, #4]
 8017532:	b152      	cbz	r2, 801754a <rcutils_snprintf+0x26>
 8017534:	b138      	cbz	r0, 8017546 <rcutils_snprintf+0x22>
 8017536:	b141      	cbz	r1, 801754a <rcutils_snprintf+0x26>
 8017538:	f004 f936 	bl	801b7a8 <vsniprintf>
 801753c:	b003      	add	sp, #12
 801753e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017542:	b002      	add	sp, #8
 8017544:	4770      	bx	lr
 8017546:	2900      	cmp	r1, #0
 8017548:	d0f6      	beq.n	8017538 <rcutils_snprintf+0x14>
 801754a:	f003 fbbf 	bl	801accc <__errno>
 801754e:	2316      	movs	r3, #22
 8017550:	6003      	str	r3, [r0, #0]
 8017552:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017556:	e7f1      	b.n	801753c <rcutils_snprintf+0x18>

08017558 <rcutils_vsnprintf>:
 8017558:	b570      	push	{r4, r5, r6, lr}
 801755a:	b13a      	cbz	r2, 801756c <rcutils_vsnprintf+0x14>
 801755c:	b120      	cbz	r0, 8017568 <rcutils_vsnprintf+0x10>
 801755e:	b129      	cbz	r1, 801756c <rcutils_vsnprintf+0x14>
 8017560:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017564:	f004 b920 	b.w	801b7a8 <vsniprintf>
 8017568:	2900      	cmp	r1, #0
 801756a:	d0f9      	beq.n	8017560 <rcutils_vsnprintf+0x8>
 801756c:	f003 fbae 	bl	801accc <__errno>
 8017570:	2316      	movs	r3, #22
 8017572:	6003      	str	r3, [r0, #0]
 8017574:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8017578:	bd70      	pop	{r4, r5, r6, pc}
 801757a:	bf00      	nop

0801757c <rcutils_strdup>:
 801757c:	b084      	sub	sp, #16
 801757e:	b570      	push	{r4, r5, r6, lr}
 8017580:	b082      	sub	sp, #8
 8017582:	ac07      	add	r4, sp, #28
 8017584:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 8017588:	4605      	mov	r5, r0
 801758a:	b1b0      	cbz	r0, 80175ba <rcutils_strdup+0x3e>
 801758c:	f7e8 fe2a 	bl	80001e4 <strlen>
 8017590:	1c42      	adds	r2, r0, #1
 8017592:	9b07      	ldr	r3, [sp, #28]
 8017594:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8017596:	9201      	str	r2, [sp, #4]
 8017598:	4606      	mov	r6, r0
 801759a:	4610      	mov	r0, r2
 801759c:	4798      	blx	r3
 801759e:	4604      	mov	r4, r0
 80175a0:	b128      	cbz	r0, 80175ae <rcutils_strdup+0x32>
 80175a2:	9a01      	ldr	r2, [sp, #4]
 80175a4:	4629      	mov	r1, r5
 80175a6:	f003 fd8f 	bl	801b0c8 <memcpy>
 80175aa:	2300      	movs	r3, #0
 80175ac:	55a3      	strb	r3, [r4, r6]
 80175ae:	4620      	mov	r0, r4
 80175b0:	b002      	add	sp, #8
 80175b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80175b6:	b004      	add	sp, #16
 80175b8:	4770      	bx	lr
 80175ba:	4604      	mov	r4, r0
 80175bc:	e7f7      	b.n	80175ae <rcutils_strdup+0x32>
 80175be:	bf00      	nop

080175c0 <rcutils_strndup>:
 80175c0:	b082      	sub	sp, #8
 80175c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80175c4:	ac06      	add	r4, sp, #24
 80175c6:	e884 000c 	stmia.w	r4, {r2, r3}
 80175ca:	4605      	mov	r5, r0
 80175cc:	b188      	cbz	r0, 80175f2 <rcutils_strndup+0x32>
 80175ce:	1c4f      	adds	r7, r1, #1
 80175d0:	460e      	mov	r6, r1
 80175d2:	4638      	mov	r0, r7
 80175d4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80175d6:	4790      	blx	r2
 80175d8:	4604      	mov	r4, r0
 80175da:	b128      	cbz	r0, 80175e8 <rcutils_strndup+0x28>
 80175dc:	463a      	mov	r2, r7
 80175de:	4629      	mov	r1, r5
 80175e0:	f003 fd72 	bl	801b0c8 <memcpy>
 80175e4:	2300      	movs	r3, #0
 80175e6:	55a3      	strb	r3, [r4, r6]
 80175e8:	4620      	mov	r0, r4
 80175ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80175ee:	b002      	add	sp, #8
 80175f0:	4770      	bx	lr
 80175f2:	4604      	mov	r4, r0
 80175f4:	e7f8      	b.n	80175e8 <rcutils_strndup+0x28>
 80175f6:	bf00      	nop

080175f8 <rcutils_get_zero_initialized_string_map>:
 80175f8:	4b01      	ldr	r3, [pc, #4]	; (8017600 <rcutils_get_zero_initialized_string_map+0x8>)
 80175fa:	2000      	movs	r0, #0
 80175fc:	6018      	str	r0, [r3, #0]
 80175fe:	4770      	bx	lr
 8017600:	200161f8 	.word	0x200161f8

08017604 <rcutils_string_map_reserve>:
 8017604:	2800      	cmp	r0, #0
 8017606:	d05f      	beq.n	80176c8 <rcutils_string_map_reserve+0xc4>
 8017608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801760c:	460c      	mov	r4, r1
 801760e:	6801      	ldr	r1, [r0, #0]
 8017610:	b082      	sub	sp, #8
 8017612:	4605      	mov	r5, r0
 8017614:	b129      	cbz	r1, 8017622 <rcutils_string_map_reserve+0x1e>
 8017616:	68cb      	ldr	r3, [r1, #12]
 8017618:	42a3      	cmp	r3, r4
 801761a:	d906      	bls.n	801762a <rcutils_string_map_reserve+0x26>
 801761c:	461c      	mov	r4, r3
 801761e:	2900      	cmp	r1, #0
 8017620:	d1f9      	bne.n	8017616 <rcutils_string_map_reserve+0x12>
 8017622:	201f      	movs	r0, #31
 8017624:	b002      	add	sp, #8
 8017626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801762a:	688b      	ldr	r3, [r1, #8]
 801762c:	42a3      	cmp	r3, r4
 801762e:	d047      	beq.n	80176c0 <rcutils_string_map_reserve+0xbc>
 8017630:	6a0e      	ldr	r6, [r1, #32]
 8017632:	2c00      	cmp	r4, #0
 8017634:	d034      	beq.n	80176a0 <rcutils_string_map_reserve+0x9c>
 8017636:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 801763a:	d243      	bcs.n	80176c4 <rcutils_string_map_reserve+0xc0>
 801763c:	00a7      	lsls	r7, r4, #2
 801763e:	f8d1 8018 	ldr.w	r8, [r1, #24]
 8017642:	6808      	ldr	r0, [r1, #0]
 8017644:	4632      	mov	r2, r6
 8017646:	4639      	mov	r1, r7
 8017648:	47c0      	blx	r8
 801764a:	2800      	cmp	r0, #0
 801764c:	d03a      	beq.n	80176c4 <rcutils_string_map_reserve+0xc0>
 801764e:	682b      	ldr	r3, [r5, #0]
 8017650:	4632      	mov	r2, r6
 8017652:	6018      	str	r0, [r3, #0]
 8017654:	4639      	mov	r1, r7
 8017656:	6858      	ldr	r0, [r3, #4]
 8017658:	47c0      	blx	r8
 801765a:	2800      	cmp	r0, #0
 801765c:	d032      	beq.n	80176c4 <rcutils_string_map_reserve+0xc0>
 801765e:	682d      	ldr	r5, [r5, #0]
 8017660:	68ab      	ldr	r3, [r5, #8]
 8017662:	6068      	str	r0, [r5, #4]
 8017664:	42a3      	cmp	r3, r4
 8017666:	d226      	bcs.n	80176b6 <rcutils_string_map_reserve+0xb2>
 8017668:	682a      	ldr	r2, [r5, #0]
 801766a:	eb00 0c07 	add.w	ip, r0, r7
 801766e:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8017672:	45e6      	cmp	lr, ip
 8017674:	ea4f 0183 	mov.w	r1, r3, lsl #2
 8017678:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 801767c:	d203      	bcs.n	8017686 <rcutils_string_map_reserve+0x82>
 801767e:	eb02 0c07 	add.w	ip, r2, r7
 8017682:	4566      	cmp	r6, ip
 8017684:	d322      	bcc.n	80176cc <rcutils_string_map_reserve+0xc8>
 8017686:	1ae3      	subs	r3, r4, r3
 8017688:	009a      	lsls	r2, r3, #2
 801768a:	4670      	mov	r0, lr
 801768c:	2100      	movs	r1, #0
 801768e:	9201      	str	r2, [sp, #4]
 8017690:	f003 fd28 	bl	801b0e4 <memset>
 8017694:	9a01      	ldr	r2, [sp, #4]
 8017696:	2100      	movs	r1, #0
 8017698:	4630      	mov	r0, r6
 801769a:	f003 fd23 	bl	801b0e4 <memset>
 801769e:	e00a      	b.n	80176b6 <rcutils_string_map_reserve+0xb2>
 80176a0:	694f      	ldr	r7, [r1, #20]
 80176a2:	6808      	ldr	r0, [r1, #0]
 80176a4:	4631      	mov	r1, r6
 80176a6:	47b8      	blx	r7
 80176a8:	682b      	ldr	r3, [r5, #0]
 80176aa:	4631      	mov	r1, r6
 80176ac:	6858      	ldr	r0, [r3, #4]
 80176ae:	601c      	str	r4, [r3, #0]
 80176b0:	47b8      	blx	r7
 80176b2:	682d      	ldr	r5, [r5, #0]
 80176b4:	606c      	str	r4, [r5, #4]
 80176b6:	2000      	movs	r0, #0
 80176b8:	60ac      	str	r4, [r5, #8]
 80176ba:	b002      	add	sp, #8
 80176bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80176c0:	2000      	movs	r0, #0
 80176c2:	e7af      	b.n	8017624 <rcutils_string_map_reserve+0x20>
 80176c4:	200a      	movs	r0, #10
 80176c6:	e7ad      	b.n	8017624 <rcutils_string_map_reserve+0x20>
 80176c8:	200b      	movs	r0, #11
 80176ca:	4770      	bx	lr
 80176cc:	1f0b      	subs	r3, r1, #4
 80176ce:	4418      	add	r0, r3
 80176d0:	4413      	add	r3, r2
 80176d2:	3a04      	subs	r2, #4
 80176d4:	4417      	add	r7, r2
 80176d6:	2200      	movs	r2, #0
 80176d8:	f843 2f04 	str.w	r2, [r3, #4]!
 80176dc:	42bb      	cmp	r3, r7
 80176de:	f840 2f04 	str.w	r2, [r0, #4]!
 80176e2:	d1f9      	bne.n	80176d8 <rcutils_string_map_reserve+0xd4>
 80176e4:	e7e7      	b.n	80176b6 <rcutils_string_map_reserve+0xb2>
 80176e6:	bf00      	nop

080176e8 <rcutils_string_map_init>:
 80176e8:	b082      	sub	sp, #8
 80176ea:	b570      	push	{r4, r5, r6, lr}
 80176ec:	ac04      	add	r4, sp, #16
 80176ee:	e884 000c 	stmia.w	r4, {r2, r3}
 80176f2:	b380      	cbz	r0, 8017756 <rcutils_string_map_init+0x6e>
 80176f4:	6806      	ldr	r6, [r0, #0]
 80176f6:	4604      	mov	r4, r0
 80176f8:	b12e      	cbz	r6, 8017706 <rcutils_string_map_init+0x1e>
 80176fa:	251e      	movs	r5, #30
 80176fc:	4628      	mov	r0, r5
 80176fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017702:	b002      	add	sp, #8
 8017704:	4770      	bx	lr
 8017706:	a804      	add	r0, sp, #16
 8017708:	460d      	mov	r5, r1
 801770a:	f7f9 f95d 	bl	80109c8 <rcutils_allocator_is_valid>
 801770e:	b310      	cbz	r0, 8017756 <rcutils_string_map_init+0x6e>
 8017710:	9b04      	ldr	r3, [sp, #16]
 8017712:	9908      	ldr	r1, [sp, #32]
 8017714:	2024      	movs	r0, #36	; 0x24
 8017716:	4798      	blx	r3
 8017718:	6020      	str	r0, [r4, #0]
 801771a:	b310      	cbz	r0, 8017762 <rcutils_string_map_init+0x7a>
 801771c:	f10d 0e10 	add.w	lr, sp, #16
 8017720:	e9c0 6600 	strd	r6, r6, [r0]
 8017724:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8017728:	f100 0c10 	add.w	ip, r0, #16
 801772c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8017730:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017734:	f8de 3000 	ldr.w	r3, [lr]
 8017738:	f8cc 3000 	str.w	r3, [ip]
 801773c:	4629      	mov	r1, r5
 801773e:	4620      	mov	r0, r4
 8017740:	f7ff ff60 	bl	8017604 <rcutils_string_map_reserve>
 8017744:	4605      	mov	r5, r0
 8017746:	2800      	cmp	r0, #0
 8017748:	d0d8      	beq.n	80176fc <rcutils_string_map_init+0x14>
 801774a:	9b05      	ldr	r3, [sp, #20]
 801774c:	9908      	ldr	r1, [sp, #32]
 801774e:	6820      	ldr	r0, [r4, #0]
 8017750:	4798      	blx	r3
 8017752:	6026      	str	r6, [r4, #0]
 8017754:	e7d2      	b.n	80176fc <rcutils_string_map_init+0x14>
 8017756:	250b      	movs	r5, #11
 8017758:	4628      	mov	r0, r5
 801775a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801775e:	b002      	add	sp, #8
 8017760:	4770      	bx	lr
 8017762:	250a      	movs	r5, #10
 8017764:	e7ca      	b.n	80176fc <rcutils_string_map_init+0x14>
 8017766:	bf00      	nop

08017768 <rcutils_string_map_fini>:
 8017768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801776c:	b082      	sub	sp, #8
 801776e:	2800      	cmp	r0, #0
 8017770:	d03a      	beq.n	80177e8 <rcutils_string_map_fini+0x80>
 8017772:	6804      	ldr	r4, [r0, #0]
 8017774:	4606      	mov	r6, r0
 8017776:	2c00      	cmp	r4, #0
 8017778:	d032      	beq.n	80177e0 <rcutils_string_map_fini+0x78>
 801777a:	68a3      	ldr	r3, [r4, #8]
 801777c:	b32b      	cbz	r3, 80177ca <rcutils_string_map_fini+0x62>
 801777e:	2500      	movs	r5, #0
 8017780:	6822      	ldr	r2, [r4, #0]
 8017782:	462f      	mov	r7, r5
 8017784:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8017788:	b1e0      	cbz	r0, 80177c4 <rcutils_string_map_fini+0x5c>
 801778a:	6a21      	ldr	r1, [r4, #32]
 801778c:	f8d4 8014 	ldr.w	r8, [r4, #20]
 8017790:	9101      	str	r1, [sp, #4]
 8017792:	47c0      	blx	r8
 8017794:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017798:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 801779c:	9901      	ldr	r1, [sp, #4]
 801779e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80177a2:	47c0      	blx	r8
 80177a4:	68e3      	ldr	r3, [r4, #12]
 80177a6:	6862      	ldr	r2, [r4, #4]
 80177a8:	3b01      	subs	r3, #1
 80177aa:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 80177ae:	60e3      	str	r3, [r4, #12]
 80177b0:	6834      	ldr	r4, [r6, #0]
 80177b2:	68a3      	ldr	r3, [r4, #8]
 80177b4:	3501      	adds	r5, #1
 80177b6:	429d      	cmp	r5, r3
 80177b8:	d207      	bcs.n	80177ca <rcutils_string_map_fini+0x62>
 80177ba:	6822      	ldr	r2, [r4, #0]
 80177bc:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80177c0:	2800      	cmp	r0, #0
 80177c2:	d1e2      	bne.n	801778a <rcutils_string_map_fini+0x22>
 80177c4:	3501      	adds	r5, #1
 80177c6:	429d      	cmp	r5, r3
 80177c8:	d3dc      	bcc.n	8017784 <rcutils_string_map_fini+0x1c>
 80177ca:	2100      	movs	r1, #0
 80177cc:	4630      	mov	r0, r6
 80177ce:	f7ff ff19 	bl	8017604 <rcutils_string_map_reserve>
 80177d2:	4604      	mov	r4, r0
 80177d4:	b920      	cbnz	r0, 80177e0 <rcutils_string_map_fini+0x78>
 80177d6:	6830      	ldr	r0, [r6, #0]
 80177d8:	6943      	ldr	r3, [r0, #20]
 80177da:	6a01      	ldr	r1, [r0, #32]
 80177dc:	4798      	blx	r3
 80177de:	6034      	str	r4, [r6, #0]
 80177e0:	4620      	mov	r0, r4
 80177e2:	b002      	add	sp, #8
 80177e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80177e8:	240b      	movs	r4, #11
 80177ea:	4620      	mov	r0, r4
 80177ec:	b002      	add	sp, #8
 80177ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80177f2:	bf00      	nop

080177f4 <rcutils_string_map_getn>:
 80177f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177f8:	b300      	cbz	r0, 801783c <rcutils_string_map_getn+0x48>
 80177fa:	6807      	ldr	r7, [r0, #0]
 80177fc:	b1ff      	cbz	r7, 801783e <rcutils_string_map_getn+0x4a>
 80177fe:	4688      	mov	r8, r1
 8017800:	b1e1      	cbz	r1, 801783c <rcutils_string_map_getn+0x48>
 8017802:	f8d7 a008 	ldr.w	sl, [r7, #8]
 8017806:	683e      	ldr	r6, [r7, #0]
 8017808:	f1ba 0f00 	cmp.w	sl, #0
 801780c:	d016      	beq.n	801783c <rcutils_string_map_getn+0x48>
 801780e:	4691      	mov	r9, r2
 8017810:	3e04      	subs	r6, #4
 8017812:	2400      	movs	r4, #0
 8017814:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8017818:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801781c:	4628      	mov	r0, r5
 801781e:	3401      	adds	r4, #1
 8017820:	b155      	cbz	r5, 8017838 <rcutils_string_map_getn+0x44>
 8017822:	f7e8 fcdf 	bl	80001e4 <strlen>
 8017826:	4548      	cmp	r0, r9
 8017828:	4602      	mov	r2, r0
 801782a:	4629      	mov	r1, r5
 801782c:	bf38      	it	cc
 801782e:	464a      	movcc	r2, r9
 8017830:	4640      	mov	r0, r8
 8017832:	f003 fee7 	bl	801b604 <strncmp>
 8017836:	b128      	cbz	r0, 8017844 <rcutils_string_map_getn+0x50>
 8017838:	45a2      	cmp	sl, r4
 801783a:	d1eb      	bne.n	8017814 <rcutils_string_map_getn+0x20>
 801783c:	2700      	movs	r7, #0
 801783e:	4638      	mov	r0, r7
 8017840:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017844:	687b      	ldr	r3, [r7, #4]
 8017846:	f853 700b 	ldr.w	r7, [r3, fp]
 801784a:	4638      	mov	r0, r7
 801784c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017850 <rcutils_system_time_now>:
 8017850:	b308      	cbz	r0, 8017896 <rcutils_system_time_now+0x46>
 8017852:	b570      	push	{r4, r5, r6, lr}
 8017854:	b084      	sub	sp, #16
 8017856:	4604      	mov	r4, r0
 8017858:	4669      	mov	r1, sp
 801785a:	2001      	movs	r0, #1
 801785c:	f7ea fbf4 	bl	8002048 <clock_gettime>
 8017860:	e9dd 3500 	ldrd	r3, r5, [sp]
 8017864:	2d00      	cmp	r5, #0
 8017866:	db13      	blt.n	8017890 <rcutils_system_time_now+0x40>
 8017868:	9902      	ldr	r1, [sp, #8]
 801786a:	2900      	cmp	r1, #0
 801786c:	db0d      	blt.n	801788a <rcutils_system_time_now+0x3a>
 801786e:	4e0b      	ldr	r6, [pc, #44]	; (801789c <rcutils_system_time_now+0x4c>)
 8017870:	fba3 3206 	umull	r3, r2, r3, r6
 8017874:	185b      	adds	r3, r3, r1
 8017876:	fb06 2205 	mla	r2, r6, r5, r2
 801787a:	f04f 0000 	mov.w	r0, #0
 801787e:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 8017882:	e9c4 3200 	strd	r3, r2, [r4]
 8017886:	b004      	add	sp, #16
 8017888:	bd70      	pop	{r4, r5, r6, pc}
 801788a:	ea53 0205 	orrs.w	r2, r3, r5
 801788e:	d1ee      	bne.n	801786e <rcutils_system_time_now+0x1e>
 8017890:	2002      	movs	r0, #2
 8017892:	b004      	add	sp, #16
 8017894:	bd70      	pop	{r4, r5, r6, pc}
 8017896:	200b      	movs	r0, #11
 8017898:	4770      	bx	lr
 801789a:	bf00      	nop
 801789c:	3b9aca00 	.word	0x3b9aca00

080178a0 <rcutils_steady_time_now>:
 80178a0:	b308      	cbz	r0, 80178e6 <rcutils_steady_time_now+0x46>
 80178a2:	b570      	push	{r4, r5, r6, lr}
 80178a4:	b084      	sub	sp, #16
 80178a6:	4604      	mov	r4, r0
 80178a8:	4669      	mov	r1, sp
 80178aa:	2000      	movs	r0, #0
 80178ac:	f7ea fbcc 	bl	8002048 <clock_gettime>
 80178b0:	e9dd 3500 	ldrd	r3, r5, [sp]
 80178b4:	2d00      	cmp	r5, #0
 80178b6:	db13      	blt.n	80178e0 <rcutils_steady_time_now+0x40>
 80178b8:	9902      	ldr	r1, [sp, #8]
 80178ba:	2900      	cmp	r1, #0
 80178bc:	db0d      	blt.n	80178da <rcutils_steady_time_now+0x3a>
 80178be:	4e0b      	ldr	r6, [pc, #44]	; (80178ec <rcutils_steady_time_now+0x4c>)
 80178c0:	fba3 3206 	umull	r3, r2, r3, r6
 80178c4:	185b      	adds	r3, r3, r1
 80178c6:	fb06 2205 	mla	r2, r6, r5, r2
 80178ca:	f04f 0000 	mov.w	r0, #0
 80178ce:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 80178d2:	e9c4 3200 	strd	r3, r2, [r4]
 80178d6:	b004      	add	sp, #16
 80178d8:	bd70      	pop	{r4, r5, r6, pc}
 80178da:	ea53 0205 	orrs.w	r2, r3, r5
 80178de:	d1ee      	bne.n	80178be <rcutils_steady_time_now+0x1e>
 80178e0:	2002      	movs	r0, #2
 80178e2:	b004      	add	sp, #16
 80178e4:	bd70      	pop	{r4, r5, r6, pc}
 80178e6:	200b      	movs	r0, #11
 80178e8:	4770      	bx	lr
 80178ea:	bf00      	nop
 80178ec:	3b9aca00 	.word	0x3b9aca00

080178f0 <rmw_get_zero_initialized_context>:
 80178f0:	b510      	push	{r4, lr}
 80178f2:	4604      	mov	r4, r0
 80178f4:	3010      	adds	r0, #16
 80178f6:	f000 f80b 	bl	8017910 <rmw_get_zero_initialized_init_options>
 80178fa:	2300      	movs	r3, #0
 80178fc:	2000      	movs	r0, #0
 80178fe:	2100      	movs	r1, #0
 8017900:	e9c4 0100 	strd	r0, r1, [r4]
 8017904:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8017908:	60a3      	str	r3, [r4, #8]
 801790a:	4620      	mov	r0, r4
 801790c:	bd10      	pop	{r4, pc}
 801790e:	bf00      	nop

08017910 <rmw_get_zero_initialized_init_options>:
 8017910:	b510      	push	{r4, lr}
 8017912:	2238      	movs	r2, #56	; 0x38
 8017914:	4604      	mov	r4, r0
 8017916:	2100      	movs	r1, #0
 8017918:	f003 fbe4 	bl	801b0e4 <memset>
 801791c:	f104 0010 	add.w	r0, r4, #16
 8017920:	f000 f806 	bl	8017930 <rmw_get_default_security_options>
 8017924:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8017928:	60e3      	str	r3, [r4, #12]
 801792a:	4620      	mov	r0, r4
 801792c:	bd10      	pop	{r4, pc}
 801792e:	bf00      	nop

08017930 <rmw_get_default_security_options>:
 8017930:	2200      	movs	r2, #0
 8017932:	7002      	strb	r2, [r0, #0]
 8017934:	6042      	str	r2, [r0, #4]
 8017936:	4770      	bx	lr

08017938 <rmw_validate_full_topic_name>:
 8017938:	2800      	cmp	r0, #0
 801793a:	d057      	beq.n	80179ec <rmw_validate_full_topic_name+0xb4>
 801793c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017940:	460d      	mov	r5, r1
 8017942:	2900      	cmp	r1, #0
 8017944:	d054      	beq.n	80179f0 <rmw_validate_full_topic_name+0xb8>
 8017946:	4616      	mov	r6, r2
 8017948:	4604      	mov	r4, r0
 801794a:	f7e8 fc4b 	bl	80001e4 <strlen>
 801794e:	b148      	cbz	r0, 8017964 <rmw_validate_full_topic_name+0x2c>
 8017950:	7823      	ldrb	r3, [r4, #0]
 8017952:	2b2f      	cmp	r3, #47	; 0x2f
 8017954:	d00d      	beq.n	8017972 <rmw_validate_full_topic_name+0x3a>
 8017956:	2302      	movs	r3, #2
 8017958:	602b      	str	r3, [r5, #0]
 801795a:	b13e      	cbz	r6, 801796c <rmw_validate_full_topic_name+0x34>
 801795c:	2000      	movs	r0, #0
 801795e:	6030      	str	r0, [r6, #0]
 8017960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017964:	2301      	movs	r3, #1
 8017966:	602b      	str	r3, [r5, #0]
 8017968:	2e00      	cmp	r6, #0
 801796a:	d1f7      	bne.n	801795c <rmw_validate_full_topic_name+0x24>
 801796c:	2000      	movs	r0, #0
 801796e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017972:	1e43      	subs	r3, r0, #1
 8017974:	5ce2      	ldrb	r2, [r4, r3]
 8017976:	2a2f      	cmp	r2, #47	; 0x2f
 8017978:	d03c      	beq.n	80179f4 <rmw_validate_full_topic_name+0xbc>
 801797a:	1e63      	subs	r3, r4, #1
 801797c:	eb03 0800 	add.w	r8, r3, r0
 8017980:	f1c4 0e01 	rsb	lr, r4, #1
 8017984:	eb0e 0703 	add.w	r7, lr, r3
 8017988:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 801798c:	f021 0220 	bic.w	r2, r1, #32
 8017990:	3a41      	subs	r2, #65	; 0x41
 8017992:	2a19      	cmp	r2, #25
 8017994:	f1a1 0c2f 	sub.w	ip, r1, #47	; 0x2f
 8017998:	d90b      	bls.n	80179b2 <rmw_validate_full_topic_name+0x7a>
 801799a:	295f      	cmp	r1, #95	; 0x5f
 801799c:	d009      	beq.n	80179b2 <rmw_validate_full_topic_name+0x7a>
 801799e:	f1bc 0f0a 	cmp.w	ip, #10
 80179a2:	d906      	bls.n	80179b2 <rmw_validate_full_topic_name+0x7a>
 80179a4:	2304      	movs	r3, #4
 80179a6:	602b      	str	r3, [r5, #0]
 80179a8:	2e00      	cmp	r6, #0
 80179aa:	d0df      	beq.n	801796c <rmw_validate_full_topic_name+0x34>
 80179ac:	6037      	str	r7, [r6, #0]
 80179ae:	2000      	movs	r0, #0
 80179b0:	e7d6      	b.n	8017960 <rmw_validate_full_topic_name+0x28>
 80179b2:	4543      	cmp	r3, r8
 80179b4:	d1e6      	bne.n	8017984 <rmw_validate_full_topic_name+0x4c>
 80179b6:	4f1a      	ldr	r7, [pc, #104]	; (8017a20 <rmw_validate_full_topic_name+0xe8>)
 80179b8:	2301      	movs	r3, #1
 80179ba:	e004      	b.n	80179c6 <rmw_validate_full_topic_name+0x8e>
 80179bc:	4298      	cmp	r0, r3
 80179be:	f104 0401 	add.w	r4, r4, #1
 80179c2:	d91c      	bls.n	80179fe <rmw_validate_full_topic_name+0xc6>
 80179c4:	4613      	mov	r3, r2
 80179c6:	4298      	cmp	r0, r3
 80179c8:	f103 0201 	add.w	r2, r3, #1
 80179cc:	d0f6      	beq.n	80179bc <rmw_validate_full_topic_name+0x84>
 80179ce:	7821      	ldrb	r1, [r4, #0]
 80179d0:	292f      	cmp	r1, #47	; 0x2f
 80179d2:	d1f3      	bne.n	80179bc <rmw_validate_full_topic_name+0x84>
 80179d4:	7861      	ldrb	r1, [r4, #1]
 80179d6:	292f      	cmp	r1, #47	; 0x2f
 80179d8:	d01c      	beq.n	8017a14 <rmw_validate_full_topic_name+0xdc>
 80179da:	5dc9      	ldrb	r1, [r1, r7]
 80179dc:	0749      	lsls	r1, r1, #29
 80179de:	d5ed      	bpl.n	80179bc <rmw_validate_full_topic_name+0x84>
 80179e0:	2206      	movs	r2, #6
 80179e2:	602a      	str	r2, [r5, #0]
 80179e4:	2e00      	cmp	r6, #0
 80179e6:	d0c1      	beq.n	801796c <rmw_validate_full_topic_name+0x34>
 80179e8:	6033      	str	r3, [r6, #0]
 80179ea:	e7bf      	b.n	801796c <rmw_validate_full_topic_name+0x34>
 80179ec:	200b      	movs	r0, #11
 80179ee:	4770      	bx	lr
 80179f0:	200b      	movs	r0, #11
 80179f2:	e7b5      	b.n	8017960 <rmw_validate_full_topic_name+0x28>
 80179f4:	2203      	movs	r2, #3
 80179f6:	602a      	str	r2, [r5, #0]
 80179f8:	2e00      	cmp	r6, #0
 80179fa:	d1f5      	bne.n	80179e8 <rmw_validate_full_topic_name+0xb0>
 80179fc:	e7b6      	b.n	801796c <rmw_validate_full_topic_name+0x34>
 80179fe:	28f7      	cmp	r0, #247	; 0xf7
 8017a00:	d802      	bhi.n	8017a08 <rmw_validate_full_topic_name+0xd0>
 8017a02:	2000      	movs	r0, #0
 8017a04:	6028      	str	r0, [r5, #0]
 8017a06:	e7ab      	b.n	8017960 <rmw_validate_full_topic_name+0x28>
 8017a08:	2307      	movs	r3, #7
 8017a0a:	602b      	str	r3, [r5, #0]
 8017a0c:	2e00      	cmp	r6, #0
 8017a0e:	d0ad      	beq.n	801796c <rmw_validate_full_topic_name+0x34>
 8017a10:	23f6      	movs	r3, #246	; 0xf6
 8017a12:	e7e9      	b.n	80179e8 <rmw_validate_full_topic_name+0xb0>
 8017a14:	2205      	movs	r2, #5
 8017a16:	602a      	str	r2, [r5, #0]
 8017a18:	2e00      	cmp	r6, #0
 8017a1a:	d1e5      	bne.n	80179e8 <rmw_validate_full_topic_name+0xb0>
 8017a1c:	e7a6      	b.n	801796c <rmw_validate_full_topic_name+0x34>
 8017a1e:	bf00      	nop
 8017a20:	0801d857 	.word	0x0801d857

08017a24 <rmw_validate_namespace_with_size>:
 8017a24:	b340      	cbz	r0, 8017a78 <rmw_validate_namespace_with_size+0x54>
 8017a26:	b570      	push	{r4, r5, r6, lr}
 8017a28:	4614      	mov	r4, r2
 8017a2a:	b0c2      	sub	sp, #264	; 0x108
 8017a2c:	b332      	cbz	r2, 8017a7c <rmw_validate_namespace_with_size+0x58>
 8017a2e:	2901      	cmp	r1, #1
 8017a30:	460d      	mov	r5, r1
 8017a32:	461e      	mov	r6, r3
 8017a34:	d102      	bne.n	8017a3c <rmw_validate_namespace_with_size+0x18>
 8017a36:	7803      	ldrb	r3, [r0, #0]
 8017a38:	2b2f      	cmp	r3, #47	; 0x2f
 8017a3a:	d012      	beq.n	8017a62 <rmw_validate_namespace_with_size+0x3e>
 8017a3c:	aa01      	add	r2, sp, #4
 8017a3e:	4669      	mov	r1, sp
 8017a40:	f7ff ff7a 	bl	8017938 <rmw_validate_full_topic_name>
 8017a44:	b978      	cbnz	r0, 8017a66 <rmw_validate_namespace_with_size+0x42>
 8017a46:	9b00      	ldr	r3, [sp, #0]
 8017a48:	b14b      	cbz	r3, 8017a5e <rmw_validate_namespace_with_size+0x3a>
 8017a4a:	2b07      	cmp	r3, #7
 8017a4c:	d007      	beq.n	8017a5e <rmw_validate_namespace_with_size+0x3a>
 8017a4e:	1e5a      	subs	r2, r3, #1
 8017a50:	2a05      	cmp	r2, #5
 8017a52:	d82b      	bhi.n	8017aac <rmw_validate_namespace_with_size+0x88>
 8017a54:	e8df f002 	tbb	[pc, r2]
 8017a58:	1e212427 	.word	0x1e212427
 8017a5c:	141b      	.short	0x141b
 8017a5e:	2df5      	cmp	r5, #245	; 0xf5
 8017a60:	d803      	bhi.n	8017a6a <rmw_validate_namespace_with_size+0x46>
 8017a62:	2000      	movs	r0, #0
 8017a64:	6020      	str	r0, [r4, #0]
 8017a66:	b042      	add	sp, #264	; 0x108
 8017a68:	bd70      	pop	{r4, r5, r6, pc}
 8017a6a:	2307      	movs	r3, #7
 8017a6c:	6023      	str	r3, [r4, #0]
 8017a6e:	2e00      	cmp	r6, #0
 8017a70:	d0f9      	beq.n	8017a66 <rmw_validate_namespace_with_size+0x42>
 8017a72:	23f4      	movs	r3, #244	; 0xf4
 8017a74:	6033      	str	r3, [r6, #0]
 8017a76:	e7f6      	b.n	8017a66 <rmw_validate_namespace_with_size+0x42>
 8017a78:	200b      	movs	r0, #11
 8017a7a:	4770      	bx	lr
 8017a7c:	200b      	movs	r0, #11
 8017a7e:	e7f2      	b.n	8017a66 <rmw_validate_namespace_with_size+0x42>
 8017a80:	2306      	movs	r3, #6
 8017a82:	6023      	str	r3, [r4, #0]
 8017a84:	2e00      	cmp	r6, #0
 8017a86:	d0ee      	beq.n	8017a66 <rmw_validate_namespace_with_size+0x42>
 8017a88:	9b01      	ldr	r3, [sp, #4]
 8017a8a:	6033      	str	r3, [r6, #0]
 8017a8c:	e7eb      	b.n	8017a66 <rmw_validate_namespace_with_size+0x42>
 8017a8e:	2305      	movs	r3, #5
 8017a90:	6023      	str	r3, [r4, #0]
 8017a92:	e7f7      	b.n	8017a84 <rmw_validate_namespace_with_size+0x60>
 8017a94:	2304      	movs	r3, #4
 8017a96:	6023      	str	r3, [r4, #0]
 8017a98:	e7f4      	b.n	8017a84 <rmw_validate_namespace_with_size+0x60>
 8017a9a:	2303      	movs	r3, #3
 8017a9c:	6023      	str	r3, [r4, #0]
 8017a9e:	e7f1      	b.n	8017a84 <rmw_validate_namespace_with_size+0x60>
 8017aa0:	2302      	movs	r3, #2
 8017aa2:	6023      	str	r3, [r4, #0]
 8017aa4:	e7ee      	b.n	8017a84 <rmw_validate_namespace_with_size+0x60>
 8017aa6:	2301      	movs	r3, #1
 8017aa8:	6023      	str	r3, [r4, #0]
 8017aaa:	e7eb      	b.n	8017a84 <rmw_validate_namespace_with_size+0x60>
 8017aac:	4a03      	ldr	r2, [pc, #12]	; (8017abc <rmw_validate_namespace_with_size+0x98>)
 8017aae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8017ab2:	a802      	add	r0, sp, #8
 8017ab4:	f7ff fd36 	bl	8017524 <rcutils_snprintf>
 8017ab8:	2001      	movs	r0, #1
 8017aba:	e7d4      	b.n	8017a66 <rmw_validate_namespace_with_size+0x42>
 8017abc:	0801d1dc 	.word	0x0801d1dc

08017ac0 <rmw_validate_namespace>:
 8017ac0:	b168      	cbz	r0, 8017ade <rmw_validate_namespace+0x1e>
 8017ac2:	b570      	push	{r4, r5, r6, lr}
 8017ac4:	460d      	mov	r5, r1
 8017ac6:	4616      	mov	r6, r2
 8017ac8:	4604      	mov	r4, r0
 8017aca:	f7e8 fb8b 	bl	80001e4 <strlen>
 8017ace:	4633      	mov	r3, r6
 8017ad0:	4601      	mov	r1, r0
 8017ad2:	462a      	mov	r2, r5
 8017ad4:	4620      	mov	r0, r4
 8017ad6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017ada:	f7ff bfa3 	b.w	8017a24 <rmw_validate_namespace_with_size>
 8017ade:	200b      	movs	r0, #11
 8017ae0:	4770      	bx	lr
 8017ae2:	bf00      	nop

08017ae4 <rmw_namespace_validation_result_string>:
 8017ae4:	2807      	cmp	r0, #7
 8017ae6:	bf9a      	itte	ls
 8017ae8:	4b02      	ldrls	r3, [pc, #8]	; (8017af4 <rmw_namespace_validation_result_string+0x10>)
 8017aea:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8017aee:	4802      	ldrhi	r0, [pc, #8]	; (8017af8 <rmw_namespace_validation_result_string+0x14>)
 8017af0:	4770      	bx	lr
 8017af2:	bf00      	nop
 8017af4:	0801d3d4 	.word	0x0801d3d4
 8017af8:	0801d22c 	.word	0x0801d22c

08017afc <rmw_validate_node_name>:
 8017afc:	2800      	cmp	r0, #0
 8017afe:	d03b      	beq.n	8017b78 <rmw_validate_node_name+0x7c>
 8017b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b04:	460d      	mov	r5, r1
 8017b06:	2900      	cmp	r1, #0
 8017b08:	d038      	beq.n	8017b7c <rmw_validate_node_name+0x80>
 8017b0a:	4616      	mov	r6, r2
 8017b0c:	4604      	mov	r4, r0
 8017b0e:	f7e8 fb69 	bl	80001e4 <strlen>
 8017b12:	b1e0      	cbz	r0, 8017b4e <rmw_validate_node_name+0x52>
 8017b14:	1e63      	subs	r3, r4, #1
 8017b16:	eb03 0800 	add.w	r8, r3, r0
 8017b1a:	f1c4 0101 	rsb	r1, r4, #1
 8017b1e:	18cf      	adds	r7, r1, r3
 8017b20:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8017b24:	f1ae 0230 	sub.w	r2, lr, #48	; 0x30
 8017b28:	f02e 0c20 	bic.w	ip, lr, #32
 8017b2c:	2a09      	cmp	r2, #9
 8017b2e:	f1ac 0c41 	sub.w	ip, ip, #65	; 0x41
 8017b32:	d914      	bls.n	8017b5e <rmw_validate_node_name+0x62>
 8017b34:	f1bc 0f19 	cmp.w	ip, #25
 8017b38:	d911      	bls.n	8017b5e <rmw_validate_node_name+0x62>
 8017b3a:	f1be 0f5f 	cmp.w	lr, #95	; 0x5f
 8017b3e:	d00e      	beq.n	8017b5e <rmw_validate_node_name+0x62>
 8017b40:	2302      	movs	r3, #2
 8017b42:	602b      	str	r3, [r5, #0]
 8017b44:	b106      	cbz	r6, 8017b48 <rmw_validate_node_name+0x4c>
 8017b46:	6037      	str	r7, [r6, #0]
 8017b48:	2000      	movs	r0, #0
 8017b4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017b4e:	2301      	movs	r3, #1
 8017b50:	602b      	str	r3, [r5, #0]
 8017b52:	2e00      	cmp	r6, #0
 8017b54:	d0f8      	beq.n	8017b48 <rmw_validate_node_name+0x4c>
 8017b56:	2000      	movs	r0, #0
 8017b58:	6030      	str	r0, [r6, #0]
 8017b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017b5e:	4543      	cmp	r3, r8
 8017b60:	d1dd      	bne.n	8017b1e <rmw_validate_node_name+0x22>
 8017b62:	7822      	ldrb	r2, [r4, #0]
 8017b64:	4b0d      	ldr	r3, [pc, #52]	; (8017b9c <rmw_validate_node_name+0xa0>)
 8017b66:	5cd3      	ldrb	r3, [r2, r3]
 8017b68:	f013 0304 	ands.w	r3, r3, #4
 8017b6c:	d110      	bne.n	8017b90 <rmw_validate_node_name+0x94>
 8017b6e:	28ff      	cmp	r0, #255	; 0xff
 8017b70:	d806      	bhi.n	8017b80 <rmw_validate_node_name+0x84>
 8017b72:	602b      	str	r3, [r5, #0]
 8017b74:	4618      	mov	r0, r3
 8017b76:	e7e8      	b.n	8017b4a <rmw_validate_node_name+0x4e>
 8017b78:	200b      	movs	r0, #11
 8017b7a:	4770      	bx	lr
 8017b7c:	200b      	movs	r0, #11
 8017b7e:	e7e4      	b.n	8017b4a <rmw_validate_node_name+0x4e>
 8017b80:	2204      	movs	r2, #4
 8017b82:	602a      	str	r2, [r5, #0]
 8017b84:	2e00      	cmp	r6, #0
 8017b86:	d0df      	beq.n	8017b48 <rmw_validate_node_name+0x4c>
 8017b88:	22fe      	movs	r2, #254	; 0xfe
 8017b8a:	6032      	str	r2, [r6, #0]
 8017b8c:	4618      	mov	r0, r3
 8017b8e:	e7dc      	b.n	8017b4a <rmw_validate_node_name+0x4e>
 8017b90:	2303      	movs	r3, #3
 8017b92:	602b      	str	r3, [r5, #0]
 8017b94:	2e00      	cmp	r6, #0
 8017b96:	d1de      	bne.n	8017b56 <rmw_validate_node_name+0x5a>
 8017b98:	e7d6      	b.n	8017b48 <rmw_validate_node_name+0x4c>
 8017b9a:	bf00      	nop
 8017b9c:	0801d857 	.word	0x0801d857

08017ba0 <rmw_node_name_validation_result_string>:
 8017ba0:	2804      	cmp	r0, #4
 8017ba2:	bf9a      	itte	ls
 8017ba4:	4b02      	ldrls	r3, [pc, #8]	; (8017bb0 <rmw_node_name_validation_result_string+0x10>)
 8017ba6:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8017baa:	4802      	ldrhi	r0, [pc, #8]	; (8017bb4 <rmw_node_name_validation_result_string+0x14>)
 8017bac:	4770      	bx	lr
 8017bae:	bf00      	nop
 8017bb0:	0801d4e0 	.word	0x0801d4e0
 8017bb4:	0801d3f4 	.word	0x0801d3f4

08017bb8 <get_memory>:
 8017bb8:	4603      	mov	r3, r0
 8017bba:	6840      	ldr	r0, [r0, #4]
 8017bbc:	b158      	cbz	r0, 8017bd6 <get_memory+0x1e>
 8017bbe:	6842      	ldr	r2, [r0, #4]
 8017bc0:	605a      	str	r2, [r3, #4]
 8017bc2:	b10a      	cbz	r2, 8017bc8 <get_memory+0x10>
 8017bc4:	2100      	movs	r1, #0
 8017bc6:	6011      	str	r1, [r2, #0]
 8017bc8:	681a      	ldr	r2, [r3, #0]
 8017bca:	6042      	str	r2, [r0, #4]
 8017bcc:	b102      	cbz	r2, 8017bd0 <get_memory+0x18>
 8017bce:	6010      	str	r0, [r2, #0]
 8017bd0:	2200      	movs	r2, #0
 8017bd2:	6002      	str	r2, [r0, #0]
 8017bd4:	6018      	str	r0, [r3, #0]
 8017bd6:	4770      	bx	lr

08017bd8 <put_memory>:
 8017bd8:	680b      	ldr	r3, [r1, #0]
 8017bda:	b10b      	cbz	r3, 8017be0 <put_memory+0x8>
 8017bdc:	684a      	ldr	r2, [r1, #4]
 8017bde:	605a      	str	r2, [r3, #4]
 8017be0:	684a      	ldr	r2, [r1, #4]
 8017be2:	b102      	cbz	r2, 8017be6 <put_memory+0xe>
 8017be4:	6013      	str	r3, [r2, #0]
 8017be6:	6803      	ldr	r3, [r0, #0]
 8017be8:	428b      	cmp	r3, r1
 8017bea:	6843      	ldr	r3, [r0, #4]
 8017bec:	bf08      	it	eq
 8017bee:	6002      	streq	r2, [r0, #0]
 8017bf0:	604b      	str	r3, [r1, #4]
 8017bf2:	b103      	cbz	r3, 8017bf6 <put_memory+0x1e>
 8017bf4:	6019      	str	r1, [r3, #0]
 8017bf6:	2300      	movs	r3, #0
 8017bf8:	600b      	str	r3, [r1, #0]
 8017bfa:	6041      	str	r1, [r0, #4]
 8017bfc:	4770      	bx	lr
 8017bfe:	bf00      	nop

08017c00 <rmw_get_implementation_identifier>:
 8017c00:	4b01      	ldr	r3, [pc, #4]	; (8017c08 <rmw_get_implementation_identifier+0x8>)
 8017c02:	6818      	ldr	r0, [r3, #0]
 8017c04:	4770      	bx	lr
 8017c06:	bf00      	nop
 8017c08:	0801d50c 	.word	0x0801d50c

08017c0c <rmw_init_options_init>:
 8017c0c:	b084      	sub	sp, #16
 8017c0e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017c10:	b083      	sub	sp, #12
 8017c12:	ad09      	add	r5, sp, #36	; 0x24
 8017c14:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8017c18:	b130      	cbz	r0, 8017c28 <rmw_init_options_init+0x1c>
 8017c1a:	4604      	mov	r4, r0
 8017c1c:	4628      	mov	r0, r5
 8017c1e:	f7f8 fed3 	bl	80109c8 <rcutils_allocator_is_valid>
 8017c22:	b108      	cbz	r0, 8017c28 <rmw_init_options_init+0x1c>
 8017c24:	68a6      	ldr	r6, [r4, #8]
 8017c26:	b12e      	cbz	r6, 8017c34 <rmw_init_options_init+0x28>
 8017c28:	200b      	movs	r0, #11
 8017c2a:	b003      	add	sp, #12
 8017c2c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017c30:	b004      	add	sp, #16
 8017c32:	4770      	bx	lr
 8017c34:	2200      	movs	r2, #0
 8017c36:	2300      	movs	r3, #0
 8017c38:	e9c4 2300 	strd	r2, r3, [r4]
 8017c3c:	4b22      	ldr	r3, [pc, #136]	; (8017cc8 <rmw_init_options_init+0xbc>)
 8017c3e:	f8df e098 	ldr.w	lr, [pc, #152]	; 8017cd8 <rmw_init_options_init+0xcc>
 8017c42:	681b      	ldr	r3, [r3, #0]
 8017c44:	60a3      	str	r3, [r4, #8]
 8017c46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017c48:	f104 0c20 	add.w	ip, r4, #32
 8017c4c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017c50:	466f      	mov	r7, sp
 8017c52:	682b      	ldr	r3, [r5, #0]
 8017c54:	f8cc 3000 	str.w	r3, [ip]
 8017c58:	4638      	mov	r0, r7
 8017c5a:	f8c4 e01c 	str.w	lr, [r4, #28]
 8017c5e:	60e6      	str	r6, [r4, #12]
 8017c60:	f7ff fe66 	bl	8017930 <rmw_get_default_security_options>
 8017c64:	e897 0003 	ldmia.w	r7, {r0, r1}
 8017c68:	f104 0310 	add.w	r3, r4, #16
 8017c6c:	e883 0003 	stmia.w	r3, {r0, r1}
 8017c70:	2203      	movs	r2, #3
 8017c72:	4816      	ldr	r0, [pc, #88]	; (8017ccc <rmw_init_options_init+0xc0>)
 8017c74:	4916      	ldr	r1, [pc, #88]	; (8017cd0 <rmw_init_options_init+0xc4>)
 8017c76:	7626      	strb	r6, [r4, #24]
 8017c78:	f7f9 f998 	bl	8010fac <rmw_uxrce_init_init_options_impl_memory>
 8017c7c:	4813      	ldr	r0, [pc, #76]	; (8017ccc <rmw_init_options_init+0xc0>)
 8017c7e:	f7ff ff9b 	bl	8017bb8 <get_memory>
 8017c82:	b1f0      	cbz	r0, 8017cc2 <rmw_init_options_init+0xb6>
 8017c84:	4a13      	ldr	r2, [pc, #76]	; (8017cd4 <rmw_init_options_init+0xc8>)
 8017c86:	6883      	ldr	r3, [r0, #8]
 8017c88:	6851      	ldr	r1, [r2, #4]
 8017c8a:	7810      	ldrb	r0, [r2, #0]
 8017c8c:	6363      	str	r3, [r4, #52]	; 0x34
 8017c8e:	7418      	strb	r0, [r3, #16]
 8017c90:	6159      	str	r1, [r3, #20]
 8017c92:	68d1      	ldr	r1, [r2, #12]
 8017c94:	61d9      	str	r1, [r3, #28]
 8017c96:	6911      	ldr	r1, [r2, #16]
 8017c98:	6219      	str	r1, [r3, #32]
 8017c9a:	6951      	ldr	r1, [r2, #20]
 8017c9c:	6892      	ldr	r2, [r2, #8]
 8017c9e:	619a      	str	r2, [r3, #24]
 8017ca0:	6259      	str	r1, [r3, #36]	; 0x24
 8017ca2:	f7fd faf3 	bl	801528c <uxr_nanos>
 8017ca6:	f003 fb33 	bl	801b310 <srand>
 8017caa:	f003 fb5f 	bl	801b36c <rand>
 8017cae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017cb0:	6298      	str	r0, [r3, #40]	; 0x28
 8017cb2:	2800      	cmp	r0, #0
 8017cb4:	d0f9      	beq.n	8017caa <rmw_init_options_init+0x9e>
 8017cb6:	2000      	movs	r0, #0
 8017cb8:	b003      	add	sp, #12
 8017cba:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017cbe:	b004      	add	sp, #16
 8017cc0:	4770      	bx	lr
 8017cc2:	2001      	movs	r0, #1
 8017cc4:	e7b1      	b.n	8017c2a <rmw_init_options_init+0x1e>
 8017cc6:	bf00      	nop
 8017cc8:	0801d50c 	.word	0x0801d50c
 8017ccc:	2001614c 	.word	0x2001614c
 8017cd0:	200119e8 	.word	0x200119e8
 8017cd4:	20011874 	.word	0x20011874
 8017cd8:	0801d0ac 	.word	0x0801d0ac

08017cdc <rmw_init_options_copy>:
 8017cdc:	b570      	push	{r4, r5, r6, lr}
 8017cde:	b158      	cbz	r0, 8017cf8 <rmw_init_options_copy+0x1c>
 8017ce0:	460d      	mov	r5, r1
 8017ce2:	b149      	cbz	r1, 8017cf8 <rmw_init_options_copy+0x1c>
 8017ce4:	4604      	mov	r4, r0
 8017ce6:	6880      	ldr	r0, [r0, #8]
 8017ce8:	b120      	cbz	r0, 8017cf4 <rmw_init_options_copy+0x18>
 8017cea:	4b1e      	ldr	r3, [pc, #120]	; (8017d64 <rmw_init_options_copy+0x88>)
 8017cec:	6819      	ldr	r1, [r3, #0]
 8017cee:	f7e8 fa6f 	bl	80001d0 <strcmp>
 8017cf2:	bb90      	cbnz	r0, 8017d5a <rmw_init_options_copy+0x7e>
 8017cf4:	68ab      	ldr	r3, [r5, #8]
 8017cf6:	b113      	cbz	r3, 8017cfe <rmw_init_options_copy+0x22>
 8017cf8:	250b      	movs	r5, #11
 8017cfa:	4628      	mov	r0, r5
 8017cfc:	bd70      	pop	{r4, r5, r6, pc}
 8017cfe:	4623      	mov	r3, r4
 8017d00:	462a      	mov	r2, r5
 8017d02:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8017d06:	f8d3 c000 	ldr.w	ip, [r3]
 8017d0a:	6858      	ldr	r0, [r3, #4]
 8017d0c:	6899      	ldr	r1, [r3, #8]
 8017d0e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8017d12:	f8c2 e00c 	str.w	lr, [r2, #12]
 8017d16:	3310      	adds	r3, #16
 8017d18:	42b3      	cmp	r3, r6
 8017d1a:	f8c2 c000 	str.w	ip, [r2]
 8017d1e:	6050      	str	r0, [r2, #4]
 8017d20:	6091      	str	r1, [r2, #8]
 8017d22:	f102 0210 	add.w	r2, r2, #16
 8017d26:	d1ee      	bne.n	8017d06 <rmw_init_options_copy+0x2a>
 8017d28:	6819      	ldr	r1, [r3, #0]
 8017d2a:	685b      	ldr	r3, [r3, #4]
 8017d2c:	480e      	ldr	r0, [pc, #56]	; (8017d68 <rmw_init_options_copy+0x8c>)
 8017d2e:	6053      	str	r3, [r2, #4]
 8017d30:	6011      	str	r1, [r2, #0]
 8017d32:	f7ff ff41 	bl	8017bb8 <get_memory>
 8017d36:	b198      	cbz	r0, 8017d60 <rmw_init_options_copy+0x84>
 8017d38:	6883      	ldr	r3, [r0, #8]
 8017d3a:	636b      	str	r3, [r5, #52]	; 0x34
 8017d3c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8017d3e:	f102 0c10 	add.w	ip, r2, #16
 8017d42:	f103 0410 	add.w	r4, r3, #16
 8017d46:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8017d4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017d4c:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8017d50:	2500      	movs	r5, #0
 8017d52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8017d56:	4628      	mov	r0, r5
 8017d58:	bd70      	pop	{r4, r5, r6, pc}
 8017d5a:	250c      	movs	r5, #12
 8017d5c:	4628      	mov	r0, r5
 8017d5e:	bd70      	pop	{r4, r5, r6, pc}
 8017d60:	2501      	movs	r5, #1
 8017d62:	e7ca      	b.n	8017cfa <rmw_init_options_copy+0x1e>
 8017d64:	0801d50c 	.word	0x0801d50c
 8017d68:	2001614c 	.word	0x2001614c

08017d6c <rmw_init_options_fini>:
 8017d6c:	2800      	cmp	r0, #0
 8017d6e:	d03d      	beq.n	8017dec <rmw_init_options_fini+0x80>
 8017d70:	b510      	push	{r4, lr}
 8017d72:	4604      	mov	r4, r0
 8017d74:	b08e      	sub	sp, #56	; 0x38
 8017d76:	3020      	adds	r0, #32
 8017d78:	f7f8 fe26 	bl	80109c8 <rcutils_allocator_is_valid>
 8017d7c:	b360      	cbz	r0, 8017dd8 <rmw_init_options_fini+0x6c>
 8017d7e:	68a0      	ldr	r0, [r4, #8]
 8017d80:	b120      	cbz	r0, 8017d8c <rmw_init_options_fini+0x20>
 8017d82:	4b1c      	ldr	r3, [pc, #112]	; (8017df4 <rmw_init_options_fini+0x88>)
 8017d84:	6819      	ldr	r1, [r3, #0]
 8017d86:	f7e8 fa23 	bl	80001d0 <strcmp>
 8017d8a:	bb68      	cbnz	r0, 8017de8 <rmw_init_options_fini+0x7c>
 8017d8c:	4b1a      	ldr	r3, [pc, #104]	; (8017df8 <rmw_init_options_fini+0x8c>)
 8017d8e:	6819      	ldr	r1, [r3, #0]
 8017d90:	b331      	cbz	r1, 8017de0 <rmw_init_options_fini+0x74>
 8017d92:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8017d94:	e001      	b.n	8017d9a <rmw_init_options_fini+0x2e>
 8017d96:	6849      	ldr	r1, [r1, #4]
 8017d98:	b311      	cbz	r1, 8017de0 <rmw_init_options_fini+0x74>
 8017d9a:	688b      	ldr	r3, [r1, #8]
 8017d9c:	429a      	cmp	r2, r3
 8017d9e:	d1fa      	bne.n	8017d96 <rmw_init_options_fini+0x2a>
 8017da0:	4815      	ldr	r0, [pc, #84]	; (8017df8 <rmw_init_options_fini+0x8c>)
 8017da2:	f7ff ff19 	bl	8017bd8 <put_memory>
 8017da6:	4668      	mov	r0, sp
 8017da8:	f7ff fdb2 	bl	8017910 <rmw_get_zero_initialized_init_options>
 8017dac:	46ee      	mov	lr, sp
 8017dae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8017db2:	46a4      	mov	ip, r4
 8017db4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017db8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8017dbc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017dc0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8017dc4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017dc8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8017dcc:	e88c 0003 	stmia.w	ip, {r0, r1}
 8017dd0:	2300      	movs	r3, #0
 8017dd2:	4618      	mov	r0, r3
 8017dd4:	b00e      	add	sp, #56	; 0x38
 8017dd6:	bd10      	pop	{r4, pc}
 8017dd8:	230b      	movs	r3, #11
 8017dda:	4618      	mov	r0, r3
 8017ddc:	b00e      	add	sp, #56	; 0x38
 8017dde:	bd10      	pop	{r4, pc}
 8017de0:	2301      	movs	r3, #1
 8017de2:	4618      	mov	r0, r3
 8017de4:	b00e      	add	sp, #56	; 0x38
 8017de6:	bd10      	pop	{r4, pc}
 8017de8:	230c      	movs	r3, #12
 8017dea:	e7f2      	b.n	8017dd2 <rmw_init_options_fini+0x66>
 8017dec:	230b      	movs	r3, #11
 8017dee:	4618      	mov	r0, r3
 8017df0:	4770      	bx	lr
 8017df2:	bf00      	nop
 8017df4:	0801d50c 	.word	0x0801d50c
 8017df8:	2001614c 	.word	0x2001614c

08017dfc <rmw_init>:
 8017dfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017e00:	b083      	sub	sp, #12
 8017e02:	2800      	cmp	r0, #0
 8017e04:	f000 80d3 	beq.w	8017fae <rmw_init+0x1b2>
 8017e08:	460e      	mov	r6, r1
 8017e0a:	2900      	cmp	r1, #0
 8017e0c:	f000 80cf 	beq.w	8017fae <rmw_init+0x1b2>
 8017e10:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8017e12:	4605      	mov	r5, r0
 8017e14:	2b00      	cmp	r3, #0
 8017e16:	f000 80ca 	beq.w	8017fae <rmw_init+0x1b2>
 8017e1a:	4b78      	ldr	r3, [pc, #480]	; (8017ffc <rmw_init+0x200>)
 8017e1c:	6880      	ldr	r0, [r0, #8]
 8017e1e:	681f      	ldr	r7, [r3, #0]
 8017e20:	b128      	cbz	r0, 8017e2e <rmw_init+0x32>
 8017e22:	4639      	mov	r1, r7
 8017e24:	f7e8 f9d4 	bl	80001d0 <strcmp>
 8017e28:	2800      	cmp	r0, #0
 8017e2a:	f040 80ca 	bne.w	8017fc2 <rmw_init+0x1c6>
 8017e2e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017e32:	4c73      	ldr	r4, [pc, #460]	; (8018000 <rmw_init+0x204>)
 8017e34:	4973      	ldr	r1, [pc, #460]	; (8018004 <rmw_init+0x208>)
 8017e36:	4874      	ldr	r0, [pc, #464]	; (8018008 <rmw_init+0x20c>)
 8017e38:	60b7      	str	r7, [r6, #8]
 8017e3a:	e9c6 2300 	strd	r2, r3, [r6]
 8017e3e:	68eb      	ldr	r3, [r5, #12]
 8017e40:	64b3      	str	r3, [r6, #72]	; 0x48
 8017e42:	2201      	movs	r2, #1
 8017e44:	f7f9 f852 	bl	8010eec <rmw_uxrce_init_session_memory>
 8017e48:	4620      	mov	r0, r4
 8017e4a:	4970      	ldr	r1, [pc, #448]	; (801800c <rmw_init+0x210>)
 8017e4c:	2204      	movs	r2, #4
 8017e4e:	f7f9 f88d 	bl	8010f6c <rmw_uxrce_init_static_input_buffer_memory>
 8017e52:	f04f 0800 	mov.w	r8, #0
 8017e56:	486c      	ldr	r0, [pc, #432]	; (8018008 <rmw_init+0x20c>)
 8017e58:	f884 800d 	strb.w	r8, [r4, #13]
 8017e5c:	f7ff feac 	bl	8017bb8 <get_memory>
 8017e60:	2800      	cmp	r0, #0
 8017e62:	f000 80a9 	beq.w	8017fb8 <rmw_init+0x1bc>
 8017e66:	6884      	ldr	r4, [r0, #8]
 8017e68:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8017e6a:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8017e6c:	f890 c010 	ldrb.w	ip, [r0, #16]
 8017e70:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8017e74:	9101      	str	r1, [sp, #4]
 8017e76:	6a00      	ldr	r0, [r0, #32]
 8017e78:	9000      	str	r0, [sp, #0]
 8017e7a:	f104 0910 	add.w	r9, r4, #16
 8017e7e:	4661      	mov	r1, ip
 8017e80:	4648      	mov	r0, r9
 8017e82:	f000 ff2f 	bl	8018ce4 <uxr_set_custom_transport_callbacks>
 8017e86:	f504 5380 	add.w	r3, r4, #4096	; 0x1000
 8017e8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8017e8e:	e9c4 22e3 	strd	r2, r2, [r4, #908]	; 0x38c
 8017e92:	f504 725e 	add.w	r2, r4, #888	; 0x378
 8017e96:	e9c4 22e1 	strd	r2, r2, [r4, #900]	; 0x384
 8017e9a:	495d      	ldr	r1, [pc, #372]	; (8018010 <rmw_init+0x214>)
 8017e9c:	f8c3 8594 	str.w	r8, [r3, #1428]	; 0x594
 8017ea0:	f8c3 8598 	str.w	r8, [r3, #1432]	; 0x598
 8017ea4:	f8c3 859c 	str.w	r8, [r3, #1436]	; 0x59c
 8017ea8:	f8c3 85a0 	str.w	r8, [r3, #1440]	; 0x5a0
 8017eac:	4859      	ldr	r0, [pc, #356]	; (8018014 <rmw_init+0x218>)
 8017eae:	e9c4 78da 	strd	r7, r8, [r4, #872]	; 0x368
 8017eb2:	2201      	movs	r2, #1
 8017eb4:	64f4      	str	r4, [r6, #76]	; 0x4c
 8017eb6:	f7f8 fff9 	bl	8010eac <rmw_uxrce_init_node_memory>
 8017eba:	4957      	ldr	r1, [pc, #348]	; (8018018 <rmw_init+0x21c>)
 8017ebc:	4857      	ldr	r0, [pc, #348]	; (801801c <rmw_init+0x220>)
 8017ebe:	2205      	movs	r2, #5
 8017ec0:	f7f8 ffd4 	bl	8010e6c <rmw_uxrce_init_subscription_memory>
 8017ec4:	4956      	ldr	r1, [pc, #344]	; (8018020 <rmw_init+0x224>)
 8017ec6:	4857      	ldr	r0, [pc, #348]	; (8018024 <rmw_init+0x228>)
 8017ec8:	220a      	movs	r2, #10
 8017eca:	f7f8 ffaf 	bl	8010e2c <rmw_uxrce_init_publisher_memory>
 8017ece:	4956      	ldr	r1, [pc, #344]	; (8018028 <rmw_init+0x22c>)
 8017ed0:	4856      	ldr	r0, [pc, #344]	; (801802c <rmw_init+0x230>)
 8017ed2:	2201      	movs	r2, #1
 8017ed4:	f7f8 ff6a 	bl	8010dac <rmw_uxrce_init_service_memory>
 8017ed8:	4955      	ldr	r1, [pc, #340]	; (8018030 <rmw_init+0x234>)
 8017eda:	4856      	ldr	r0, [pc, #344]	; (8018034 <rmw_init+0x238>)
 8017edc:	2201      	movs	r2, #1
 8017ede:	f7f8 ff85 	bl	8010dec <rmw_uxrce_init_client_memory>
 8017ee2:	4955      	ldr	r1, [pc, #340]	; (8018038 <rmw_init+0x23c>)
 8017ee4:	4855      	ldr	r0, [pc, #340]	; (801803c <rmw_init+0x240>)
 8017ee6:	220f      	movs	r2, #15
 8017ee8:	f7f9 f820 	bl	8010f2c <rmw_uxrce_init_topic_memory>
 8017eec:	4954      	ldr	r1, [pc, #336]	; (8018040 <rmw_init+0x244>)
 8017eee:	4855      	ldr	r0, [pc, #340]	; (8018044 <rmw_init+0x248>)
 8017ef0:	2203      	movs	r2, #3
 8017ef2:	f7f9 f85b 	bl	8010fac <rmw_uxrce_init_init_options_impl_memory>
 8017ef6:	4954      	ldr	r1, [pc, #336]	; (8018048 <rmw_init+0x24c>)
 8017ef8:	4854      	ldr	r0, [pc, #336]	; (801804c <rmw_init+0x250>)
 8017efa:	2204      	movs	r2, #4
 8017efc:	f7f9 f876 	bl	8010fec <rmw_uxrce_init_wait_set_memory>
 8017f00:	4953      	ldr	r1, [pc, #332]	; (8018050 <rmw_init+0x254>)
 8017f02:	4854      	ldr	r0, [pc, #336]	; (8018054 <rmw_init+0x258>)
 8017f04:	2204      	movs	r2, #4
 8017f06:	f7f9 f891 	bl	801102c <rmw_uxrce_init_guard_condition_memory>
 8017f0a:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8017f0c:	6cf0      	ldr	r0, [r6, #76]	; 0x4c
 8017f0e:	4642      	mov	r2, r8
 8017f10:	f000 fb18 	bl	8018544 <rmw_uxrce_transport_init>
 8017f14:	4607      	mov	r7, r0
 8017f16:	2800      	cmp	r0, #0
 8017f18:	d158      	bne.n	8017fcc <rmw_init+0x1d0>
 8017f1a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8017f1c:	f504 7528 	add.w	r5, r4, #672	; 0x2a0
 8017f20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8017f22:	f504 7122 	add.w	r1, r4, #648	; 0x288
 8017f26:	4628      	mov	r0, r5
 8017f28:	f7fc f84e 	bl	8013fc8 <uxr_init_session>
 8017f2c:	494a      	ldr	r1, [pc, #296]	; (8018058 <rmw_init+0x25c>)
 8017f2e:	4622      	mov	r2, r4
 8017f30:	4628      	mov	r0, r5
 8017f32:	f7fc f86d 	bl	8014010 <uxr_set_topic_callback>
 8017f36:	4949      	ldr	r1, [pc, #292]	; (801805c <rmw_init+0x260>)
 8017f38:	463a      	mov	r2, r7
 8017f3a:	4628      	mov	r0, r5
 8017f3c:	f7fc f864 	bl	8014008 <uxr_set_status_callback>
 8017f40:	4947      	ldr	r1, [pc, #284]	; (8018060 <rmw_init+0x264>)
 8017f42:	463a      	mov	r2, r7
 8017f44:	4628      	mov	r0, r5
 8017f46:	f7fc f867 	bl	8014018 <uxr_set_request_callback>
 8017f4a:	4946      	ldr	r1, [pc, #280]	; (8018064 <rmw_init+0x268>)
 8017f4c:	463a      	mov	r2, r7
 8017f4e:	4628      	mov	r0, r5
 8017f50:	f7fc f866 	bl	8014020 <uxr_set_reply_callback>
 8017f54:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8017f58:	2304      	movs	r3, #4
 8017f5a:	0092      	lsls	r2, r2, #2
 8017f5c:	f504 7165 	add.w	r1, r4, #916	; 0x394
 8017f60:	4628      	mov	r0, r5
 8017f62:	f7fc f89b 	bl	801409c <uxr_create_input_reliable_stream>
 8017f66:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8017f6a:	f8c4 0374 	str.w	r0, [r4, #884]	; 0x374
 8017f6e:	0092      	lsls	r2, r2, #2
 8017f70:	2304      	movs	r3, #4
 8017f72:	f604 3194 	addw	r1, r4, #2964	; 0xb94
 8017f76:	4628      	mov	r0, r5
 8017f78:	f7fc f868 	bl	801404c <uxr_create_output_reliable_stream>
 8017f7c:	f8c4 0378 	str.w	r0, [r4, #888]	; 0x378
 8017f80:	4628      	mov	r0, r5
 8017f82:	f7fc f885 	bl	8014090 <uxr_create_input_best_effort_stream>
 8017f86:	f504 519c 	add.w	r1, r4, #4992	; 0x1380
 8017f8a:	f8c4 0380 	str.w	r0, [r4, #896]	; 0x380
 8017f8e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8017f92:	3114      	adds	r1, #20
 8017f94:	4628      	mov	r0, r5
 8017f96:	f7fc f847 	bl	8014028 <uxr_create_output_best_effort_stream>
 8017f9a:	f8c4 037c 	str.w	r0, [r4, #892]	; 0x37c
 8017f9e:	4628      	mov	r0, r5
 8017fa0:	f7fc fd98 	bl	8014ad4 <uxr_create_session>
 8017fa4:	b1f8      	cbz	r0, 8017fe6 <rmw_init+0x1ea>
 8017fa6:	4638      	mov	r0, r7
 8017fa8:	b003      	add	sp, #12
 8017faa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fae:	270b      	movs	r7, #11
 8017fb0:	4638      	mov	r0, r7
 8017fb2:	b003      	add	sp, #12
 8017fb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fb8:	2701      	movs	r7, #1
 8017fba:	4638      	mov	r0, r7
 8017fbc:	b003      	add	sp, #12
 8017fbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fc2:	270c      	movs	r7, #12
 8017fc4:	4638      	mov	r0, r7
 8017fc6:	b003      	add	sp, #12
 8017fc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fcc:	4648      	mov	r0, r9
 8017fce:	f000 fecb 	bl	8018d68 <uxr_close_custom_transport>
 8017fd2:	480d      	ldr	r0, [pc, #52]	; (8018008 <rmw_init+0x20c>)
 8017fd4:	4621      	mov	r1, r4
 8017fd6:	f7ff fdff 	bl	8017bd8 <put_memory>
 8017fda:	4638      	mov	r0, r7
 8017fdc:	f8c6 804c 	str.w	r8, [r6, #76]	; 0x4c
 8017fe0:	b003      	add	sp, #12
 8017fe2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017fe6:	4648      	mov	r0, r9
 8017fe8:	f000 febe 	bl	8018d68 <uxr_close_custom_transport>
 8017fec:	4806      	ldr	r0, [pc, #24]	; (8018008 <rmw_init+0x20c>)
 8017fee:	4621      	mov	r1, r4
 8017ff0:	f7ff fdf2 	bl	8017bd8 <put_memory>
 8017ff4:	64f7      	str	r7, [r6, #76]	; 0x4c
 8017ff6:	2701      	movs	r7, #1
 8017ff8:	e7d5      	b.n	8017fa6 <rmw_init+0x1aa>
 8017ffa:	bf00      	nop
 8017ffc:	0801d50c 	.word	0x0801d50c
 8018000:	2001619c 	.word	0x2001619c
 8018004:	20012448 	.word	0x20012448
 8018008:	2001618c 	.word	0x2001618c
 801800c:	200139f0 	.word	0x200139f0
 8018010:	20011a6c 	.word	0x20011a6c
 8018014:	2001615c 	.word	0x2001615c
 8018018:	20015af0 	.word	0x20015af0
 801801c:	200161ac 	.word	0x200161ac
 8018020:	20011b10 	.word	0x20011b10
 8018024:	2001616c 	.word	0x2001616c
 8018028:	20012380 	.word	0x20012380
 801802c:	2001617c 	.word	0x2001617c
 8018030:	200118a0 	.word	0x200118a0
 8018034:	20011890 	.word	0x20011890
 8018038:	20015f28 	.word	0x20015f28
 801803c:	200161bc 	.word	0x200161bc
 8018040:	200119e8 	.word	0x200119e8
 8018044:	2001614c 	.word	0x2001614c
 8018048:	200160cc 	.word	0x200160cc
 801804c:	200161cc 	.word	0x200161cc
 8018050:	20011968 	.word	0x20011968
 8018054:	2001613c 	.word	0x2001613c
 8018058:	0801a961 	.word	0x0801a961
 801805c:	0801a959 	.word	0x0801a959
 8018060:	0801a9f9 	.word	0x0801a9f9
 8018064:	0801aa95 	.word	0x0801aa95

08018068 <rmw_context_fini>:
 8018068:	4b17      	ldr	r3, [pc, #92]	; (80180c8 <rmw_context_fini+0x60>)
 801806a:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 801806c:	b570      	push	{r4, r5, r6, lr}
 801806e:	681c      	ldr	r4, [r3, #0]
 8018070:	4605      	mov	r5, r0
 8018072:	b334      	cbz	r4, 80180c2 <rmw_context_fini+0x5a>
 8018074:	2600      	movs	r6, #0
 8018076:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 801807a:	6902      	ldr	r2, [r0, #16]
 801807c:	428a      	cmp	r2, r1
 801807e:	d018      	beq.n	80180b2 <rmw_context_fini+0x4a>
 8018080:	2c00      	cmp	r4, #0
 8018082:	d1f8      	bne.n	8018076 <rmw_context_fini+0xe>
 8018084:	b189      	cbz	r1, 80180aa <rmw_context_fini+0x42>
 8018086:	f8d1 3388 	ldr.w	r3, [r1, #904]	; 0x388
 801808a:	789b      	ldrb	r3, [r3, #2]
 801808c:	2b01      	cmp	r3, #1
 801808e:	f501 7028 	add.w	r0, r1, #672	; 0x2a0
 8018092:	bf14      	ite	ne
 8018094:	210a      	movne	r1, #10
 8018096:	2100      	moveq	r1, #0
 8018098:	f7fc fcf4 	bl	8014a84 <uxr_delete_session_retries>
 801809c:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 801809e:	f7f8 ffe5 	bl	801106c <rmw_uxrce_fini_session_memory>
 80180a2:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 80180a4:	3010      	adds	r0, #16
 80180a6:	f000 fe5f 	bl	8018d68 <uxr_close_custom_transport>
 80180aa:	2300      	movs	r3, #0
 80180ac:	64eb      	str	r3, [r5, #76]	; 0x4c
 80180ae:	4630      	mov	r0, r6
 80180b0:	bd70      	pop	{r4, r5, r6, pc}
 80180b2:	3018      	adds	r0, #24
 80180b4:	f000 f922 	bl	80182fc <rmw_destroy_node>
 80180b8:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 80180ba:	4606      	mov	r6, r0
 80180bc:	2c00      	cmp	r4, #0
 80180be:	d1da      	bne.n	8018076 <rmw_context_fini+0xe>
 80180c0:	e7e0      	b.n	8018084 <rmw_context_fini+0x1c>
 80180c2:	4626      	mov	r6, r4
 80180c4:	e7de      	b.n	8018084 <rmw_context_fini+0x1c>
 80180c6:	bf00      	nop
 80180c8:	2001615c 	.word	0x2001615c

080180cc <create_topic>:
 80180cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80180d0:	4605      	mov	r5, r0
 80180d2:	b084      	sub	sp, #16
 80180d4:	482c      	ldr	r0, [pc, #176]	; (8018188 <create_topic+0xbc>)
 80180d6:	460f      	mov	r7, r1
 80180d8:	4616      	mov	r6, r2
 80180da:	f7ff fd6d 	bl	8017bb8 <get_memory>
 80180de:	4604      	mov	r4, r0
 80180e0:	2800      	cmp	r0, #0
 80180e2:	d038      	beq.n	8018156 <create_topic+0x8a>
 80180e4:	692b      	ldr	r3, [r5, #16]
 80180e6:	6884      	ldr	r4, [r0, #8]
 80180e8:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8018190 <create_topic+0xc4>
 80180ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80180f0:	e9c4 6505 	strd	r6, r5, [r4, #20]
 80180f4:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	; 0x596
 80180f8:	1c42      	adds	r2, r0, #1
 80180fa:	f8a3 2596 	strh.w	r2, [r3, #1430]	; 0x596
 80180fe:	2102      	movs	r1, #2
 8018100:	f7fb fea4 	bl	8013e4c <uxr_object_id>
 8018104:	223c      	movs	r2, #60	; 0x3c
 8018106:	6120      	str	r0, [r4, #16]
 8018108:	4641      	mov	r1, r8
 801810a:	4638      	mov	r0, r7
 801810c:	f7f9 f8e6 	bl	80112dc <generate_topic_name>
 8018110:	4607      	mov	r7, r0
 8018112:	b320      	cbz	r0, 801815e <create_topic+0x92>
 8018114:	4f1d      	ldr	r7, [pc, #116]	; (801818c <create_topic+0xc0>)
 8018116:	4630      	mov	r0, r6
 8018118:	2264      	movs	r2, #100	; 0x64
 801811a:	4639      	mov	r1, r7
 801811c:	f7f9 f8ae 	bl	801127c <generate_type_name>
 8018120:	4606      	mov	r6, r0
 8018122:	b320      	cbz	r0, 801816e <create_topic+0xa2>
 8018124:	6928      	ldr	r0, [r5, #16]
 8018126:	2306      	movs	r3, #6
 8018128:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 801812c:	f8cd 8000 	str.w	r8, [sp]
 8018130:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8018134:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8018138:	696b      	ldr	r3, [r5, #20]
 801813a:	6811      	ldr	r1, [r2, #0]
 801813c:	6922      	ldr	r2, [r4, #16]
 801813e:	f7fb fda9 	bl	8013c94 <uxr_buffer_create_topic_bin>
 8018142:	4602      	mov	r2, r0
 8018144:	6928      	ldr	r0, [r5, #16]
 8018146:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801814a:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801814e:	f7f9 f85f 	bl	8011210 <run_xrce_session>
 8018152:	4605      	mov	r5, r0
 8018154:	b198      	cbz	r0, 801817e <create_topic+0xb2>
 8018156:	4620      	mov	r0, r4
 8018158:	b004      	add	sp, #16
 801815a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801815e:	4620      	mov	r0, r4
 8018160:	f7f8 fffa 	bl	8011158 <rmw_uxrce_fini_topic_memory>
 8018164:	463c      	mov	r4, r7
 8018166:	4620      	mov	r0, r4
 8018168:	b004      	add	sp, #16
 801816a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801816e:	4620      	mov	r0, r4
 8018170:	f7f8 fff2 	bl	8011158 <rmw_uxrce_fini_topic_memory>
 8018174:	4634      	mov	r4, r6
 8018176:	4620      	mov	r0, r4
 8018178:	b004      	add	sp, #16
 801817a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801817e:	4620      	mov	r0, r4
 8018180:	f7f8 ffea 	bl	8011158 <rmw_uxrce_fini_topic_memory>
 8018184:	462c      	mov	r4, r5
 8018186:	e7e6      	b.n	8018156 <create_topic+0x8a>
 8018188:	200161bc 	.word	0x200161bc
 801818c:	20016238 	.word	0x20016238
 8018190:	200161fc 	.word	0x200161fc

08018194 <destroy_topic>:
 8018194:	b538      	push	{r3, r4, r5, lr}
 8018196:	6985      	ldr	r5, [r0, #24]
 8018198:	b1d5      	cbz	r5, 80181d0 <destroy_topic+0x3c>
 801819a:	4604      	mov	r4, r0
 801819c:	6928      	ldr	r0, [r5, #16]
 801819e:	6922      	ldr	r2, [r4, #16]
 80181a0:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80181a4:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80181a8:	6819      	ldr	r1, [r3, #0]
 80181aa:	f7fb fcf5 	bl	8013b98 <uxr_buffer_delete_entity>
 80181ae:	4602      	mov	r2, r0
 80181b0:	6928      	ldr	r0, [r5, #16]
 80181b2:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80181b6:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80181ba:	f7f9 f829 	bl	8011210 <run_xrce_session>
 80181be:	2800      	cmp	r0, #0
 80181c0:	4620      	mov	r0, r4
 80181c2:	bf14      	ite	ne
 80181c4:	2400      	movne	r4, #0
 80181c6:	2402      	moveq	r4, #2
 80181c8:	f7f8 ffc6 	bl	8011158 <rmw_uxrce_fini_topic_memory>
 80181cc:	4620      	mov	r0, r4
 80181ce:	bd38      	pop	{r3, r4, r5, pc}
 80181d0:	2401      	movs	r4, #1
 80181d2:	4620      	mov	r0, r4
 80181d4:	bd38      	pop	{r3, r4, r5, pc}
 80181d6:	bf00      	nop

080181d8 <create_node>:
 80181d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80181dc:	b083      	sub	sp, #12
 80181de:	2b00      	cmp	r3, #0
 80181e0:	d05f      	beq.n	80182a2 <create_node+0xca>
 80181e2:	4606      	mov	r6, r0
 80181e4:	4835      	ldr	r0, [pc, #212]	; (80182bc <create_node+0xe4>)
 80181e6:	460f      	mov	r7, r1
 80181e8:	4690      	mov	r8, r2
 80181ea:	461d      	mov	r5, r3
 80181ec:	f7ff fce4 	bl	8017bb8 <get_memory>
 80181f0:	2800      	cmp	r0, #0
 80181f2:	d056      	beq.n	80182a2 <create_node+0xca>
 80181f4:	6884      	ldr	r4, [r0, #8]
 80181f6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80181f8:	6123      	str	r3, [r4, #16]
 80181fa:	f7ff fd01 	bl	8017c00 <rmw_get_implementation_identifier>
 80181fe:	f104 092c 	add.w	r9, r4, #44	; 0x2c
 8018202:	e9c4 0406 	strd	r0, r4, [r4, #24]
 8018206:	f8c4 9020 	str.w	r9, [r4, #32]
 801820a:	4630      	mov	r0, r6
 801820c:	f7e7 ffea 	bl	80001e4 <strlen>
 8018210:	1c42      	adds	r2, r0, #1
 8018212:	2a3c      	cmp	r2, #60	; 0x3c
 8018214:	f104 0518 	add.w	r5, r4, #24
 8018218:	d840      	bhi.n	801829c <create_node+0xc4>
 801821a:	4648      	mov	r0, r9
 801821c:	4631      	mov	r1, r6
 801821e:	f104 0968 	add.w	r9, r4, #104	; 0x68
 8018222:	f002 ff51 	bl	801b0c8 <memcpy>
 8018226:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 801822a:	4638      	mov	r0, r7
 801822c:	f7e7 ffda 	bl	80001e4 <strlen>
 8018230:	1c42      	adds	r2, r0, #1
 8018232:	2a3c      	cmp	r2, #60	; 0x3c
 8018234:	d832      	bhi.n	801829c <create_node+0xc4>
 8018236:	4639      	mov	r1, r7
 8018238:	4648      	mov	r0, r9
 801823a:	f002 ff45 	bl	801b0c8 <memcpy>
 801823e:	6923      	ldr	r3, [r4, #16]
 8018240:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8018244:	2101      	movs	r1, #1
 8018246:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	; 0x594
 801824a:	1842      	adds	r2, r0, r1
 801824c:	f8a3 2594 	strh.w	r2, [r3, #1428]	; 0x594
 8018250:	f7fb fdfc 	bl	8013e4c <uxr_object_id>
 8018254:	6160      	str	r0, [r4, #20]
 8018256:	783b      	ldrb	r3, [r7, #0]
 8018258:	2b2f      	cmp	r3, #47	; 0x2f
 801825a:	d127      	bne.n	80182ac <create_node+0xd4>
 801825c:	787b      	ldrb	r3, [r7, #1]
 801825e:	bb2b      	cbnz	r3, 80182ac <create_node+0xd4>
 8018260:	4a17      	ldr	r2, [pc, #92]	; (80182c0 <create_node+0xe8>)
 8018262:	4818      	ldr	r0, [pc, #96]	; (80182c4 <create_node+0xec>)
 8018264:	4633      	mov	r3, r6
 8018266:	213c      	movs	r1, #60	; 0x3c
 8018268:	f003 f940 	bl	801b4ec <sniprintf>
 801826c:	6920      	ldr	r0, [r4, #16]
 801826e:	4915      	ldr	r1, [pc, #84]	; (80182c4 <create_node+0xec>)
 8018270:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 8018274:	9100      	str	r1, [sp, #0]
 8018276:	2106      	movs	r1, #6
 8018278:	9101      	str	r1, [sp, #4]
 801827a:	6811      	ldr	r1, [r2, #0]
 801827c:	6962      	ldr	r2, [r4, #20]
 801827e:	fa1f f388 	uxth.w	r3, r8
 8018282:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8018286:	f7fb fcd3 	bl	8013c30 <uxr_buffer_create_participant_bin>
 801828a:	4602      	mov	r2, r0
 801828c:	6920      	ldr	r0, [r4, #16]
 801828e:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8018292:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8018296:	f7f8 ffbb 	bl	8011210 <run_xrce_session>
 801829a:	b918      	cbnz	r0, 80182a4 <create_node+0xcc>
 801829c:	4628      	mov	r0, r5
 801829e:	f7f8 feeb 	bl	8011078 <rmw_uxrce_fini_node_memory>
 80182a2:	2500      	movs	r5, #0
 80182a4:	4628      	mov	r0, r5
 80182a6:	b003      	add	sp, #12
 80182a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80182ac:	4a06      	ldr	r2, [pc, #24]	; (80182c8 <create_node+0xf0>)
 80182ae:	9600      	str	r6, [sp, #0]
 80182b0:	463b      	mov	r3, r7
 80182b2:	213c      	movs	r1, #60	; 0x3c
 80182b4:	4803      	ldr	r0, [pc, #12]	; (80182c4 <create_node+0xec>)
 80182b6:	f003 f919 	bl	801b4ec <sniprintf>
 80182ba:	e7d7      	b.n	801826c <create_node+0x94>
 80182bc:	2001615c 	.word	0x2001615c
 80182c0:	0801c948 	.word	0x0801c948
 80182c4:	2001629c 	.word	0x2001629c
 80182c8:	0801d0b4 	.word	0x0801d0b4

080182cc <rmw_create_node>:
 80182cc:	b199      	cbz	r1, 80182f6 <rmw_create_node+0x2a>
 80182ce:	780b      	ldrb	r3, [r1, #0]
 80182d0:	468c      	mov	ip, r1
 80182d2:	b183      	cbz	r3, 80182f6 <rmw_create_node+0x2a>
 80182d4:	b410      	push	{r4}
 80182d6:	4614      	mov	r4, r2
 80182d8:	b14a      	cbz	r2, 80182ee <rmw_create_node+0x22>
 80182da:	7813      	ldrb	r3, [r2, #0]
 80182dc:	b13b      	cbz	r3, 80182ee <rmw_create_node+0x22>
 80182de:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80182e0:	4603      	mov	r3, r0
 80182e2:	4621      	mov	r1, r4
 80182e4:	4660      	mov	r0, ip
 80182e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80182ea:	f7ff bf75 	b.w	80181d8 <create_node>
 80182ee:	2000      	movs	r0, #0
 80182f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80182f4:	4770      	bx	lr
 80182f6:	2000      	movs	r0, #0
 80182f8:	4770      	bx	lr
 80182fa:	bf00      	nop

080182fc <rmw_destroy_node>:
 80182fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80182fe:	2800      	cmp	r0, #0
 8018300:	d066      	beq.n	80183d0 <rmw_destroy_node+0xd4>
 8018302:	4607      	mov	r7, r0
 8018304:	6800      	ldr	r0, [r0, #0]
 8018306:	b128      	cbz	r0, 8018314 <rmw_destroy_node+0x18>
 8018308:	4b34      	ldr	r3, [pc, #208]	; (80183dc <rmw_destroy_node+0xe0>)
 801830a:	6819      	ldr	r1, [r3, #0]
 801830c:	f7e7 ff60 	bl	80001d0 <strcmp>
 8018310:	2800      	cmp	r0, #0
 8018312:	d15d      	bne.n	80183d0 <rmw_destroy_node+0xd4>
 8018314:	687c      	ldr	r4, [r7, #4]
 8018316:	2c00      	cmp	r4, #0
 8018318:	d05a      	beq.n	80183d0 <rmw_destroy_node+0xd4>
 801831a:	4b31      	ldr	r3, [pc, #196]	; (80183e0 <rmw_destroy_node+0xe4>)
 801831c:	681d      	ldr	r5, [r3, #0]
 801831e:	2d00      	cmp	r5, #0
 8018320:	d059      	beq.n	80183d6 <rmw_destroy_node+0xda>
 8018322:	2600      	movs	r6, #0
 8018324:	e9d5 5101 	ldrd	r5, r1, [r5, #4]
 8018328:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 801832c:	429c      	cmp	r4, r3
 801832e:	d047      	beq.n	80183c0 <rmw_destroy_node+0xc4>
 8018330:	2d00      	cmp	r5, #0
 8018332:	d1f7      	bne.n	8018324 <rmw_destroy_node+0x28>
 8018334:	4b2b      	ldr	r3, [pc, #172]	; (80183e4 <rmw_destroy_node+0xe8>)
 8018336:	681d      	ldr	r5, [r3, #0]
 8018338:	b15d      	cbz	r5, 8018352 <rmw_destroy_node+0x56>
 801833a:	e9d5 5101 	ldrd	r5, r1, [r5, #4]
 801833e:	6a0b      	ldr	r3, [r1, #32]
 8018340:	429c      	cmp	r4, r3
 8018342:	d1f9      	bne.n	8018338 <rmw_destroy_node+0x3c>
 8018344:	317c      	adds	r1, #124	; 0x7c
 8018346:	4638      	mov	r0, r7
 8018348:	f000 f89c 	bl	8018484 <rmw_destroy_subscription>
 801834c:	4606      	mov	r6, r0
 801834e:	2d00      	cmp	r5, #0
 8018350:	d1f3      	bne.n	801833a <rmw_destroy_node+0x3e>
 8018352:	4b25      	ldr	r3, [pc, #148]	; (80183e8 <rmw_destroy_node+0xec>)
 8018354:	681d      	ldr	r5, [r3, #0]
 8018356:	b15d      	cbz	r5, 8018370 <rmw_destroy_node+0x74>
 8018358:	e9d5 5101 	ldrd	r5, r1, [r5, #4]
 801835c:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 801835e:	429c      	cmp	r4, r3
 8018360:	d1f9      	bne.n	8018356 <rmw_destroy_node+0x5a>
 8018362:	317c      	adds	r1, #124	; 0x7c
 8018364:	4638      	mov	r0, r7
 8018366:	f000 f849 	bl	80183fc <rmw_destroy_service>
 801836a:	4606      	mov	r6, r0
 801836c:	2d00      	cmp	r5, #0
 801836e:	d1f3      	bne.n	8018358 <rmw_destroy_node+0x5c>
 8018370:	4b1e      	ldr	r3, [pc, #120]	; (80183ec <rmw_destroy_node+0xf0>)
 8018372:	681d      	ldr	r5, [r3, #0]
 8018374:	b15d      	cbz	r5, 801838e <rmw_destroy_node+0x92>
 8018376:	e9d5 5101 	ldrd	r5, r1, [r5, #4]
 801837a:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 801837c:	429c      	cmp	r4, r3
 801837e:	d1f9      	bne.n	8018374 <rmw_destroy_node+0x78>
 8018380:	317c      	adds	r1, #124	; 0x7c
 8018382:	4638      	mov	r0, r7
 8018384:	f002 fbd0 	bl	801ab28 <rmw_destroy_client>
 8018388:	4606      	mov	r6, r0
 801838a:	2d00      	cmp	r5, #0
 801838c:	d1f3      	bne.n	8018376 <rmw_destroy_node+0x7a>
 801838e:	6920      	ldr	r0, [r4, #16]
 8018390:	6962      	ldr	r2, [r4, #20]
 8018392:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8018396:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801839a:	6819      	ldr	r1, [r3, #0]
 801839c:	f7fb fbfc 	bl	8013b98 <uxr_buffer_delete_entity>
 80183a0:	4602      	mov	r2, r0
 80183a2:	6920      	ldr	r0, [r4, #16]
 80183a4:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80183a8:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80183ac:	f7f8 ff30 	bl	8011210 <run_xrce_session>
 80183b0:	2800      	cmp	r0, #0
 80183b2:	bf08      	it	eq
 80183b4:	2602      	moveq	r6, #2
 80183b6:	4638      	mov	r0, r7
 80183b8:	f7f8 fe5e 	bl	8011078 <rmw_uxrce_fini_node_memory>
 80183bc:	4630      	mov	r0, r6
 80183be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80183c0:	3184      	adds	r1, #132	; 0x84
 80183c2:	4638      	mov	r0, r7
 80183c4:	f7f8 fca0 	bl	8010d08 <rmw_destroy_publisher>
 80183c8:	4606      	mov	r6, r0
 80183ca:	2d00      	cmp	r5, #0
 80183cc:	d1aa      	bne.n	8018324 <rmw_destroy_node+0x28>
 80183ce:	e7b1      	b.n	8018334 <rmw_destroy_node+0x38>
 80183d0:	2601      	movs	r6, #1
 80183d2:	4630      	mov	r0, r6
 80183d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80183d6:	462e      	mov	r6, r5
 80183d8:	e7ac      	b.n	8018334 <rmw_destroy_node+0x38>
 80183da:	bf00      	nop
 80183dc:	0801d50c 	.word	0x0801d50c
 80183e0:	2001616c 	.word	0x2001616c
 80183e4:	200161ac 	.word	0x200161ac
 80183e8:	2001617c 	.word	0x2001617c
 80183ec:	20011890 	.word	0x20011890

080183f0 <rmw_node_get_graph_guard_condition>:
 80183f0:	6843      	ldr	r3, [r0, #4]
 80183f2:	6918      	ldr	r0, [r3, #16]
 80183f4:	f500 705a 	add.w	r0, r0, #872	; 0x368
 80183f8:	4770      	bx	lr
 80183fa:	bf00      	nop

080183fc <rmw_destroy_service>:
 80183fc:	b570      	push	{r4, r5, r6, lr}
 80183fe:	b128      	cbz	r0, 801840c <rmw_destroy_service+0x10>
 8018400:	4604      	mov	r4, r0
 8018402:	6800      	ldr	r0, [r0, #0]
 8018404:	460d      	mov	r5, r1
 8018406:	f7f8 ff83 	bl	8011310 <is_uxrce_rmw_identifier_valid>
 801840a:	b910      	cbnz	r0, 8018412 <rmw_destroy_service+0x16>
 801840c:	2401      	movs	r4, #1
 801840e:	4620      	mov	r0, r4
 8018410:	bd70      	pop	{r4, r5, r6, pc}
 8018412:	6863      	ldr	r3, [r4, #4]
 8018414:	2b00      	cmp	r3, #0
 8018416:	d0f9      	beq.n	801840c <rmw_destroy_service+0x10>
 8018418:	2d00      	cmp	r5, #0
 801841a:	d0f7      	beq.n	801840c <rmw_destroy_service+0x10>
 801841c:	6828      	ldr	r0, [r5, #0]
 801841e:	f7f8 ff77 	bl	8011310 <is_uxrce_rmw_identifier_valid>
 8018422:	2800      	cmp	r0, #0
 8018424:	d0f2      	beq.n	801840c <rmw_destroy_service+0x10>
 8018426:	686e      	ldr	r6, [r5, #4]
 8018428:	2e00      	cmp	r6, #0
 801842a:	d0ef      	beq.n	801840c <rmw_destroy_service+0x10>
 801842c:	6864      	ldr	r4, [r4, #4]
 801842e:	6932      	ldr	r2, [r6, #16]
 8018430:	6920      	ldr	r0, [r4, #16]
 8018432:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8018436:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801843a:	6819      	ldr	r1, [r3, #0]
 801843c:	f001 f9ce 	bl	80197dc <uxr_buffer_cancel_data>
 8018440:	4602      	mov	r2, r0
 8018442:	6920      	ldr	r0, [r4, #16]
 8018444:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8018448:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801844c:	f7f8 fee0 	bl	8011210 <run_xrce_session>
 8018450:	6920      	ldr	r0, [r4, #16]
 8018452:	6932      	ldr	r2, [r6, #16]
 8018454:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8018458:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801845c:	6819      	ldr	r1, [r3, #0]
 801845e:	f7fb fb9b 	bl	8013b98 <uxr_buffer_delete_entity>
 8018462:	4602      	mov	r2, r0
 8018464:	6920      	ldr	r0, [r4, #16]
 8018466:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801846a:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801846e:	f7f8 fecf 	bl	8011210 <run_xrce_session>
 8018472:	2800      	cmp	r0, #0
 8018474:	4628      	mov	r0, r5
 8018476:	bf14      	ite	ne
 8018478:	2400      	movne	r4, #0
 801847a:	2402      	moveq	r4, #2
 801847c:	f7f8 fe40 	bl	8011100 <rmw_uxrce_fini_service_memory>
 8018480:	e7c5      	b.n	801840e <rmw_destroy_service+0x12>
 8018482:	bf00      	nop

08018484 <rmw_destroy_subscription>:
 8018484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018486:	b128      	cbz	r0, 8018494 <rmw_destroy_subscription+0x10>
 8018488:	4604      	mov	r4, r0
 801848a:	6800      	ldr	r0, [r0, #0]
 801848c:	460d      	mov	r5, r1
 801848e:	f7f8 ff3f 	bl	8011310 <is_uxrce_rmw_identifier_valid>
 8018492:	b910      	cbnz	r0, 801849a <rmw_destroy_subscription+0x16>
 8018494:	2401      	movs	r4, #1
 8018496:	4620      	mov	r0, r4
 8018498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801849a:	6863      	ldr	r3, [r4, #4]
 801849c:	2b00      	cmp	r3, #0
 801849e:	d0f9      	beq.n	8018494 <rmw_destroy_subscription+0x10>
 80184a0:	2d00      	cmp	r5, #0
 80184a2:	d0f7      	beq.n	8018494 <rmw_destroy_subscription+0x10>
 80184a4:	6828      	ldr	r0, [r5, #0]
 80184a6:	f7f8 ff33 	bl	8011310 <is_uxrce_rmw_identifier_valid>
 80184aa:	2800      	cmp	r0, #0
 80184ac:	d0f2      	beq.n	8018494 <rmw_destroy_subscription+0x10>
 80184ae:	686c      	ldr	r4, [r5, #4]
 80184b0:	2c00      	cmp	r4, #0
 80184b2:	d0ef      	beq.n	8018494 <rmw_destroy_subscription+0x10>
 80184b4:	6a26      	ldr	r6, [r4, #32]
 80184b6:	6962      	ldr	r2, [r4, #20]
 80184b8:	6930      	ldr	r0, [r6, #16]
 80184ba:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80184be:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80184c2:	6819      	ldr	r1, [r3, #0]
 80184c4:	f001 f98a 	bl	80197dc <uxr_buffer_cancel_data>
 80184c8:	4602      	mov	r2, r0
 80184ca:	6930      	ldr	r0, [r6, #16]
 80184cc:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80184d0:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80184d4:	f7f8 fe9c 	bl	8011210 <run_xrce_session>
 80184d8:	69e0      	ldr	r0, [r4, #28]
 80184da:	f7ff fe5b 	bl	8018194 <destroy_topic>
 80184de:	6a23      	ldr	r3, [r4, #32]
 80184e0:	6962      	ldr	r2, [r4, #20]
 80184e2:	6918      	ldr	r0, [r3, #16]
 80184e4:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80184e8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80184ec:	6819      	ldr	r1, [r3, #0]
 80184ee:	f7fb fb53 	bl	8013b98 <uxr_buffer_delete_entity>
 80184f2:	6a23      	ldr	r3, [r4, #32]
 80184f4:	6922      	ldr	r2, [r4, #16]
 80184f6:	691b      	ldr	r3, [r3, #16]
 80184f8:	f8d3 1388 	ldr.w	r1, [r3, #904]	; 0x388
 80184fc:	4604      	mov	r4, r0
 80184fe:	6809      	ldr	r1, [r1, #0]
 8018500:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8018504:	f7fb fb48 	bl	8013b98 <uxr_buffer_delete_entity>
 8018508:	6937      	ldr	r7, [r6, #16]
 801850a:	4622      	mov	r2, r4
 801850c:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 8018510:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 8018514:	4604      	mov	r4, r0
 8018516:	4638      	mov	r0, r7
 8018518:	f7f8 fe7a 	bl	8011210 <run_xrce_session>
 801851c:	6936      	ldr	r6, [r6, #16]
 801851e:	4622      	mov	r2, r4
 8018520:	f8d6 3390 	ldr.w	r3, [r6, #912]	; 0x390
 8018524:	f8d6 1388 	ldr.w	r1, [r6, #904]	; 0x388
 8018528:	4604      	mov	r4, r0
 801852a:	4630      	mov	r0, r6
 801852c:	f7f8 fe70 	bl	8011210 <run_xrce_session>
 8018530:	b12c      	cbz	r4, 801853e <rmw_destroy_subscription+0xba>
 8018532:	b120      	cbz	r0, 801853e <rmw_destroy_subscription+0xba>
 8018534:	2400      	movs	r4, #0
 8018536:	4628      	mov	r0, r5
 8018538:	f7f8 fdcc 	bl	80110d4 <rmw_uxrce_fini_subscription_memory>
 801853c:	e7ab      	b.n	8018496 <rmw_destroy_subscription+0x12>
 801853e:	2402      	movs	r4, #2
 8018540:	e7f9      	b.n	8018536 <rmw_destroy_subscription+0xb2>
 8018542:	bf00      	nop

08018544 <rmw_uxrce_transport_init>:
 8018544:	b508      	push	{r3, lr}
 8018546:	b108      	cbz	r0, 801854c <rmw_uxrce_transport_init+0x8>
 8018548:	f100 0210 	add.w	r2, r0, #16
 801854c:	b139      	cbz	r1, 801855e <rmw_uxrce_transport_init+0x1a>
 801854e:	6949      	ldr	r1, [r1, #20]
 8018550:	4610      	mov	r0, r2
 8018552:	f000 fbd5 	bl	8018d00 <uxr_init_custom_transport>
 8018556:	f080 0001 	eor.w	r0, r0, #1
 801855a:	b2c0      	uxtb	r0, r0
 801855c:	bd08      	pop	{r3, pc}
 801855e:	4b04      	ldr	r3, [pc, #16]	; (8018570 <rmw_uxrce_transport_init+0x2c>)
 8018560:	4610      	mov	r0, r2
 8018562:	6859      	ldr	r1, [r3, #4]
 8018564:	f000 fbcc 	bl	8018d00 <uxr_init_custom_transport>
 8018568:	f080 0001 	eor.w	r0, r0, #1
 801856c:	b2c0      	uxtb	r0, r0
 801856e:	bd08      	pop	{r3, pc}
 8018570:	20011874 	.word	0x20011874

08018574 <rmw_uros_epoch_nanos>:
 8018574:	4b05      	ldr	r3, [pc, #20]	; (801858c <rmw_uros_epoch_nanos+0x18>)
 8018576:	681b      	ldr	r3, [r3, #0]
 8018578:	b123      	cbz	r3, 8018584 <rmw_uros_epoch_nanos+0x10>
 801857a:	6898      	ldr	r0, [r3, #8]
 801857c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8018580:	f7fb bda8 	b.w	80140d4 <uxr_epoch_nanos>
 8018584:	2000      	movs	r0, #0
 8018586:	2100      	movs	r1, #0
 8018588:	4770      	bx	lr
 801858a:	bf00      	nop
 801858c:	2001618c 	.word	0x2001618c

08018590 <rosidl_runtime_c__float__Sequence__init>:
 8018590:	b530      	push	{r4, r5, lr}
 8018592:	4604      	mov	r4, r0
 8018594:	b087      	sub	sp, #28
 8018596:	b130      	cbz	r0, 80185a6 <rosidl_runtime_c__float__Sequence__init+0x16>
 8018598:	460d      	mov	r5, r1
 801859a:	b931      	cbnz	r1, 80185aa <rosidl_runtime_c__float__Sequence__init+0x1a>
 801859c:	4608      	mov	r0, r1
 801859e:	e9c4 0500 	strd	r0, r5, [r4]
 80185a2:	60a5      	str	r5, [r4, #8]
 80185a4:	2001      	movs	r0, #1
 80185a6:	b007      	add	sp, #28
 80185a8:	bd30      	pop	{r4, r5, pc}
 80185aa:	a801      	add	r0, sp, #4
 80185ac:	f7f8 f9fe 	bl	80109ac <rcutils_get_default_allocator>
 80185b0:	9b01      	ldr	r3, [sp, #4]
 80185b2:	9905      	ldr	r1, [sp, #20]
 80185b4:	00a8      	lsls	r0, r5, #2
 80185b6:	4798      	blx	r3
 80185b8:	2800      	cmp	r0, #0
 80185ba:	d1f0      	bne.n	801859e <rosidl_runtime_c__float__Sequence__init+0xe>
 80185bc:	e7f3      	b.n	80185a6 <rosidl_runtime_c__float__Sequence__init+0x16>
 80185be:	bf00      	nop

080185c0 <rosidl_runtime_c__float__Sequence__fini>:
 80185c0:	b188      	cbz	r0, 80185e6 <rosidl_runtime_c__float__Sequence__fini+0x26>
 80185c2:	b510      	push	{r4, lr}
 80185c4:	6803      	ldr	r3, [r0, #0]
 80185c6:	b086      	sub	sp, #24
 80185c8:	4604      	mov	r4, r0
 80185ca:	b153      	cbz	r3, 80185e2 <rosidl_runtime_c__float__Sequence__fini+0x22>
 80185cc:	a801      	add	r0, sp, #4
 80185ce:	f7f8 f9ed 	bl	80109ac <rcutils_get_default_allocator>
 80185d2:	9b02      	ldr	r3, [sp, #8]
 80185d4:	9905      	ldr	r1, [sp, #20]
 80185d6:	6820      	ldr	r0, [r4, #0]
 80185d8:	4798      	blx	r3
 80185da:	2300      	movs	r3, #0
 80185dc:	e9c4 3300 	strd	r3, r3, [r4]
 80185e0:	60a3      	str	r3, [r4, #8]
 80185e2:	b006      	add	sp, #24
 80185e4:	bd10      	pop	{r4, pc}
 80185e6:	4770      	bx	lr

080185e8 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 80185e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80185ec:	6805      	ldr	r5, [r0, #0]
 80185ee:	4604      	mov	r4, r0
 80185f0:	4628      	mov	r0, r5
 80185f2:	460e      	mov	r6, r1
 80185f4:	f7e7 fdec 	bl	80001d0 <strcmp>
 80185f8:	b1c8      	cbz	r0, 801862e <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 80185fa:	4b11      	ldr	r3, [pc, #68]	; (8018640 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 80185fc:	681b      	ldr	r3, [r3, #0]
 80185fe:	429d      	cmp	r5, r3
 8018600:	d112      	bne.n	8018628 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8018602:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8018606:	f8d8 4000 	ldr.w	r4, [r8]
 801860a:	b16c      	cbz	r4, 8018628 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 801860c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8018610:	2700      	movs	r7, #0
 8018612:	3d04      	subs	r5, #4
 8018614:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8018618:	4631      	mov	r1, r6
 801861a:	f7e7 fdd9 	bl	80001d0 <strcmp>
 801861e:	00bb      	lsls	r3, r7, #2
 8018620:	b140      	cbz	r0, 8018634 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 8018622:	3701      	adds	r7, #1
 8018624:	42bc      	cmp	r4, r7
 8018626:	d1f5      	bne.n	8018614 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 8018628:	2000      	movs	r0, #0
 801862a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801862e:	4620      	mov	r0, r4
 8018630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018634:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8018638:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801863c:	58d3      	ldr	r3, [r2, r3]
 801863e:	4718      	bx	r3
 8018640:	200009b4 	.word	0x200009b4

08018644 <sensor_msgs__msg__BatteryState__init>:
 8018644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018648:	4605      	mov	r5, r0
 801864a:	2800      	cmp	r0, #0
 801864c:	d048      	beq.n	80186e0 <sensor_msgs__msg__BatteryState__init+0x9c>
 801864e:	f000 f89d 	bl	801878c <std_msgs__msg__Header__init>
 8018652:	4604      	mov	r4, r0
 8018654:	b370      	cbz	r0, 80186b4 <sensor_msgs__msg__BatteryState__init+0x70>
 8018656:	f105 0634 	add.w	r6, r5, #52	; 0x34
 801865a:	2100      	movs	r1, #0
 801865c:	4630      	mov	r0, r6
 801865e:	f7ff ff97 	bl	8018590 <rosidl_runtime_c__float__Sequence__init>
 8018662:	4604      	mov	r4, r0
 8018664:	2800      	cmp	r0, #0
 8018666:	d047      	beq.n	80186f8 <sensor_msgs__msg__BatteryState__init+0xb4>
 8018668:	f105 0740 	add.w	r7, r5, #64	; 0x40
 801866c:	2100      	movs	r1, #0
 801866e:	4638      	mov	r0, r7
 8018670:	f7ff ff8e 	bl	8018590 <rosidl_runtime_c__float__Sequence__init>
 8018674:	4604      	mov	r4, r0
 8018676:	b3b8      	cbz	r0, 80186e8 <sensor_msgs__msg__BatteryState__init+0xa4>
 8018678:	f105 084c 	add.w	r8, r5, #76	; 0x4c
 801867c:	4640      	mov	r0, r8
 801867e:	f002 fabf 	bl	801ac00 <rosidl_runtime_c__String__init>
 8018682:	4604      	mov	r4, r0
 8018684:	b3e8      	cbz	r0, 8018702 <sensor_msgs__msg__BatteryState__init+0xbe>
 8018686:	f105 0958 	add.w	r9, r5, #88	; 0x58
 801868a:	4648      	mov	r0, r9
 801868c:	f002 fab8 	bl	801ac00 <rosidl_runtime_c__String__init>
 8018690:	4604      	mov	r4, r0
 8018692:	bb10      	cbnz	r0, 80186da <sensor_msgs__msg__BatteryState__init+0x96>
 8018694:	4628      	mov	r0, r5
 8018696:	f000 f89d 	bl	80187d4 <std_msgs__msg__Header__fini>
 801869a:	4630      	mov	r0, r6
 801869c:	f7ff ff90 	bl	80185c0 <rosidl_runtime_c__float__Sequence__fini>
 80186a0:	4638      	mov	r0, r7
 80186a2:	f7ff ff8d 	bl	80185c0 <rosidl_runtime_c__float__Sequence__fini>
 80186a6:	4640      	mov	r0, r8
 80186a8:	f002 fac0 	bl	801ac2c <rosidl_runtime_c__String__fini>
 80186ac:	4648      	mov	r0, r9
 80186ae:	f002 fabd 	bl	801ac2c <rosidl_runtime_c__String__fini>
 80186b2:	e012      	b.n	80186da <sensor_msgs__msg__BatteryState__init+0x96>
 80186b4:	4628      	mov	r0, r5
 80186b6:	f000 f88d 	bl	80187d4 <std_msgs__msg__Header__fini>
 80186ba:	f105 0034 	add.w	r0, r5, #52	; 0x34
 80186be:	f7ff ff7f 	bl	80185c0 <rosidl_runtime_c__float__Sequence__fini>
 80186c2:	f105 0040 	add.w	r0, r5, #64	; 0x40
 80186c6:	f7ff ff7b 	bl	80185c0 <rosidl_runtime_c__float__Sequence__fini>
 80186ca:	f105 004c 	add.w	r0, r5, #76	; 0x4c
 80186ce:	f002 faad 	bl	801ac2c <rosidl_runtime_c__String__fini>
 80186d2:	f105 0058 	add.w	r0, r5, #88	; 0x58
 80186d6:	f002 faa9 	bl	801ac2c <rosidl_runtime_c__String__fini>
 80186da:	4620      	mov	r0, r4
 80186dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80186e0:	4604      	mov	r4, r0
 80186e2:	4620      	mov	r0, r4
 80186e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80186e8:	4628      	mov	r0, r5
 80186ea:	f000 f873 	bl	80187d4 <std_msgs__msg__Header__fini>
 80186ee:	4630      	mov	r0, r6
 80186f0:	f7ff ff66 	bl	80185c0 <rosidl_runtime_c__float__Sequence__fini>
 80186f4:	4638      	mov	r0, r7
 80186f6:	e7e6      	b.n	80186c6 <sensor_msgs__msg__BatteryState__init+0x82>
 80186f8:	4628      	mov	r0, r5
 80186fa:	f000 f86b 	bl	80187d4 <std_msgs__msg__Header__fini>
 80186fe:	4630      	mov	r0, r6
 8018700:	e7dd      	b.n	80186be <sensor_msgs__msg__BatteryState__init+0x7a>
 8018702:	4628      	mov	r0, r5
 8018704:	f000 f866 	bl	80187d4 <std_msgs__msg__Header__fini>
 8018708:	4630      	mov	r0, r6
 801870a:	f7ff ff59 	bl	80185c0 <rosidl_runtime_c__float__Sequence__fini>
 801870e:	4638      	mov	r0, r7
 8018710:	f7ff ff56 	bl	80185c0 <rosidl_runtime_c__float__Sequence__fini>
 8018714:	4640      	mov	r0, r8
 8018716:	f002 fa89 	bl	801ac2c <rosidl_runtime_c__String__fini>
 801871a:	f105 0058 	add.w	r0, r5, #88	; 0x58
 801871e:	f002 fa85 	bl	801ac2c <rosidl_runtime_c__String__fini>
 8018722:	e7da      	b.n	80186da <sensor_msgs__msg__BatteryState__init+0x96>

08018724 <sensor_msgs__msg__BatteryState__fini>:
 8018724:	b1a8      	cbz	r0, 8018752 <sensor_msgs__msg__BatteryState__fini+0x2e>
 8018726:	b510      	push	{r4, lr}
 8018728:	4604      	mov	r4, r0
 801872a:	f000 f853 	bl	80187d4 <std_msgs__msg__Header__fini>
 801872e:	f104 0034 	add.w	r0, r4, #52	; 0x34
 8018732:	f7ff ff45 	bl	80185c0 <rosidl_runtime_c__float__Sequence__fini>
 8018736:	f104 0040 	add.w	r0, r4, #64	; 0x40
 801873a:	f7ff ff41 	bl	80185c0 <rosidl_runtime_c__float__Sequence__fini>
 801873e:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 8018742:	f002 fa73 	bl	801ac2c <rosidl_runtime_c__String__fini>
 8018746:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801874a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801874e:	f002 ba6d 	b.w	801ac2c <rosidl_runtime_c__String__fini>
 8018752:	4770      	bx	lr

08018754 <sensor_msgs__msg__Temperature__init>:
 8018754:	b538      	push	{r3, r4, r5, lr}
 8018756:	4604      	mov	r4, r0
 8018758:	b128      	cbz	r0, 8018766 <sensor_msgs__msg__Temperature__init+0x12>
 801875a:	f000 f817 	bl	801878c <std_msgs__msg__Header__init>
 801875e:	4605      	mov	r5, r0
 8018760:	b120      	cbz	r0, 801876c <sensor_msgs__msg__Temperature__init+0x18>
 8018762:	4628      	mov	r0, r5
 8018764:	bd38      	pop	{r3, r4, r5, pc}
 8018766:	4605      	mov	r5, r0
 8018768:	4628      	mov	r0, r5
 801876a:	bd38      	pop	{r3, r4, r5, pc}
 801876c:	4620      	mov	r0, r4
 801876e:	f000 f831 	bl	80187d4 <std_msgs__msg__Header__fini>
 8018772:	4628      	mov	r0, r5
 8018774:	bd38      	pop	{r3, r4, r5, pc}
 8018776:	bf00      	nop

08018778 <sensor_msgs__msg__Temperature__fini>:
 8018778:	b108      	cbz	r0, 801877e <sensor_msgs__msg__Temperature__fini+0x6>
 801877a:	f000 b82b 	b.w	80187d4 <std_msgs__msg__Header__fini>
 801877e:	4770      	bx	lr

08018780 <std_msgs__msg__ColorRGBA__init>:
 8018780:	3800      	subs	r0, #0
 8018782:	bf18      	it	ne
 8018784:	2001      	movne	r0, #1
 8018786:	4770      	bx	lr

08018788 <std_msgs__msg__ColorRGBA__fini>:
 8018788:	4770      	bx	lr
 801878a:	bf00      	nop

0801878c <std_msgs__msg__Header__init>:
 801878c:	b570      	push	{r4, r5, r6, lr}
 801878e:	4605      	mov	r5, r0
 8018790:	b1a8      	cbz	r0, 80187be <std_msgs__msg__Header__init+0x32>
 8018792:	f000 f837 	bl	8018804 <builtin_interfaces__msg__Time__init>
 8018796:	4604      	mov	r4, r0
 8018798:	b140      	cbz	r0, 80187ac <std_msgs__msg__Header__init+0x20>
 801879a:	f105 0608 	add.w	r6, r5, #8
 801879e:	4630      	mov	r0, r6
 80187a0:	f002 fa2e 	bl	801ac00 <rosidl_runtime_c__String__init>
 80187a4:	4604      	mov	r4, r0
 80187a6:	b168      	cbz	r0, 80187c4 <std_msgs__msg__Header__init+0x38>
 80187a8:	4620      	mov	r0, r4
 80187aa:	bd70      	pop	{r4, r5, r6, pc}
 80187ac:	4628      	mov	r0, r5
 80187ae:	f000 f82d 	bl	801880c <builtin_interfaces__msg__Time__fini>
 80187b2:	f105 0008 	add.w	r0, r5, #8
 80187b6:	f002 fa39 	bl	801ac2c <rosidl_runtime_c__String__fini>
 80187ba:	4620      	mov	r0, r4
 80187bc:	bd70      	pop	{r4, r5, r6, pc}
 80187be:	4604      	mov	r4, r0
 80187c0:	4620      	mov	r0, r4
 80187c2:	bd70      	pop	{r4, r5, r6, pc}
 80187c4:	4628      	mov	r0, r5
 80187c6:	f000 f821 	bl	801880c <builtin_interfaces__msg__Time__fini>
 80187ca:	4630      	mov	r0, r6
 80187cc:	f002 fa2e 	bl	801ac2c <rosidl_runtime_c__String__fini>
 80187d0:	e7ea      	b.n	80187a8 <std_msgs__msg__Header__init+0x1c>
 80187d2:	bf00      	nop

080187d4 <std_msgs__msg__Header__fini>:
 80187d4:	b148      	cbz	r0, 80187ea <std_msgs__msg__Header__fini+0x16>
 80187d6:	b510      	push	{r4, lr}
 80187d8:	4604      	mov	r4, r0
 80187da:	f000 f817 	bl	801880c <builtin_interfaces__msg__Time__fini>
 80187de:	f104 0008 	add.w	r0, r4, #8
 80187e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80187e6:	f002 ba21 	b.w	801ac2c <rosidl_runtime_c__String__fini>
 80187ea:	4770      	bx	lr

080187ec <std_msgs__msg__Int32__init>:
 80187ec:	3800      	subs	r0, #0
 80187ee:	bf18      	it	ne
 80187f0:	2001      	movne	r0, #1
 80187f2:	4770      	bx	lr

080187f4 <std_msgs__msg__Int32__fini>:
 80187f4:	4770      	bx	lr
 80187f6:	bf00      	nop

080187f8 <std_msgs__msg__Int64__init>:
 80187f8:	3800      	subs	r0, #0
 80187fa:	bf18      	it	ne
 80187fc:	2001      	movne	r0, #1
 80187fe:	4770      	bx	lr

08018800 <std_msgs__msg__Int64__fini>:
 8018800:	4770      	bx	lr
 8018802:	bf00      	nop

08018804 <builtin_interfaces__msg__Time__init>:
 8018804:	3800      	subs	r0, #0
 8018806:	bf18      	it	ne
 8018808:	2001      	movne	r0, #1
 801880a:	4770      	bx	lr

0801880c <builtin_interfaces__msg__Time__fini>:
 801880c:	4770      	bx	lr
 801880e:	bf00      	nop

08018810 <ucdr_serialize_endian_array_char>:
 8018810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018814:	4619      	mov	r1, r3
 8018816:	461f      	mov	r7, r3
 8018818:	4605      	mov	r5, r0
 801881a:	4690      	mov	r8, r2
 801881c:	f7fb f874 	bl	8013908 <ucdr_check_buffer_available_for>
 8018820:	b9e0      	cbnz	r0, 801885c <ucdr_serialize_endian_array_char+0x4c>
 8018822:	463e      	mov	r6, r7
 8018824:	e009      	b.n	801883a <ucdr_serialize_endian_array_char+0x2a>
 8018826:	68a8      	ldr	r0, [r5, #8]
 8018828:	f002 fc4e 	bl	801b0c8 <memcpy>
 801882c:	68ab      	ldr	r3, [r5, #8]
 801882e:	6928      	ldr	r0, [r5, #16]
 8018830:	4423      	add	r3, r4
 8018832:	4420      	add	r0, r4
 8018834:	1b36      	subs	r6, r6, r4
 8018836:	60ab      	str	r3, [r5, #8]
 8018838:	6128      	str	r0, [r5, #16]
 801883a:	4631      	mov	r1, r6
 801883c:	2201      	movs	r2, #1
 801883e:	4628      	mov	r0, r5
 8018840:	f7fb f8ea 	bl	8013a18 <ucdr_check_final_buffer_behavior_array>
 8018844:	1bb9      	subs	r1, r7, r6
 8018846:	4441      	add	r1, r8
 8018848:	4604      	mov	r4, r0
 801884a:	4602      	mov	r2, r0
 801884c:	2800      	cmp	r0, #0
 801884e:	d1ea      	bne.n	8018826 <ucdr_serialize_endian_array_char+0x16>
 8018850:	2301      	movs	r3, #1
 8018852:	7da8      	ldrb	r0, [r5, #22]
 8018854:	756b      	strb	r3, [r5, #21]
 8018856:	4058      	eors	r0, r3
 8018858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801885c:	463a      	mov	r2, r7
 801885e:	68a8      	ldr	r0, [r5, #8]
 8018860:	4641      	mov	r1, r8
 8018862:	f002 fc31 	bl	801b0c8 <memcpy>
 8018866:	68aa      	ldr	r2, [r5, #8]
 8018868:	692b      	ldr	r3, [r5, #16]
 801886a:	443a      	add	r2, r7
 801886c:	443b      	add	r3, r7
 801886e:	60aa      	str	r2, [r5, #8]
 8018870:	612b      	str	r3, [r5, #16]
 8018872:	e7ed      	b.n	8018850 <ucdr_serialize_endian_array_char+0x40>

08018874 <ucdr_deserialize_endian_array_char>:
 8018874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018878:	4619      	mov	r1, r3
 801887a:	461f      	mov	r7, r3
 801887c:	4605      	mov	r5, r0
 801887e:	4690      	mov	r8, r2
 8018880:	f7fb f842 	bl	8013908 <ucdr_check_buffer_available_for>
 8018884:	b9e0      	cbnz	r0, 80188c0 <ucdr_deserialize_endian_array_char+0x4c>
 8018886:	463e      	mov	r6, r7
 8018888:	e009      	b.n	801889e <ucdr_deserialize_endian_array_char+0x2a>
 801888a:	68a9      	ldr	r1, [r5, #8]
 801888c:	f002 fc1c 	bl	801b0c8 <memcpy>
 8018890:	68ab      	ldr	r3, [r5, #8]
 8018892:	6928      	ldr	r0, [r5, #16]
 8018894:	4423      	add	r3, r4
 8018896:	4420      	add	r0, r4
 8018898:	1b36      	subs	r6, r6, r4
 801889a:	60ab      	str	r3, [r5, #8]
 801889c:	6128      	str	r0, [r5, #16]
 801889e:	2201      	movs	r2, #1
 80188a0:	4631      	mov	r1, r6
 80188a2:	4628      	mov	r0, r5
 80188a4:	f7fb f8b8 	bl	8013a18 <ucdr_check_final_buffer_behavior_array>
 80188a8:	4604      	mov	r4, r0
 80188aa:	1bb8      	subs	r0, r7, r6
 80188ac:	4440      	add	r0, r8
 80188ae:	4622      	mov	r2, r4
 80188b0:	2c00      	cmp	r4, #0
 80188b2:	d1ea      	bne.n	801888a <ucdr_deserialize_endian_array_char+0x16>
 80188b4:	2301      	movs	r3, #1
 80188b6:	7da8      	ldrb	r0, [r5, #22]
 80188b8:	756b      	strb	r3, [r5, #21]
 80188ba:	4058      	eors	r0, r3
 80188bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80188c0:	463a      	mov	r2, r7
 80188c2:	68a9      	ldr	r1, [r5, #8]
 80188c4:	4640      	mov	r0, r8
 80188c6:	f002 fbff 	bl	801b0c8 <memcpy>
 80188ca:	68aa      	ldr	r2, [r5, #8]
 80188cc:	692b      	ldr	r3, [r5, #16]
 80188ce:	443a      	add	r2, r7
 80188d0:	443b      	add	r3, r7
 80188d2:	60aa      	str	r2, [r5, #8]
 80188d4:	612b      	str	r3, [r5, #16]
 80188d6:	e7ed      	b.n	80188b4 <ucdr_deserialize_endian_array_char+0x40>

080188d8 <ucdr_serialize_array_uint8_t>:
 80188d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80188dc:	4688      	mov	r8, r1
 80188de:	4611      	mov	r1, r2
 80188e0:	4617      	mov	r7, r2
 80188e2:	4605      	mov	r5, r0
 80188e4:	f7fb f810 	bl	8013908 <ucdr_check_buffer_available_for>
 80188e8:	b9e0      	cbnz	r0, 8018924 <ucdr_serialize_array_uint8_t+0x4c>
 80188ea:	463e      	mov	r6, r7
 80188ec:	e009      	b.n	8018902 <ucdr_serialize_array_uint8_t+0x2a>
 80188ee:	68a8      	ldr	r0, [r5, #8]
 80188f0:	f002 fbea 	bl	801b0c8 <memcpy>
 80188f4:	68aa      	ldr	r2, [r5, #8]
 80188f6:	692b      	ldr	r3, [r5, #16]
 80188f8:	4422      	add	r2, r4
 80188fa:	4423      	add	r3, r4
 80188fc:	1b36      	subs	r6, r6, r4
 80188fe:	60aa      	str	r2, [r5, #8]
 8018900:	612b      	str	r3, [r5, #16]
 8018902:	4631      	mov	r1, r6
 8018904:	2201      	movs	r2, #1
 8018906:	4628      	mov	r0, r5
 8018908:	f7fb f886 	bl	8013a18 <ucdr_check_final_buffer_behavior_array>
 801890c:	1bb9      	subs	r1, r7, r6
 801890e:	4441      	add	r1, r8
 8018910:	4604      	mov	r4, r0
 8018912:	4602      	mov	r2, r0
 8018914:	2800      	cmp	r0, #0
 8018916:	d1ea      	bne.n	80188ee <ucdr_serialize_array_uint8_t+0x16>
 8018918:	2301      	movs	r3, #1
 801891a:	7da8      	ldrb	r0, [r5, #22]
 801891c:	756b      	strb	r3, [r5, #21]
 801891e:	4058      	eors	r0, r3
 8018920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018924:	463a      	mov	r2, r7
 8018926:	68a8      	ldr	r0, [r5, #8]
 8018928:	4641      	mov	r1, r8
 801892a:	f002 fbcd 	bl	801b0c8 <memcpy>
 801892e:	68aa      	ldr	r2, [r5, #8]
 8018930:	692b      	ldr	r3, [r5, #16]
 8018932:	443a      	add	r2, r7
 8018934:	443b      	add	r3, r7
 8018936:	60aa      	str	r2, [r5, #8]
 8018938:	612b      	str	r3, [r5, #16]
 801893a:	e7ed      	b.n	8018918 <ucdr_serialize_array_uint8_t+0x40>

0801893c <ucdr_serialize_endian_array_uint8_t>:
 801893c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018940:	4619      	mov	r1, r3
 8018942:	461f      	mov	r7, r3
 8018944:	4605      	mov	r5, r0
 8018946:	4690      	mov	r8, r2
 8018948:	f7fa ffde 	bl	8013908 <ucdr_check_buffer_available_for>
 801894c:	b9e0      	cbnz	r0, 8018988 <ucdr_serialize_endian_array_uint8_t+0x4c>
 801894e:	463e      	mov	r6, r7
 8018950:	e009      	b.n	8018966 <ucdr_serialize_endian_array_uint8_t+0x2a>
 8018952:	68a8      	ldr	r0, [r5, #8]
 8018954:	f002 fbb8 	bl	801b0c8 <memcpy>
 8018958:	68ab      	ldr	r3, [r5, #8]
 801895a:	6928      	ldr	r0, [r5, #16]
 801895c:	4423      	add	r3, r4
 801895e:	4420      	add	r0, r4
 8018960:	1b36      	subs	r6, r6, r4
 8018962:	60ab      	str	r3, [r5, #8]
 8018964:	6128      	str	r0, [r5, #16]
 8018966:	4631      	mov	r1, r6
 8018968:	2201      	movs	r2, #1
 801896a:	4628      	mov	r0, r5
 801896c:	f7fb f854 	bl	8013a18 <ucdr_check_final_buffer_behavior_array>
 8018970:	1bb9      	subs	r1, r7, r6
 8018972:	4441      	add	r1, r8
 8018974:	4604      	mov	r4, r0
 8018976:	4602      	mov	r2, r0
 8018978:	2800      	cmp	r0, #0
 801897a:	d1ea      	bne.n	8018952 <ucdr_serialize_endian_array_uint8_t+0x16>
 801897c:	2301      	movs	r3, #1
 801897e:	7da8      	ldrb	r0, [r5, #22]
 8018980:	756b      	strb	r3, [r5, #21]
 8018982:	4058      	eors	r0, r3
 8018984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018988:	463a      	mov	r2, r7
 801898a:	68a8      	ldr	r0, [r5, #8]
 801898c:	4641      	mov	r1, r8
 801898e:	f002 fb9b 	bl	801b0c8 <memcpy>
 8018992:	68aa      	ldr	r2, [r5, #8]
 8018994:	692b      	ldr	r3, [r5, #16]
 8018996:	443a      	add	r2, r7
 8018998:	443b      	add	r3, r7
 801899a:	60aa      	str	r2, [r5, #8]
 801899c:	612b      	str	r3, [r5, #16]
 801899e:	e7ed      	b.n	801897c <ucdr_serialize_endian_array_uint8_t+0x40>

080189a0 <ucdr_deserialize_array_uint8_t>:
 80189a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80189a4:	4688      	mov	r8, r1
 80189a6:	4611      	mov	r1, r2
 80189a8:	4617      	mov	r7, r2
 80189aa:	4605      	mov	r5, r0
 80189ac:	f7fa ffac 	bl	8013908 <ucdr_check_buffer_available_for>
 80189b0:	b9e0      	cbnz	r0, 80189ec <ucdr_deserialize_array_uint8_t+0x4c>
 80189b2:	463e      	mov	r6, r7
 80189b4:	e009      	b.n	80189ca <ucdr_deserialize_array_uint8_t+0x2a>
 80189b6:	68a9      	ldr	r1, [r5, #8]
 80189b8:	f002 fb86 	bl	801b0c8 <memcpy>
 80189bc:	68aa      	ldr	r2, [r5, #8]
 80189be:	692b      	ldr	r3, [r5, #16]
 80189c0:	4422      	add	r2, r4
 80189c2:	4423      	add	r3, r4
 80189c4:	1b36      	subs	r6, r6, r4
 80189c6:	60aa      	str	r2, [r5, #8]
 80189c8:	612b      	str	r3, [r5, #16]
 80189ca:	2201      	movs	r2, #1
 80189cc:	4631      	mov	r1, r6
 80189ce:	4628      	mov	r0, r5
 80189d0:	f7fb f822 	bl	8013a18 <ucdr_check_final_buffer_behavior_array>
 80189d4:	4604      	mov	r4, r0
 80189d6:	1bb8      	subs	r0, r7, r6
 80189d8:	4440      	add	r0, r8
 80189da:	4622      	mov	r2, r4
 80189dc:	2c00      	cmp	r4, #0
 80189de:	d1ea      	bne.n	80189b6 <ucdr_deserialize_array_uint8_t+0x16>
 80189e0:	2301      	movs	r3, #1
 80189e2:	7da8      	ldrb	r0, [r5, #22]
 80189e4:	756b      	strb	r3, [r5, #21]
 80189e6:	4058      	eors	r0, r3
 80189e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80189ec:	463a      	mov	r2, r7
 80189ee:	68a9      	ldr	r1, [r5, #8]
 80189f0:	4640      	mov	r0, r8
 80189f2:	f002 fb69 	bl	801b0c8 <memcpy>
 80189f6:	68aa      	ldr	r2, [r5, #8]
 80189f8:	692b      	ldr	r3, [r5, #16]
 80189fa:	443a      	add	r2, r7
 80189fc:	443b      	add	r3, r7
 80189fe:	60aa      	str	r2, [r5, #8]
 8018a00:	612b      	str	r3, [r5, #16]
 8018a02:	e7ed      	b.n	80189e0 <ucdr_deserialize_array_uint8_t+0x40>

08018a04 <ucdr_deserialize_endian_array_uint8_t>:
 8018a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a08:	4619      	mov	r1, r3
 8018a0a:	461f      	mov	r7, r3
 8018a0c:	4605      	mov	r5, r0
 8018a0e:	4690      	mov	r8, r2
 8018a10:	f7fa ff7a 	bl	8013908 <ucdr_check_buffer_available_for>
 8018a14:	b9e0      	cbnz	r0, 8018a50 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8018a16:	463e      	mov	r6, r7
 8018a18:	e009      	b.n	8018a2e <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8018a1a:	68a9      	ldr	r1, [r5, #8]
 8018a1c:	f002 fb54 	bl	801b0c8 <memcpy>
 8018a20:	68ab      	ldr	r3, [r5, #8]
 8018a22:	6928      	ldr	r0, [r5, #16]
 8018a24:	4423      	add	r3, r4
 8018a26:	4420      	add	r0, r4
 8018a28:	1b36      	subs	r6, r6, r4
 8018a2a:	60ab      	str	r3, [r5, #8]
 8018a2c:	6128      	str	r0, [r5, #16]
 8018a2e:	2201      	movs	r2, #1
 8018a30:	4631      	mov	r1, r6
 8018a32:	4628      	mov	r0, r5
 8018a34:	f7fa fff0 	bl	8013a18 <ucdr_check_final_buffer_behavior_array>
 8018a38:	4604      	mov	r4, r0
 8018a3a:	1bb8      	subs	r0, r7, r6
 8018a3c:	4440      	add	r0, r8
 8018a3e:	4622      	mov	r2, r4
 8018a40:	2c00      	cmp	r4, #0
 8018a42:	d1ea      	bne.n	8018a1a <ucdr_deserialize_endian_array_uint8_t+0x16>
 8018a44:	2301      	movs	r3, #1
 8018a46:	7da8      	ldrb	r0, [r5, #22]
 8018a48:	756b      	strb	r3, [r5, #21]
 8018a4a:	4058      	eors	r0, r3
 8018a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018a50:	463a      	mov	r2, r7
 8018a52:	68a9      	ldr	r1, [r5, #8]
 8018a54:	4640      	mov	r0, r8
 8018a56:	f002 fb37 	bl	801b0c8 <memcpy>
 8018a5a:	68aa      	ldr	r2, [r5, #8]
 8018a5c:	692b      	ldr	r3, [r5, #16]
 8018a5e:	443a      	add	r2, r7
 8018a60:	443b      	add	r3, r7
 8018a62:	60aa      	str	r2, [r5, #8]
 8018a64:	612b      	str	r3, [r5, #16]
 8018a66:	e7ed      	b.n	8018a44 <ucdr_deserialize_endian_array_uint8_t+0x40>

08018a68 <ucdr_serialize_endian_array_float>:
 8018a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a6c:	4688      	mov	r8, r1
 8018a6e:	2104      	movs	r1, #4
 8018a70:	4604      	mov	r4, r0
 8018a72:	4616      	mov	r6, r2
 8018a74:	461f      	mov	r7, r3
 8018a76:	f7fa ffa7 	bl	80139c8 <ucdr_buffer_alignment>
 8018a7a:	4601      	mov	r1, r0
 8018a7c:	4620      	mov	r0, r4
 8018a7e:	7d65      	ldrb	r5, [r4, #21]
 8018a80:	f7fa ffe6 	bl	8013a50 <ucdr_advance_buffer>
 8018a84:	f1b8 0f01 	cmp.w	r8, #1
 8018a88:	7565      	strb	r5, [r4, #21]
 8018a8a:	d00f      	beq.n	8018aac <ucdr_serialize_endian_array_float+0x44>
 8018a8c:	2500      	movs	r5, #0
 8018a8e:	b147      	cbz	r7, 8018aa2 <ucdr_serialize_endian_array_float+0x3a>
 8018a90:	ecb6 0a01 	vldmia	r6!, {s0}
 8018a94:	4641      	mov	r1, r8
 8018a96:	4620      	mov	r0, r4
 8018a98:	3501      	adds	r5, #1
 8018a9a:	f7fa fbdf 	bl	801325c <ucdr_serialize_endian_float>
 8018a9e:	42af      	cmp	r7, r5
 8018aa0:	d1f6      	bne.n	8018a90 <ucdr_serialize_endian_array_float+0x28>
 8018aa2:	7da0      	ldrb	r0, [r4, #22]
 8018aa4:	f080 0001 	eor.w	r0, r0, #1
 8018aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018aac:	00bf      	lsls	r7, r7, #2
 8018aae:	4639      	mov	r1, r7
 8018ab0:	4620      	mov	r0, r4
 8018ab2:	f7fa ff29 	bl	8013908 <ucdr_check_buffer_available_for>
 8018ab6:	b9f8      	cbnz	r0, 8018af8 <ucdr_serialize_endian_array_float+0x90>
 8018ab8:	46b8      	mov	r8, r7
 8018aba:	e00a      	b.n	8018ad2 <ucdr_serialize_endian_array_float+0x6a>
 8018abc:	68a0      	ldr	r0, [r4, #8]
 8018abe:	f002 fb03 	bl	801b0c8 <memcpy>
 8018ac2:	68a2      	ldr	r2, [r4, #8]
 8018ac4:	6923      	ldr	r3, [r4, #16]
 8018ac6:	442a      	add	r2, r5
 8018ac8:	442b      	add	r3, r5
 8018aca:	eba8 0805 	sub.w	r8, r8, r5
 8018ace:	60a2      	str	r2, [r4, #8]
 8018ad0:	6123      	str	r3, [r4, #16]
 8018ad2:	4641      	mov	r1, r8
 8018ad4:	2204      	movs	r2, #4
 8018ad6:	4620      	mov	r0, r4
 8018ad8:	f7fa ff9e 	bl	8013a18 <ucdr_check_final_buffer_behavior_array>
 8018adc:	eba7 0108 	sub.w	r1, r7, r8
 8018ae0:	4431      	add	r1, r6
 8018ae2:	4605      	mov	r5, r0
 8018ae4:	4602      	mov	r2, r0
 8018ae6:	2800      	cmp	r0, #0
 8018ae8:	d1e8      	bne.n	8018abc <ucdr_serialize_endian_array_float+0x54>
 8018aea:	7da0      	ldrb	r0, [r4, #22]
 8018aec:	2304      	movs	r3, #4
 8018aee:	7563      	strb	r3, [r4, #21]
 8018af0:	f080 0001 	eor.w	r0, r0, #1
 8018af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018af8:	463a      	mov	r2, r7
 8018afa:	68a0      	ldr	r0, [r4, #8]
 8018afc:	4631      	mov	r1, r6
 8018afe:	f002 fae3 	bl	801b0c8 <memcpy>
 8018b02:	68a2      	ldr	r2, [r4, #8]
 8018b04:	6923      	ldr	r3, [r4, #16]
 8018b06:	443a      	add	r2, r7
 8018b08:	441f      	add	r7, r3
 8018b0a:	60a2      	str	r2, [r4, #8]
 8018b0c:	6127      	str	r7, [r4, #16]
 8018b0e:	e7ec      	b.n	8018aea <ucdr_serialize_endian_array_float+0x82>

08018b10 <ucdr_deserialize_endian_array_float>:
 8018b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018b14:	4688      	mov	r8, r1
 8018b16:	2104      	movs	r1, #4
 8018b18:	4605      	mov	r5, r0
 8018b1a:	4614      	mov	r4, r2
 8018b1c:	461f      	mov	r7, r3
 8018b1e:	f7fa ff53 	bl	80139c8 <ucdr_buffer_alignment>
 8018b22:	4601      	mov	r1, r0
 8018b24:	4628      	mov	r0, r5
 8018b26:	7d6e      	ldrb	r6, [r5, #21]
 8018b28:	f7fa ff92 	bl	8013a50 <ucdr_advance_buffer>
 8018b2c:	f1b8 0f01 	cmp.w	r8, #1
 8018b30:	756e      	strb	r6, [r5, #21]
 8018b32:	d010      	beq.n	8018b56 <ucdr_deserialize_endian_array_float+0x46>
 8018b34:	2600      	movs	r6, #0
 8018b36:	b14f      	cbz	r7, 8018b4c <ucdr_deserialize_endian_array_float+0x3c>
 8018b38:	4622      	mov	r2, r4
 8018b3a:	4641      	mov	r1, r8
 8018b3c:	4628      	mov	r0, r5
 8018b3e:	3601      	adds	r6, #1
 8018b40:	f7fa fcb6 	bl	80134b0 <ucdr_deserialize_endian_float>
 8018b44:	42b7      	cmp	r7, r6
 8018b46:	f104 0404 	add.w	r4, r4, #4
 8018b4a:	d1f5      	bne.n	8018b38 <ucdr_deserialize_endian_array_float+0x28>
 8018b4c:	7da8      	ldrb	r0, [r5, #22]
 8018b4e:	f080 0001 	eor.w	r0, r0, #1
 8018b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018b56:	00bf      	lsls	r7, r7, #2
 8018b58:	4639      	mov	r1, r7
 8018b5a:	4628      	mov	r0, r5
 8018b5c:	f7fa fed4 	bl	8013908 <ucdr_check_buffer_available_for>
 8018b60:	b9f8      	cbnz	r0, 8018ba2 <ucdr_deserialize_endian_array_float+0x92>
 8018b62:	46b8      	mov	r8, r7
 8018b64:	e00a      	b.n	8018b7c <ucdr_deserialize_endian_array_float+0x6c>
 8018b66:	68a9      	ldr	r1, [r5, #8]
 8018b68:	f002 faae 	bl	801b0c8 <memcpy>
 8018b6c:	68aa      	ldr	r2, [r5, #8]
 8018b6e:	692b      	ldr	r3, [r5, #16]
 8018b70:	4432      	add	r2, r6
 8018b72:	4433      	add	r3, r6
 8018b74:	eba8 0806 	sub.w	r8, r8, r6
 8018b78:	60aa      	str	r2, [r5, #8]
 8018b7a:	612b      	str	r3, [r5, #16]
 8018b7c:	2204      	movs	r2, #4
 8018b7e:	4641      	mov	r1, r8
 8018b80:	4628      	mov	r0, r5
 8018b82:	f7fa ff49 	bl	8013a18 <ucdr_check_final_buffer_behavior_array>
 8018b86:	4606      	mov	r6, r0
 8018b88:	eba7 0008 	sub.w	r0, r7, r8
 8018b8c:	4420      	add	r0, r4
 8018b8e:	4632      	mov	r2, r6
 8018b90:	2e00      	cmp	r6, #0
 8018b92:	d1e8      	bne.n	8018b66 <ucdr_deserialize_endian_array_float+0x56>
 8018b94:	7da8      	ldrb	r0, [r5, #22]
 8018b96:	2304      	movs	r3, #4
 8018b98:	756b      	strb	r3, [r5, #21]
 8018b9a:	f080 0001 	eor.w	r0, r0, #1
 8018b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018ba2:	463a      	mov	r2, r7
 8018ba4:	68a9      	ldr	r1, [r5, #8]
 8018ba6:	4620      	mov	r0, r4
 8018ba8:	f002 fa8e 	bl	801b0c8 <memcpy>
 8018bac:	68aa      	ldr	r2, [r5, #8]
 8018bae:	692b      	ldr	r3, [r5, #16]
 8018bb0:	443a      	add	r2, r7
 8018bb2:	441f      	add	r7, r3
 8018bb4:	60aa      	str	r2, [r5, #8]
 8018bb6:	612f      	str	r7, [r5, #16]
 8018bb8:	e7ec      	b.n	8018b94 <ucdr_deserialize_endian_array_float+0x84>
 8018bba:	bf00      	nop

08018bbc <ucdr_serialize_string>:
 8018bbc:	b510      	push	{r4, lr}
 8018bbe:	b082      	sub	sp, #8
 8018bc0:	4604      	mov	r4, r0
 8018bc2:	4608      	mov	r0, r1
 8018bc4:	9101      	str	r1, [sp, #4]
 8018bc6:	f7e7 fb0d 	bl	80001e4 <strlen>
 8018bca:	9901      	ldr	r1, [sp, #4]
 8018bcc:	1c42      	adds	r2, r0, #1
 8018bce:	4620      	mov	r0, r4
 8018bd0:	b002      	add	sp, #8
 8018bd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018bd6:	f7fa bf5b 	b.w	8013a90 <ucdr_serialize_sequence_char>
 8018bda:	bf00      	nop

08018bdc <ucdr_deserialize_string>:
 8018bdc:	b500      	push	{lr}
 8018bde:	b083      	sub	sp, #12
 8018be0:	ab01      	add	r3, sp, #4
 8018be2:	f7fa ff67 	bl	8013ab4 <ucdr_deserialize_sequence_char>
 8018be6:	b003      	add	sp, #12
 8018be8:	f85d fb04 	ldr.w	pc, [sp], #4

08018bec <get_custom_error>:
 8018bec:	4b01      	ldr	r3, [pc, #4]	; (8018bf4 <get_custom_error+0x8>)
 8018bee:	7818      	ldrb	r0, [r3, #0]
 8018bf0:	4770      	bx	lr
 8018bf2:	bf00      	nop
 8018bf4:	200162d8 	.word	0x200162d8

08018bf8 <recv_custom_msg>:
 8018bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018bfc:	4693      	mov	fp, r2
 8018bfe:	b089      	sub	sp, #36	; 0x24
 8018c00:	f890 2200 	ldrb.w	r2, [r0, #512]	; 0x200
 8018c04:	9305      	str	r3, [sp, #20]
 8018c06:	468a      	mov	sl, r1
 8018c08:	2100      	movs	r1, #0
 8018c0a:	4604      	mov	r4, r0
 8018c0c:	f88d 101e 	strb.w	r1, [sp, #30]
 8018c10:	b322      	cbz	r2, 8018c5c <recv_custom_msg+0x64>
 8018c12:	f200 2902 	addw	r9, r0, #514	; 0x202
 8018c16:	f10d 081f 	add.w	r8, sp, #31
 8018c1a:	af05      	add	r7, sp, #20
 8018c1c:	f10d 061e 	add.w	r6, sp, #30
 8018c20:	f44f 7500 	mov.w	r5, #512	; 0x200
 8018c24:	e002      	b.n	8018c2c <recv_custom_msg+0x34>
 8018c26:	9b05      	ldr	r3, [sp, #20]
 8018c28:	2b00      	cmp	r3, #0
 8018c2a:	dd0f      	ble.n	8018c4c <recv_custom_msg+0x54>
 8018c2c:	f8d4 1274 	ldr.w	r1, [r4, #628]	; 0x274
 8018c30:	4623      	mov	r3, r4
 8018c32:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8018c36:	e9cd 5600 	strd	r5, r6, [sp]
 8018c3a:	4622      	mov	r2, r4
 8018c3c:	4648      	mov	r0, r9
 8018c3e:	f001 f8e1 	bl	8019e04 <uxr_read_framed_msg>
 8018c42:	2800      	cmp	r0, #0
 8018c44:	d0ef      	beq.n	8018c26 <recv_custom_msg+0x2e>
 8018c46:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8018c4a:	b1b3      	cbz	r3, 8018c7a <recv_custom_msg+0x82>
 8018c4c:	4b0f      	ldr	r3, [pc, #60]	; (8018c8c <recv_custom_msg+0x94>)
 8018c4e:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8018c52:	701a      	strb	r2, [r3, #0]
 8018c54:	2000      	movs	r0, #0
 8018c56:	b009      	add	sp, #36	; 0x24
 8018c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c5c:	f10d 021f 	add.w	r2, sp, #31
 8018c60:	9200      	str	r2, [sp, #0]
 8018c62:	f8d0 5274 	ldr.w	r5, [r0, #628]	; 0x274
 8018c66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8018c6a:	4601      	mov	r1, r0
 8018c6c:	47a8      	blx	r5
 8018c6e:	2800      	cmp	r0, #0
 8018c70:	d0ec      	beq.n	8018c4c <recv_custom_msg+0x54>
 8018c72:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8018c76:	2b00      	cmp	r3, #0
 8018c78:	d1e8      	bne.n	8018c4c <recv_custom_msg+0x54>
 8018c7a:	f8cb 0000 	str.w	r0, [fp]
 8018c7e:	2001      	movs	r0, #1
 8018c80:	f8ca 4000 	str.w	r4, [sl]
 8018c84:	b009      	add	sp, #36	; 0x24
 8018c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c8a:	bf00      	nop
 8018c8c:	200162d8 	.word	0x200162d8

08018c90 <send_custom_msg>:
 8018c90:	b530      	push	{r4, r5, lr}
 8018c92:	f890 4200 	ldrb.w	r4, [r0, #512]	; 0x200
 8018c96:	b087      	sub	sp, #28
 8018c98:	4615      	mov	r5, r2
 8018c9a:	b974      	cbnz	r4, 8018cba <send_custom_msg+0x2a>
 8018c9c:	f8d0 4270 	ldr.w	r4, [r0, #624]	; 0x270
 8018ca0:	f10d 0317 	add.w	r3, sp, #23
 8018ca4:	47a0      	blx	r4
 8018ca6:	b108      	cbz	r0, 8018cac <send_custom_msg+0x1c>
 8018ca8:	42a8      	cmp	r0, r5
 8018caa:	d015      	beq.n	8018cd8 <send_custom_msg+0x48>
 8018cac:	4b0c      	ldr	r3, [pc, #48]	; (8018ce0 <send_custom_msg+0x50>)
 8018cae:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8018cb2:	701a      	strb	r2, [r3, #0]
 8018cb4:	2000      	movs	r0, #0
 8018cb6:	b007      	add	sp, #28
 8018cb8:	bd30      	pop	{r4, r5, pc}
 8018cba:	460b      	mov	r3, r1
 8018cbc:	2200      	movs	r2, #0
 8018cbe:	f10d 0117 	add.w	r1, sp, #23
 8018cc2:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8018cc6:	4602      	mov	r2, r0
 8018cc8:	f8d0 1270 	ldr.w	r1, [r0, #624]	; 0x270
 8018ccc:	9500      	str	r5, [sp, #0]
 8018cce:	f200 2002 	addw	r0, r0, #514	; 0x202
 8018cd2:	f000 fe9f 	bl	8019a14 <uxr_write_framed_msg>
 8018cd6:	e7e6      	b.n	8018ca6 <send_custom_msg+0x16>
 8018cd8:	2001      	movs	r0, #1
 8018cda:	b007      	add	sp, #28
 8018cdc:	bd30      	pop	{r4, r5, pc}
 8018cde:	bf00      	nop
 8018ce0:	200162d8 	.word	0x200162d8

08018ce4 <uxr_set_custom_transport_callbacks>:
 8018ce4:	b410      	push	{r4}
 8018ce6:	9c01      	ldr	r4, [sp, #4]
 8018ce8:	f8c0 4270 	str.w	r4, [r0, #624]	; 0x270
 8018cec:	e9c0 239a 	strd	r2, r3, [r0, #616]	; 0x268
 8018cf0:	9b02      	ldr	r3, [sp, #8]
 8018cf2:	f880 1200 	strb.w	r1, [r0, #512]	; 0x200
 8018cf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018cfa:	f8c0 3274 	str.w	r3, [r0, #628]	; 0x274
 8018cfe:	4770      	bx	lr

08018d00 <uxr_init_custom_transport>:
 8018d00:	b538      	push	{r3, r4, r5, lr}
 8018d02:	f8d0 3268 	ldr.w	r3, [r0, #616]	; 0x268
 8018d06:	b303      	cbz	r3, 8018d4a <uxr_init_custom_transport+0x4a>
 8018d08:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 8018d0c:	4604      	mov	r4, r0
 8018d0e:	b1e2      	cbz	r2, 8018d4a <uxr_init_custom_transport+0x4a>
 8018d10:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 8018d14:	b1ca      	cbz	r2, 8018d4a <uxr_init_custom_transport+0x4a>
 8018d16:	f8d0 2274 	ldr.w	r2, [r0, #628]	; 0x274
 8018d1a:	b1b2      	cbz	r2, 8018d4a <uxr_init_custom_transport+0x4a>
 8018d1c:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
 8018d20:	4798      	blx	r3
 8018d22:	4605      	mov	r5, r0
 8018d24:	b188      	cbz	r0, 8018d4a <uxr_init_custom_transport+0x4a>
 8018d26:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8018d2a:	b98b      	cbnz	r3, 8018d50 <uxr_init_custom_transport+0x50>
 8018d2c:	490b      	ldr	r1, [pc, #44]	; (8018d5c <uxr_init_custom_transport+0x5c>)
 8018d2e:	4b0c      	ldr	r3, [pc, #48]	; (8018d60 <uxr_init_custom_transport+0x60>)
 8018d30:	4a0c      	ldr	r2, [pc, #48]	; (8018d64 <uxr_init_custom_transport+0x64>)
 8018d32:	f8c4 3280 	str.w	r3, [r4, #640]	; 0x280
 8018d36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8018d3a:	e9c4 419e 	strd	r4, r1, [r4, #632]	; 0x278
 8018d3e:	f8c4 2284 	str.w	r2, [r4, #644]	; 0x284
 8018d42:	f8a4 3288 	strh.w	r3, [r4, #648]	; 0x288
 8018d46:	4628      	mov	r0, r5
 8018d48:	bd38      	pop	{r3, r4, r5, pc}
 8018d4a:	2500      	movs	r5, #0
 8018d4c:	4628      	mov	r0, r5
 8018d4e:	bd38      	pop	{r3, r4, r5, pc}
 8018d50:	2100      	movs	r1, #0
 8018d52:	f204 2002 	addw	r0, r4, #514	; 0x202
 8018d56:	f000 fe57 	bl	8019a08 <uxr_init_framing_io>
 8018d5a:	e7e7      	b.n	8018d2c <uxr_init_custom_transport+0x2c>
 8018d5c:	08018c91 	.word	0x08018c91
 8018d60:	08018bf9 	.word	0x08018bf9
 8018d64:	08018bed 	.word	0x08018bed

08018d68 <uxr_close_custom_transport>:
 8018d68:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 8018d6c:	4718      	bx	r3
 8018d6e:	bf00      	nop

08018d70 <uxr_init_input_best_effort_stream>:
 8018d70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018d74:	8003      	strh	r3, [r0, #0]
 8018d76:	4770      	bx	lr

08018d78 <uxr_reset_input_best_effort_stream>:
 8018d78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018d7c:	8003      	strh	r3, [r0, #0]
 8018d7e:	4770      	bx	lr

08018d80 <uxr_receive_best_effort_message>:
 8018d80:	b538      	push	{r3, r4, r5, lr}
 8018d82:	4604      	mov	r4, r0
 8018d84:	8800      	ldrh	r0, [r0, #0]
 8018d86:	460d      	mov	r5, r1
 8018d88:	f000 fe26 	bl	80199d8 <uxr_seq_num_cmp>
 8018d8c:	4603      	mov	r3, r0
 8018d8e:	2b00      	cmp	r3, #0
 8018d90:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8018d94:	bfb8      	it	lt
 8018d96:	8025      	strhlt	r5, [r4, #0]
 8018d98:	bd38      	pop	{r3, r4, r5, pc}
 8018d9a:	bf00      	nop

08018d9c <on_full_input_buffer>:
 8018d9c:	b570      	push	{r4, r5, r6, lr}
 8018d9e:	4605      	mov	r5, r0
 8018da0:	460c      	mov	r4, r1
 8018da2:	682b      	ldr	r3, [r5, #0]
 8018da4:	6809      	ldr	r1, [r1, #0]
 8018da6:	8920      	ldrh	r0, [r4, #8]
 8018da8:	6862      	ldr	r2, [r4, #4]
 8018daa:	fbb2 f2f0 	udiv	r2, r2, r0
 8018dae:	eba3 0c01 	sub.w	ip, r3, r1
 8018db2:	fbbc fcf2 	udiv	ip, ip, r2
 8018db6:	f10c 0c01 	add.w	ip, ip, #1
 8018dba:	fa1f f38c 	uxth.w	r3, ip
 8018dbe:	fbb3 f6f0 	udiv	r6, r3, r0
 8018dc2:	fb00 3316 	mls	r3, r0, r6, r3
 8018dc6:	b29b      	uxth	r3, r3
 8018dc8:	fb02 f303 	mul.w	r3, r2, r3
 8018dcc:	1d18      	adds	r0, r3, #4
 8018dce:	4408      	add	r0, r1
 8018dd0:	7d26      	ldrb	r6, [r4, #20]
 8018dd2:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8018dd6:	b116      	cbz	r6, 8018dde <on_full_input_buffer+0x42>
 8018dd8:	2600      	movs	r6, #0
 8018dda:	f840 6c04 	str.w	r6, [r0, #-4]
 8018dde:	2a03      	cmp	r2, #3
 8018de0:	d801      	bhi.n	8018de6 <on_full_input_buffer+0x4a>
 8018de2:	2001      	movs	r0, #1
 8018de4:	bd70      	pop	{r4, r5, r6, pc}
 8018de6:	3308      	adds	r3, #8
 8018de8:	4419      	add	r1, r3
 8018dea:	4628      	mov	r0, r5
 8018dec:	692b      	ldr	r3, [r5, #16]
 8018dee:	3a04      	subs	r2, #4
 8018df0:	f7fa fdd6 	bl	80139a0 <ucdr_init_buffer_origin>
 8018df4:	4628      	mov	r0, r5
 8018df6:	4903      	ldr	r1, [pc, #12]	; (8018e04 <on_full_input_buffer+0x68>)
 8018df8:	4622      	mov	r2, r4
 8018dfa:	f7fa fdad 	bl	8013958 <ucdr_set_on_full_buffer_callback>
 8018dfe:	2000      	movs	r0, #0
 8018e00:	bd70      	pop	{r4, r5, r6, pc}
 8018e02:	bf00      	nop
 8018e04:	08018d9d 	.word	0x08018d9d

08018e08 <uxr_init_input_reliable_stream>:
 8018e08:	b500      	push	{lr}
 8018e0a:	e9c0 1200 	strd	r1, r2, [r0]
 8018e0e:	f04f 0e00 	mov.w	lr, #0
 8018e12:	9a01      	ldr	r2, [sp, #4]
 8018e14:	8103      	strh	r3, [r0, #8]
 8018e16:	6102      	str	r2, [r0, #16]
 8018e18:	f880 e014 	strb.w	lr, [r0, #20]
 8018e1c:	b1d3      	cbz	r3, 8018e54 <uxr_init_input_reliable_stream+0x4c>
 8018e1e:	f8c1 e000 	str.w	lr, [r1]
 8018e22:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8018e26:	f1bc 0f01 	cmp.w	ip, #1
 8018e2a:	d913      	bls.n	8018e54 <uxr_init_input_reliable_stream+0x4c>
 8018e2c:	2301      	movs	r3, #1
 8018e2e:	fbb3 f1fc 	udiv	r1, r3, ip
 8018e32:	fb0c 3111 	mls	r1, ip, r1, r3
 8018e36:	b289      	uxth	r1, r1
 8018e38:	6842      	ldr	r2, [r0, #4]
 8018e3a:	fbb2 f2fc 	udiv	r2, r2, ip
 8018e3e:	fb01 f202 	mul.w	r2, r1, r2
 8018e42:	6801      	ldr	r1, [r0, #0]
 8018e44:	f841 e002 	str.w	lr, [r1, r2]
 8018e48:	3301      	adds	r3, #1
 8018e4a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8018e4e:	b29b      	uxth	r3, r3
 8018e50:	459c      	cmp	ip, r3
 8018e52:	d8ec      	bhi.n	8018e2e <uxr_init_input_reliable_stream+0x26>
 8018e54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018e58:	60c3      	str	r3, [r0, #12]
 8018e5a:	f85d fb04 	ldr.w	pc, [sp], #4
 8018e5e:	bf00      	nop

08018e60 <uxr_reset_input_reliable_stream>:
 8018e60:	8901      	ldrh	r1, [r0, #8]
 8018e62:	b1e9      	cbz	r1, 8018ea0 <uxr_reset_input_reliable_stream+0x40>
 8018e64:	f04f 0c00 	mov.w	ip, #0
 8018e68:	b500      	push	{lr}
 8018e6a:	4663      	mov	r3, ip
 8018e6c:	46e6      	mov	lr, ip
 8018e6e:	fbb3 f2f1 	udiv	r2, r3, r1
 8018e72:	fb01 3312 	mls	r3, r1, r2, r3
 8018e76:	b29b      	uxth	r3, r3
 8018e78:	6842      	ldr	r2, [r0, #4]
 8018e7a:	fbb2 f2f1 	udiv	r2, r2, r1
 8018e7e:	fb02 f303 	mul.w	r3, r2, r3
 8018e82:	6802      	ldr	r2, [r0, #0]
 8018e84:	f842 e003 	str.w	lr, [r2, r3]
 8018e88:	f10c 0c01 	add.w	ip, ip, #1
 8018e8c:	8901      	ldrh	r1, [r0, #8]
 8018e8e:	fa1f f38c 	uxth.w	r3, ip
 8018e92:	4299      	cmp	r1, r3
 8018e94:	d8eb      	bhi.n	8018e6e <uxr_reset_input_reliable_stream+0xe>
 8018e96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018e9a:	60c3      	str	r3, [r0, #12]
 8018e9c:	f85d fb04 	ldr.w	pc, [sp], #4
 8018ea0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018ea4:	60c3      	str	r3, [r0, #12]
 8018ea6:	4770      	bx	lr

08018ea8 <uxr_receive_reliable_message>:
 8018ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018eac:	4604      	mov	r4, r0
 8018eae:	460d      	mov	r5, r1
 8018eb0:	8901      	ldrh	r1, [r0, #8]
 8018eb2:	8980      	ldrh	r0, [r0, #12]
 8018eb4:	4690      	mov	r8, r2
 8018eb6:	461f      	mov	r7, r3
 8018eb8:	f000 fd86 	bl	80199c8 <uxr_seq_num_add>
 8018ebc:	4629      	mov	r1, r5
 8018ebe:	4606      	mov	r6, r0
 8018ec0:	89a0      	ldrh	r0, [r4, #12]
 8018ec2:	f000 fd89 	bl	80199d8 <uxr_seq_num_cmp>
 8018ec6:	2800      	cmp	r0, #0
 8018ec8:	db0a      	blt.n	8018ee0 <uxr_receive_reliable_message+0x38>
 8018eca:	2600      	movs	r6, #0
 8018ecc:	89e0      	ldrh	r0, [r4, #14]
 8018ece:	4629      	mov	r1, r5
 8018ed0:	f000 fd82 	bl	80199d8 <uxr_seq_num_cmp>
 8018ed4:	2800      	cmp	r0, #0
 8018ed6:	da00      	bge.n	8018eda <uxr_receive_reliable_message+0x32>
 8018ed8:	81e5      	strh	r5, [r4, #14]
 8018eda:	4630      	mov	r0, r6
 8018edc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018ee0:	4630      	mov	r0, r6
 8018ee2:	4629      	mov	r1, r5
 8018ee4:	f000 fd78 	bl	80199d8 <uxr_seq_num_cmp>
 8018ee8:	2800      	cmp	r0, #0
 8018eea:	dbee      	blt.n	8018eca <uxr_receive_reliable_message+0x22>
 8018eec:	6923      	ldr	r3, [r4, #16]
 8018eee:	4640      	mov	r0, r8
 8018ef0:	4798      	blx	r3
 8018ef2:	2101      	movs	r1, #1
 8018ef4:	4681      	mov	r9, r0
 8018ef6:	89a0      	ldrh	r0, [r4, #12]
 8018ef8:	f000 fd66 	bl	80199c8 <uxr_seq_num_add>
 8018efc:	f1b9 0f00 	cmp.w	r9, #0
 8018f00:	d101      	bne.n	8018f06 <uxr_receive_reliable_message+0x5e>
 8018f02:	4285      	cmp	r5, r0
 8018f04:	d047      	beq.n	8018f96 <uxr_receive_reliable_message+0xee>
 8018f06:	8922      	ldrh	r2, [r4, #8]
 8018f08:	fbb5 f0f2 	udiv	r0, r5, r2
 8018f0c:	fb02 5010 	mls	r0, r2, r0, r5
 8018f10:	b280      	uxth	r0, r0
 8018f12:	6863      	ldr	r3, [r4, #4]
 8018f14:	fbb3 f3f2 	udiv	r3, r3, r2
 8018f18:	fb00 f303 	mul.w	r3, r0, r3
 8018f1c:	6820      	ldr	r0, [r4, #0]
 8018f1e:	3304      	adds	r3, #4
 8018f20:	4418      	add	r0, r3
 8018f22:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8018f26:	2b00      	cmp	r3, #0
 8018f28:	d1cf      	bne.n	8018eca <uxr_receive_reliable_message+0x22>
 8018f2a:	4641      	mov	r1, r8
 8018f2c:	463a      	mov	r2, r7
 8018f2e:	f002 f8cb 	bl	801b0c8 <memcpy>
 8018f32:	8921      	ldrh	r1, [r4, #8]
 8018f34:	fbb5 f2f1 	udiv	r2, r5, r1
 8018f38:	fb01 5212 	mls	r2, r1, r2, r5
 8018f3c:	b292      	uxth	r2, r2
 8018f3e:	6863      	ldr	r3, [r4, #4]
 8018f40:	fbb3 f3f1 	udiv	r3, r3, r1
 8018f44:	fb02 f303 	mul.w	r3, r2, r3
 8018f48:	6822      	ldr	r2, [r4, #0]
 8018f4a:	50d7      	str	r7, [r2, r3]
 8018f4c:	9a08      	ldr	r2, [sp, #32]
 8018f4e:	2301      	movs	r3, #1
 8018f50:	7013      	strb	r3, [r2, #0]
 8018f52:	f1b9 0f00 	cmp.w	r9, #0
 8018f56:	d0b8      	beq.n	8018eca <uxr_receive_reliable_message+0x22>
 8018f58:	89a6      	ldrh	r6, [r4, #12]
 8018f5a:	4630      	mov	r0, r6
 8018f5c:	2101      	movs	r1, #1
 8018f5e:	f000 fd33 	bl	80199c8 <uxr_seq_num_add>
 8018f62:	8922      	ldrh	r2, [r4, #8]
 8018f64:	6863      	ldr	r3, [r4, #4]
 8018f66:	fbb3 f3f2 	udiv	r3, r3, r2
 8018f6a:	4606      	mov	r6, r0
 8018f6c:	fbb0 f0f2 	udiv	r0, r0, r2
 8018f70:	fb02 6010 	mls	r0, r2, r0, r6
 8018f74:	b280      	uxth	r0, r0
 8018f76:	fb00 f303 	mul.w	r3, r0, r3
 8018f7a:	6820      	ldr	r0, [r4, #0]
 8018f7c:	3304      	adds	r3, #4
 8018f7e:	4418      	add	r0, r3
 8018f80:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8018f84:	2b00      	cmp	r3, #0
 8018f86:	d0a0      	beq.n	8018eca <uxr_receive_reliable_message+0x22>
 8018f88:	6923      	ldr	r3, [r4, #16]
 8018f8a:	4798      	blx	r3
 8018f8c:	2802      	cmp	r0, #2
 8018f8e:	d008      	beq.n	8018fa2 <uxr_receive_reliable_message+0xfa>
 8018f90:	2801      	cmp	r0, #1
 8018f92:	d0e2      	beq.n	8018f5a <uxr_receive_reliable_message+0xb2>
 8018f94:	e799      	b.n	8018eca <uxr_receive_reliable_message+0x22>
 8018f96:	9b08      	ldr	r3, [sp, #32]
 8018f98:	81a5      	strh	r5, [r4, #12]
 8018f9a:	2601      	movs	r6, #1
 8018f9c:	f883 9000 	strb.w	r9, [r3]
 8018fa0:	e794      	b.n	8018ecc <uxr_receive_reliable_message+0x24>
 8018fa2:	2601      	movs	r6, #1
 8018fa4:	e792      	b.n	8018ecc <uxr_receive_reliable_message+0x24>
 8018fa6:	bf00      	nop

08018fa8 <uxr_next_input_reliable_buffer_available>:
 8018fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018fac:	4604      	mov	r4, r0
 8018fae:	460f      	mov	r7, r1
 8018fb0:	8980      	ldrh	r0, [r0, #12]
 8018fb2:	2101      	movs	r1, #1
 8018fb4:	4690      	mov	r8, r2
 8018fb6:	f000 fd07 	bl	80199c8 <uxr_seq_num_add>
 8018fba:	8922      	ldrh	r2, [r4, #8]
 8018fbc:	fbb0 f6f2 	udiv	r6, r0, r2
 8018fc0:	fb02 0616 	mls	r6, r2, r6, r0
 8018fc4:	b2b6      	uxth	r6, r6
 8018fc6:	6863      	ldr	r3, [r4, #4]
 8018fc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8018fcc:	fb06 f303 	mul.w	r3, r6, r3
 8018fd0:	6826      	ldr	r6, [r4, #0]
 8018fd2:	3304      	adds	r3, #4
 8018fd4:	441e      	add	r6, r3
 8018fd6:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8018fda:	f1b9 0f00 	cmp.w	r9, #0
 8018fde:	d023      	beq.n	8019028 <uxr_next_input_reliable_buffer_available+0x80>
 8018fe0:	6923      	ldr	r3, [r4, #16]
 8018fe2:	4605      	mov	r5, r0
 8018fe4:	4630      	mov	r0, r6
 8018fe6:	4798      	blx	r3
 8018fe8:	4682      	mov	sl, r0
 8018fea:	b300      	cbz	r0, 801902e <uxr_next_input_reliable_buffer_available+0x86>
 8018fec:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8018ff0:	2101      	movs	r1, #1
 8018ff2:	4650      	mov	r0, sl
 8018ff4:	f000 fce8 	bl	80199c8 <uxr_seq_num_add>
 8018ff8:	8921      	ldrh	r1, [r4, #8]
 8018ffa:	fbb0 f2f1 	udiv	r2, r0, r1
 8018ffe:	4682      	mov	sl, r0
 8019000:	fb01 0212 	mls	r2, r1, r2, r0
 8019004:	e9d4 0300 	ldrd	r0, r3, [r4]
 8019008:	b292      	uxth	r2, r2
 801900a:	fbb3 f3f1 	udiv	r3, r3, r1
 801900e:	fb02 f303 	mul.w	r3, r2, r3
 8019012:	3304      	adds	r3, #4
 8019014:	4418      	add	r0, r3
 8019016:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801901a:	b12b      	cbz	r3, 8019028 <uxr_next_input_reliable_buffer_available+0x80>
 801901c:	6923      	ldr	r3, [r4, #16]
 801901e:	4798      	blx	r3
 8019020:	2802      	cmp	r0, #2
 8019022:	d01b      	beq.n	801905c <uxr_next_input_reliable_buffer_available+0xb4>
 8019024:	2801      	cmp	r0, #1
 8019026:	d0e3      	beq.n	8018ff0 <uxr_next_input_reliable_buffer_available+0x48>
 8019028:	2000      	movs	r0, #0
 801902a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801902e:	464a      	mov	r2, r9
 8019030:	4631      	mov	r1, r6
 8019032:	4638      	mov	r0, r7
 8019034:	f7fa fcbc 	bl	80139b0 <ucdr_init_buffer>
 8019038:	8921      	ldrh	r1, [r4, #8]
 801903a:	fbb5 f2f1 	udiv	r2, r5, r1
 801903e:	fb01 5212 	mls	r2, r1, r2, r5
 8019042:	b292      	uxth	r2, r2
 8019044:	6863      	ldr	r3, [r4, #4]
 8019046:	fbb3 f3f1 	udiv	r3, r3, r1
 801904a:	fb02 f303 	mul.w	r3, r2, r3
 801904e:	6822      	ldr	r2, [r4, #0]
 8019050:	f842 a003 	str.w	sl, [r2, r3]
 8019054:	2001      	movs	r0, #1
 8019056:	81a5      	strh	r5, [r4, #12]
 8019058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801905c:	8920      	ldrh	r0, [r4, #8]
 801905e:	fbb5 f3f0 	udiv	r3, r5, r0
 8019062:	fb00 5513 	mls	r5, r0, r3, r5
 8019066:	b2ad      	uxth	r5, r5
 8019068:	6863      	ldr	r3, [r4, #4]
 801906a:	fbb3 f3f0 	udiv	r3, r3, r0
 801906e:	fb03 f505 	mul.w	r5, r3, r5
 8019072:	6823      	ldr	r3, [r4, #0]
 8019074:	2000      	movs	r0, #0
 8019076:	5158      	str	r0, [r3, r5]
 8019078:	eb06 0108 	add.w	r1, r6, r8
 801907c:	eba9 0208 	sub.w	r2, r9, r8
 8019080:	4638      	mov	r0, r7
 8019082:	f7fa fc95 	bl	80139b0 <ucdr_init_buffer>
 8019086:	4638      	mov	r0, r7
 8019088:	4903      	ldr	r1, [pc, #12]	; (8019098 <uxr_next_input_reliable_buffer_available+0xf0>)
 801908a:	4622      	mov	r2, r4
 801908c:	f7fa fc64 	bl	8013958 <ucdr_set_on_full_buffer_callback>
 8019090:	f8a4 a00c 	strh.w	sl, [r4, #12]
 8019094:	2001      	movs	r0, #1
 8019096:	e7c8      	b.n	801902a <uxr_next_input_reliable_buffer_available+0x82>
 8019098:	08018d9d 	.word	0x08018d9d

0801909c <uxr_process_heartbeat>:
 801909c:	b538      	push	{r3, r4, r5, lr}
 801909e:	4611      	mov	r1, r2
 80190a0:	4604      	mov	r4, r0
 80190a2:	89c0      	ldrh	r0, [r0, #14]
 80190a4:	4615      	mov	r5, r2
 80190a6:	f000 fc97 	bl	80199d8 <uxr_seq_num_cmp>
 80190aa:	2800      	cmp	r0, #0
 80190ac:	bfb8      	it	lt
 80190ae:	81e5      	strhlt	r5, [r4, #14]
 80190b0:	bd38      	pop	{r3, r4, r5, pc}
 80190b2:	bf00      	nop

080190b4 <uxr_compute_acknack>:
 80190b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80190b8:	8903      	ldrh	r3, [r0, #8]
 80190ba:	8985      	ldrh	r5, [r0, #12]
 80190bc:	4604      	mov	r4, r0
 80190be:	460e      	mov	r6, r1
 80190c0:	b1d3      	cbz	r3, 80190f8 <uxr_compute_acknack+0x44>
 80190c2:	4628      	mov	r0, r5
 80190c4:	2701      	movs	r7, #1
 80190c6:	e003      	b.n	80190d0 <uxr_compute_acknack+0x1c>
 80190c8:	4567      	cmp	r7, ip
 80190ca:	d215      	bcs.n	80190f8 <uxr_compute_acknack+0x44>
 80190cc:	89a0      	ldrh	r0, [r4, #12]
 80190ce:	3701      	adds	r7, #1
 80190d0:	b2b9      	uxth	r1, r7
 80190d2:	f000 fc79 	bl	80199c8 <uxr_seq_num_add>
 80190d6:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80190da:	fbb0 f3fc 	udiv	r3, r0, ip
 80190de:	fb0c 0313 	mls	r3, ip, r3, r0
 80190e2:	b29a      	uxth	r2, r3
 80190e4:	e9d4 1300 	ldrd	r1, r3, [r4]
 80190e8:	fbb3 f3fc 	udiv	r3, r3, ip
 80190ec:	fb02 f303 	mul.w	r3, r2, r3
 80190f0:	58cb      	ldr	r3, [r1, r3]
 80190f2:	2b00      	cmp	r3, #0
 80190f4:	d1e8      	bne.n	80190c8 <uxr_compute_acknack+0x14>
 80190f6:	4605      	mov	r5, r0
 80190f8:	8035      	strh	r5, [r6, #0]
 80190fa:	2101      	movs	r1, #1
 80190fc:	4628      	mov	r0, r5
 80190fe:	89e7      	ldrh	r7, [r4, #14]
 8019100:	f000 fc66 	bl	80199d0 <uxr_seq_num_sub>
 8019104:	4601      	mov	r1, r0
 8019106:	4638      	mov	r0, r7
 8019108:	f000 fc62 	bl	80199d0 <uxr_seq_num_sub>
 801910c:	4605      	mov	r5, r0
 801910e:	b318      	cbz	r0, 8019158 <uxr_compute_acknack+0xa4>
 8019110:	f04f 0900 	mov.w	r9, #0
 8019114:	464f      	mov	r7, r9
 8019116:	f04f 0801 	mov.w	r8, #1
 801911a:	fa1f f189 	uxth.w	r1, r9
 801911e:	8830      	ldrh	r0, [r6, #0]
 8019120:	f000 fc52 	bl	80199c8 <uxr_seq_num_add>
 8019124:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019128:	fbb0 f3fc 	udiv	r3, r0, ip
 801912c:	e9d4 1200 	ldrd	r1, r2, [r4]
 8019130:	fb03 001c 	mls	r0, r3, ip, r0
 8019134:	b283      	uxth	r3, r0
 8019136:	fbb2 f2fc 	udiv	r2, r2, ip
 801913a:	fb02 f303 	mul.w	r3, r2, r3
 801913e:	fa08 f209 	lsl.w	r2, r8, r9
 8019142:	58cb      	ldr	r3, [r1, r3]
 8019144:	f109 0901 	add.w	r9, r9, #1
 8019148:	b90b      	cbnz	r3, 801914e <uxr_compute_acknack+0x9a>
 801914a:	4317      	orrs	r7, r2
 801914c:	b2bf      	uxth	r7, r7
 801914e:	454d      	cmp	r5, r9
 8019150:	d1e3      	bne.n	801911a <uxr_compute_acknack+0x66>
 8019152:	4638      	mov	r0, r7
 8019154:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019158:	4607      	mov	r7, r0
 801915a:	4638      	mov	r0, r7
 801915c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08019160 <uxr_init_output_best_effort_stream>:
 8019160:	f64f 7cff 	movw	ip, #65535	; 0xffff
 8019164:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8019168:	6001      	str	r1, [r0, #0]
 801916a:	7303      	strb	r3, [r0, #12]
 801916c:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8019170:	4770      	bx	lr
 8019172:	bf00      	nop

08019174 <uxr_reset_output_best_effort_stream>:
 8019174:	7b02      	ldrb	r2, [r0, #12]
 8019176:	6042      	str	r2, [r0, #4]
 8019178:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801917c:	81c3      	strh	r3, [r0, #14]
 801917e:	4770      	bx	lr

08019180 <uxr_prepare_best_effort_buffer_to_write>:
 8019180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019182:	4604      	mov	r4, r0
 8019184:	b083      	sub	sp, #12
 8019186:	6840      	ldr	r0, [r0, #4]
 8019188:	460d      	mov	r5, r1
 801918a:	4616      	mov	r6, r2
 801918c:	f7fc f85e 	bl	801524c <uxr_submessage_padding>
 8019190:	6863      	ldr	r3, [r4, #4]
 8019192:	4418      	add	r0, r3
 8019194:	68a3      	ldr	r3, [r4, #8]
 8019196:	1942      	adds	r2, r0, r5
 8019198:	4293      	cmp	r3, r2
 801919a:	bf2c      	ite	cs
 801919c:	2701      	movcs	r7, #1
 801919e:	2700      	movcc	r7, #0
 80191a0:	d202      	bcs.n	80191a8 <uxr_prepare_best_effort_buffer_to_write+0x28>
 80191a2:	4638      	mov	r0, r7
 80191a4:	b003      	add	sp, #12
 80191a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80191a8:	9000      	str	r0, [sp, #0]
 80191aa:	6821      	ldr	r1, [r4, #0]
 80191ac:	4630      	mov	r0, r6
 80191ae:	2300      	movs	r3, #0
 80191b0:	f7fa fbec 	bl	801398c <ucdr_init_buffer_origin_offset>
 80191b4:	6861      	ldr	r1, [r4, #4]
 80191b6:	4638      	mov	r0, r7
 80191b8:	4429      	add	r1, r5
 80191ba:	6061      	str	r1, [r4, #4]
 80191bc:	b003      	add	sp, #12
 80191be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080191c0 <uxr_prepare_best_effort_buffer_to_send>:
 80191c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80191c4:	4604      	mov	r4, r0
 80191c6:	461d      	mov	r5, r3
 80191c8:	6840      	ldr	r0, [r0, #4]
 80191ca:	7b23      	ldrb	r3, [r4, #12]
 80191cc:	4298      	cmp	r0, r3
 80191ce:	bf8c      	ite	hi
 80191d0:	2601      	movhi	r6, #1
 80191d2:	2600      	movls	r6, #0
 80191d4:	d802      	bhi.n	80191dc <uxr_prepare_best_effort_buffer_to_send+0x1c>
 80191d6:	4630      	mov	r0, r6
 80191d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80191dc:	4688      	mov	r8, r1
 80191de:	89e0      	ldrh	r0, [r4, #14]
 80191e0:	2101      	movs	r1, #1
 80191e2:	4617      	mov	r7, r2
 80191e4:	f000 fbf0 	bl	80199c8 <uxr_seq_num_add>
 80191e8:	6823      	ldr	r3, [r4, #0]
 80191ea:	81e0      	strh	r0, [r4, #14]
 80191ec:	8028      	strh	r0, [r5, #0]
 80191ee:	f8c8 3000 	str.w	r3, [r8]
 80191f2:	6863      	ldr	r3, [r4, #4]
 80191f4:	603b      	str	r3, [r7, #0]
 80191f6:	7b23      	ldrb	r3, [r4, #12]
 80191f8:	6063      	str	r3, [r4, #4]
 80191fa:	4630      	mov	r0, r6
 80191fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08019200 <on_full_output_buffer>:
 8019200:	b538      	push	{r3, r4, r5, lr}
 8019202:	6802      	ldr	r2, [r0, #0]
 8019204:	460c      	mov	r4, r1
 8019206:	6809      	ldr	r1, [r1, #0]
 8019208:	8923      	ldrh	r3, [r4, #8]
 801920a:	eba2 0c01 	sub.w	ip, r2, r1
 801920e:	6862      	ldr	r2, [r4, #4]
 8019210:	fbb2 f2f3 	udiv	r2, r2, r3
 8019214:	fbbc fcf2 	udiv	ip, ip, r2
 8019218:	f10c 0c01 	add.w	ip, ip, #1
 801921c:	fa1f fc8c 	uxth.w	ip, ip
 8019220:	fbbc fef3 	udiv	lr, ip, r3
 8019224:	fb03 c31e 	mls	r3, r3, lr, ip
 8019228:	b29b      	uxth	r3, r3
 801922a:	fb02 f303 	mul.w	r3, r2, r3
 801922e:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8019232:	58ca      	ldr	r2, [r1, r3]
 8019234:	4463      	add	r3, ip
 8019236:	eba2 020c 	sub.w	r2, r2, ip
 801923a:	3308      	adds	r3, #8
 801923c:	4605      	mov	r5, r0
 801923e:	4419      	add	r1, r3
 8019240:	3a04      	subs	r2, #4
 8019242:	6903      	ldr	r3, [r0, #16]
 8019244:	f7fa fbac 	bl	80139a0 <ucdr_init_buffer_origin>
 8019248:	4628      	mov	r0, r5
 801924a:	4903      	ldr	r1, [pc, #12]	; (8019258 <on_full_output_buffer+0x58>)
 801924c:	4622      	mov	r2, r4
 801924e:	f7fa fb83 	bl	8013958 <ucdr_set_on_full_buffer_callback>
 8019252:	2000      	movs	r0, #0
 8019254:	bd38      	pop	{r3, r4, r5, pc}
 8019256:	bf00      	nop
 8019258:	08019201 	.word	0x08019201

0801925c <uxr_init_output_reliable_stream>:
 801925c:	b410      	push	{r4}
 801925e:	f89d c004 	ldrb.w	ip, [sp, #4]
 8019262:	8103      	strh	r3, [r0, #8]
 8019264:	e9c0 1200 	strd	r1, r2, [r0]
 8019268:	f880 c00c 	strb.w	ip, [r0, #12]
 801926c:	b1d3      	cbz	r3, 80192a4 <uxr_init_output_reliable_stream+0x48>
 801926e:	f8c1 c000 	str.w	ip, [r1]
 8019272:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019276:	f1bc 0f01 	cmp.w	ip, #1
 801927a:	d913      	bls.n	80192a4 <uxr_init_output_reliable_stream+0x48>
 801927c:	2301      	movs	r3, #1
 801927e:	fbb3 f1fc 	udiv	r1, r3, ip
 8019282:	fb0c 3111 	mls	r1, ip, r1, r3
 8019286:	b289      	uxth	r1, r1
 8019288:	6842      	ldr	r2, [r0, #4]
 801928a:	6804      	ldr	r4, [r0, #0]
 801928c:	fbb2 f2fc 	udiv	r2, r2, ip
 8019290:	fb01 f202 	mul.w	r2, r1, r2
 8019294:	7b01      	ldrb	r1, [r0, #12]
 8019296:	50a1      	str	r1, [r4, r2]
 8019298:	3301      	adds	r3, #1
 801929a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801929e:	b29b      	uxth	r3, r3
 80192a0:	459c      	cmp	ip, r3
 80192a2:	d8ec      	bhi.n	801927e <uxr_init_output_reliable_stream+0x22>
 80192a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80192a8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80192ac:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80192b0:	4905      	ldr	r1, [pc, #20]	; (80192c8 <uxr_init_output_reliable_stream+0x6c>)
 80192b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80192b6:	f8c0 100e 	str.w	r1, [r0, #14]
 80192ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80192be:	2300      	movs	r3, #0
 80192c0:	8242      	strh	r2, [r0, #18]
 80192c2:	8403      	strh	r3, [r0, #32]
 80192c4:	4770      	bx	lr
 80192c6:	bf00      	nop
 80192c8:	ffff0000 	.word	0xffff0000

080192cc <uxr_reset_output_reliable_stream>:
 80192cc:	8901      	ldrh	r1, [r0, #8]
 80192ce:	b1b1      	cbz	r1, 80192fe <uxr_reset_output_reliable_stream+0x32>
 80192d0:	f04f 0c00 	mov.w	ip, #0
 80192d4:	4663      	mov	r3, ip
 80192d6:	fbb3 f2f1 	udiv	r2, r3, r1
 80192da:	fb01 3312 	mls	r3, r1, r2, r3
 80192de:	b29b      	uxth	r3, r3
 80192e0:	6842      	ldr	r2, [r0, #4]
 80192e2:	fbb2 f2f1 	udiv	r2, r2, r1
 80192e6:	6801      	ldr	r1, [r0, #0]
 80192e8:	fb02 f303 	mul.w	r3, r2, r3
 80192ec:	7b02      	ldrb	r2, [r0, #12]
 80192ee:	50ca      	str	r2, [r1, r3]
 80192f0:	f10c 0c01 	add.w	ip, ip, #1
 80192f4:	8901      	ldrh	r1, [r0, #8]
 80192f6:	fa1f f38c 	uxth.w	r3, ip
 80192fa:	4299      	cmp	r1, r3
 80192fc:	d8eb      	bhi.n	80192d6 <uxr_reset_output_reliable_stream+0xa>
 80192fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019302:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8019306:	e9c0 2306 	strd	r2, r3, [r0, #24]
 801930a:	4904      	ldr	r1, [pc, #16]	; (801931c <uxr_reset_output_reliable_stream+0x50>)
 801930c:	f8c0 100e 	str.w	r1, [r0, #14]
 8019310:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8019314:	2300      	movs	r3, #0
 8019316:	8242      	strh	r2, [r0, #18]
 8019318:	8403      	strh	r3, [r0, #32]
 801931a:	4770      	bx	lr
 801931c:	ffff0000 	.word	0xffff0000

08019320 <uxr_prepare_reliable_buffer_to_write>:
 8019320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019324:	4604      	mov	r4, r0
 8019326:	8900      	ldrh	r0, [r0, #8]
 8019328:	89e5      	ldrh	r5, [r4, #14]
 801932a:	fbb5 f3f0 	udiv	r3, r5, r0
 801932e:	b091      	sub	sp, #68	; 0x44
 8019330:	fb00 5313 	mls	r3, r0, r3, r5
 8019334:	b29b      	uxth	r3, r3
 8019336:	9205      	str	r2, [sp, #20]
 8019338:	6862      	ldr	r2, [r4, #4]
 801933a:	fbb2 f0f0 	udiv	r0, r2, r0
 801933e:	6822      	ldr	r2, [r4, #0]
 8019340:	9006      	str	r0, [sp, #24]
 8019342:	fb00 f303 	mul.w	r3, r0, r3
 8019346:	3304      	adds	r3, #4
 8019348:	18d3      	adds	r3, r2, r3
 801934a:	4689      	mov	r9, r1
 801934c:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8019350:	9304      	str	r3, [sp, #16]
 8019352:	f1a0 0804 	sub.w	r8, r0, #4
 8019356:	2104      	movs	r1, #4
 8019358:	4630      	mov	r0, r6
 801935a:	f7fa fb2d 	bl	80139b8 <ucdr_alignment>
 801935e:	1833      	adds	r3, r6, r0
 8019360:	eb03 0609 	add.w	r6, r3, r9
 8019364:	4546      	cmp	r6, r8
 8019366:	9303      	str	r3, [sp, #12]
 8019368:	f240 80d6 	bls.w	8019518 <uxr_prepare_reliable_buffer_to_write+0x1f8>
 801936c:	7b26      	ldrb	r6, [r4, #12]
 801936e:	eb06 0309 	add.w	r3, r6, r9
 8019372:	4543      	cmp	r3, r8
 8019374:	f240 80bd 	bls.w	80194f2 <uxr_prepare_reliable_buffer_to_write+0x1d2>
 8019378:	9b03      	ldr	r3, [sp, #12]
 801937a:	3304      	adds	r3, #4
 801937c:	4543      	cmp	r3, r8
 801937e:	f080 810d 	bcs.w	801959c <uxr_prepare_reliable_buffer_to_write+0x27c>
 8019382:	8920      	ldrh	r0, [r4, #8]
 8019384:	2800      	cmp	r0, #0
 8019386:	f000 8122 	beq.w	80195ce <uxr_prepare_reliable_buffer_to_write+0x2ae>
 801938a:	2100      	movs	r1, #0
 801938c:	6827      	ldr	r7, [r4, #0]
 801938e:	6862      	ldr	r2, [r4, #4]
 8019390:	fbb2 fef0 	udiv	lr, r2, r0
 8019394:	468c      	mov	ip, r1
 8019396:	460b      	mov	r3, r1
 8019398:	fbb3 f2f0 	udiv	r2, r3, r0
 801939c:	fb00 3312 	mls	r3, r0, r2, r3
 80193a0:	b29b      	uxth	r3, r3
 80193a2:	fb0e f303 	mul.w	r3, lr, r3
 80193a6:	3101      	adds	r1, #1
 80193a8:	58fa      	ldr	r2, [r7, r3]
 80193aa:	4296      	cmp	r6, r2
 80193ac:	bf08      	it	eq
 80193ae:	f10c 0c01 	addeq.w	ip, ip, #1
 80193b2:	b28b      	uxth	r3, r1
 80193b4:	bf08      	it	eq
 80193b6:	fa1f fc8c 	uxtheq.w	ip, ip
 80193ba:	4283      	cmp	r3, r0
 80193bc:	d3ec      	bcc.n	8019398 <uxr_prepare_reliable_buffer_to_write+0x78>
 80193be:	9b03      	ldr	r3, [sp, #12]
 80193c0:	f1a8 0704 	sub.w	r7, r8, #4
 80193c4:	b2bf      	uxth	r7, r7
 80193c6:	1bbe      	subs	r6, r7, r6
 80193c8:	1aff      	subs	r7, r7, r3
 80193ca:	b2bf      	uxth	r7, r7
 80193cc:	b2b6      	uxth	r6, r6
 80193ce:	eba9 0907 	sub.w	r9, r9, r7
 80193d2:	fbb9 faf6 	udiv	sl, r9, r6
 80193d6:	fb06 911a 	mls	r1, r6, sl, r9
 80193da:	9607      	str	r6, [sp, #28]
 80193dc:	2900      	cmp	r1, #0
 80193de:	f040 80bc 	bne.w	801955a <uxr_prepare_reliable_buffer_to_write+0x23a>
 80193e2:	fa1f fa8a 	uxth.w	sl, sl
 80193e6:	45e2      	cmp	sl, ip
 80193e8:	f200 8092 	bhi.w	8019510 <uxr_prepare_reliable_buffer_to_write+0x1f0>
 80193ec:	f10d 0b20 	add.w	fp, sp, #32
 80193f0:	f1ba 0f00 	cmp.w	sl, #0
 80193f4:	d03a      	beq.n	801946c <uxr_prepare_reliable_buffer_to_write+0x14c>
 80193f6:	f04f 0900 	mov.w	r9, #0
 80193fa:	f10d 0b20 	add.w	fp, sp, #32
 80193fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8019402:	fbb5 fcf0 	udiv	ip, r5, r0
 8019406:	fb00 511c 	mls	r1, r0, ip, r5
 801940a:	fa1f fc81 	uxth.w	ip, r1
 801940e:	fbb3 f1f0 	udiv	r1, r3, r0
 8019412:	fb0c f101 	mul.w	r1, ip, r1
 8019416:	3104      	adds	r1, #4
 8019418:	4411      	add	r1, r2
 801941a:	4658      	mov	r0, fp
 801941c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019420:	9300      	str	r3, [sp, #0]
 8019422:	4642      	mov	r2, r8
 8019424:	2300      	movs	r3, #0
 8019426:	f7fa fab1 	bl	801398c <ucdr_init_buffer_origin_offset>
 801942a:	463a      	mov	r2, r7
 801942c:	2300      	movs	r3, #0
 801942e:	210d      	movs	r1, #13
 8019430:	4658      	mov	r0, fp
 8019432:	f7fb fecb 	bl	80151cc <uxr_buffer_submessage_header>
 8019436:	8921      	ldrh	r1, [r4, #8]
 8019438:	fbb5 f2f1 	udiv	r2, r5, r1
 801943c:	fb01 5212 	mls	r2, r1, r2, r5
 8019440:	b292      	uxth	r2, r2
 8019442:	6863      	ldr	r3, [r4, #4]
 8019444:	fbb3 f3f1 	udiv	r3, r3, r1
 8019448:	fb02 f303 	mul.w	r3, r2, r3
 801944c:	6822      	ldr	r2, [r4, #0]
 801944e:	4628      	mov	r0, r5
 8019450:	f842 8003 	str.w	r8, [r2, r3]
 8019454:	2101      	movs	r1, #1
 8019456:	f000 fab7 	bl	80199c8 <uxr_seq_num_add>
 801945a:	f109 0901 	add.w	r9, r9, #1
 801945e:	fa1f f389 	uxth.w	r3, r9
 8019462:	459a      	cmp	sl, r3
 8019464:	4605      	mov	r5, r0
 8019466:	4637      	mov	r7, r6
 8019468:	8920      	ldrh	r0, [r4, #8]
 801946a:	d8c8      	bhi.n	80193fe <uxr_prepare_reliable_buffer_to_write+0xde>
 801946c:	fbb5 f1f0 	udiv	r1, r5, r0
 8019470:	fb00 5111 	mls	r1, r0, r1, r5
 8019474:	b28e      	uxth	r6, r1
 8019476:	6863      	ldr	r3, [r4, #4]
 8019478:	fbb3 f1f0 	udiv	r1, r3, r0
 801947c:	6823      	ldr	r3, [r4, #0]
 801947e:	fb06 f101 	mul.w	r1, r6, r1
 8019482:	3104      	adds	r1, #4
 8019484:	4419      	add	r1, r3
 8019486:	4642      	mov	r2, r8
 8019488:	f851 0c04 	ldr.w	r0, [r1, #-4]
 801948c:	9000      	str	r0, [sp, #0]
 801948e:	2300      	movs	r3, #0
 8019490:	4658      	mov	r0, fp
 8019492:	f7fa fa7b 	bl	801398c <ucdr_init_buffer_origin_offset>
 8019496:	9e07      	ldr	r6, [sp, #28]
 8019498:	4658      	mov	r0, fp
 801949a:	b2b2      	uxth	r2, r6
 801949c:	2302      	movs	r3, #2
 801949e:	210d      	movs	r1, #13
 80194a0:	f7fb fe94 	bl	80151cc <uxr_buffer_submessage_header>
 80194a4:	9b06      	ldr	r3, [sp, #24]
 80194a6:	7b20      	ldrb	r0, [r4, #12]
 80194a8:	8927      	ldrh	r7, [r4, #8]
 80194aa:	f1a3 0208 	sub.w	r2, r3, #8
 80194ae:	9b03      	ldr	r3, [sp, #12]
 80194b0:	3004      	adds	r0, #4
 80194b2:	1ad2      	subs	r2, r2, r3
 80194b4:	1d19      	adds	r1, r3, #4
 80194b6:	9b04      	ldr	r3, [sp, #16]
 80194b8:	4430      	add	r0, r6
 80194ba:	fbb5 f6f7 	udiv	r6, r5, r7
 80194be:	fb07 5616 	mls	r6, r7, r6, r5
 80194c2:	440b      	add	r3, r1
 80194c4:	b2b6      	uxth	r6, r6
 80194c6:	4619      	mov	r1, r3
 80194c8:	6863      	ldr	r3, [r4, #4]
 80194ca:	fbb3 f3f7 	udiv	r3, r3, r7
 80194ce:	fb06 f303 	mul.w	r3, r6, r3
 80194d2:	6826      	ldr	r6, [r4, #0]
 80194d4:	50f0      	str	r0, [r6, r3]
 80194d6:	9e05      	ldr	r6, [sp, #20]
 80194d8:	4630      	mov	r0, r6
 80194da:	f7fa fa69 	bl	80139b0 <ucdr_init_buffer>
 80194de:	4630      	mov	r0, r6
 80194e0:	493c      	ldr	r1, [pc, #240]	; (80195d4 <uxr_prepare_reliable_buffer_to_write+0x2b4>)
 80194e2:	4622      	mov	r2, r4
 80194e4:	f7fa fa38 	bl	8013958 <ucdr_set_on_full_buffer_callback>
 80194e8:	2001      	movs	r0, #1
 80194ea:	81e5      	strh	r5, [r4, #14]
 80194ec:	b011      	add	sp, #68	; 0x44
 80194ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80194f2:	2101      	movs	r1, #1
 80194f4:	89e0      	ldrh	r0, [r4, #14]
 80194f6:	f000 fa67 	bl	80199c8 <uxr_seq_num_add>
 80194fa:	8921      	ldrh	r1, [r4, #8]
 80194fc:	4605      	mov	r5, r0
 80194fe:	8a60      	ldrh	r0, [r4, #18]
 8019500:	f000 fa62 	bl	80199c8 <uxr_seq_num_add>
 8019504:	4601      	mov	r1, r0
 8019506:	4628      	mov	r0, r5
 8019508:	f000 fa66 	bl	80199d8 <uxr_seq_num_cmp>
 801950c:	2800      	cmp	r0, #0
 801950e:	dd2a      	ble.n	8019566 <uxr_prepare_reliable_buffer_to_write+0x246>
 8019510:	2000      	movs	r0, #0
 8019512:	b011      	add	sp, #68	; 0x44
 8019514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019518:	8921      	ldrh	r1, [r4, #8]
 801951a:	8a60      	ldrh	r0, [r4, #18]
 801951c:	f000 fa54 	bl	80199c8 <uxr_seq_num_add>
 8019520:	4601      	mov	r1, r0
 8019522:	4628      	mov	r0, r5
 8019524:	f000 fa58 	bl	80199d8 <uxr_seq_num_cmp>
 8019528:	2800      	cmp	r0, #0
 801952a:	dcf1      	bgt.n	8019510 <uxr_prepare_reliable_buffer_to_write+0x1f0>
 801952c:	8927      	ldrh	r7, [r4, #8]
 801952e:	fbb5 f2f7 	udiv	r2, r5, r7
 8019532:	fb07 5512 	mls	r5, r7, r2, r5
 8019536:	b2ad      	uxth	r5, r5
 8019538:	6863      	ldr	r3, [r4, #4]
 801953a:	6822      	ldr	r2, [r4, #0]
 801953c:	fbb3 f3f7 	udiv	r3, r3, r7
 8019540:	fb05 f303 	mul.w	r3, r5, r3
 8019544:	e9dd 1004 	ldrd	r1, r0, [sp, #16]
 8019548:	50d6      	str	r6, [r2, r3]
 801954a:	9a03      	ldr	r2, [sp, #12]
 801954c:	9200      	str	r2, [sp, #0]
 801954e:	2300      	movs	r3, #0
 8019550:	4632      	mov	r2, r6
 8019552:	f7fa fa1b 	bl	801398c <ucdr_init_buffer_origin_offset>
 8019556:	2001      	movs	r0, #1
 8019558:	e7db      	b.n	8019512 <uxr_prepare_reliable_buffer_to_write+0x1f2>
 801955a:	f10a 0a01 	add.w	sl, sl, #1
 801955e:	fa1f fa8a 	uxth.w	sl, sl
 8019562:	9107      	str	r1, [sp, #28]
 8019564:	e73f      	b.n	80193e6 <uxr_prepare_reliable_buffer_to_write+0xc6>
 8019566:	8921      	ldrh	r1, [r4, #8]
 8019568:	fbb5 f3f1 	udiv	r3, r5, r1
 801956c:	fb01 5313 	mls	r3, r1, r3, r5
 8019570:	b29a      	uxth	r2, r3
 8019572:	6863      	ldr	r3, [r4, #4]
 8019574:	fbb3 f3f1 	udiv	r3, r3, r1
 8019578:	6821      	ldr	r1, [r4, #0]
 801957a:	9805      	ldr	r0, [sp, #20]
 801957c:	fb02 f303 	mul.w	r3, r2, r3
 8019580:	3304      	adds	r3, #4
 8019582:	7b22      	ldrb	r2, [r4, #12]
 8019584:	4419      	add	r1, r3
 8019586:	444a      	add	r2, r9
 8019588:	f841 2c04 	str.w	r2, [r1, #-4]
 801958c:	7b23      	ldrb	r3, [r4, #12]
 801958e:	9300      	str	r3, [sp, #0]
 8019590:	2300      	movs	r3, #0
 8019592:	f7fa f9fb 	bl	801398c <ucdr_init_buffer_origin_offset>
 8019596:	81e5      	strh	r5, [r4, #14]
 8019598:	2001      	movs	r0, #1
 801959a:	e7ba      	b.n	8019512 <uxr_prepare_reliable_buffer_to_write+0x1f2>
 801959c:	4628      	mov	r0, r5
 801959e:	2101      	movs	r1, #1
 80195a0:	f000 fa12 	bl	80199c8 <uxr_seq_num_add>
 80195a4:	4605      	mov	r5, r0
 80195a6:	8920      	ldrh	r0, [r4, #8]
 80195a8:	fbb5 f3f0 	udiv	r3, r5, r0
 80195ac:	fb00 5313 	mls	r3, r0, r3, r5
 80195b0:	b29a      	uxth	r2, r3
 80195b2:	6863      	ldr	r3, [r4, #4]
 80195b4:	fbb3 f3f0 	udiv	r3, r3, r0
 80195b8:	fb02 f303 	mul.w	r3, r2, r3
 80195bc:	6822      	ldr	r2, [r4, #0]
 80195be:	7b26      	ldrb	r6, [r4, #12]
 80195c0:	3304      	adds	r3, #4
 80195c2:	18d3      	adds	r3, r2, r3
 80195c4:	9304      	str	r3, [sp, #16]
 80195c6:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80195ca:	9303      	str	r3, [sp, #12]
 80195cc:	e6da      	b.n	8019384 <uxr_prepare_reliable_buffer_to_write+0x64>
 80195ce:	4684      	mov	ip, r0
 80195d0:	e6f5      	b.n	80193be <uxr_prepare_reliable_buffer_to_write+0x9e>
 80195d2:	bf00      	nop
 80195d4:	08019201 	.word	0x08019201

080195d8 <uxr_prepare_next_reliable_buffer_to_send>:
 80195d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80195da:	4604      	mov	r4, r0
 80195dc:	460f      	mov	r7, r1
 80195de:	8a00      	ldrh	r0, [r0, #16]
 80195e0:	2101      	movs	r1, #1
 80195e2:	4616      	mov	r6, r2
 80195e4:	461d      	mov	r5, r3
 80195e6:	f000 f9ef 	bl	80199c8 <uxr_seq_num_add>
 80195ea:	8028      	strh	r0, [r5, #0]
 80195ec:	8922      	ldrh	r2, [r4, #8]
 80195ee:	fbb0 f3f2 	udiv	r3, r0, r2
 80195f2:	fb02 0c13 	mls	ip, r2, r3, r0
 80195f6:	fa1f fc8c 	uxth.w	ip, ip
 80195fa:	6863      	ldr	r3, [r4, #4]
 80195fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8019600:	fb0c fc03 	mul.w	ip, ip, r3
 8019604:	6823      	ldr	r3, [r4, #0]
 8019606:	89e1      	ldrh	r1, [r4, #14]
 8019608:	f10c 0c04 	add.w	ip, ip, #4
 801960c:	4463      	add	r3, ip
 801960e:	603b      	str	r3, [r7, #0]
 8019610:	6823      	ldr	r3, [r4, #0]
 8019612:	449c      	add	ip, r3
 8019614:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8019618:	6033      	str	r3, [r6, #0]
 801961a:	f000 f9dd 	bl	80199d8 <uxr_seq_num_cmp>
 801961e:	2800      	cmp	r0, #0
 8019620:	dd01      	ble.n	8019626 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8019622:	2000      	movs	r0, #0
 8019624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019626:	7b23      	ldrb	r3, [r4, #12]
 8019628:	6832      	ldr	r2, [r6, #0]
 801962a:	429a      	cmp	r2, r3
 801962c:	d9f9      	bls.n	8019622 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801962e:	8a61      	ldrh	r1, [r4, #18]
 8019630:	8a20      	ldrh	r0, [r4, #16]
 8019632:	f000 f9cd 	bl	80199d0 <uxr_seq_num_sub>
 8019636:	8923      	ldrh	r3, [r4, #8]
 8019638:	4283      	cmp	r3, r0
 801963a:	d0f2      	beq.n	8019622 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801963c:	8828      	ldrh	r0, [r5, #0]
 801963e:	89e3      	ldrh	r3, [r4, #14]
 8019640:	8220      	strh	r0, [r4, #16]
 8019642:	4298      	cmp	r0, r3
 8019644:	d001      	beq.n	801964a <uxr_prepare_next_reliable_buffer_to_send+0x72>
 8019646:	2001      	movs	r0, #1
 8019648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801964a:	2101      	movs	r1, #1
 801964c:	f000 f9bc 	bl	80199c8 <uxr_seq_num_add>
 8019650:	81e0      	strh	r0, [r4, #14]
 8019652:	2001      	movs	r0, #1
 8019654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019656:	bf00      	nop

08019658 <uxr_update_output_stream_heartbeat_timestamp>:
 8019658:	b570      	push	{r4, r5, r6, lr}
 801965a:	8a01      	ldrh	r1, [r0, #16]
 801965c:	4604      	mov	r4, r0
 801965e:	8a40      	ldrh	r0, [r0, #18]
 8019660:	4615      	mov	r5, r2
 8019662:	461e      	mov	r6, r3
 8019664:	f000 f9b8 	bl	80199d8 <uxr_seq_num_cmp>
 8019668:	2800      	cmp	r0, #0
 801966a:	db07      	blt.n	801967c <uxr_update_output_stream_heartbeat_timestamp+0x24>
 801966c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8019670:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8019674:	e9c4 2306 	strd	r2, r3, [r4, #24]
 8019678:	2000      	movs	r0, #0
 801967a:	bd70      	pop	{r4, r5, r6, pc}
 801967c:	f894 0020 	ldrb.w	r0, [r4, #32]
 8019680:	b940      	cbnz	r0, 8019694 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 8019682:	2301      	movs	r3, #1
 8019684:	f884 3020 	strb.w	r3, [r4, #32]
 8019688:	3564      	adds	r5, #100	; 0x64
 801968a:	f146 0600 	adc.w	r6, r6, #0
 801968e:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8019692:	bd70      	pop	{r4, r5, r6, pc}
 8019694:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8019698:	4295      	cmp	r5, r2
 801969a:	eb76 0303 	sbcs.w	r3, r6, r3
 801969e:	bfa5      	ittet	ge
 80196a0:	3001      	addge	r0, #1
 80196a2:	f884 0020 	strbge.w	r0, [r4, #32]
 80196a6:	2000      	movlt	r0, #0
 80196a8:	2001      	movge	r0, #1
 80196aa:	e7ed      	b.n	8019688 <uxr_update_output_stream_heartbeat_timestamp+0x30>

080196ac <uxr_begin_output_nack_buffer_it>:
 80196ac:	8a40      	ldrh	r0, [r0, #18]
 80196ae:	4770      	bx	lr

080196b0 <uxr_next_reliable_nack_buffer_to_send>:
 80196b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80196b4:	f890 8021 	ldrb.w	r8, [r0, #33]	; 0x21
 80196b8:	b082      	sub	sp, #8
 80196ba:	f1b8 0f00 	cmp.w	r8, #0
 80196be:	d011      	beq.n	80196e4 <uxr_next_reliable_nack_buffer_to_send+0x34>
 80196c0:	4604      	mov	r4, r0
 80196c2:	8818      	ldrh	r0, [r3, #0]
 80196c4:	460e      	mov	r6, r1
 80196c6:	4617      	mov	r7, r2
 80196c8:	461d      	mov	r5, r3
 80196ca:	2101      	movs	r1, #1
 80196cc:	f000 f97c 	bl	80199c8 <uxr_seq_num_add>
 80196d0:	8028      	strh	r0, [r5, #0]
 80196d2:	8a21      	ldrh	r1, [r4, #16]
 80196d4:	f000 f980 	bl	80199d8 <uxr_seq_num_cmp>
 80196d8:	2800      	cmp	r0, #0
 80196da:	dd07      	ble.n	80196ec <uxr_next_reliable_nack_buffer_to_send+0x3c>
 80196dc:	f04f 0800 	mov.w	r8, #0
 80196e0:	f884 8021 	strb.w	r8, [r4, #33]	; 0x21
 80196e4:	4640      	mov	r0, r8
 80196e6:	b002      	add	sp, #8
 80196e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80196ec:	8921      	ldrh	r1, [r4, #8]
 80196ee:	8828      	ldrh	r0, [r5, #0]
 80196f0:	6823      	ldr	r3, [r4, #0]
 80196f2:	fbb0 f2f1 	udiv	r2, r0, r1
 80196f6:	fb01 0c12 	mls	ip, r1, r2, r0
 80196fa:	fa1f f28c 	uxth.w	r2, ip
 80196fe:	9301      	str	r3, [sp, #4]
 8019700:	6863      	ldr	r3, [r4, #4]
 8019702:	fbb3 fcf1 	udiv	ip, r3, r1
 8019706:	9b01      	ldr	r3, [sp, #4]
 8019708:	fb02 fc0c 	mul.w	ip, r2, ip
 801970c:	f10c 0c04 	add.w	ip, ip, #4
 8019710:	4463      	add	r3, ip
 8019712:	6033      	str	r3, [r6, #0]
 8019714:	6823      	ldr	r3, [r4, #0]
 8019716:	4463      	add	r3, ip
 8019718:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801971c:	603b      	str	r3, [r7, #0]
 801971e:	7b22      	ldrb	r2, [r4, #12]
 8019720:	429a      	cmp	r2, r3
 8019722:	d0d2      	beq.n	80196ca <uxr_next_reliable_nack_buffer_to_send+0x1a>
 8019724:	4640      	mov	r0, r8
 8019726:	b002      	add	sp, #8
 8019728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801972c <uxr_process_acknack>:
 801972c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801972e:	4604      	mov	r4, r0
 8019730:	460e      	mov	r6, r1
 8019732:	4610      	mov	r0, r2
 8019734:	2101      	movs	r1, #1
 8019736:	f000 f94b 	bl	80199d0 <uxr_seq_num_sub>
 801973a:	8a61      	ldrh	r1, [r4, #18]
 801973c:	f000 f948 	bl	80199d0 <uxr_seq_num_sub>
 8019740:	b1c0      	cbz	r0, 8019774 <uxr_process_acknack+0x48>
 8019742:	4605      	mov	r5, r0
 8019744:	2700      	movs	r7, #0
 8019746:	2101      	movs	r1, #1
 8019748:	8a60      	ldrh	r0, [r4, #18]
 801974a:	f000 f93d 	bl	80199c8 <uxr_seq_num_add>
 801974e:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019752:	fbb0 f1fc 	udiv	r1, r0, ip
 8019756:	e9d4 2300 	ldrd	r2, r3, [r4]
 801975a:	fb0c 0111 	mls	r1, ip, r1, r0
 801975e:	b289      	uxth	r1, r1
 8019760:	3701      	adds	r7, #1
 8019762:	fbb3 f3fc 	udiv	r3, r3, ip
 8019766:	fb01 f303 	mul.w	r3, r1, r3
 801976a:	42bd      	cmp	r5, r7
 801976c:	7b21      	ldrb	r1, [r4, #12]
 801976e:	8260      	strh	r0, [r4, #18]
 8019770:	50d1      	str	r1, [r2, r3]
 8019772:	d1e8      	bne.n	8019746 <uxr_process_acknack+0x1a>
 8019774:	3e00      	subs	r6, #0
 8019776:	f04f 0300 	mov.w	r3, #0
 801977a:	bf18      	it	ne
 801977c:	2601      	movne	r6, #1
 801977e:	f884 3020 	strb.w	r3, [r4, #32]
 8019782:	f884 6021 	strb.w	r6, [r4, #33]	; 0x21
 8019786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019788 <uxr_is_output_up_to_date>:
 8019788:	8a01      	ldrh	r1, [r0, #16]
 801978a:	8a40      	ldrh	r0, [r0, #18]
 801978c:	b508      	push	{r3, lr}
 801978e:	f000 f923 	bl	80199d8 <uxr_seq_num_cmp>
 8019792:	fab0 f080 	clz	r0, r0
 8019796:	0940      	lsrs	r0, r0, #5
 8019798:	bd08      	pop	{r3, pc}
 801979a:	bf00      	nop

0801979c <get_available_free_slots>:
 801979c:	8902      	ldrh	r2, [r0, #8]
 801979e:	b1da      	cbz	r2, 80197d8 <get_available_free_slots+0x3c>
 80197a0:	b530      	push	{r4, r5, lr}
 80197a2:	2100      	movs	r1, #0
 80197a4:	6843      	ldr	r3, [r0, #4]
 80197a6:	6805      	ldr	r5, [r0, #0]
 80197a8:	7b04      	ldrb	r4, [r0, #12]
 80197aa:	fbb3 fef2 	udiv	lr, r3, r2
 80197ae:	4608      	mov	r0, r1
 80197b0:	460b      	mov	r3, r1
 80197b2:	fbb3 fcf2 	udiv	ip, r3, r2
 80197b6:	fb02 331c 	mls	r3, r2, ip, r3
 80197ba:	b29b      	uxth	r3, r3
 80197bc:	fb0e f303 	mul.w	r3, lr, r3
 80197c0:	3101      	adds	r1, #1
 80197c2:	f855 c003 	ldr.w	ip, [r5, r3]
 80197c6:	4564      	cmp	r4, ip
 80197c8:	bf08      	it	eq
 80197ca:	3001      	addeq	r0, #1
 80197cc:	b28b      	uxth	r3, r1
 80197ce:	bf08      	it	eq
 80197d0:	b280      	uxtheq	r0, r0
 80197d2:	4293      	cmp	r3, r2
 80197d4:	d3ed      	bcc.n	80197b2 <get_available_free_slots+0x16>
 80197d6:	bd30      	pop	{r4, r5, pc}
 80197d8:	4610      	mov	r0, r2
 80197da:	4770      	bx	lr

080197dc <uxr_buffer_cancel_data>:
 80197dc:	b510      	push	{r4, lr}
 80197de:	b094      	sub	sp, #80	; 0x50
 80197e0:	2300      	movs	r3, #0
 80197e2:	9202      	str	r2, [sp, #8]
 80197e4:	9205      	str	r2, [sp, #20]
 80197e6:	9301      	str	r3, [sp, #4]
 80197e8:	2201      	movs	r2, #1
 80197ea:	f8ad 301c 	strh.w	r3, [sp, #28]
 80197ee:	f88d 301e 	strb.w	r3, [sp, #30]
 80197f2:	f8cd 3026 	str.w	r3, [sp, #38]	; 0x26
 80197f6:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 80197fa:	2308      	movs	r3, #8
 80197fc:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 8019800:	9300      	str	r3, [sp, #0]
 8019802:	2210      	movs	r2, #16
 8019804:	ab0c      	add	r3, sp, #48	; 0x30
 8019806:	4604      	mov	r4, r0
 8019808:	9103      	str	r1, [sp, #12]
 801980a:	f7fb fa41 	bl	8014c90 <uxr_prepare_stream_to_write_submessage>
 801980e:	b918      	cbnz	r0, 8019818 <uxr_buffer_cancel_data+0x3c>
 8019810:	4604      	mov	r4, r0
 8019812:	4620      	mov	r0, r4
 8019814:	b014      	add	sp, #80	; 0x50
 8019816:	bd10      	pop	{r4, pc}
 8019818:	9905      	ldr	r1, [sp, #20]
 801981a:	aa06      	add	r2, sp, #24
 801981c:	4620      	mov	r0, r4
 801981e:	f7fb fb6d 	bl	8014efc <uxr_init_base_object_request>
 8019822:	a906      	add	r1, sp, #24
 8019824:	4604      	mov	r4, r0
 8019826:	a80c      	add	r0, sp, #48	; 0x30
 8019828:	f7fc fd7c 	bl	8016324 <uxr_serialize_READ_DATA_Payload>
 801982c:	4620      	mov	r0, r4
 801982e:	b014      	add	sp, #80	; 0x50
 8019830:	bd10      	pop	{r4, pc}
 8019832:	bf00      	nop

08019834 <read_submessage_format>:
 8019834:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019838:	b095      	sub	sp, #84	; 0x54
 801983a:	f8bd 6078 	ldrh.w	r6, [sp, #120]	; 0x78
 801983e:	b113      	cbz	r3, 8019846 <read_submessage_format+0x12>
 8019840:	b015      	add	sp, #84	; 0x54
 8019842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019846:	460c      	mov	r4, r1
 8019848:	4615      	mov	r5, r2
 801984a:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 801984e:	4607      	mov	r7, r0
 8019850:	981c      	ldr	r0, [sp, #112]	; 0x70
 8019852:	9004      	str	r0, [sp, #16]
 8019854:	981d      	ldr	r0, [sp, #116]	; 0x74
 8019856:	9005      	str	r0, [sp, #20]
 8019858:	1a52      	subs	r2, r2, r1
 801985a:	a80c      	add	r0, sp, #48	; 0x30
 801985c:	4699      	mov	r9, r3
 801985e:	f89d 8076 	ldrb.w	r8, [sp, #118]	; 0x76
 8019862:	f7fa f8a5 	bl	80139b0 <ucdr_init_buffer>
 8019866:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801986a:	a80c      	add	r0, sp, #48	; 0x30
 801986c:	f7fa f874 	bl	8013958 <ucdr_set_on_full_buffer_callback>
 8019870:	69e2      	ldr	r2, [r4, #28]
 8019872:	b19a      	cbz	r2, 801989c <read_submessage_format+0x68>
 8019874:	f1b8 0f07 	cmp.w	r8, #7
 8019878:	f882 9014 	strb.w	r9, [r2, #20]
 801987c:	d040      	beq.n	8019900 <read_submessage_format+0xcc>
 801987e:	f1b8 0f08 	cmp.w	r8, #8
 8019882:	d02e      	beq.n	80198e2 <read_submessage_format+0xae>
 8019884:	f1b8 0f06 	cmp.w	r8, #6
 8019888:	d011      	beq.n	80198ae <read_submessage_format+0x7a>
 801988a:	2301      	movs	r3, #1
 801988c:	7513      	strb	r3, [r2, #20]
 801988e:	4629      	mov	r1, r5
 8019890:	4620      	mov	r0, r4
 8019892:	f7fa f8dd 	bl	8013a50 <ucdr_advance_buffer>
 8019896:	b015      	add	sp, #84	; 0x54
 8019898:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801989c:	f1b8 0f07 	cmp.w	r8, #7
 80198a0:	d02e      	beq.n	8019900 <read_submessage_format+0xcc>
 80198a2:	f1b8 0f08 	cmp.w	r8, #8
 80198a6:	d01c      	beq.n	80198e2 <read_submessage_format+0xae>
 80198a8:	f1b8 0f06 	cmp.w	r8, #6
 80198ac:	d1ef      	bne.n	801988e <read_submessage_format+0x5a>
 80198ae:	f8d7 8088 	ldr.w	r8, [r7, #136]	; 0x88
 80198b2:	f1b8 0f00 	cmp.w	r8, #0
 80198b6:	d011      	beq.n	80198dc <read_submessage_format+0xa8>
 80198b8:	ab0c      	add	r3, sp, #48	; 0x30
 80198ba:	e9cd 3500 	strd	r3, r5, [sp]
 80198be:	2306      	movs	r3, #6
 80198c0:	f88d 3016 	strb.w	r3, [sp, #22]
 80198c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80198c8:	9302      	str	r3, [sp, #8]
 80198ca:	4632      	mov	r2, r6
 80198cc:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 80198d0:	4638      	mov	r0, r7
 80198d2:	47c0      	blx	r8
 80198d4:	2301      	movs	r3, #1
 80198d6:	69e2      	ldr	r2, [r4, #28]
 80198d8:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 80198dc:	2a00      	cmp	r2, #0
 80198de:	d1d4      	bne.n	801988a <read_submessage_format+0x56>
 80198e0:	e7d5      	b.n	801988e <read_submessage_format+0x5a>
 80198e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80198e6:	2b00      	cmp	r3, #0
 80198e8:	d0f8      	beq.n	80198dc <read_submessage_format+0xa8>
 80198ea:	a906      	add	r1, sp, #24
 80198ec:	a80c      	add	r0, sp, #48	; 0x30
 80198ee:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 80198f2:	f7fc fdb7 	bl	8016464 <uxr_deserialize_SampleIdentity>
 80198f6:	b9a0      	cbnz	r0, 8019922 <read_submessage_format+0xee>
 80198f8:	69e2      	ldr	r2, [r4, #28]
 80198fa:	2a00      	cmp	r2, #0
 80198fc:	d1c5      	bne.n	801988a <read_submessage_format+0x56>
 80198fe:	e7c6      	b.n	801988e <read_submessage_format+0x5a>
 8019900:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8019904:	b13b      	cbz	r3, 8019916 <read_submessage_format+0xe2>
 8019906:	a906      	add	r1, sp, #24
 8019908:	a80c      	add	r0, sp, #48	; 0x30
 801990a:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 801990e:	f7fc faa3 	bl	8015e58 <uxr_deserialize_BaseObjectRequest>
 8019912:	bb60      	cbnz	r0, 801996e <read_submessage_format+0x13a>
 8019914:	69e2      	ldr	r2, [r4, #28]
 8019916:	68a3      	ldr	r3, [r4, #8]
 8019918:	442b      	add	r3, r5
 801991a:	60a3      	str	r3, [r4, #8]
 801991c:	2a00      	cmp	r2, #0
 801991e:	d1b4      	bne.n	801988a <read_submessage_format+0x56>
 8019920:	e7b5      	b.n	801988e <read_submessage_format+0x5a>
 8019922:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8019926:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019928:	1a52      	subs	r2, r2, r1
 801992a:	eba8 0803 	sub.w	r8, r8, r3
 801992e:	a80c      	add	r0, sp, #48	; 0x30
 8019930:	f7fa f83e 	bl	80139b0 <ucdr_init_buffer>
 8019934:	44a8      	add	r8, r5
 8019936:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801993a:	a80c      	add	r0, sp, #48	; 0x30
 801993c:	f7fa f80c 	bl	8013958 <ucdr_set_on_full_buffer_callback>
 8019940:	fa1f f888 	uxth.w	r8, r8
 8019944:	ab0c      	add	r3, sp, #48	; 0x30
 8019946:	9300      	str	r3, [sp, #0]
 8019948:	f8cd 8004 	str.w	r8, [sp, #4]
 801994c:	2108      	movs	r1, #8
 801994e:	f88d 1016 	strb.w	r1, [sp, #22]
 8019952:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 8019956:	9102      	str	r1, [sp, #8]
 8019958:	ab06      	add	r3, sp, #24
 801995a:	4632      	mov	r2, r6
 801995c:	9905      	ldr	r1, [sp, #20]
 801995e:	f8d7 60a4 	ldr.w	r6, [r7, #164]	; 0xa4
 8019962:	4638      	mov	r0, r7
 8019964:	47b0      	blx	r6
 8019966:	2301      	movs	r3, #1
 8019968:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 801996c:	e7c4      	b.n	80198f8 <read_submessage_format+0xc4>
 801996e:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8019972:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019974:	1a52      	subs	r2, r2, r1
 8019976:	a80c      	add	r0, sp, #48	; 0x30
 8019978:	eba8 0803 	sub.w	r8, r8, r3
 801997c:	f7fa f818 	bl	80139b0 <ucdr_init_buffer>
 8019980:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8019984:	a80c      	add	r0, sp, #48	; 0x30
 8019986:	f7f9 ffe7 	bl	8013958 <ucdr_set_on_full_buffer_callback>
 801998a:	ab0c      	add	r3, sp, #48	; 0x30
 801998c:	9300      	str	r3, [sp, #0]
 801998e:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8019992:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8019996:	44a8      	add	r8, r5
 8019998:	fa1f f888 	uxth.w	r8, r8
 801999c:	f8cd 8004 	str.w	r8, [sp, #4]
 80199a0:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 80199a4:	2107      	movs	r1, #7
 80199a6:	f88d 1016 	strb.w	r1, [sp, #22]
 80199aa:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80199ae:	9102      	str	r1, [sp, #8]
 80199b0:	4632      	mov	r2, r6
 80199b2:	b29b      	uxth	r3, r3
 80199b4:	f8d7 60ac 	ldr.w	r6, [r7, #172]	; 0xac
 80199b8:	9905      	ldr	r1, [sp, #20]
 80199ba:	4638      	mov	r0, r7
 80199bc:	47b0      	blx	r6
 80199be:	2301      	movs	r3, #1
 80199c0:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 80199c4:	e7a6      	b.n	8019914 <read_submessage_format+0xe0>
 80199c6:	bf00      	nop

080199c8 <uxr_seq_num_add>:
 80199c8:	4408      	add	r0, r1
 80199ca:	b280      	uxth	r0, r0
 80199cc:	4770      	bx	lr
 80199ce:	bf00      	nop

080199d0 <uxr_seq_num_sub>:
 80199d0:	1a40      	subs	r0, r0, r1
 80199d2:	b280      	uxth	r0, r0
 80199d4:	4770      	bx	lr
 80199d6:	bf00      	nop

080199d8 <uxr_seq_num_cmp>:
 80199d8:	4288      	cmp	r0, r1
 80199da:	d011      	beq.n	8019a00 <uxr_seq_num_cmp+0x28>
 80199dc:	d309      	bcc.n	80199f2 <uxr_seq_num_cmp+0x1a>
 80199de:	4288      	cmp	r0, r1
 80199e0:	d910      	bls.n	8019a04 <uxr_seq_num_cmp+0x2c>
 80199e2:	1a40      	subs	r0, r0, r1
 80199e4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80199e8:	bfd4      	ite	le
 80199ea:	2001      	movle	r0, #1
 80199ec:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
 80199f0:	4770      	bx	lr
 80199f2:	1a0b      	subs	r3, r1, r0
 80199f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80199f8:	daf1      	bge.n	80199de <uxr_seq_num_cmp+0x6>
 80199fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80199fe:	4770      	bx	lr
 8019a00:	2000      	movs	r0, #0
 8019a02:	4770      	bx	lr
 8019a04:	2001      	movs	r0, #1
 8019a06:	4770      	bx	lr

08019a08 <uxr_init_framing_io>:
 8019a08:	2300      	movs	r3, #0
 8019a0a:	7041      	strb	r1, [r0, #1]
 8019a0c:	7003      	strb	r3, [r0, #0]
 8019a0e:	8583      	strh	r3, [r0, #44]	; 0x2c
 8019a10:	4770      	bx	lr
 8019a12:	bf00      	nop

08019a14 <uxr_write_framed_msg>:
 8019a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a18:	4617      	mov	r7, r2
 8019a1a:	7842      	ldrb	r2, [r0, #1]
 8019a1c:	b083      	sub	sp, #12
 8019a1e:	460e      	mov	r6, r1
 8019a20:	f1a2 017d 	sub.w	r1, r2, #125	; 0x7d
 8019a24:	469a      	mov	sl, r3
 8019a26:	2901      	cmp	r1, #1
 8019a28:	f04f 037e 	mov.w	r3, #126	; 0x7e
 8019a2c:	4604      	mov	r4, r0
 8019a2e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8019a32:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8019a36:	f89d 0034 	ldrb.w	r0, [sp, #52]	; 0x34
 8019a3a:	f240 8137 	bls.w	8019cac <uxr_write_framed_msg+0x298>
 8019a3e:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8019a42:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
 8019a46:	2901      	cmp	r1, #1
 8019a48:	f04f 0202 	mov.w	r2, #2
 8019a4c:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019a50:	f240 808f 	bls.w	8019b72 <uxr_write_framed_msg+0x15e>
 8019a54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019a56:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
 8019a5a:	b2dd      	uxtb	r5, r3
 8019a5c:	f1a5 017d 	sub.w	r1, r5, #125	; 0x7d
 8019a60:	2203      	movs	r2, #3
 8019a62:	2901      	cmp	r1, #1
 8019a64:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019a68:	f240 809a 	bls.w	8019ba0 <uxr_write_framed_msg+0x18c>
 8019a6c:	18a1      	adds	r1, r4, r2
 8019a6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019a70:	f881 5038 	strb.w	r5, [r1, #56]	; 0x38
 8019a74:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8019a78:	f1a1 007d 	sub.w	r0, r1, #125	; 0x7d
 8019a7c:	3201      	adds	r2, #1
 8019a7e:	2801      	cmp	r0, #1
 8019a80:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019a84:	f240 80a0 	bls.w	8019bc8 <uxr_write_framed_msg+0x1b4>
 8019a88:	18a0      	adds	r0, r4, r2
 8019a8a:	3201      	adds	r2, #1
 8019a8c:	b2d2      	uxtb	r2, r2
 8019a8e:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
 8019a92:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019a96:	2b00      	cmp	r3, #0
 8019a98:	f000 80a9 	beq.w	8019bee <uxr_write_framed_msg+0x1da>
 8019a9c:	f04f 0900 	mov.w	r9, #0
 8019aa0:	46c8      	mov	r8, r9
 8019aa2:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8019aa6:	f1a3 017d 	sub.w	r1, r3, #125	; 0x7d
 8019aaa:	2901      	cmp	r1, #1
 8019aac:	f240 80c3 	bls.w	8019c36 <uxr_write_framed_msg+0x222>
 8019ab0:	2a29      	cmp	r2, #41	; 0x29
 8019ab2:	f200 809f 	bhi.w	8019bf4 <uxr_write_framed_msg+0x1e0>
 8019ab6:	18a1      	adds	r1, r4, r2
 8019ab8:	3201      	adds	r2, #1
 8019aba:	b2d2      	uxtb	r2, r2
 8019abc:	f881 3038 	strb.w	r3, [r1, #56]	; 0x38
 8019ac0:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019ac4:	ea89 0303 	eor.w	r3, r9, r3
 8019ac8:	498c      	ldr	r1, [pc, #560]	; (8019cfc <uxr_write_framed_msg+0x2e8>)
 8019aca:	b2db      	uxtb	r3, r3
 8019acc:	f108 0801 	add.w	r8, r8, #1
 8019ad0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8019ad4:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 8019ad8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019ada:	4543      	cmp	r3, r8
 8019adc:	d8e1      	bhi.n	8019aa2 <uxr_write_framed_msg+0x8e>
 8019ade:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8019ae2:	fa5f f889 	uxtb.w	r8, r9
 8019ae6:	9301      	str	r3, [sp, #4]
 8019ae8:	f04f 0900 	mov.w	r9, #0
 8019aec:	f1a8 0a7d 	sub.w	sl, r8, #125	; 0x7d
 8019af0:	fa5f f18a 	uxtb.w	r1, sl
 8019af4:	2901      	cmp	r1, #1
 8019af6:	d921      	bls.n	8019b3c <uxr_write_framed_msg+0x128>
 8019af8:	2a29      	cmp	r2, #41	; 0x29
 8019afa:	f240 80af 	bls.w	8019c5c <uxr_write_framed_msg+0x248>
 8019afe:	2500      	movs	r5, #0
 8019b00:	e000      	b.n	8019b04 <uxr_write_framed_msg+0xf0>
 8019b02:	b160      	cbz	r0, 8019b1e <uxr_write_framed_msg+0x10a>
 8019b04:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8019b08:	1b52      	subs	r2, r2, r5
 8019b0a:	465b      	mov	r3, fp
 8019b0c:	4421      	add	r1, r4
 8019b0e:	4638      	mov	r0, r7
 8019b10:	47b0      	blx	r6
 8019b12:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8019b16:	4405      	add	r5, r0
 8019b18:	4295      	cmp	r5, r2
 8019b1a:	d3f2      	bcc.n	8019b02 <uxr_write_framed_msg+0xee>
 8019b1c:	d003      	beq.n	8019b26 <uxr_write_framed_msg+0x112>
 8019b1e:	2000      	movs	r0, #0
 8019b20:	b003      	add	sp, #12
 8019b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b26:	fa5f f18a 	uxtb.w	r1, sl
 8019b2a:	f04f 0300 	mov.w	r3, #0
 8019b2e:	2901      	cmp	r1, #1
 8019b30:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8019b34:	f04f 0200 	mov.w	r2, #0
 8019b38:	f200 8090 	bhi.w	8019c5c <uxr_write_framed_msg+0x248>
 8019b3c:	1c51      	adds	r1, r2, #1
 8019b3e:	b2c9      	uxtb	r1, r1
 8019b40:	2929      	cmp	r1, #41	; 0x29
 8019b42:	d8dc      	bhi.n	8019afe <uxr_write_framed_msg+0xea>
 8019b44:	18a5      	adds	r5, r4, r2
 8019b46:	4421      	add	r1, r4
 8019b48:	3202      	adds	r2, #2
 8019b4a:	f088 0820 	eor.w	r8, r8, #32
 8019b4e:	4648      	mov	r0, r9
 8019b50:	f04f 037d 	mov.w	r3, #125	; 0x7d
 8019b54:	b2d2      	uxtb	r2, r2
 8019b56:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
 8019b5a:	f04f 0901 	mov.w	r9, #1
 8019b5e:	f881 8038 	strb.w	r8, [r1, #56]	; 0x38
 8019b62:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019b66:	2800      	cmp	r0, #0
 8019b68:	f040 8085 	bne.w	8019c76 <uxr_write_framed_msg+0x262>
 8019b6c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8019b70:	e7bc      	b.n	8019aec <uxr_write_framed_msg+0xd8>
 8019b72:	4611      	mov	r1, r2
 8019b74:	f04f 0c03 	mov.w	ip, #3
 8019b78:	2204      	movs	r2, #4
 8019b7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019b7c:	4421      	add	r1, r4
 8019b7e:	b2dd      	uxtb	r5, r3
 8019b80:	f04f 0e7d 	mov.w	lr, #125	; 0x7d
 8019b84:	f881 e038 	strb.w	lr, [r1, #56]	; 0x38
 8019b88:	44a4      	add	ip, r4
 8019b8a:	f1a5 017d 	sub.w	r1, r5, #125	; 0x7d
 8019b8e:	f080 0020 	eor.w	r0, r0, #32
 8019b92:	2901      	cmp	r1, #1
 8019b94:	f88c 0038 	strb.w	r0, [ip, #56]	; 0x38
 8019b98:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019b9c:	f63f af66 	bhi.w	8019a6c <uxr_write_framed_msg+0x58>
 8019ba0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019ba2:	18a0      	adds	r0, r4, r2
 8019ba4:	f085 0520 	eor.w	r5, r5, #32
 8019ba8:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 8019bac:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8019bb0:	f880 c038 	strb.w	ip, [r0, #56]	; 0x38
 8019bb4:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39
 8019bb8:	f1a1 007d 	sub.w	r0, r1, #125	; 0x7d
 8019bbc:	3202      	adds	r2, #2
 8019bbe:	2801      	cmp	r0, #1
 8019bc0:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019bc4:	f63f af60 	bhi.w	8019a88 <uxr_write_framed_msg+0x74>
 8019bc8:	1c50      	adds	r0, r2, #1
 8019bca:	18a5      	adds	r5, r4, r2
 8019bcc:	fa54 f080 	uxtab	r0, r4, r0
 8019bd0:	3202      	adds	r2, #2
 8019bd2:	f081 0120 	eor.w	r1, r1, #32
 8019bd6:	b2d2      	uxtb	r2, r2
 8019bd8:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 8019bdc:	f885 c038 	strb.w	ip, [r5, #56]	; 0x38
 8019be0:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
 8019be4:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019be8:	2b00      	cmp	r3, #0
 8019bea:	f47f af57 	bne.w	8019a9c <uxr_write_framed_msg+0x88>
 8019bee:	9301      	str	r3, [sp, #4]
 8019bf0:	4698      	mov	r8, r3
 8019bf2:	e779      	b.n	8019ae8 <uxr_write_framed_msg+0xd4>
 8019bf4:	2500      	movs	r5, #0
 8019bf6:	e001      	b.n	8019bfc <uxr_write_framed_msg+0x1e8>
 8019bf8:	2800      	cmp	r0, #0
 8019bfa:	d090      	beq.n	8019b1e <uxr_write_framed_msg+0x10a>
 8019bfc:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8019c00:	1b52      	subs	r2, r2, r5
 8019c02:	465b      	mov	r3, fp
 8019c04:	4421      	add	r1, r4
 8019c06:	4638      	mov	r0, r7
 8019c08:	47b0      	blx	r6
 8019c0a:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8019c0e:	4405      	add	r5, r0
 8019c10:	4295      	cmp	r5, r2
 8019c12:	d3f1      	bcc.n	8019bf8 <uxr_write_framed_msg+0x1e4>
 8019c14:	d183      	bne.n	8019b1e <uxr_write_framed_msg+0x10a>
 8019c16:	f04f 0300 	mov.w	r3, #0
 8019c1a:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8019c1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019c20:	4543      	cmp	r3, r8
 8019c22:	d964      	bls.n	8019cee <uxr_write_framed_msg+0x2da>
 8019c24:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8019c28:	f1a3 017d 	sub.w	r1, r3, #125	; 0x7d
 8019c2c:	2901      	cmp	r1, #1
 8019c2e:	f04f 0200 	mov.w	r2, #0
 8019c32:	f63f af3d 	bhi.w	8019ab0 <uxr_write_framed_msg+0x9c>
 8019c36:	1c51      	adds	r1, r2, #1
 8019c38:	b2c9      	uxtb	r1, r1
 8019c3a:	2929      	cmp	r1, #41	; 0x29
 8019c3c:	d8da      	bhi.n	8019bf4 <uxr_write_framed_msg+0x1e0>
 8019c3e:	18a0      	adds	r0, r4, r2
 8019c40:	4421      	add	r1, r4
 8019c42:	f04f 057d 	mov.w	r5, #125	; 0x7d
 8019c46:	3202      	adds	r2, #2
 8019c48:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
 8019c4c:	b2d2      	uxtb	r2, r2
 8019c4e:	f083 0020 	eor.w	r0, r3, #32
 8019c52:	f881 0038 	strb.w	r0, [r1, #56]	; 0x38
 8019c56:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019c5a:	e733      	b.n	8019ac4 <uxr_write_framed_msg+0xb0>
 8019c5c:	18a1      	adds	r1, r4, r2
 8019c5e:	3201      	adds	r2, #1
 8019c60:	4648      	mov	r0, r9
 8019c62:	b2d2      	uxtb	r2, r2
 8019c64:	f881 8038 	strb.w	r8, [r1, #56]	; 0x38
 8019c68:	f04f 0901 	mov.w	r9, #1
 8019c6c:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019c70:	2800      	cmp	r0, #0
 8019c72:	f43f af7b 	beq.w	8019b6c <uxr_write_framed_msg+0x158>
 8019c76:	2500      	movs	r5, #0
 8019c78:	e002      	b.n	8019c80 <uxr_write_framed_msg+0x26c>
 8019c7a:	2800      	cmp	r0, #0
 8019c7c:	f43f af4f 	beq.w	8019b1e <uxr_write_framed_msg+0x10a>
 8019c80:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8019c84:	1b52      	subs	r2, r2, r5
 8019c86:	465b      	mov	r3, fp
 8019c88:	4421      	add	r1, r4
 8019c8a:	4638      	mov	r0, r7
 8019c8c:	47b0      	blx	r6
 8019c8e:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8019c92:	4405      	add	r5, r0
 8019c94:	4295      	cmp	r5, r2
 8019c96:	d3f0      	bcc.n	8019c7a <uxr_write_framed_msg+0x266>
 8019c98:	f47f af41 	bne.w	8019b1e <uxr_write_framed_msg+0x10a>
 8019c9c:	2300      	movs	r3, #0
 8019c9e:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8019ca2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019ca4:	b298      	uxth	r0, r3
 8019ca6:	b003      	add	sp, #12
 8019ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019cac:	217d      	movs	r1, #125	; 0x7d
 8019cae:	f082 0220 	eor.w	r2, r2, #32
 8019cb2:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
 8019cb6:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8019cba:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8019cbe:	2901      	cmp	r1, #1
 8019cc0:	f04f 0203 	mov.w	r2, #3
 8019cc4:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019cc8:	d804      	bhi.n	8019cd4 <uxr_write_framed_msg+0x2c0>
 8019cca:	4611      	mov	r1, r2
 8019ccc:	f04f 0c04 	mov.w	ip, #4
 8019cd0:	2205      	movs	r2, #5
 8019cd2:	e752      	b.n	8019b7a <uxr_write_framed_msg+0x166>
 8019cd4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019cd6:	f884 003b 	strb.w	r0, [r4, #59]	; 0x3b
 8019cda:	b2dd      	uxtb	r5, r3
 8019cdc:	f1a5 017d 	sub.w	r1, r5, #125	; 0x7d
 8019ce0:	2204      	movs	r2, #4
 8019ce2:	2901      	cmp	r1, #1
 8019ce4:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019ce8:	f63f aec0 	bhi.w	8019a6c <uxr_write_framed_msg+0x58>
 8019cec:	e758      	b.n	8019ba0 <uxr_write_framed_msg+0x18c>
 8019cee:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8019cf2:	fa5f f889 	uxtb.w	r8, r9
 8019cf6:	9301      	str	r3, [sp, #4]
 8019cf8:	2200      	movs	r2, #0
 8019cfa:	e6f5      	b.n	8019ae8 <uxr_write_framed_msg+0xd4>
 8019cfc:	0801d528 	.word	0x0801d528

08019d00 <uxr_framing_read_transport>:
 8019d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d04:	4604      	mov	r4, r0
 8019d06:	b083      	sub	sp, #12
 8019d08:	461f      	mov	r7, r3
 8019d0a:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 8019d0e:	4689      	mov	r9, r1
 8019d10:	4692      	mov	sl, r2
 8019d12:	f7fb faa1 	bl	8015258 <uxr_millis>
 8019d16:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8019d1a:	f894 602d 	ldrb.w	r6, [r4, #45]	; 0x2d
 8019d1e:	42b3      	cmp	r3, r6
 8019d20:	4680      	mov	r8, r0
 8019d22:	d061      	beq.n	8019de8 <uxr_framing_read_transport+0xe8>
 8019d24:	d81c      	bhi.n	8019d60 <uxr_framing_read_transport+0x60>
 8019d26:	1e75      	subs	r5, r6, #1
 8019d28:	1aed      	subs	r5, r5, r3
 8019d2a:	b2ed      	uxtb	r5, r5
 8019d2c:	2600      	movs	r6, #0
 8019d2e:	455d      	cmp	r5, fp
 8019d30:	d81f      	bhi.n	8019d72 <uxr_framing_read_transport+0x72>
 8019d32:	19ab      	adds	r3, r5, r6
 8019d34:	455b      	cmp	r3, fp
 8019d36:	bf84      	itt	hi
 8019d38:	ebab 0605 	subhi.w	r6, fp, r5
 8019d3c:	b2f6      	uxtbhi	r6, r6
 8019d3e:	b9ed      	cbnz	r5, 8019d7c <uxr_framing_read_transport+0x7c>
 8019d40:	f04f 0b00 	mov.w	fp, #0
 8019d44:	f7fb fa88 	bl	8015258 <uxr_millis>
 8019d48:	683b      	ldr	r3, [r7, #0]
 8019d4a:	eba0 0808 	sub.w	r8, r0, r8
 8019d4e:	eba3 0308 	sub.w	r3, r3, r8
 8019d52:	4658      	mov	r0, fp
 8019d54:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8019d58:	603b      	str	r3, [r7, #0]
 8019d5a:	b003      	add	sp, #12
 8019d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d60:	2e00      	cmp	r6, #0
 8019d62:	d049      	beq.n	8019df8 <uxr_framing_read_transport+0xf8>
 8019d64:	f1c3 052a 	rsb	r5, r3, #42	; 0x2a
 8019d68:	b2ed      	uxtb	r5, r5
 8019d6a:	3e01      	subs	r6, #1
 8019d6c:	455d      	cmp	r5, fp
 8019d6e:	b2f6      	uxtb	r6, r6
 8019d70:	d9df      	bls.n	8019d32 <uxr_framing_read_transport+0x32>
 8019d72:	fa5f f58b 	uxtb.w	r5, fp
 8019d76:	2600      	movs	r6, #0
 8019d78:	2d00      	cmp	r5, #0
 8019d7a:	d0e1      	beq.n	8019d40 <uxr_framing_read_transport+0x40>
 8019d7c:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8019d80:	3102      	adds	r1, #2
 8019d82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019d84:	9300      	str	r3, [sp, #0]
 8019d86:	683b      	ldr	r3, [r7, #0]
 8019d88:	4421      	add	r1, r4
 8019d8a:	462a      	mov	r2, r5
 8019d8c:	4650      	mov	r0, sl
 8019d8e:	47c8      	blx	r9
 8019d90:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8019d94:	4a1a      	ldr	r2, [pc, #104]	; (8019e00 <uxr_framing_read_transport+0x100>)
 8019d96:	4403      	add	r3, r0
 8019d98:	0859      	lsrs	r1, r3, #1
 8019d9a:	fba2 2101 	umull	r2, r1, r2, r1
 8019d9e:	0889      	lsrs	r1, r1, #2
 8019da0:	222a      	movs	r2, #42	; 0x2a
 8019da2:	fb02 3111 	mls	r1, r2, r1, r3
 8019da6:	4683      	mov	fp, r0
 8019da8:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
 8019dac:	2800      	cmp	r0, #0
 8019dae:	d0c7      	beq.n	8019d40 <uxr_framing_read_transport+0x40>
 8019db0:	42a8      	cmp	r0, r5
 8019db2:	d1c7      	bne.n	8019d44 <uxr_framing_read_transport+0x44>
 8019db4:	2e00      	cmp	r6, #0
 8019db6:	d0c5      	beq.n	8019d44 <uxr_framing_read_transport+0x44>
 8019db8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019dba:	9300      	str	r3, [sp, #0]
 8019dbc:	3102      	adds	r1, #2
 8019dbe:	4632      	mov	r2, r6
 8019dc0:	4421      	add	r1, r4
 8019dc2:	2300      	movs	r3, #0
 8019dc4:	4650      	mov	r0, sl
 8019dc6:	47c8      	blx	r9
 8019dc8:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8019dcc:	4a0c      	ldr	r2, [pc, #48]	; (8019e00 <uxr_framing_read_transport+0x100>)
 8019dce:	180b      	adds	r3, r1, r0
 8019dd0:	0859      	lsrs	r1, r3, #1
 8019dd2:	fba2 1201 	umull	r1, r2, r2, r1
 8019dd6:	0892      	lsrs	r2, r2, #2
 8019dd8:	212a      	movs	r1, #42	; 0x2a
 8019dda:	fb01 3312 	mls	r3, r1, r2, r3
 8019dde:	eb00 0b05 	add.w	fp, r0, r5
 8019de2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8019de6:	e7ad      	b.n	8019d44 <uxr_framing_read_transport+0x44>
 8019de8:	2600      	movs	r6, #0
 8019dea:	f1bb 0f28 	cmp.w	fp, #40	; 0x28
 8019dee:	85a6      	strh	r6, [r4, #44]	; 0x2c
 8019df0:	d9bf      	bls.n	8019d72 <uxr_framing_read_transport+0x72>
 8019df2:	2102      	movs	r1, #2
 8019df4:	2529      	movs	r5, #41	; 0x29
 8019df6:	e7c4      	b.n	8019d82 <uxr_framing_read_transport+0x82>
 8019df8:	f1c3 0529 	rsb	r5, r3, #41	; 0x29
 8019dfc:	b2ed      	uxtb	r5, r5
 8019dfe:	e796      	b.n	8019d2e <uxr_framing_read_transport+0x2e>
 8019e00:	30c30c31 	.word	0x30c30c31

08019e04 <uxr_read_framed_msg>:
 8019e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019e08:	461e      	mov	r6, r3
 8019e0a:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 8019e0e:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8019e12:	429d      	cmp	r5, r3
 8019e14:	b083      	sub	sp, #12
 8019e16:	4604      	mov	r4, r0
 8019e18:	4688      	mov	r8, r1
 8019e1a:	4691      	mov	r9, r2
 8019e1c:	f000 8188 	beq.w	801a130 <uxr_read_framed_msg+0x32c>
 8019e20:	7823      	ldrb	r3, [r4, #0]
 8019e22:	4dc1      	ldr	r5, [pc, #772]	; (801a128 <uxr_read_framed_msg+0x324>)
 8019e24:	4fc1      	ldr	r7, [pc, #772]	; (801a12c <uxr_read_framed_msg+0x328>)
 8019e26:	2b07      	cmp	r3, #7
 8019e28:	d8fd      	bhi.n	8019e26 <uxr_read_framed_msg+0x22>
 8019e2a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8019e2e:	0115      	.short	0x0115
 8019e30:	00d600f6 	.word	0x00d600f6
 8019e34:	009000b9 	.word	0x009000b9
 8019e38:	0030004d 	.word	0x0030004d
 8019e3c:	0008      	.short	0x0008
 8019e3e:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8019e42:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8019e46:	4299      	cmp	r1, r3
 8019e48:	f000 814a 	beq.w	801a0e0 <uxr_read_framed_msg+0x2dc>
 8019e4c:	18e2      	adds	r2, r4, r3
 8019e4e:	7892      	ldrb	r2, [r2, #2]
 8019e50:	2a7d      	cmp	r2, #125	; 0x7d
 8019e52:	f000 8199 	beq.w	801a188 <uxr_read_framed_msg+0x384>
 8019e56:	3301      	adds	r3, #1
 8019e58:	0858      	lsrs	r0, r3, #1
 8019e5a:	fba5 1000 	umull	r1, r0, r5, r0
 8019e5e:	0880      	lsrs	r0, r0, #2
 8019e60:	212a      	movs	r1, #42	; 0x2a
 8019e62:	fb01 3310 	mls	r3, r1, r0, r3
 8019e66:	2a7e      	cmp	r2, #126	; 0x7e
 8019e68:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019e6c:	f000 8252 	beq.w	801a314 <uxr_read_framed_msg+0x510>
 8019e70:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
 8019e72:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8019e74:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8019e78:	b29b      	uxth	r3, r3
 8019e7a:	2200      	movs	r2, #0
 8019e7c:	4299      	cmp	r1, r3
 8019e7e:	86a3      	strh	r3, [r4, #52]	; 0x34
 8019e80:	7022      	strb	r2, [r4, #0]
 8019e82:	f000 8179 	beq.w	801a178 <uxr_read_framed_msg+0x374>
 8019e86:	2000      	movs	r0, #0
 8019e88:	b003      	add	sp, #12
 8019e8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019e8e:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8019e92:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8019e96:	4299      	cmp	r1, r3
 8019e98:	f000 8131 	beq.w	801a0fe <uxr_read_framed_msg+0x2fa>
 8019e9c:	18e2      	adds	r2, r4, r3
 8019e9e:	7890      	ldrb	r0, [r2, #2]
 8019ea0:	287d      	cmp	r0, #125	; 0x7d
 8019ea2:	f000 8190 	beq.w	801a1c6 <uxr_read_framed_msg+0x3c2>
 8019ea6:	3301      	adds	r3, #1
 8019ea8:	085a      	lsrs	r2, r3, #1
 8019eaa:	fba5 1202 	umull	r1, r2, r5, r2
 8019eae:	0892      	lsrs	r2, r2, #2
 8019eb0:	212a      	movs	r1, #42	; 0x2a
 8019eb2:	fb01 3312 	mls	r3, r1, r2, r3
 8019eb6:	287e      	cmp	r0, #126	; 0x7e
 8019eb8:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019ebc:	f000 821a 	beq.w	801a2f4 <uxr_read_framed_msg+0x4f0>
 8019ec0:	2307      	movs	r3, #7
 8019ec2:	86a0      	strh	r0, [r4, #52]	; 0x34
 8019ec4:	7023      	strb	r3, [r4, #0]
 8019ec6:	e7ae      	b.n	8019e26 <uxr_read_framed_msg+0x22>
 8019ec8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8019eca:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 8019ece:	459e      	cmp	lr, r3
 8019ed0:	d938      	bls.n	8019f44 <uxr_read_framed_msg+0x140>
 8019ed2:	ee07 8a90 	vmov	s15, r8
 8019ed6:	212a      	movs	r1, #42	; 0x2a
 8019ed8:	e020      	b.n	8019f1c <uxr_read_framed_msg+0x118>
 8019eda:	f89b c002 	ldrb.w	ip, [fp, #2]
 8019ede:	f1bc 0f7d 	cmp.w	ip, #125	; 0x7d
 8019ee2:	f000 80d4 	beq.w	801a08e <uxr_read_framed_msg+0x28a>
 8019ee6:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 8019eea:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8019eee:	f000 8219 	beq.w	801a324 <uxr_read_framed_msg+0x520>
 8019ef2:	f806 c003 	strb.w	ip, [r6, r3]
 8019ef6:	f8b4 a036 	ldrh.w	sl, [r4, #54]	; 0x36
 8019efa:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8019efc:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 8019f00:	ea8a 000c 	eor.w	r0, sl, ip
 8019f04:	b2c0      	uxtb	r0, r0
 8019f06:	3301      	adds	r3, #1
 8019f08:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 8019f0c:	b29b      	uxth	r3, r3
 8019f0e:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 8019f12:	4573      	cmp	r3, lr
 8019f14:	8663      	strh	r3, [r4, #50]	; 0x32
 8019f16:	86e2      	strh	r2, [r4, #54]	; 0x36
 8019f18:	f080 8120 	bcs.w	801a15c <uxr_read_framed_msg+0x358>
 8019f1c:	f894 002d 	ldrb.w	r0, [r4, #45]	; 0x2d
 8019f20:	f894 a02c 	ldrb.w	sl, [r4, #44]	; 0x2c
 8019f24:	f100 0c01 	add.w	ip, r0, #1
 8019f28:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8019f2c:	fba5 8202 	umull	r8, r2, r5, r2
 8019f30:	0892      	lsrs	r2, r2, #2
 8019f32:	4582      	cmp	sl, r0
 8019f34:	eb04 0b00 	add.w	fp, r4, r0
 8019f38:	fb01 c212 	mls	r2, r1, r2, ip
 8019f3c:	d1cd      	bne.n	8019eda <uxr_read_framed_msg+0xd6>
 8019f3e:	ee17 8a90 	vmov	r8, s15
 8019f42:	459e      	cmp	lr, r3
 8019f44:	f040 8111 	bne.w	801a16a <uxr_read_framed_msg+0x366>
 8019f48:	2306      	movs	r3, #6
 8019f4a:	7023      	strb	r3, [r4, #0]
 8019f4c:	e76b      	b.n	8019e26 <uxr_read_framed_msg+0x22>
 8019f4e:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8019f52:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8019f56:	4298      	cmp	r0, r3
 8019f58:	f000 80c2 	beq.w	801a0e0 <uxr_read_framed_msg+0x2dc>
 8019f5c:	18e2      	adds	r2, r4, r3
 8019f5e:	7891      	ldrb	r1, [r2, #2]
 8019f60:	297d      	cmp	r1, #125	; 0x7d
 8019f62:	f000 814c 	beq.w	801a1fe <uxr_read_framed_msg+0x3fa>
 8019f66:	3301      	adds	r3, #1
 8019f68:	085a      	lsrs	r2, r3, #1
 8019f6a:	fba5 0202 	umull	r0, r2, r5, r2
 8019f6e:	0892      	lsrs	r2, r2, #2
 8019f70:	202a      	movs	r0, #42	; 0x2a
 8019f72:	fb00 3312 	mls	r3, r0, r2, r3
 8019f76:	297e      	cmp	r1, #126	; 0x7e
 8019f78:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019f7c:	f000 81ca 	beq.w	801a314 <uxr_read_framed_msg+0x510>
 8019f80:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8019f82:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8019f86:	990c      	ldr	r1, [sp, #48]	; 0x30
 8019f88:	b29b      	uxth	r3, r3
 8019f8a:	2000      	movs	r0, #0
 8019f8c:	428b      	cmp	r3, r1
 8019f8e:	8623      	strh	r3, [r4, #48]	; 0x30
 8019f90:	8660      	strh	r0, [r4, #50]	; 0x32
 8019f92:	86e0      	strh	r0, [r4, #54]	; 0x36
 8019f94:	f240 80df 	bls.w	801a156 <uxr_read_framed_msg+0x352>
 8019f98:	7020      	strb	r0, [r4, #0]
 8019f9a:	b003      	add	sp, #12
 8019f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019fa0:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8019fa4:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8019fa8:	4299      	cmp	r1, r3
 8019faa:	f000 80a8 	beq.w	801a0fe <uxr_read_framed_msg+0x2fa>
 8019fae:	18e2      	adds	r2, r4, r3
 8019fb0:	7890      	ldrb	r0, [r2, #2]
 8019fb2:	287d      	cmp	r0, #125	; 0x7d
 8019fb4:	f000 8164 	beq.w	801a280 <uxr_read_framed_msg+0x47c>
 8019fb8:	3301      	adds	r3, #1
 8019fba:	085a      	lsrs	r2, r3, #1
 8019fbc:	fba5 1202 	umull	r1, r2, r5, r2
 8019fc0:	0892      	lsrs	r2, r2, #2
 8019fc2:	212a      	movs	r1, #42	; 0x2a
 8019fc4:	fb01 3312 	mls	r3, r1, r2, r3
 8019fc8:	287e      	cmp	r0, #126	; 0x7e
 8019fca:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019fce:	f000 8191 	beq.w	801a2f4 <uxr_read_framed_msg+0x4f0>
 8019fd2:	2304      	movs	r3, #4
 8019fd4:	8620      	strh	r0, [r4, #48]	; 0x30
 8019fd6:	7023      	strb	r3, [r4, #0]
 8019fd8:	e725      	b.n	8019e26 <uxr_read_framed_msg+0x22>
 8019fda:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8019fde:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8019fe2:	4290      	cmp	r0, r2
 8019fe4:	f000 80b3 	beq.w	801a14e <uxr_read_framed_msg+0x34a>
 8019fe8:	18a3      	adds	r3, r4, r2
 8019fea:	7899      	ldrb	r1, [r3, #2]
 8019fec:	297d      	cmp	r1, #125	; 0x7d
 8019fee:	f000 8164 	beq.w	801a2ba <uxr_read_framed_msg+0x4b6>
 8019ff2:	3201      	adds	r2, #1
 8019ff4:	0850      	lsrs	r0, r2, #1
 8019ff6:	fba5 3000 	umull	r3, r0, r5, r0
 8019ffa:	0880      	lsrs	r0, r0, #2
 8019ffc:	232a      	movs	r3, #42	; 0x2a
 8019ffe:	fb03 2210 	mls	r2, r3, r0, r2
 801a002:	297e      	cmp	r1, #126	; 0x7e
 801a004:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 801a008:	f000 8188 	beq.w	801a31c <uxr_read_framed_msg+0x518>
 801a00c:	7863      	ldrb	r3, [r4, #1]
 801a00e:	428b      	cmp	r3, r1
 801a010:	bf0c      	ite	eq
 801a012:	2303      	moveq	r3, #3
 801a014:	2300      	movne	r3, #0
 801a016:	7023      	strb	r3, [r4, #0]
 801a018:	e705      	b.n	8019e26 <uxr_read_framed_msg+0x22>
 801a01a:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 801a01e:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 801a022:	2200      	movs	r2, #0
 801a024:	4299      	cmp	r1, r3
 801a026:	f884 202e 	strb.w	r2, [r4, #46]	; 0x2e
 801a02a:	d06c      	beq.n	801a106 <uxr_read_framed_msg+0x302>
 801a02c:	18e2      	adds	r2, r4, r3
 801a02e:	7890      	ldrb	r0, [r2, #2]
 801a030:	287d      	cmp	r0, #125	; 0x7d
 801a032:	f000 8101 	beq.w	801a238 <uxr_read_framed_msg+0x434>
 801a036:	3301      	adds	r3, #1
 801a038:	085a      	lsrs	r2, r3, #1
 801a03a:	fba5 1202 	umull	r1, r2, r5, r2
 801a03e:	0892      	lsrs	r2, r2, #2
 801a040:	212a      	movs	r1, #42	; 0x2a
 801a042:	fb01 3312 	mls	r3, r1, r2, r3
 801a046:	287e      	cmp	r0, #126	; 0x7e
 801a048:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
 801a04c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801a050:	d059      	beq.n	801a106 <uxr_read_framed_msg+0x302>
 801a052:	2302      	movs	r3, #2
 801a054:	7023      	strb	r3, [r4, #0]
 801a056:	e6e6      	b.n	8019e26 <uxr_read_framed_msg+0x22>
 801a058:	f894 a02c 	ldrb.w	sl, [r4, #44]	; 0x2c
 801a05c:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 801a060:	f04f 0e2a 	mov.w	lr, #42	; 0x2a
 801a064:	1c51      	adds	r1, r2, #1
 801a066:	084b      	lsrs	r3, r1, #1
 801a068:	fba5 c303 	umull	ip, r3, r5, r3
 801a06c:	089b      	lsrs	r3, r3, #2
 801a06e:	fb0e 1313 	mls	r3, lr, r3, r1
 801a072:	4592      	cmp	sl, r2
 801a074:	eb04 0002 	add.w	r0, r4, r2
 801a078:	b2da      	uxtb	r2, r3
 801a07a:	f43f af04 	beq.w	8019e86 <uxr_read_framed_msg+0x82>
 801a07e:	7883      	ldrb	r3, [r0, #2]
 801a080:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 801a084:	2b7e      	cmp	r3, #126	; 0x7e
 801a086:	d1ed      	bne.n	801a064 <uxr_read_framed_msg+0x260>
 801a088:	2301      	movs	r3, #1
 801a08a:	7023      	strb	r3, [r4, #0]
 801a08c:	e6cb      	b.n	8019e26 <uxr_read_framed_msg+0x22>
 801a08e:	f100 0c01 	add.w	ip, r0, #1
 801a092:	ea4f 025c 	mov.w	r2, ip, lsr #1
 801a096:	fba5 8202 	umull	r8, r2, r5, r2
 801a09a:	0892      	lsrs	r2, r2, #2
 801a09c:	fb01 c212 	mls	r2, r1, r2, ip
 801a0a0:	eb04 0c02 	add.w	ip, r4, r2
 801a0a4:	b2d2      	uxtb	r2, r2
 801a0a6:	4592      	cmp	sl, r2
 801a0a8:	f100 0002 	add.w	r0, r0, #2
 801a0ac:	f43f af47 	beq.w	8019f3e <uxr_read_framed_msg+0x13a>
 801a0b0:	0842      	lsrs	r2, r0, #1
 801a0b2:	f89c a002 	ldrb.w	sl, [ip, #2]
 801a0b6:	fba5 8202 	umull	r8, r2, r5, r2
 801a0ba:	0892      	lsrs	r2, r2, #2
 801a0bc:	fb01 0012 	mls	r0, r1, r2, r0
 801a0c0:	f1ba 0f7e 	cmp.w	sl, #126	; 0x7e
 801a0c4:	f08a 0c20 	eor.w	ip, sl, #32
 801a0c8:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
 801a0cc:	f47f af11 	bne.w	8019ef2 <uxr_read_framed_msg+0xee>
 801a0d0:	459e      	cmp	lr, r3
 801a0d2:	ee17 8a90 	vmov	r8, s15
 801a0d6:	f43f af37 	beq.w	8019f48 <uxr_read_framed_msg+0x144>
 801a0da:	2301      	movs	r3, #1
 801a0dc:	7023      	strb	r3, [r4, #0]
 801a0de:	e6a2      	b.n	8019e26 <uxr_read_framed_msg+0x22>
 801a0e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a0e2:	9300      	str	r3, [sp, #0]
 801a0e4:	2301      	movs	r3, #1
 801a0e6:	9301      	str	r3, [sp, #4]
 801a0e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a0ea:	464a      	mov	r2, r9
 801a0ec:	4641      	mov	r1, r8
 801a0ee:	4620      	mov	r0, r4
 801a0f0:	f7ff fe06 	bl	8019d00 <uxr_framing_read_transport>
 801a0f4:	2800      	cmp	r0, #0
 801a0f6:	f43f aec6 	beq.w	8019e86 <uxr_read_framed_msg+0x82>
 801a0fa:	7823      	ldrb	r3, [r4, #0]
 801a0fc:	e693      	b.n	8019e26 <uxr_read_framed_msg+0x22>
 801a0fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a100:	9300      	str	r3, [sp, #0]
 801a102:	2302      	movs	r3, #2
 801a104:	e7ef      	b.n	801a0e6 <uxr_read_framed_msg+0x2e2>
 801a106:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a108:	9300      	str	r3, [sp, #0]
 801a10a:	2304      	movs	r3, #4
 801a10c:	9301      	str	r3, [sp, #4]
 801a10e:	464a      	mov	r2, r9
 801a110:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a112:	4641      	mov	r1, r8
 801a114:	4620      	mov	r0, r4
 801a116:	f7ff fdf3 	bl	8019d00 <uxr_framing_read_transport>
 801a11a:	2800      	cmp	r0, #0
 801a11c:	d1ed      	bne.n	801a0fa <uxr_read_framed_msg+0x2f6>
 801a11e:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 801a122:	2b7e      	cmp	r3, #126	; 0x7e
 801a124:	d0e9      	beq.n	801a0fa <uxr_read_framed_msg+0x2f6>
 801a126:	e6ae      	b.n	8019e86 <uxr_read_framed_msg+0x82>
 801a128:	30c30c31 	.word	0x30c30c31
 801a12c:	0801d528 	.word	0x0801d528
 801a130:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a132:	9300      	str	r3, [sp, #0]
 801a134:	2305      	movs	r3, #5
 801a136:	9301      	str	r3, [sp, #4]
 801a138:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a13a:	f7ff fde1 	bl	8019d00 <uxr_framing_read_transport>
 801a13e:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 801a142:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 801a146:	429a      	cmp	r2, r3
 801a148:	f43f ae9d 	beq.w	8019e86 <uxr_read_framed_msg+0x82>
 801a14c:	e668      	b.n	8019e20 <uxr_read_framed_msg+0x1c>
 801a14e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a150:	9300      	str	r3, [sp, #0]
 801a152:	2303      	movs	r3, #3
 801a154:	e7c7      	b.n	801a0e6 <uxr_read_framed_msg+0x2e2>
 801a156:	2305      	movs	r3, #5
 801a158:	7023      	strb	r3, [r4, #0]
 801a15a:	e664      	b.n	8019e26 <uxr_read_framed_msg+0x22>
 801a15c:	ee17 8a90 	vmov	r8, s15
 801a160:	f43f aef2 	beq.w	8019f48 <uxr_read_framed_msg+0x144>
 801a164:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 801a168:	d08e      	beq.n	801a088 <uxr_read_framed_msg+0x284>
 801a16a:	ebae 0303 	sub.w	r3, lr, r3
 801a16e:	3302      	adds	r3, #2
 801a170:	9301      	str	r3, [sp, #4]
 801a172:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a174:	9300      	str	r3, [sp, #0]
 801a176:	e7b7      	b.n	801a0e8 <uxr_read_framed_msg+0x2e4>
 801a178:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801a17a:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 801a17e:	7013      	strb	r3, [r2, #0]
 801a180:	8e20      	ldrh	r0, [r4, #48]	; 0x30
 801a182:	b003      	add	sp, #12
 801a184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a188:	f103 0c01 	add.w	ip, r3, #1
 801a18c:	ea4f 025c 	mov.w	r2, ip, lsr #1
 801a190:	fba5 0202 	umull	r0, r2, r5, r2
 801a194:	0892      	lsrs	r2, r2, #2
 801a196:	202a      	movs	r0, #42	; 0x2a
 801a198:	fb00 c212 	mls	r2, r0, r2, ip
 801a19c:	fa5f fc82 	uxtb.w	ip, r2
 801a1a0:	4561      	cmp	r1, ip
 801a1a2:	d09d      	beq.n	801a0e0 <uxr_read_framed_msg+0x2dc>
 801a1a4:	3302      	adds	r3, #2
 801a1a6:	4422      	add	r2, r4
 801a1a8:	0859      	lsrs	r1, r3, #1
 801a1aa:	7892      	ldrb	r2, [r2, #2]
 801a1ac:	fba5 c101 	umull	ip, r1, r5, r1
 801a1b0:	0889      	lsrs	r1, r1, #2
 801a1b2:	fb00 3311 	mls	r3, r0, r1, r3
 801a1b6:	2a7e      	cmp	r2, #126	; 0x7e
 801a1b8:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801a1bc:	f000 80aa 	beq.w	801a314 <uxr_read_framed_msg+0x510>
 801a1c0:	f082 0220 	eor.w	r2, r2, #32
 801a1c4:	e654      	b.n	8019e70 <uxr_read_framed_msg+0x6c>
 801a1c6:	1c58      	adds	r0, r3, #1
 801a1c8:	0842      	lsrs	r2, r0, #1
 801a1ca:	fba5 c202 	umull	ip, r2, r5, r2
 801a1ce:	0892      	lsrs	r2, r2, #2
 801a1d0:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 801a1d4:	fb0c 0212 	mls	r2, ip, r2, r0
 801a1d8:	b2d0      	uxtb	r0, r2
 801a1da:	4281      	cmp	r1, r0
 801a1dc:	d08f      	beq.n	801a0fe <uxr_read_framed_msg+0x2fa>
 801a1de:	4422      	add	r2, r4
 801a1e0:	3302      	adds	r3, #2
 801a1e2:	7890      	ldrb	r0, [r2, #2]
 801a1e4:	085a      	lsrs	r2, r3, #1
 801a1e6:	fba5 1202 	umull	r1, r2, r5, r2
 801a1ea:	0892      	lsrs	r2, r2, #2
 801a1ec:	fb0c 3312 	mls	r3, ip, r2, r3
 801a1f0:	287e      	cmp	r0, #126	; 0x7e
 801a1f2:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801a1f6:	d07d      	beq.n	801a2f4 <uxr_read_framed_msg+0x4f0>
 801a1f8:	f080 0020 	eor.w	r0, r0, #32
 801a1fc:	e660      	b.n	8019ec0 <uxr_read_framed_msg+0xbc>
 801a1fe:	1c59      	adds	r1, r3, #1
 801a200:	084a      	lsrs	r2, r1, #1
 801a202:	fba5 c202 	umull	ip, r2, r5, r2
 801a206:	0892      	lsrs	r2, r2, #2
 801a208:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 801a20c:	fb0c 1212 	mls	r2, ip, r2, r1
 801a210:	b2d1      	uxtb	r1, r2
 801a212:	4288      	cmp	r0, r1
 801a214:	f43f af64 	beq.w	801a0e0 <uxr_read_framed_msg+0x2dc>
 801a218:	4422      	add	r2, r4
 801a21a:	3302      	adds	r3, #2
 801a21c:	7891      	ldrb	r1, [r2, #2]
 801a21e:	085a      	lsrs	r2, r3, #1
 801a220:	fba5 0202 	umull	r0, r2, r5, r2
 801a224:	0892      	lsrs	r2, r2, #2
 801a226:	fb0c 3312 	mls	r3, ip, r2, r3
 801a22a:	297e      	cmp	r1, #126	; 0x7e
 801a22c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801a230:	d070      	beq.n	801a314 <uxr_read_framed_msg+0x510>
 801a232:	f081 0120 	eor.w	r1, r1, #32
 801a236:	e6a3      	b.n	8019f80 <uxr_read_framed_msg+0x17c>
 801a238:	f103 0c01 	add.w	ip, r3, #1
 801a23c:	ea4f 025c 	mov.w	r2, ip, lsr #1
 801a240:	fba5 0202 	umull	r0, r2, r5, r2
 801a244:	0892      	lsrs	r2, r2, #2
 801a246:	202a      	movs	r0, #42	; 0x2a
 801a248:	fb00 c212 	mls	r2, r0, r2, ip
 801a24c:	fa5f fc82 	uxtb.w	ip, r2
 801a250:	4561      	cmp	r1, ip
 801a252:	f43f af58 	beq.w	801a106 <uxr_read_framed_msg+0x302>
 801a256:	4422      	add	r2, r4
 801a258:	3302      	adds	r3, #2
 801a25a:	7891      	ldrb	r1, [r2, #2]
 801a25c:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 801a260:	085a      	lsrs	r2, r3, #1
 801a262:	fba5 c202 	umull	ip, r2, r5, r2
 801a266:	0892      	lsrs	r2, r2, #2
 801a268:	fb00 3312 	mls	r3, r0, r2, r3
 801a26c:	297e      	cmp	r1, #126	; 0x7e
 801a26e:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801a272:	f43f af48 	beq.w	801a106 <uxr_read_framed_msg+0x302>
 801a276:	f081 0120 	eor.w	r1, r1, #32
 801a27a:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 801a27e:	e6e8      	b.n	801a052 <uxr_read_framed_msg+0x24e>
 801a280:	1c58      	adds	r0, r3, #1
 801a282:	0842      	lsrs	r2, r0, #1
 801a284:	fba5 c202 	umull	ip, r2, r5, r2
 801a288:	0892      	lsrs	r2, r2, #2
 801a28a:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 801a28e:	fb0c 0212 	mls	r2, ip, r2, r0
 801a292:	b2d0      	uxtb	r0, r2
 801a294:	4281      	cmp	r1, r0
 801a296:	f43f af32 	beq.w	801a0fe <uxr_read_framed_msg+0x2fa>
 801a29a:	4422      	add	r2, r4
 801a29c:	3302      	adds	r3, #2
 801a29e:	7890      	ldrb	r0, [r2, #2]
 801a2a0:	085a      	lsrs	r2, r3, #1
 801a2a2:	fba5 1202 	umull	r1, r2, r5, r2
 801a2a6:	0892      	lsrs	r2, r2, #2
 801a2a8:	fb0c 3312 	mls	r3, ip, r2, r3
 801a2ac:	287e      	cmp	r0, #126	; 0x7e
 801a2ae:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801a2b2:	d01f      	beq.n	801a2f4 <uxr_read_framed_msg+0x4f0>
 801a2b4:	f080 0020 	eor.w	r0, r0, #32
 801a2b8:	e68b      	b.n	8019fd2 <uxr_read_framed_msg+0x1ce>
 801a2ba:	1c51      	adds	r1, r2, #1
 801a2bc:	084b      	lsrs	r3, r1, #1
 801a2be:	fba5 c303 	umull	ip, r3, r5, r3
 801a2c2:	089b      	lsrs	r3, r3, #2
 801a2c4:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 801a2c8:	fb0c 1313 	mls	r3, ip, r3, r1
 801a2cc:	b2d9      	uxtb	r1, r3
 801a2ce:	4288      	cmp	r0, r1
 801a2d0:	f43f af3d 	beq.w	801a14e <uxr_read_framed_msg+0x34a>
 801a2d4:	3202      	adds	r2, #2
 801a2d6:	4423      	add	r3, r4
 801a2d8:	0850      	lsrs	r0, r2, #1
 801a2da:	789b      	ldrb	r3, [r3, #2]
 801a2dc:	fba5 1000 	umull	r1, r0, r5, r0
 801a2e0:	0880      	lsrs	r0, r0, #2
 801a2e2:	fb0c 2210 	mls	r2, ip, r0, r2
 801a2e6:	2b7e      	cmp	r3, #126	; 0x7e
 801a2e8:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 801a2ec:	d016      	beq.n	801a31c <uxr_read_framed_msg+0x518>
 801a2ee:	f083 0120 	eor.w	r1, r3, #32
 801a2f2:	e68b      	b.n	801a00c <uxr_read_framed_msg+0x208>
 801a2f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a2f6:	9300      	str	r3, [sp, #0]
 801a2f8:	2302      	movs	r3, #2
 801a2fa:	9301      	str	r3, [sp, #4]
 801a2fc:	464a      	mov	r2, r9
 801a2fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a300:	4641      	mov	r1, r8
 801a302:	4620      	mov	r0, r4
 801a304:	f7ff fcfc 	bl	8019d00 <uxr_framing_read_transport>
 801a308:	2800      	cmp	r0, #0
 801a30a:	f47f aef6 	bne.w	801a0fa <uxr_read_framed_msg+0x2f6>
 801a30e:	2301      	movs	r3, #1
 801a310:	7023      	strb	r3, [r4, #0]
 801a312:	e588      	b.n	8019e26 <uxr_read_framed_msg+0x22>
 801a314:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a316:	9300      	str	r3, [sp, #0]
 801a318:	2301      	movs	r3, #1
 801a31a:	e7ee      	b.n	801a2fa <uxr_read_framed_msg+0x4f6>
 801a31c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a31e:	9300      	str	r3, [sp, #0]
 801a320:	2303      	movs	r3, #3
 801a322:	e7ea      	b.n	801a2fa <uxr_read_framed_msg+0x4f6>
 801a324:	ee17 8a90 	vmov	r8, s15
 801a328:	e6ae      	b.n	801a088 <uxr_read_framed_msg+0x284>
 801a32a:	bf00      	nop

0801a32c <rcl_get_default_domain_id>:
 801a32c:	b530      	push	{r4, r5, lr}
 801a32e:	b083      	sub	sp, #12
 801a330:	2300      	movs	r3, #0
 801a332:	9300      	str	r3, [sp, #0]
 801a334:	b1d0      	cbz	r0, 801a36c <rcl_get_default_domain_id+0x40>
 801a336:	4604      	mov	r4, r0
 801a338:	4669      	mov	r1, sp
 801a33a:	4815      	ldr	r0, [pc, #84]	; (801a390 <rcl_get_default_domain_id+0x64>)
 801a33c:	f7fc ffdc 	bl	80172f8 <rcutils_get_env>
 801a340:	4602      	mov	r2, r0
 801a342:	b110      	cbz	r0, 801a34a <rcl_get_default_domain_id+0x1e>
 801a344:	2001      	movs	r0, #1
 801a346:	b003      	add	sp, #12
 801a348:	bd30      	pop	{r4, r5, pc}
 801a34a:	9b00      	ldr	r3, [sp, #0]
 801a34c:	b18b      	cbz	r3, 801a372 <rcl_get_default_domain_id+0x46>
 801a34e:	7818      	ldrb	r0, [r3, #0]
 801a350:	2800      	cmp	r0, #0
 801a352:	d0f8      	beq.n	801a346 <rcl_get_default_domain_id+0x1a>
 801a354:	a901      	add	r1, sp, #4
 801a356:	4618      	mov	r0, r3
 801a358:	9201      	str	r2, [sp, #4]
 801a35a:	f001 f9ef 	bl	801b73c <strtoul>
 801a35e:	4605      	mov	r5, r0
 801a360:	b150      	cbz	r0, 801a378 <rcl_get_default_domain_id+0x4c>
 801a362:	1c43      	adds	r3, r0, #1
 801a364:	d00d      	beq.n	801a382 <rcl_get_default_domain_id+0x56>
 801a366:	6025      	str	r5, [r4, #0]
 801a368:	2000      	movs	r0, #0
 801a36a:	e7ec      	b.n	801a346 <rcl_get_default_domain_id+0x1a>
 801a36c:	200b      	movs	r0, #11
 801a36e:	b003      	add	sp, #12
 801a370:	bd30      	pop	{r4, r5, pc}
 801a372:	4618      	mov	r0, r3
 801a374:	b003      	add	sp, #12
 801a376:	bd30      	pop	{r4, r5, pc}
 801a378:	9b01      	ldr	r3, [sp, #4]
 801a37a:	781b      	ldrb	r3, [r3, #0]
 801a37c:	2b00      	cmp	r3, #0
 801a37e:	d0f2      	beq.n	801a366 <rcl_get_default_domain_id+0x3a>
 801a380:	e7e0      	b.n	801a344 <rcl_get_default_domain_id+0x18>
 801a382:	f000 fca3 	bl	801accc <__errno>
 801a386:	6803      	ldr	r3, [r0, #0]
 801a388:	2b22      	cmp	r3, #34	; 0x22
 801a38a:	d1ec      	bne.n	801a366 <rcl_get_default_domain_id+0x3a>
 801a38c:	e7da      	b.n	801a344 <rcl_get_default_domain_id+0x18>
 801a38e:	bf00      	nop
 801a390:	0801d728 	.word	0x0801d728

0801a394 <rcl_expand_topic_name>:
 801a394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a398:	b08b      	sub	sp, #44	; 0x2c
 801a39a:	9306      	str	r3, [sp, #24]
 801a39c:	2800      	cmp	r0, #0
 801a39e:	f000 80ad 	beq.w	801a4fc <rcl_expand_topic_name+0x168>
 801a3a2:	460e      	mov	r6, r1
 801a3a4:	2900      	cmp	r1, #0
 801a3a6:	f000 80a9 	beq.w	801a4fc <rcl_expand_topic_name+0x168>
 801a3aa:	4617      	mov	r7, r2
 801a3ac:	2a00      	cmp	r2, #0
 801a3ae:	f000 80a5 	beq.w	801a4fc <rcl_expand_topic_name+0x168>
 801a3b2:	2b00      	cmp	r3, #0
 801a3b4:	f000 80a2 	beq.w	801a4fc <rcl_expand_topic_name+0x168>
 801a3b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801a3ba:	2b00      	cmp	r3, #0
 801a3bc:	f000 809e 	beq.w	801a4fc <rcl_expand_topic_name+0x168>
 801a3c0:	2200      	movs	r2, #0
 801a3c2:	a909      	add	r1, sp, #36	; 0x24
 801a3c4:	4680      	mov	r8, r0
 801a3c6:	f000 f9f5 	bl	801a7b4 <rcl_validate_topic_name>
 801a3ca:	4604      	mov	r4, r0
 801a3cc:	2800      	cmp	r0, #0
 801a3ce:	f040 8096 	bne.w	801a4fe <rcl_expand_topic_name+0x16a>
 801a3d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a3d4:	2b00      	cmp	r3, #0
 801a3d6:	f040 809a 	bne.w	801a50e <rcl_expand_topic_name+0x17a>
 801a3da:	4602      	mov	r2, r0
 801a3dc:	a909      	add	r1, sp, #36	; 0x24
 801a3de:	4630      	mov	r0, r6
 801a3e0:	f7fd fb8c 	bl	8017afc <rmw_validate_node_name>
 801a3e4:	2800      	cmp	r0, #0
 801a3e6:	f040 808e 	bne.w	801a506 <rcl_expand_topic_name+0x172>
 801a3ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a3ec:	2a00      	cmp	r2, #0
 801a3ee:	f040 8093 	bne.w	801a518 <rcl_expand_topic_name+0x184>
 801a3f2:	a909      	add	r1, sp, #36	; 0x24
 801a3f4:	4638      	mov	r0, r7
 801a3f6:	f7fd fb63 	bl	8017ac0 <rmw_validate_namespace>
 801a3fa:	2800      	cmp	r0, #0
 801a3fc:	f040 8083 	bne.w	801a506 <rcl_expand_topic_name+0x172>
 801a400:	9c09      	ldr	r4, [sp, #36]	; 0x24
 801a402:	2c00      	cmp	r4, #0
 801a404:	f040 80ed 	bne.w	801a5e2 <rcl_expand_topic_name+0x24e>
 801a408:	217b      	movs	r1, #123	; 0x7b
 801a40a:	4640      	mov	r0, r8
 801a40c:	f001 f8e5 	bl	801b5da <strchr>
 801a410:	f898 3000 	ldrb.w	r3, [r8]
 801a414:	2b2f      	cmp	r3, #47	; 0x2f
 801a416:	4605      	mov	r5, r0
 801a418:	f000 809e 	beq.w	801a558 <rcl_expand_topic_name+0x1c4>
 801a41c:	2b7e      	cmp	r3, #126	; 0x7e
 801a41e:	f040 80a2 	bne.w	801a566 <rcl_expand_topic_name+0x1d2>
 801a422:	4638      	mov	r0, r7
 801a424:	f7e5 fede 	bl	80001e4 <strlen>
 801a428:	4a82      	ldr	r2, [pc, #520]	; (801a634 <rcl_expand_topic_name+0x2a0>)
 801a42a:	4b83      	ldr	r3, [pc, #524]	; (801a638 <rcl_expand_topic_name+0x2a4>)
 801a42c:	2801      	cmp	r0, #1
 801a42e:	bf18      	it	ne
 801a430:	4613      	movne	r3, r2
 801a432:	9302      	str	r3, [sp, #8]
 801a434:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801a436:	9300      	str	r3, [sp, #0]
 801a438:	e9cd 7603 	strd	r7, r6, [sp, #12]
 801a43c:	f108 0301 	add.w	r3, r8, #1
 801a440:	9305      	str	r3, [sp, #20]
 801a442:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801a446:	9301      	str	r3, [sp, #4]
 801a448:	ab14      	add	r3, sp, #80	; 0x50
 801a44a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a44c:	f7fc ff7c 	bl	8017348 <rcutils_format_string_limit>
 801a450:	4682      	mov	sl, r0
 801a452:	2800      	cmp	r0, #0
 801a454:	f000 80c7 	beq.w	801a5e6 <rcl_expand_topic_name+0x252>
 801a458:	2d00      	cmp	r5, #0
 801a45a:	f000 80a2 	beq.w	801a5a2 <rcl_expand_topic_name+0x20e>
 801a45e:	217b      	movs	r1, #123	; 0x7b
 801a460:	f001 f8bb 	bl	801b5da <strchr>
 801a464:	46d1      	mov	r9, sl
 801a466:	4605      	mov	r5, r0
 801a468:	9407      	str	r4, [sp, #28]
 801a46a:	46d3      	mov	fp, sl
 801a46c:	464c      	mov	r4, r9
 801a46e:	2d00      	cmp	r5, #0
 801a470:	f000 80be 	beq.w	801a5f0 <rcl_expand_topic_name+0x25c>
 801a474:	217d      	movs	r1, #125	; 0x7d
 801a476:	4620      	mov	r0, r4
 801a478:	f001 f8af 	bl	801b5da <strchr>
 801a47c:	eba0 0905 	sub.w	r9, r0, r5
 801a480:	f109 0a01 	add.w	sl, r9, #1
 801a484:	486d      	ldr	r0, [pc, #436]	; (801a63c <rcl_expand_topic_name+0x2a8>)
 801a486:	4652      	mov	r2, sl
 801a488:	4629      	mov	r1, r5
 801a48a:	f001 f8bb 	bl	801b604 <strncmp>
 801a48e:	2800      	cmp	r0, #0
 801a490:	d067      	beq.n	801a562 <rcl_expand_topic_name+0x1ce>
 801a492:	486b      	ldr	r0, [pc, #428]	; (801a640 <rcl_expand_topic_name+0x2ac>)
 801a494:	4652      	mov	r2, sl
 801a496:	4629      	mov	r1, r5
 801a498:	f001 f8b4 	bl	801b604 <strncmp>
 801a49c:	b130      	cbz	r0, 801a4ac <rcl_expand_topic_name+0x118>
 801a49e:	4869      	ldr	r0, [pc, #420]	; (801a644 <rcl_expand_topic_name+0x2b0>)
 801a4a0:	4652      	mov	r2, sl
 801a4a2:	4629      	mov	r1, r5
 801a4a4:	f001 f8ae 	bl	801b604 <strncmp>
 801a4a8:	2800      	cmp	r0, #0
 801a4aa:	d137      	bne.n	801a51c <rcl_expand_topic_name+0x188>
 801a4ac:	46b9      	mov	r9, r7
 801a4ae:	ab16      	add	r3, sp, #88	; 0x58
 801a4b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801a4b4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801a4b8:	ab14      	add	r3, sp, #80	; 0x50
 801a4ba:	4628      	mov	r0, r5
 801a4bc:	cb0c      	ldmia	r3, {r2, r3}
 801a4be:	4651      	mov	r1, sl
 801a4c0:	f7fd f87e 	bl	80175c0 <rcutils_strndup>
 801a4c4:	4605      	mov	r5, r0
 801a4c6:	2800      	cmp	r0, #0
 801a4c8:	f000 809c 	beq.w	801a604 <rcl_expand_topic_name+0x270>
 801a4cc:	464a      	mov	r2, r9
 801a4ce:	4620      	mov	r0, r4
 801a4d0:	ab14      	add	r3, sp, #80	; 0x50
 801a4d2:	4629      	mov	r1, r5
 801a4d4:	f7fc ff72 	bl	80173bc <rcutils_repl_str>
 801a4d8:	9918      	ldr	r1, [sp, #96]	; 0x60
 801a4da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a4dc:	4604      	mov	r4, r0
 801a4de:	4628      	mov	r0, r5
 801a4e0:	4798      	blx	r3
 801a4e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a4e4:	9918      	ldr	r1, [sp, #96]	; 0x60
 801a4e6:	4658      	mov	r0, fp
 801a4e8:	4798      	blx	r3
 801a4ea:	2c00      	cmp	r4, #0
 801a4ec:	d07b      	beq.n	801a5e6 <rcl_expand_topic_name+0x252>
 801a4ee:	217b      	movs	r1, #123	; 0x7b
 801a4f0:	4620      	mov	r0, r4
 801a4f2:	f001 f872 	bl	801b5da <strchr>
 801a4f6:	46a3      	mov	fp, r4
 801a4f8:	4605      	mov	r5, r0
 801a4fa:	e7b8      	b.n	801a46e <rcl_expand_topic_name+0xda>
 801a4fc:	240b      	movs	r4, #11
 801a4fe:	4620      	mov	r0, r4
 801a500:	b00b      	add	sp, #44	; 0x2c
 801a502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a506:	f7fb ffd7 	bl	80164b8 <rcl_convert_rmw_ret_to_rcl_ret>
 801a50a:	4604      	mov	r4, r0
 801a50c:	e7f7      	b.n	801a4fe <rcl_expand_topic_name+0x16a>
 801a50e:	2467      	movs	r4, #103	; 0x67
 801a510:	4620      	mov	r0, r4
 801a512:	b00b      	add	sp, #44	; 0x2c
 801a514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a518:	24c9      	movs	r4, #201	; 0xc9
 801a51a:	e7f0      	b.n	801a4fe <rcl_expand_topic_name+0x16a>
 801a51c:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 801a520:	9806      	ldr	r0, [sp, #24]
 801a522:	1c69      	adds	r1, r5, #1
 801a524:	f7fd f966 	bl	80177f4 <rcutils_string_map_getn>
 801a528:	4681      	mov	r9, r0
 801a52a:	2800      	cmp	r0, #0
 801a52c:	d1bf      	bne.n	801a4ae <rcl_expand_topic_name+0x11a>
 801a52e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801a530:	aa16      	add	r2, sp, #88	; 0x58
 801a532:	6018      	str	r0, [r3, #0]
 801a534:	ca07      	ldmia	r2, {r0, r1, r2}
 801a536:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801a53a:	ab14      	add	r3, sp, #80	; 0x50
 801a53c:	cb0c      	ldmia	r3, {r2, r3}
 801a53e:	4651      	mov	r1, sl
 801a540:	4628      	mov	r0, r5
 801a542:	f7fd f83d 	bl	80175c0 <rcutils_strndup>
 801a546:	9918      	ldr	r1, [sp, #96]	; 0x60
 801a548:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a54a:	4798      	blx	r3
 801a54c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a54e:	9918      	ldr	r1, [sp, #96]	; 0x60
 801a550:	4658      	mov	r0, fp
 801a552:	2469      	movs	r4, #105	; 0x69
 801a554:	4798      	blx	r3
 801a556:	e7d2      	b.n	801a4fe <rcl_expand_topic_name+0x16a>
 801a558:	2800      	cmp	r0, #0
 801a55a:	d05b      	beq.n	801a614 <rcl_expand_topic_name+0x280>
 801a55c:	46c1      	mov	r9, r8
 801a55e:	46a2      	mov	sl, r4
 801a560:	e782      	b.n	801a468 <rcl_expand_topic_name+0xd4>
 801a562:	46b1      	mov	r9, r6
 801a564:	e7a3      	b.n	801a4ae <rcl_expand_topic_name+0x11a>
 801a566:	2800      	cmp	r0, #0
 801a568:	d1f8      	bne.n	801a55c <rcl_expand_topic_name+0x1c8>
 801a56a:	4638      	mov	r0, r7
 801a56c:	f7e5 fe3a 	bl	80001e4 <strlen>
 801a570:	4a35      	ldr	r2, [pc, #212]	; (801a648 <rcl_expand_topic_name+0x2b4>)
 801a572:	4b36      	ldr	r3, [pc, #216]	; (801a64c <rcl_expand_topic_name+0x2b8>)
 801a574:	f8cd 8010 	str.w	r8, [sp, #16]
 801a578:	2801      	cmp	r0, #1
 801a57a:	bf18      	it	ne
 801a57c:	4613      	movne	r3, r2
 801a57e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 801a582:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801a586:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801a588:	9703      	str	r7, [sp, #12]
 801a58a:	9200      	str	r2, [sp, #0]
 801a58c:	ab14      	add	r3, sp, #80	; 0x50
 801a58e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a590:	f7fc feda 	bl	8017348 <rcutils_format_string_limit>
 801a594:	4682      	mov	sl, r0
 801a596:	4653      	mov	r3, sl
 801a598:	b32b      	cbz	r3, 801a5e6 <rcl_expand_topic_name+0x252>
 801a59a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801a59c:	f8c3 a000 	str.w	sl, [r3]
 801a5a0:	e7ad      	b.n	801a4fe <rcl_expand_topic_name+0x16a>
 801a5a2:	f89a 3000 	ldrb.w	r3, [sl]
 801a5a6:	2b2f      	cmp	r3, #47	; 0x2f
 801a5a8:	d0f7      	beq.n	801a59a <rcl_expand_topic_name+0x206>
 801a5aa:	4638      	mov	r0, r7
 801a5ac:	f7e5 fe1a 	bl	80001e4 <strlen>
 801a5b0:	4a25      	ldr	r2, [pc, #148]	; (801a648 <rcl_expand_topic_name+0x2b4>)
 801a5b2:	4b26      	ldr	r3, [pc, #152]	; (801a64c <rcl_expand_topic_name+0x2b8>)
 801a5b4:	f8cd a010 	str.w	sl, [sp, #16]
 801a5b8:	2801      	cmp	r0, #1
 801a5ba:	bf18      	it	ne
 801a5bc:	4613      	movne	r3, r2
 801a5be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 801a5c2:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801a5c6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801a5c8:	9703      	str	r7, [sp, #12]
 801a5ca:	9200      	str	r2, [sp, #0]
 801a5cc:	ab14      	add	r3, sp, #80	; 0x50
 801a5ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801a5d0:	f7fc feba 	bl	8017348 <rcutils_format_string_limit>
 801a5d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a5d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 801a5d8:	4605      	mov	r5, r0
 801a5da:	4650      	mov	r0, sl
 801a5dc:	4798      	blx	r3
 801a5de:	46aa      	mov	sl, r5
 801a5e0:	e7d9      	b.n	801a596 <rcl_expand_topic_name+0x202>
 801a5e2:	24ca      	movs	r4, #202	; 0xca
 801a5e4:	e78b      	b.n	801a4fe <rcl_expand_topic_name+0x16a>
 801a5e6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801a5e8:	2300      	movs	r3, #0
 801a5ea:	6013      	str	r3, [r2, #0]
 801a5ec:	240a      	movs	r4, #10
 801a5ee:	e786      	b.n	801a4fe <rcl_expand_topic_name+0x16a>
 801a5f0:	465b      	mov	r3, fp
 801a5f2:	9c07      	ldr	r4, [sp, #28]
 801a5f4:	46da      	mov	sl, fp
 801a5f6:	2b00      	cmp	r3, #0
 801a5f8:	d1d3      	bne.n	801a5a2 <rcl_expand_topic_name+0x20e>
 801a5fa:	f898 3000 	ldrb.w	r3, [r8]
 801a5fe:	2b2f      	cmp	r3, #47	; 0x2f
 801a600:	d0cb      	beq.n	801a59a <rcl_expand_topic_name+0x206>
 801a602:	e7b2      	b.n	801a56a <rcl_expand_topic_name+0x1d6>
 801a604:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	; 0x60
 801a608:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a60a:	6015      	str	r5, [r2, #0]
 801a60c:	4658      	mov	r0, fp
 801a60e:	4798      	blx	r3
 801a610:	240a      	movs	r4, #10
 801a612:	e774      	b.n	801a4fe <rcl_expand_topic_name+0x16a>
 801a614:	ab17      	add	r3, sp, #92	; 0x5c
 801a616:	e893 0003 	ldmia.w	r3, {r0, r1}
 801a61a:	e88d 0003 	stmia.w	sp, {r0, r1}
 801a61e:	ab14      	add	r3, sp, #80	; 0x50
 801a620:	cb0e      	ldmia	r3, {r1, r2, r3}
 801a622:	4640      	mov	r0, r8
 801a624:	f7fc ffaa 	bl	801757c <rcutils_strdup>
 801a628:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801a62a:	2800      	cmp	r0, #0
 801a62c:	6018      	str	r0, [r3, #0]
 801a62e:	bf08      	it	eq
 801a630:	240a      	moveq	r4, #10
 801a632:	e764      	b.n	801a4fe <rcl_expand_topic_name+0x16a>
 801a634:	0801d738 	.word	0x0801d738
 801a638:	0801c944 	.word	0x0801c944
 801a63c:	0801d740 	.word	0x0801d740
 801a640:	0801d748 	.word	0x0801d748
 801a644:	0801d750 	.word	0x0801d750
 801a648:	0801d0b4 	.word	0x0801d0b4
 801a64c:	0801c954 	.word	0x0801c954

0801a650 <rcl_get_default_topic_name_substitutions>:
 801a650:	2800      	cmp	r0, #0
 801a652:	bf0c      	ite	eq
 801a654:	200b      	moveq	r0, #11
 801a656:	2000      	movne	r0, #0
 801a658:	4770      	bx	lr
 801a65a:	bf00      	nop

0801a65c <rcl_get_zero_initialized_guard_condition>:
 801a65c:	4a03      	ldr	r2, [pc, #12]	; (801a66c <rcl_get_zero_initialized_guard_condition+0x10>)
 801a65e:	4603      	mov	r3, r0
 801a660:	e892 0003 	ldmia.w	r2, {r0, r1}
 801a664:	e883 0003 	stmia.w	r3, {r0, r1}
 801a668:	4618      	mov	r0, r3
 801a66a:	4770      	bx	lr
 801a66c:	0801d75c 	.word	0x0801d75c

0801a670 <rcl_guard_condition_init_from_rmw>:
 801a670:	b082      	sub	sp, #8
 801a672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a676:	b086      	sub	sp, #24
 801a678:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 801a67c:	4604      	mov	r4, r0
 801a67e:	f84c 3f04 	str.w	r3, [ip, #4]!
 801a682:	460e      	mov	r6, r1
 801a684:	4617      	mov	r7, r2
 801a686:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801a68a:	f10d 0e04 	add.w	lr, sp, #4
 801a68e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801a692:	f8dc 3000 	ldr.w	r3, [ip]
 801a696:	f8ce 3000 	str.w	r3, [lr]
 801a69a:	a801      	add	r0, sp, #4
 801a69c:	f7f6 f994 	bl	80109c8 <rcutils_allocator_is_valid>
 801a6a0:	b350      	cbz	r0, 801a6f8 <rcl_guard_condition_init_from_rmw+0x88>
 801a6a2:	b34c      	cbz	r4, 801a6f8 <rcl_guard_condition_init_from_rmw+0x88>
 801a6a4:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801a6a8:	f1b8 0f00 	cmp.w	r8, #0
 801a6ac:	d11e      	bne.n	801a6ec <rcl_guard_condition_init_from_rmw+0x7c>
 801a6ae:	b31f      	cbz	r7, 801a6f8 <rcl_guard_condition_init_from_rmw+0x88>
 801a6b0:	4638      	mov	r0, r7
 801a6b2:	f7fb ff1f 	bl	80164f4 <rcl_context_is_valid>
 801a6b6:	b328      	cbz	r0, 801a704 <rcl_guard_condition_init_from_rmw+0x94>
 801a6b8:	9b01      	ldr	r3, [sp, #4]
 801a6ba:	9905      	ldr	r1, [sp, #20]
 801a6bc:	201c      	movs	r0, #28
 801a6be:	4798      	blx	r3
 801a6c0:	4605      	mov	r5, r0
 801a6c2:	6060      	str	r0, [r4, #4]
 801a6c4:	b358      	cbz	r0, 801a71e <rcl_guard_condition_init_from_rmw+0xae>
 801a6c6:	b1fe      	cbz	r6, 801a708 <rcl_guard_condition_init_from_rmw+0x98>
 801a6c8:	6006      	str	r6, [r0, #0]
 801a6ca:	f880 8004 	strb.w	r8, [r0, #4]
 801a6ce:	ac01      	add	r4, sp, #4
 801a6d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801a6d2:	f105 0c08 	add.w	ip, r5, #8
 801a6d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801a6da:	6823      	ldr	r3, [r4, #0]
 801a6dc:	f8cc 3000 	str.w	r3, [ip]
 801a6e0:	2000      	movs	r0, #0
 801a6e2:	b006      	add	sp, #24
 801a6e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a6e8:	b002      	add	sp, #8
 801a6ea:	4770      	bx	lr
 801a6ec:	2064      	movs	r0, #100	; 0x64
 801a6ee:	b006      	add	sp, #24
 801a6f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a6f4:	b002      	add	sp, #8
 801a6f6:	4770      	bx	lr
 801a6f8:	200b      	movs	r0, #11
 801a6fa:	b006      	add	sp, #24
 801a6fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a700:	b002      	add	sp, #8
 801a702:	4770      	bx	lr
 801a704:	2065      	movs	r0, #101	; 0x65
 801a706:	e7f2      	b.n	801a6ee <rcl_guard_condition_init_from_rmw+0x7e>
 801a708:	6838      	ldr	r0, [r7, #0]
 801a70a:	3028      	adds	r0, #40	; 0x28
 801a70c:	f000 fa50 	bl	801abb0 <rmw_create_guard_condition>
 801a710:	6028      	str	r0, [r5, #0]
 801a712:	6865      	ldr	r5, [r4, #4]
 801a714:	682e      	ldr	r6, [r5, #0]
 801a716:	b126      	cbz	r6, 801a722 <rcl_guard_condition_init_from_rmw+0xb2>
 801a718:	2301      	movs	r3, #1
 801a71a:	712b      	strb	r3, [r5, #4]
 801a71c:	e7d7      	b.n	801a6ce <rcl_guard_condition_init_from_rmw+0x5e>
 801a71e:	200a      	movs	r0, #10
 801a720:	e7e5      	b.n	801a6ee <rcl_guard_condition_init_from_rmw+0x7e>
 801a722:	4628      	mov	r0, r5
 801a724:	9b02      	ldr	r3, [sp, #8]
 801a726:	9905      	ldr	r1, [sp, #20]
 801a728:	4798      	blx	r3
 801a72a:	6066      	str	r6, [r4, #4]
 801a72c:	2001      	movs	r0, #1
 801a72e:	e7de      	b.n	801a6ee <rcl_guard_condition_init_from_rmw+0x7e>

0801a730 <rcl_guard_condition_fini>:
 801a730:	b570      	push	{r4, r5, r6, lr}
 801a732:	b082      	sub	sp, #8
 801a734:	b1f0      	cbz	r0, 801a774 <rcl_guard_condition_fini+0x44>
 801a736:	6843      	ldr	r3, [r0, #4]
 801a738:	4604      	mov	r4, r0
 801a73a:	b163      	cbz	r3, 801a756 <rcl_guard_condition_fini+0x26>
 801a73c:	6818      	ldr	r0, [r3, #0]
 801a73e:	68de      	ldr	r6, [r3, #12]
 801a740:	6999      	ldr	r1, [r3, #24]
 801a742:	b160      	cbz	r0, 801a75e <rcl_guard_condition_fini+0x2e>
 801a744:	791d      	ldrb	r5, [r3, #4]
 801a746:	b965      	cbnz	r5, 801a762 <rcl_guard_condition_fini+0x32>
 801a748:	4618      	mov	r0, r3
 801a74a:	47b0      	blx	r6
 801a74c:	2300      	movs	r3, #0
 801a74e:	4628      	mov	r0, r5
 801a750:	6063      	str	r3, [r4, #4]
 801a752:	b002      	add	sp, #8
 801a754:	bd70      	pop	{r4, r5, r6, pc}
 801a756:	461d      	mov	r5, r3
 801a758:	4628      	mov	r0, r5
 801a75a:	b002      	add	sp, #8
 801a75c:	bd70      	pop	{r4, r5, r6, pc}
 801a75e:	4605      	mov	r5, r0
 801a760:	e7f2      	b.n	801a748 <rcl_guard_condition_fini+0x18>
 801a762:	9101      	str	r1, [sp, #4]
 801a764:	f000 fa38 	bl	801abd8 <rmw_destroy_guard_condition>
 801a768:	1e05      	subs	r5, r0, #0
 801a76a:	6863      	ldr	r3, [r4, #4]
 801a76c:	9901      	ldr	r1, [sp, #4]
 801a76e:	bf18      	it	ne
 801a770:	2501      	movne	r5, #1
 801a772:	e7e9      	b.n	801a748 <rcl_guard_condition_fini+0x18>
 801a774:	250b      	movs	r5, #11
 801a776:	4628      	mov	r0, r5
 801a778:	b002      	add	sp, #8
 801a77a:	bd70      	pop	{r4, r5, r6, pc}

0801a77c <rcl_guard_condition_get_default_options>:
 801a77c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a77e:	b087      	sub	sp, #28
 801a780:	4606      	mov	r6, r0
 801a782:	4668      	mov	r0, sp
 801a784:	f7f6 f912 	bl	80109ac <rcutils_get_default_allocator>
 801a788:	4b09      	ldr	r3, [pc, #36]	; (801a7b0 <rcl_guard_condition_get_default_options+0x34>)
 801a78a:	46ee      	mov	lr, sp
 801a78c:	469c      	mov	ip, r3
 801a78e:	461d      	mov	r5, r3
 801a790:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801a794:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801a798:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801a79a:	4634      	mov	r4, r6
 801a79c:	f8de 7000 	ldr.w	r7, [lr]
 801a7a0:	f8cc 7000 	str.w	r7, [ip]
 801a7a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801a7a6:	4630      	mov	r0, r6
 801a7a8:	6027      	str	r7, [r4, #0]
 801a7aa:	b007      	add	sp, #28
 801a7ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a7ae:	bf00      	nop
 801a7b0:	200162dc 	.word	0x200162dc

0801a7b4 <rcl_validate_topic_name>:
 801a7b4:	2800      	cmp	r0, #0
 801a7b6:	d07a      	beq.n	801a8ae <rcl_validate_topic_name+0xfa>
 801a7b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a7bc:	460e      	mov	r6, r1
 801a7be:	2900      	cmp	r1, #0
 801a7c0:	d07c      	beq.n	801a8bc <rcl_validate_topic_name+0x108>
 801a7c2:	4617      	mov	r7, r2
 801a7c4:	4605      	mov	r5, r0
 801a7c6:	f7e5 fd0d 	bl	80001e4 <strlen>
 801a7ca:	b1b0      	cbz	r0, 801a7fa <rcl_validate_topic_name+0x46>
 801a7cc:	f895 9000 	ldrb.w	r9, [r5]
 801a7d0:	f8df c180 	ldr.w	ip, [pc, #384]	; 801a954 <rcl_validate_topic_name+0x1a0>
 801a7d4:	f81c 3009 	ldrb.w	r3, [ip, r9]
 801a7d8:	f013 0304 	ands.w	r3, r3, #4
 801a7dc:	d169      	bne.n	801a8b2 <rcl_validate_topic_name+0xfe>
 801a7de:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 801a7e2:	f815 2008 	ldrb.w	r2, [r5, r8]
 801a7e6:	2a2f      	cmp	r2, #47	; 0x2f
 801a7e8:	d10e      	bne.n	801a808 <rcl_validate_topic_name+0x54>
 801a7ea:	2202      	movs	r2, #2
 801a7ec:	6032      	str	r2, [r6, #0]
 801a7ee:	b36f      	cbz	r7, 801a84c <rcl_validate_topic_name+0x98>
 801a7f0:	f8c7 8000 	str.w	r8, [r7]
 801a7f4:	4618      	mov	r0, r3
 801a7f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a7fa:	2301      	movs	r3, #1
 801a7fc:	6033      	str	r3, [r6, #0]
 801a7fe:	b32f      	cbz	r7, 801a84c <rcl_validate_topic_name+0x98>
 801a800:	2000      	movs	r0, #0
 801a802:	6038      	str	r0, [r7, #0]
 801a804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a808:	f105 3aff 	add.w	sl, r5, #4294967295	; 0xffffffff
 801a80c:	461c      	mov	r4, r3
 801a80e:	4619      	mov	r1, r3
 801a810:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 801a814:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801a818:	f1be 0f09 	cmp.w	lr, #9
 801a81c:	d919      	bls.n	801a852 <rcl_validate_topic_name+0x9e>
 801a81e:	f022 0e20 	bic.w	lr, r2, #32
 801a822:	f1ae 0e41 	sub.w	lr, lr, #65	; 0x41
 801a826:	f1be 0f19 	cmp.w	lr, #25
 801a82a:	d912      	bls.n	801a852 <rcl_validate_topic_name+0x9e>
 801a82c:	2a5f      	cmp	r2, #95	; 0x5f
 801a82e:	d019      	beq.n	801a864 <rcl_validate_topic_name+0xb0>
 801a830:	2a2f      	cmp	r2, #47	; 0x2f
 801a832:	d051      	beq.n	801a8d8 <rcl_validate_topic_name+0x124>
 801a834:	2a7e      	cmp	r2, #126	; 0x7e
 801a836:	d048      	beq.n	801a8ca <rcl_validate_topic_name+0x116>
 801a838:	2a7b      	cmp	r2, #123	; 0x7b
 801a83a:	d054      	beq.n	801a8e6 <rcl_validate_topic_name+0x132>
 801a83c:	2a7d      	cmp	r2, #125	; 0x7d
 801a83e:	d161      	bne.n	801a904 <rcl_validate_topic_name+0x150>
 801a840:	2c00      	cmp	r4, #0
 801a842:	d155      	bne.n	801a8f0 <rcl_validate_topic_name+0x13c>
 801a844:	2305      	movs	r3, #5
 801a846:	6033      	str	r3, [r6, #0]
 801a848:	b107      	cbz	r7, 801a84c <rcl_validate_topic_name+0x98>
 801a84a:	6039      	str	r1, [r7, #0]
 801a84c:	2000      	movs	r0, #0
 801a84e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a852:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801a856:	0752      	lsls	r2, r2, #29
 801a858:	d504      	bpl.n	801a864 <rcl_validate_topic_name+0xb0>
 801a85a:	b11c      	cbz	r4, 801a864 <rcl_validate_topic_name+0xb0>
 801a85c:	b111      	cbz	r1, 801a864 <rcl_validate_topic_name+0xb0>
 801a85e:	1e4a      	subs	r2, r1, #1
 801a860:	429a      	cmp	r2, r3
 801a862:	d02d      	beq.n	801a8c0 <rcl_validate_topic_name+0x10c>
 801a864:	3101      	adds	r1, #1
 801a866:	4288      	cmp	r0, r1
 801a868:	d1d2      	bne.n	801a810 <rcl_validate_topic_name+0x5c>
 801a86a:	2c00      	cmp	r4, #0
 801a86c:	d145      	bne.n	801a8fa <rcl_validate_topic_name+0x146>
 801a86e:	f1b9 0f7e 	cmp.w	r9, #126	; 0x7e
 801a872:	d04f      	beq.n	801a914 <rcl_validate_topic_name+0x160>
 801a874:	4620      	mov	r0, r4
 801a876:	2301      	movs	r3, #1
 801a878:	e006      	b.n	801a888 <rcl_validate_topic_name+0xd4>
 801a87a:	428b      	cmp	r3, r1
 801a87c:	f105 0501 	add.w	r5, r5, #1
 801a880:	f103 0201 	add.w	r2, r3, #1
 801a884:	d236      	bcs.n	801a8f4 <rcl_validate_topic_name+0x140>
 801a886:	4613      	mov	r3, r2
 801a888:	4580      	cmp	r8, r0
 801a88a:	f100 0001 	add.w	r0, r0, #1
 801a88e:	d0f4      	beq.n	801a87a <rcl_validate_topic_name+0xc6>
 801a890:	782a      	ldrb	r2, [r5, #0]
 801a892:	2a2f      	cmp	r2, #47	; 0x2f
 801a894:	d1f1      	bne.n	801a87a <rcl_validate_topic_name+0xc6>
 801a896:	786a      	ldrb	r2, [r5, #1]
 801a898:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801a89c:	0754      	lsls	r4, r2, #29
 801a89e:	d5ec      	bpl.n	801a87a <rcl_validate_topic_name+0xc6>
 801a8a0:	2204      	movs	r2, #4
 801a8a2:	6032      	str	r2, [r6, #0]
 801a8a4:	2f00      	cmp	r7, #0
 801a8a6:	d0d1      	beq.n	801a84c <rcl_validate_topic_name+0x98>
 801a8a8:	603b      	str	r3, [r7, #0]
 801a8aa:	2000      	movs	r0, #0
 801a8ac:	e7aa      	b.n	801a804 <rcl_validate_topic_name+0x50>
 801a8ae:	200b      	movs	r0, #11
 801a8b0:	4770      	bx	lr
 801a8b2:	2304      	movs	r3, #4
 801a8b4:	6033      	str	r3, [r6, #0]
 801a8b6:	2f00      	cmp	r7, #0
 801a8b8:	d1a2      	bne.n	801a800 <rcl_validate_topic_name+0x4c>
 801a8ba:	e7c7      	b.n	801a84c <rcl_validate_topic_name+0x98>
 801a8bc:	200b      	movs	r0, #11
 801a8be:	e7a1      	b.n	801a804 <rcl_validate_topic_name+0x50>
 801a8c0:	2309      	movs	r3, #9
 801a8c2:	6033      	str	r3, [r6, #0]
 801a8c4:	2f00      	cmp	r7, #0
 801a8c6:	d1c0      	bne.n	801a84a <rcl_validate_topic_name+0x96>
 801a8c8:	e7c0      	b.n	801a84c <rcl_validate_topic_name+0x98>
 801a8ca:	2900      	cmp	r1, #0
 801a8cc:	d0ca      	beq.n	801a864 <rcl_validate_topic_name+0xb0>
 801a8ce:	2306      	movs	r3, #6
 801a8d0:	6033      	str	r3, [r6, #0]
 801a8d2:	2f00      	cmp	r7, #0
 801a8d4:	d1b9      	bne.n	801a84a <rcl_validate_topic_name+0x96>
 801a8d6:	e7b9      	b.n	801a84c <rcl_validate_topic_name+0x98>
 801a8d8:	2c00      	cmp	r4, #0
 801a8da:	d0c3      	beq.n	801a864 <rcl_validate_topic_name+0xb0>
 801a8dc:	2308      	movs	r3, #8
 801a8de:	6033      	str	r3, [r6, #0]
 801a8e0:	2f00      	cmp	r7, #0
 801a8e2:	d1b2      	bne.n	801a84a <rcl_validate_topic_name+0x96>
 801a8e4:	e7b2      	b.n	801a84c <rcl_validate_topic_name+0x98>
 801a8e6:	2c00      	cmp	r4, #0
 801a8e8:	d1f8      	bne.n	801a8dc <rcl_validate_topic_name+0x128>
 801a8ea:	460b      	mov	r3, r1
 801a8ec:	2401      	movs	r4, #1
 801a8ee:	e7b9      	b.n	801a864 <rcl_validate_topic_name+0xb0>
 801a8f0:	2400      	movs	r4, #0
 801a8f2:	e7b7      	b.n	801a864 <rcl_validate_topic_name+0xb0>
 801a8f4:	2000      	movs	r0, #0
 801a8f6:	6030      	str	r0, [r6, #0]
 801a8f8:	e784      	b.n	801a804 <rcl_validate_topic_name+0x50>
 801a8fa:	2205      	movs	r2, #5
 801a8fc:	6032      	str	r2, [r6, #0]
 801a8fe:	2f00      	cmp	r7, #0
 801a900:	d1d2      	bne.n	801a8a8 <rcl_validate_topic_name+0xf4>
 801a902:	e7a3      	b.n	801a84c <rcl_validate_topic_name+0x98>
 801a904:	2c00      	cmp	r4, #0
 801a906:	bf14      	ite	ne
 801a908:	2308      	movne	r3, #8
 801a90a:	2303      	moveq	r3, #3
 801a90c:	6033      	str	r3, [r6, #0]
 801a90e:	2f00      	cmp	r7, #0
 801a910:	d19b      	bne.n	801a84a <rcl_validate_topic_name+0x96>
 801a912:	e79b      	b.n	801a84c <rcl_validate_topic_name+0x98>
 801a914:	2301      	movs	r3, #1
 801a916:	e00a      	b.n	801a92e <rcl_validate_topic_name+0x17a>
 801a918:	2c01      	cmp	r4, #1
 801a91a:	d013      	beq.n	801a944 <rcl_validate_topic_name+0x190>
 801a91c:	4299      	cmp	r1, r3
 801a91e:	f104 0401 	add.w	r4, r4, #1
 801a922:	f105 0501 	add.w	r5, r5, #1
 801a926:	f103 0201 	add.w	r2, r3, #1
 801a92a:	d9e3      	bls.n	801a8f4 <rcl_validate_topic_name+0x140>
 801a92c:	4613      	mov	r3, r2
 801a92e:	45a0      	cmp	r8, r4
 801a930:	d0f4      	beq.n	801a91c <rcl_validate_topic_name+0x168>
 801a932:	782a      	ldrb	r2, [r5, #0]
 801a934:	2a2f      	cmp	r2, #47	; 0x2f
 801a936:	d1ef      	bne.n	801a918 <rcl_validate_topic_name+0x164>
 801a938:	786a      	ldrb	r2, [r5, #1]
 801a93a:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801a93e:	0752      	lsls	r2, r2, #29
 801a940:	d5ec      	bpl.n	801a91c <rcl_validate_topic_name+0x168>
 801a942:	e7ad      	b.n	801a8a0 <rcl_validate_topic_name+0xec>
 801a944:	2307      	movs	r3, #7
 801a946:	6033      	str	r3, [r6, #0]
 801a948:	2f00      	cmp	r7, #0
 801a94a:	f43f af7f 	beq.w	801a84c <rcl_validate_topic_name+0x98>
 801a94e:	603c      	str	r4, [r7, #0]
 801a950:	2000      	movs	r0, #0
 801a952:	e757      	b.n	801a804 <rcl_validate_topic_name+0x50>
 801a954:	0801d857 	.word	0x0801d857

0801a958 <on_status>:
 801a958:	b082      	sub	sp, #8
 801a95a:	b002      	add	sp, #8
 801a95c:	4770      	bx	lr
 801a95e:	bf00      	nop

0801a960 <on_topic>:
 801a960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a964:	4a22      	ldr	r2, [pc, #136]	; (801a9f0 <on_topic+0x90>)
 801a966:	b094      	sub	sp, #80	; 0x50
 801a968:	6812      	ldr	r2, [r2, #0]
 801a96a:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 801a96c:	f8bd 606c 	ldrh.w	r6, [sp, #108]	; 0x6c
 801a970:	e9cd 3112 	strd	r3, r1, [sp, #72]	; 0x48
 801a974:	b3c2      	cbz	r2, 801a9e8 <on_topic+0x88>
 801a976:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 801a97a:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
 801a97e:	e001      	b.n	801a984 <on_topic+0x24>
 801a980:	6852      	ldr	r2, [r2, #4]
 801a982:	b38a      	cbz	r2, 801a9e8 <on_topic+0x88>
 801a984:	6894      	ldr	r4, [r2, #8]
 801a986:	8aa3      	ldrh	r3, [r4, #20]
 801a988:	428b      	cmp	r3, r1
 801a98a:	d1f9      	bne.n	801a980 <on_topic+0x20>
 801a98c:	7da3      	ldrb	r3, [r4, #22]
 801a98e:	4283      	cmp	r3, r0
 801a990:	d1f6      	bne.n	801a980 <on_topic+0x20>
 801a992:	2248      	movs	r2, #72	; 0x48
 801a994:	f104 0130 	add.w	r1, r4, #48	; 0x30
 801a998:	4668      	mov	r0, sp
 801a99a:	f000 fb95 	bl	801b0c8 <memcpy>
 801a99e:	f104 0328 	add.w	r3, r4, #40	; 0x28
 801a9a2:	cb0c      	ldmia	r3, {r2, r3}
 801a9a4:	4620      	mov	r0, r4
 801a9a6:	f7f6 fbe3 	bl	8011170 <rmw_uxrce_get_static_input_buffer_for_entity>
 801a9aa:	4607      	mov	r7, r0
 801a9ac:	b1e0      	cbz	r0, 801a9e8 <on_topic+0x88>
 801a9ae:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801a9b2:	4632      	mov	r2, r6
 801a9b4:	4628      	mov	r0, r5
 801a9b6:	f108 0110 	add.w	r1, r8, #16
 801a9ba:	f7fd fff1 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 801a9be:	b930      	cbnz	r0, 801a9ce <on_topic+0x6e>
 801a9c0:	480c      	ldr	r0, [pc, #48]	; (801a9f4 <on_topic+0x94>)
 801a9c2:	4639      	mov	r1, r7
 801a9c4:	b014      	add	sp, #80	; 0x50
 801a9c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a9ca:	f7fd b905 	b.w	8017bd8 <put_memory>
 801a9ce:	f8c8 4814 	str.w	r4, [r8, #2068]	; 0x814
 801a9d2:	f8c8 6810 	str.w	r6, [r8, #2064]	; 0x810
 801a9d6:	f7fd fdcd 	bl	8018574 <rmw_uros_epoch_nanos>
 801a9da:	f508 6202 	add.w	r2, r8, #2080	; 0x820
 801a9de:	2305      	movs	r3, #5
 801a9e0:	e942 0102 	strd	r0, r1, [r2, #-8]
 801a9e4:	f888 3820 	strb.w	r3, [r8, #2080]	; 0x820
 801a9e8:	b014      	add	sp, #80	; 0x50
 801a9ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a9ee:	bf00      	nop
 801a9f0:	200161ac 	.word	0x200161ac
 801a9f4:	2001619c 	.word	0x2001619c

0801a9f8 <on_request>:
 801a9f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a9fc:	4823      	ldr	r0, [pc, #140]	; (801aa8c <on_request+0x94>)
 801a9fe:	b094      	sub	sp, #80	; 0x50
 801aa00:	6800      	ldr	r0, [r0, #0]
 801aa02:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 801aa04:	f8bd 606c 	ldrh.w	r6, [sp, #108]	; 0x6c
 801aa08:	9113      	str	r1, [sp, #76]	; 0x4c
 801aa0a:	2800      	cmp	r0, #0
 801aa0c:	d03b      	beq.n	801aa86 <on_request+0x8e>
 801aa0e:	461d      	mov	r5, r3
 801aa10:	e001      	b.n	801aa16 <on_request+0x1e>
 801aa12:	6840      	ldr	r0, [r0, #4]
 801aa14:	b3b8      	cbz	r0, 801aa86 <on_request+0x8e>
 801aa16:	6884      	ldr	r4, [r0, #8]
 801aa18:	8b21      	ldrh	r1, [r4, #24]
 801aa1a:	4291      	cmp	r1, r2
 801aa1c:	d1f9      	bne.n	801aa12 <on_request+0x1a>
 801aa1e:	2248      	movs	r2, #72	; 0x48
 801aa20:	f104 0128 	add.w	r1, r4, #40	; 0x28
 801aa24:	4668      	mov	r0, sp
 801aa26:	f000 fb4f 	bl	801b0c8 <memcpy>
 801aa2a:	f104 0320 	add.w	r3, r4, #32
 801aa2e:	cb0c      	ldmia	r3, {r2, r3}
 801aa30:	4620      	mov	r0, r4
 801aa32:	f7f6 fb9d 	bl	8011170 <rmw_uxrce_get_static_input_buffer_for_entity>
 801aa36:	4680      	mov	r8, r0
 801aa38:	b328      	cbz	r0, 801aa86 <on_request+0x8e>
 801aa3a:	4638      	mov	r0, r7
 801aa3c:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801aa40:	4632      	mov	r2, r6
 801aa42:	f107 0110 	add.w	r1, r7, #16
 801aa46:	f7fd ffab 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 801aa4a:	b930      	cbnz	r0, 801aa5a <on_request+0x62>
 801aa4c:	4810      	ldr	r0, [pc, #64]	; (801aa90 <on_request+0x98>)
 801aa4e:	4641      	mov	r1, r8
 801aa50:	b014      	add	sp, #80	; 0x50
 801aa52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801aa56:	f7fd b8bf 	b.w	8017bd8 <put_memory>
 801aa5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801aa5c:	f607 0c28 	addw	ip, r7, #2088	; 0x828
 801aa60:	f8c7 4814 	str.w	r4, [r7, #2068]	; 0x814
 801aa64:	f8c7 6810 	str.w	r6, [r7, #2064]	; 0x810
 801aa68:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801aa6c:	e895 0003 	ldmia.w	r5, {r0, r1}
 801aa70:	e88c 0003 	stmia.w	ip, {r0, r1}
 801aa74:	f7fd fd7e 	bl	8018574 <rmw_uros_epoch_nanos>
 801aa78:	f507 6202 	add.w	r2, r7, #2080	; 0x820
 801aa7c:	2303      	movs	r3, #3
 801aa7e:	e942 0102 	strd	r0, r1, [r2, #-8]
 801aa82:	f887 3820 	strb.w	r3, [r7, #2080]	; 0x820
 801aa86:	b014      	add	sp, #80	; 0x50
 801aa88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aa8c:	2001617c 	.word	0x2001617c
 801aa90:	2001619c 	.word	0x2001619c

0801aa94 <on_reply>:
 801aa94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aa98:	4821      	ldr	r0, [pc, #132]	; (801ab20 <on_reply+0x8c>)
 801aa9a:	b094      	sub	sp, #80	; 0x50
 801aa9c:	6800      	ldr	r0, [r0, #0]
 801aa9e:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 801aaa0:	f8bd 606c 	ldrh.w	r6, [sp, #108]	; 0x6c
 801aaa4:	9113      	str	r1, [sp, #76]	; 0x4c
 801aaa6:	b3b8      	cbz	r0, 801ab18 <on_reply+0x84>
 801aaa8:	461d      	mov	r5, r3
 801aaaa:	e001      	b.n	801aab0 <on_reply+0x1c>
 801aaac:	6840      	ldr	r0, [r0, #4]
 801aaae:	b398      	cbz	r0, 801ab18 <on_reply+0x84>
 801aab0:	6884      	ldr	r4, [r0, #8]
 801aab2:	8b21      	ldrh	r1, [r4, #24]
 801aab4:	4291      	cmp	r1, r2
 801aab6:	d1f9      	bne.n	801aaac <on_reply+0x18>
 801aab8:	2248      	movs	r2, #72	; 0x48
 801aaba:	f104 0128 	add.w	r1, r4, #40	; 0x28
 801aabe:	4668      	mov	r0, sp
 801aac0:	f000 fb02 	bl	801b0c8 <memcpy>
 801aac4:	f104 0320 	add.w	r3, r4, #32
 801aac8:	cb0c      	ldmia	r3, {r2, r3}
 801aaca:	4620      	mov	r0, r4
 801aacc:	f7f6 fb50 	bl	8011170 <rmw_uxrce_get_static_input_buffer_for_entity>
 801aad0:	4680      	mov	r8, r0
 801aad2:	b308      	cbz	r0, 801ab18 <on_reply+0x84>
 801aad4:	4638      	mov	r0, r7
 801aad6:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801aada:	4632      	mov	r2, r6
 801aadc:	f107 0110 	add.w	r1, r7, #16
 801aae0:	f7fd ff5e 	bl	80189a0 <ucdr_deserialize_array_uint8_t>
 801aae4:	b930      	cbnz	r0, 801aaf4 <on_reply+0x60>
 801aae6:	480f      	ldr	r0, [pc, #60]	; (801ab24 <on_reply+0x90>)
 801aae8:	4641      	mov	r1, r8
 801aaea:	b014      	add	sp, #80	; 0x50
 801aaec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801aaf0:	f7fd b872 	b.w	8017bd8 <put_memory>
 801aaf4:	2200      	movs	r2, #0
 801aaf6:	f8c7 282c 	str.w	r2, [r7, #2092]	; 0x82c
 801aafa:	f8c7 4814 	str.w	r4, [r7, #2068]	; 0x814
 801aafe:	f8c7 6810 	str.w	r6, [r7, #2064]	; 0x810
 801ab02:	f8c7 5828 	str.w	r5, [r7, #2088]	; 0x828
 801ab06:	f7fd fd35 	bl	8018574 <rmw_uros_epoch_nanos>
 801ab0a:	f507 6202 	add.w	r2, r7, #2080	; 0x820
 801ab0e:	2304      	movs	r3, #4
 801ab10:	e942 0102 	strd	r0, r1, [r2, #-8]
 801ab14:	f887 3820 	strb.w	r3, [r7, #2080]	; 0x820
 801ab18:	b014      	add	sp, #80	; 0x50
 801ab1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ab1e:	bf00      	nop
 801ab20:	20011890 	.word	0x20011890
 801ab24:	2001619c 	.word	0x2001619c

0801ab28 <rmw_destroy_client>:
 801ab28:	b570      	push	{r4, r5, r6, lr}
 801ab2a:	b128      	cbz	r0, 801ab38 <rmw_destroy_client+0x10>
 801ab2c:	4604      	mov	r4, r0
 801ab2e:	6800      	ldr	r0, [r0, #0]
 801ab30:	460d      	mov	r5, r1
 801ab32:	f7f6 fbed 	bl	8011310 <is_uxrce_rmw_identifier_valid>
 801ab36:	b910      	cbnz	r0, 801ab3e <rmw_destroy_client+0x16>
 801ab38:	2401      	movs	r4, #1
 801ab3a:	4620      	mov	r0, r4
 801ab3c:	bd70      	pop	{r4, r5, r6, pc}
 801ab3e:	6863      	ldr	r3, [r4, #4]
 801ab40:	2b00      	cmp	r3, #0
 801ab42:	d0f9      	beq.n	801ab38 <rmw_destroy_client+0x10>
 801ab44:	2d00      	cmp	r5, #0
 801ab46:	d0f7      	beq.n	801ab38 <rmw_destroy_client+0x10>
 801ab48:	6828      	ldr	r0, [r5, #0]
 801ab4a:	f7f6 fbe1 	bl	8011310 <is_uxrce_rmw_identifier_valid>
 801ab4e:	2800      	cmp	r0, #0
 801ab50:	d0f2      	beq.n	801ab38 <rmw_destroy_client+0x10>
 801ab52:	686e      	ldr	r6, [r5, #4]
 801ab54:	2e00      	cmp	r6, #0
 801ab56:	d0ef      	beq.n	801ab38 <rmw_destroy_client+0x10>
 801ab58:	6864      	ldr	r4, [r4, #4]
 801ab5a:	6932      	ldr	r2, [r6, #16]
 801ab5c:	6920      	ldr	r0, [r4, #16]
 801ab5e:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801ab62:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801ab66:	6819      	ldr	r1, [r3, #0]
 801ab68:	f7fe fe38 	bl	80197dc <uxr_buffer_cancel_data>
 801ab6c:	4602      	mov	r2, r0
 801ab6e:	6920      	ldr	r0, [r4, #16]
 801ab70:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801ab74:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801ab78:	f7f6 fb4a 	bl	8011210 <run_xrce_session>
 801ab7c:	6920      	ldr	r0, [r4, #16]
 801ab7e:	6932      	ldr	r2, [r6, #16]
 801ab80:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801ab84:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801ab88:	6819      	ldr	r1, [r3, #0]
 801ab8a:	f7f9 f805 	bl	8013b98 <uxr_buffer_delete_entity>
 801ab8e:	4602      	mov	r2, r0
 801ab90:	6920      	ldr	r0, [r4, #16]
 801ab92:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801ab96:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801ab9a:	f7f6 fb39 	bl	8011210 <run_xrce_session>
 801ab9e:	2800      	cmp	r0, #0
 801aba0:	4628      	mov	r0, r5
 801aba2:	bf14      	ite	ne
 801aba4:	2400      	movne	r4, #0
 801aba6:	2402      	moveq	r4, #2
 801aba8:	f7f6 fac0 	bl	801112c <rmw_uxrce_fini_client_memory>
 801abac:	e7c5      	b.n	801ab3a <rmw_destroy_client+0x12>
 801abae:	bf00      	nop

0801abb0 <rmw_create_guard_condition>:
 801abb0:	b538      	push	{r3, r4, r5, lr}
 801abb2:	4605      	mov	r5, r0
 801abb4:	4807      	ldr	r0, [pc, #28]	; (801abd4 <rmw_create_guard_condition+0x24>)
 801abb6:	f7fc ffff 	bl	8017bb8 <get_memory>
 801abba:	b148      	cbz	r0, 801abd0 <rmw_create_guard_condition+0x20>
 801abbc:	6884      	ldr	r4, [r0, #8]
 801abbe:	2300      	movs	r3, #0
 801abc0:	7423      	strb	r3, [r4, #16]
 801abc2:	61e5      	str	r5, [r4, #28]
 801abc4:	f7fd f81c 	bl	8017c00 <rmw_get_implementation_identifier>
 801abc8:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801abcc:	f104 0014 	add.w	r0, r4, #20
 801abd0:	bd38      	pop	{r3, r4, r5, pc}
 801abd2:	bf00      	nop
 801abd4:	2001613c 	.word	0x2001613c

0801abd8 <rmw_destroy_guard_condition>:
 801abd8:	b508      	push	{r3, lr}
 801abda:	4b08      	ldr	r3, [pc, #32]	; (801abfc <rmw_destroy_guard_condition+0x24>)
 801abdc:	6819      	ldr	r1, [r3, #0]
 801abde:	b911      	cbnz	r1, 801abe6 <rmw_destroy_guard_condition+0xe>
 801abe0:	e00a      	b.n	801abf8 <rmw_destroy_guard_condition+0x20>
 801abe2:	6849      	ldr	r1, [r1, #4]
 801abe4:	b141      	cbz	r1, 801abf8 <rmw_destroy_guard_condition+0x20>
 801abe6:	688b      	ldr	r3, [r1, #8]
 801abe8:	3314      	adds	r3, #20
 801abea:	4298      	cmp	r0, r3
 801abec:	d1f9      	bne.n	801abe2 <rmw_destroy_guard_condition+0xa>
 801abee:	4803      	ldr	r0, [pc, #12]	; (801abfc <rmw_destroy_guard_condition+0x24>)
 801abf0:	f7fc fff2 	bl	8017bd8 <put_memory>
 801abf4:	2000      	movs	r0, #0
 801abf6:	bd08      	pop	{r3, pc}
 801abf8:	2001      	movs	r0, #1
 801abfa:	bd08      	pop	{r3, pc}
 801abfc:	2001613c 	.word	0x2001613c

0801ac00 <rosidl_runtime_c__String__init>:
 801ac00:	b510      	push	{r4, lr}
 801ac02:	4604      	mov	r4, r0
 801ac04:	b086      	sub	sp, #24
 801ac06:	b170      	cbz	r0, 801ac26 <rosidl_runtime_c__String__init+0x26>
 801ac08:	a801      	add	r0, sp, #4
 801ac0a:	f7f5 fecf 	bl	80109ac <rcutils_get_default_allocator>
 801ac0e:	9b01      	ldr	r3, [sp, #4]
 801ac10:	9905      	ldr	r1, [sp, #20]
 801ac12:	2001      	movs	r0, #1
 801ac14:	4798      	blx	r3
 801ac16:	6020      	str	r0, [r4, #0]
 801ac18:	b128      	cbz	r0, 801ac26 <rosidl_runtime_c__String__init+0x26>
 801ac1a:	2100      	movs	r1, #0
 801ac1c:	2201      	movs	r2, #1
 801ac1e:	7001      	strb	r1, [r0, #0]
 801ac20:	e9c4 1201 	strd	r1, r2, [r4, #4]
 801ac24:	4610      	mov	r0, r2
 801ac26:	b006      	add	sp, #24
 801ac28:	bd10      	pop	{r4, pc}
 801ac2a:	bf00      	nop

0801ac2c <rosidl_runtime_c__String__fini>:
 801ac2c:	b320      	cbz	r0, 801ac78 <rosidl_runtime_c__String__fini+0x4c>
 801ac2e:	b510      	push	{r4, lr}
 801ac30:	6803      	ldr	r3, [r0, #0]
 801ac32:	b086      	sub	sp, #24
 801ac34:	4604      	mov	r4, r0
 801ac36:	b173      	cbz	r3, 801ac56 <rosidl_runtime_c__String__fini+0x2a>
 801ac38:	6883      	ldr	r3, [r0, #8]
 801ac3a:	b1f3      	cbz	r3, 801ac7a <rosidl_runtime_c__String__fini+0x4e>
 801ac3c:	a801      	add	r0, sp, #4
 801ac3e:	f7f5 feb5 	bl	80109ac <rcutils_get_default_allocator>
 801ac42:	9b02      	ldr	r3, [sp, #8]
 801ac44:	9905      	ldr	r1, [sp, #20]
 801ac46:	6820      	ldr	r0, [r4, #0]
 801ac48:	4798      	blx	r3
 801ac4a:	2300      	movs	r3, #0
 801ac4c:	e9c4 3300 	strd	r3, r3, [r4]
 801ac50:	60a3      	str	r3, [r4, #8]
 801ac52:	b006      	add	sp, #24
 801ac54:	bd10      	pop	{r4, pc}
 801ac56:	6843      	ldr	r3, [r0, #4]
 801ac58:	b9db      	cbnz	r3, 801ac92 <rosidl_runtime_c__String__fini+0x66>
 801ac5a:	6883      	ldr	r3, [r0, #8]
 801ac5c:	2b00      	cmp	r3, #0
 801ac5e:	d0f8      	beq.n	801ac52 <rosidl_runtime_c__String__fini+0x26>
 801ac60:	4b12      	ldr	r3, [pc, #72]	; (801acac <rosidl_runtime_c__String__fini+0x80>)
 801ac62:	4813      	ldr	r0, [pc, #76]	; (801acb0 <rosidl_runtime_c__String__fini+0x84>)
 801ac64:	681b      	ldr	r3, [r3, #0]
 801ac66:	2251      	movs	r2, #81	; 0x51
 801ac68:	68db      	ldr	r3, [r3, #12]
 801ac6a:	2101      	movs	r1, #1
 801ac6c:	f000 f99e 	bl	801afac <fwrite>
 801ac70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801ac74:	f000 f830 	bl	801acd8 <exit>
 801ac78:	4770      	bx	lr
 801ac7a:	4b0c      	ldr	r3, [pc, #48]	; (801acac <rosidl_runtime_c__String__fini+0x80>)
 801ac7c:	480d      	ldr	r0, [pc, #52]	; (801acb4 <rosidl_runtime_c__String__fini+0x88>)
 801ac7e:	681b      	ldr	r3, [r3, #0]
 801ac80:	224c      	movs	r2, #76	; 0x4c
 801ac82:	68db      	ldr	r3, [r3, #12]
 801ac84:	2101      	movs	r1, #1
 801ac86:	f000 f991 	bl	801afac <fwrite>
 801ac8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801ac8e:	f000 f823 	bl	801acd8 <exit>
 801ac92:	4b06      	ldr	r3, [pc, #24]	; (801acac <rosidl_runtime_c__String__fini+0x80>)
 801ac94:	4808      	ldr	r0, [pc, #32]	; (801acb8 <rosidl_runtime_c__String__fini+0x8c>)
 801ac96:	681b      	ldr	r3, [r3, #0]
 801ac98:	224e      	movs	r2, #78	; 0x4e
 801ac9a:	68db      	ldr	r3, [r3, #12]
 801ac9c:	2101      	movs	r1, #1
 801ac9e:	f000 f985 	bl	801afac <fwrite>
 801aca2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801aca6:	f000 f817 	bl	801acd8 <exit>
 801acaa:	bf00      	nop
 801acac:	200009bc 	.word	0x200009bc
 801acb0:	0801d804 	.word	0x0801d804
 801acb4:	0801d764 	.word	0x0801d764
 801acb8:	0801d7b4 	.word	0x0801d7b4

0801acbc <calloc>:
 801acbc:	4b02      	ldr	r3, [pc, #8]	; (801acc8 <calloc+0xc>)
 801acbe:	460a      	mov	r2, r1
 801acc0:	4601      	mov	r1, r0
 801acc2:	6818      	ldr	r0, [r3, #0]
 801acc4:	f000 ba16 	b.w	801b0f4 <_calloc_r>
 801acc8:	200009bc 	.word	0x200009bc

0801accc <__errno>:
 801accc:	4b01      	ldr	r3, [pc, #4]	; (801acd4 <__errno+0x8>)
 801acce:	6818      	ldr	r0, [r3, #0]
 801acd0:	4770      	bx	lr
 801acd2:	bf00      	nop
 801acd4:	200009bc 	.word	0x200009bc

0801acd8 <exit>:
 801acd8:	b508      	push	{r3, lr}
 801acda:	4b07      	ldr	r3, [pc, #28]	; (801acf8 <exit+0x20>)
 801acdc:	4604      	mov	r4, r0
 801acde:	b113      	cbz	r3, 801ace6 <exit+0xe>
 801ace0:	2100      	movs	r1, #0
 801ace2:	f3af 8000 	nop.w
 801ace6:	4b05      	ldr	r3, [pc, #20]	; (801acfc <exit+0x24>)
 801ace8:	6818      	ldr	r0, [r3, #0]
 801acea:	6a83      	ldr	r3, [r0, #40]	; 0x28
 801acec:	b103      	cbz	r3, 801acf0 <exit+0x18>
 801acee:	4798      	blx	r3
 801acf0:	4620      	mov	r0, r4
 801acf2:	f7e7 fbd3 	bl	800249c <_exit>
 801acf6:	bf00      	nop
 801acf8:	00000000 	.word	0x00000000
 801acfc:	0801d9b8 	.word	0x0801d9b8

0801ad00 <std>:
 801ad00:	2300      	movs	r3, #0
 801ad02:	b510      	push	{r4, lr}
 801ad04:	4604      	mov	r4, r0
 801ad06:	e9c0 3300 	strd	r3, r3, [r0]
 801ad0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801ad0e:	6083      	str	r3, [r0, #8]
 801ad10:	8181      	strh	r1, [r0, #12]
 801ad12:	6643      	str	r3, [r0, #100]	; 0x64
 801ad14:	81c2      	strh	r2, [r0, #14]
 801ad16:	6183      	str	r3, [r0, #24]
 801ad18:	4619      	mov	r1, r3
 801ad1a:	2208      	movs	r2, #8
 801ad1c:	305c      	adds	r0, #92	; 0x5c
 801ad1e:	f000 f9e1 	bl	801b0e4 <memset>
 801ad22:	4b05      	ldr	r3, [pc, #20]	; (801ad38 <std+0x38>)
 801ad24:	6263      	str	r3, [r4, #36]	; 0x24
 801ad26:	4b05      	ldr	r3, [pc, #20]	; (801ad3c <std+0x3c>)
 801ad28:	62a3      	str	r3, [r4, #40]	; 0x28
 801ad2a:	4b05      	ldr	r3, [pc, #20]	; (801ad40 <std+0x40>)
 801ad2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801ad2e:	4b05      	ldr	r3, [pc, #20]	; (801ad44 <std+0x44>)
 801ad30:	6224      	str	r4, [r4, #32]
 801ad32:	6323      	str	r3, [r4, #48]	; 0x30
 801ad34:	bd10      	pop	{r4, pc}
 801ad36:	bf00      	nop
 801ad38:	0801b555 	.word	0x0801b555
 801ad3c:	0801b577 	.word	0x0801b577
 801ad40:	0801b5af 	.word	0x0801b5af
 801ad44:	0801b5d3 	.word	0x0801b5d3

0801ad48 <_cleanup_r>:
 801ad48:	4901      	ldr	r1, [pc, #4]	; (801ad50 <_cleanup_r+0x8>)
 801ad4a:	f000 b8af 	b.w	801aeac <_fwalk_reent>
 801ad4e:	bf00      	nop
 801ad50:	0801bae9 	.word	0x0801bae9

0801ad54 <__sfmoreglue>:
 801ad54:	b570      	push	{r4, r5, r6, lr}
 801ad56:	2268      	movs	r2, #104	; 0x68
 801ad58:	1e4d      	subs	r5, r1, #1
 801ad5a:	4355      	muls	r5, r2
 801ad5c:	460e      	mov	r6, r1
 801ad5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801ad62:	f000 fa49 	bl	801b1f8 <_malloc_r>
 801ad66:	4604      	mov	r4, r0
 801ad68:	b140      	cbz	r0, 801ad7c <__sfmoreglue+0x28>
 801ad6a:	2100      	movs	r1, #0
 801ad6c:	e9c0 1600 	strd	r1, r6, [r0]
 801ad70:	300c      	adds	r0, #12
 801ad72:	60a0      	str	r0, [r4, #8]
 801ad74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801ad78:	f000 f9b4 	bl	801b0e4 <memset>
 801ad7c:	4620      	mov	r0, r4
 801ad7e:	bd70      	pop	{r4, r5, r6, pc}

0801ad80 <__sfp_lock_acquire>:
 801ad80:	4801      	ldr	r0, [pc, #4]	; (801ad88 <__sfp_lock_acquire+0x8>)
 801ad82:	f000 b98e 	b.w	801b0a2 <__retarget_lock_acquire_recursive>
 801ad86:	bf00      	nop
 801ad88:	200162f2 	.word	0x200162f2

0801ad8c <__sfp_lock_release>:
 801ad8c:	4801      	ldr	r0, [pc, #4]	; (801ad94 <__sfp_lock_release+0x8>)
 801ad8e:	f000 b989 	b.w	801b0a4 <__retarget_lock_release_recursive>
 801ad92:	bf00      	nop
 801ad94:	200162f2 	.word	0x200162f2

0801ad98 <__sinit_lock_acquire>:
 801ad98:	4801      	ldr	r0, [pc, #4]	; (801ada0 <__sinit_lock_acquire+0x8>)
 801ad9a:	f000 b982 	b.w	801b0a2 <__retarget_lock_acquire_recursive>
 801ad9e:	bf00      	nop
 801ada0:	200162f3 	.word	0x200162f3

0801ada4 <__sinit_lock_release>:
 801ada4:	4801      	ldr	r0, [pc, #4]	; (801adac <__sinit_lock_release+0x8>)
 801ada6:	f000 b97d 	b.w	801b0a4 <__retarget_lock_release_recursive>
 801adaa:	bf00      	nop
 801adac:	200162f3 	.word	0x200162f3

0801adb0 <__sinit>:
 801adb0:	b510      	push	{r4, lr}
 801adb2:	4604      	mov	r4, r0
 801adb4:	f7ff fff0 	bl	801ad98 <__sinit_lock_acquire>
 801adb8:	69a3      	ldr	r3, [r4, #24]
 801adba:	b11b      	cbz	r3, 801adc4 <__sinit+0x14>
 801adbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801adc0:	f7ff bff0 	b.w	801ada4 <__sinit_lock_release>
 801adc4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801adc8:	6523      	str	r3, [r4, #80]	; 0x50
 801adca:	4b13      	ldr	r3, [pc, #76]	; (801ae18 <__sinit+0x68>)
 801adcc:	4a13      	ldr	r2, [pc, #76]	; (801ae1c <__sinit+0x6c>)
 801adce:	681b      	ldr	r3, [r3, #0]
 801add0:	62a2      	str	r2, [r4, #40]	; 0x28
 801add2:	42a3      	cmp	r3, r4
 801add4:	bf04      	itt	eq
 801add6:	2301      	moveq	r3, #1
 801add8:	61a3      	streq	r3, [r4, #24]
 801adda:	4620      	mov	r0, r4
 801addc:	f000 f820 	bl	801ae20 <__sfp>
 801ade0:	6060      	str	r0, [r4, #4]
 801ade2:	4620      	mov	r0, r4
 801ade4:	f000 f81c 	bl	801ae20 <__sfp>
 801ade8:	60a0      	str	r0, [r4, #8]
 801adea:	4620      	mov	r0, r4
 801adec:	f000 f818 	bl	801ae20 <__sfp>
 801adf0:	2200      	movs	r2, #0
 801adf2:	60e0      	str	r0, [r4, #12]
 801adf4:	2104      	movs	r1, #4
 801adf6:	6860      	ldr	r0, [r4, #4]
 801adf8:	f7ff ff82 	bl	801ad00 <std>
 801adfc:	68a0      	ldr	r0, [r4, #8]
 801adfe:	2201      	movs	r2, #1
 801ae00:	2109      	movs	r1, #9
 801ae02:	f7ff ff7d 	bl	801ad00 <std>
 801ae06:	68e0      	ldr	r0, [r4, #12]
 801ae08:	2202      	movs	r2, #2
 801ae0a:	2112      	movs	r1, #18
 801ae0c:	f7ff ff78 	bl	801ad00 <std>
 801ae10:	2301      	movs	r3, #1
 801ae12:	61a3      	str	r3, [r4, #24]
 801ae14:	e7d2      	b.n	801adbc <__sinit+0xc>
 801ae16:	bf00      	nop
 801ae18:	0801d9b8 	.word	0x0801d9b8
 801ae1c:	0801ad49 	.word	0x0801ad49

0801ae20 <__sfp>:
 801ae20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ae22:	4607      	mov	r7, r0
 801ae24:	f7ff ffac 	bl	801ad80 <__sfp_lock_acquire>
 801ae28:	4b1e      	ldr	r3, [pc, #120]	; (801aea4 <__sfp+0x84>)
 801ae2a:	681e      	ldr	r6, [r3, #0]
 801ae2c:	69b3      	ldr	r3, [r6, #24]
 801ae2e:	b913      	cbnz	r3, 801ae36 <__sfp+0x16>
 801ae30:	4630      	mov	r0, r6
 801ae32:	f7ff ffbd 	bl	801adb0 <__sinit>
 801ae36:	3648      	adds	r6, #72	; 0x48
 801ae38:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801ae3c:	3b01      	subs	r3, #1
 801ae3e:	d503      	bpl.n	801ae48 <__sfp+0x28>
 801ae40:	6833      	ldr	r3, [r6, #0]
 801ae42:	b30b      	cbz	r3, 801ae88 <__sfp+0x68>
 801ae44:	6836      	ldr	r6, [r6, #0]
 801ae46:	e7f7      	b.n	801ae38 <__sfp+0x18>
 801ae48:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801ae4c:	b9d5      	cbnz	r5, 801ae84 <__sfp+0x64>
 801ae4e:	4b16      	ldr	r3, [pc, #88]	; (801aea8 <__sfp+0x88>)
 801ae50:	60e3      	str	r3, [r4, #12]
 801ae52:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801ae56:	6665      	str	r5, [r4, #100]	; 0x64
 801ae58:	f000 f922 	bl	801b0a0 <__retarget_lock_init_recursive>
 801ae5c:	f7ff ff96 	bl	801ad8c <__sfp_lock_release>
 801ae60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801ae64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801ae68:	6025      	str	r5, [r4, #0]
 801ae6a:	61a5      	str	r5, [r4, #24]
 801ae6c:	2208      	movs	r2, #8
 801ae6e:	4629      	mov	r1, r5
 801ae70:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801ae74:	f000 f936 	bl	801b0e4 <memset>
 801ae78:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801ae7c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801ae80:	4620      	mov	r0, r4
 801ae82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ae84:	3468      	adds	r4, #104	; 0x68
 801ae86:	e7d9      	b.n	801ae3c <__sfp+0x1c>
 801ae88:	2104      	movs	r1, #4
 801ae8a:	4638      	mov	r0, r7
 801ae8c:	f7ff ff62 	bl	801ad54 <__sfmoreglue>
 801ae90:	4604      	mov	r4, r0
 801ae92:	6030      	str	r0, [r6, #0]
 801ae94:	2800      	cmp	r0, #0
 801ae96:	d1d5      	bne.n	801ae44 <__sfp+0x24>
 801ae98:	f7ff ff78 	bl	801ad8c <__sfp_lock_release>
 801ae9c:	230c      	movs	r3, #12
 801ae9e:	603b      	str	r3, [r7, #0]
 801aea0:	e7ee      	b.n	801ae80 <__sfp+0x60>
 801aea2:	bf00      	nop
 801aea4:	0801d9b8 	.word	0x0801d9b8
 801aea8:	ffff0001 	.word	0xffff0001

0801aeac <_fwalk_reent>:
 801aeac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801aeb0:	4606      	mov	r6, r0
 801aeb2:	4688      	mov	r8, r1
 801aeb4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801aeb8:	2700      	movs	r7, #0
 801aeba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801aebe:	f1b9 0901 	subs.w	r9, r9, #1
 801aec2:	d505      	bpl.n	801aed0 <_fwalk_reent+0x24>
 801aec4:	6824      	ldr	r4, [r4, #0]
 801aec6:	2c00      	cmp	r4, #0
 801aec8:	d1f7      	bne.n	801aeba <_fwalk_reent+0xe>
 801aeca:	4638      	mov	r0, r7
 801aecc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801aed0:	89ab      	ldrh	r3, [r5, #12]
 801aed2:	2b01      	cmp	r3, #1
 801aed4:	d907      	bls.n	801aee6 <_fwalk_reent+0x3a>
 801aed6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801aeda:	3301      	adds	r3, #1
 801aedc:	d003      	beq.n	801aee6 <_fwalk_reent+0x3a>
 801aede:	4629      	mov	r1, r5
 801aee0:	4630      	mov	r0, r6
 801aee2:	47c0      	blx	r8
 801aee4:	4307      	orrs	r7, r0
 801aee6:	3568      	adds	r5, #104	; 0x68
 801aee8:	e7e9      	b.n	801aebe <_fwalk_reent+0x12>
	...

0801aeec <_fwrite_r>:
 801aeec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aef0:	9c08      	ldr	r4, [sp, #32]
 801aef2:	468a      	mov	sl, r1
 801aef4:	4690      	mov	r8, r2
 801aef6:	fb02 f903 	mul.w	r9, r2, r3
 801aefa:	4605      	mov	r5, r0
 801aefc:	b118      	cbz	r0, 801af06 <_fwrite_r+0x1a>
 801aefe:	6983      	ldr	r3, [r0, #24]
 801af00:	b90b      	cbnz	r3, 801af06 <_fwrite_r+0x1a>
 801af02:	f7ff ff55 	bl	801adb0 <__sinit>
 801af06:	4b26      	ldr	r3, [pc, #152]	; (801afa0 <_fwrite_r+0xb4>)
 801af08:	429c      	cmp	r4, r3
 801af0a:	d123      	bne.n	801af54 <_fwrite_r+0x68>
 801af0c:	686c      	ldr	r4, [r5, #4]
 801af0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801af10:	07de      	lsls	r6, r3, #31
 801af12:	d405      	bmi.n	801af20 <_fwrite_r+0x34>
 801af14:	89a3      	ldrh	r3, [r4, #12]
 801af16:	0598      	lsls	r0, r3, #22
 801af18:	d402      	bmi.n	801af20 <_fwrite_r+0x34>
 801af1a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801af1c:	f000 f8c1 	bl	801b0a2 <__retarget_lock_acquire_recursive>
 801af20:	89a3      	ldrh	r3, [r4, #12]
 801af22:	0719      	lsls	r1, r3, #28
 801af24:	d520      	bpl.n	801af68 <_fwrite_r+0x7c>
 801af26:	6923      	ldr	r3, [r4, #16]
 801af28:	b1f3      	cbz	r3, 801af68 <_fwrite_r+0x7c>
 801af2a:	2600      	movs	r6, #0
 801af2c:	454e      	cmp	r6, r9
 801af2e:	d029      	beq.n	801af84 <_fwrite_r+0x98>
 801af30:	68a7      	ldr	r7, [r4, #8]
 801af32:	f81a 1006 	ldrb.w	r1, [sl, r6]
 801af36:	3f01      	subs	r7, #1
 801af38:	2f00      	cmp	r7, #0
 801af3a:	60a7      	str	r7, [r4, #8]
 801af3c:	da04      	bge.n	801af48 <_fwrite_r+0x5c>
 801af3e:	69a3      	ldr	r3, [r4, #24]
 801af40:	429f      	cmp	r7, r3
 801af42:	db19      	blt.n	801af78 <_fwrite_r+0x8c>
 801af44:	290a      	cmp	r1, #10
 801af46:	d017      	beq.n	801af78 <_fwrite_r+0x8c>
 801af48:	6823      	ldr	r3, [r4, #0]
 801af4a:	1c5a      	adds	r2, r3, #1
 801af4c:	6022      	str	r2, [r4, #0]
 801af4e:	7019      	strb	r1, [r3, #0]
 801af50:	3601      	adds	r6, #1
 801af52:	e7eb      	b.n	801af2c <_fwrite_r+0x40>
 801af54:	4b13      	ldr	r3, [pc, #76]	; (801afa4 <_fwrite_r+0xb8>)
 801af56:	429c      	cmp	r4, r3
 801af58:	d101      	bne.n	801af5e <_fwrite_r+0x72>
 801af5a:	68ac      	ldr	r4, [r5, #8]
 801af5c:	e7d7      	b.n	801af0e <_fwrite_r+0x22>
 801af5e:	4b12      	ldr	r3, [pc, #72]	; (801afa8 <_fwrite_r+0xbc>)
 801af60:	429c      	cmp	r4, r3
 801af62:	bf08      	it	eq
 801af64:	68ec      	ldreq	r4, [r5, #12]
 801af66:	e7d2      	b.n	801af0e <_fwrite_r+0x22>
 801af68:	4621      	mov	r1, r4
 801af6a:	4628      	mov	r0, r5
 801af6c:	f000 fc8e 	bl	801b88c <__swsetup_r>
 801af70:	2800      	cmp	r0, #0
 801af72:	d0da      	beq.n	801af2a <_fwrite_r+0x3e>
 801af74:	2600      	movs	r6, #0
 801af76:	e005      	b.n	801af84 <_fwrite_r+0x98>
 801af78:	4622      	mov	r2, r4
 801af7a:	4628      	mov	r0, r5
 801af7c:	f000 fc22 	bl	801b7c4 <__swbuf_r>
 801af80:	3001      	adds	r0, #1
 801af82:	d1e5      	bne.n	801af50 <_fwrite_r+0x64>
 801af84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801af86:	07da      	lsls	r2, r3, #31
 801af88:	d405      	bmi.n	801af96 <_fwrite_r+0xaa>
 801af8a:	89a3      	ldrh	r3, [r4, #12]
 801af8c:	059b      	lsls	r3, r3, #22
 801af8e:	d402      	bmi.n	801af96 <_fwrite_r+0xaa>
 801af90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801af92:	f000 f887 	bl	801b0a4 <__retarget_lock_release_recursive>
 801af96:	fbb6 f0f8 	udiv	r0, r6, r8
 801af9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801af9e:	bf00      	nop
 801afa0:	0801d978 	.word	0x0801d978
 801afa4:	0801d998 	.word	0x0801d998
 801afa8:	0801d958 	.word	0x0801d958

0801afac <fwrite>:
 801afac:	b507      	push	{r0, r1, r2, lr}
 801afae:	9300      	str	r3, [sp, #0]
 801afb0:	4613      	mov	r3, r2
 801afb2:	460a      	mov	r2, r1
 801afb4:	4601      	mov	r1, r0
 801afb6:	4803      	ldr	r0, [pc, #12]	; (801afc4 <fwrite+0x18>)
 801afb8:	6800      	ldr	r0, [r0, #0]
 801afba:	f7ff ff97 	bl	801aeec <_fwrite_r>
 801afbe:	b003      	add	sp, #12
 801afc0:	f85d fb04 	ldr.w	pc, [sp], #4
 801afc4:	200009bc 	.word	0x200009bc

0801afc8 <getenv>:
 801afc8:	b507      	push	{r0, r1, r2, lr}
 801afca:	4b04      	ldr	r3, [pc, #16]	; (801afdc <getenv+0x14>)
 801afcc:	4601      	mov	r1, r0
 801afce:	aa01      	add	r2, sp, #4
 801afd0:	6818      	ldr	r0, [r3, #0]
 801afd2:	f000 f805 	bl	801afe0 <_findenv_r>
 801afd6:	b003      	add	sp, #12
 801afd8:	f85d fb04 	ldr.w	pc, [sp], #4
 801afdc:	200009bc 	.word	0x200009bc

0801afe0 <_findenv_r>:
 801afe0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801afe4:	f8df a06c 	ldr.w	sl, [pc, #108]	; 801b054 <_findenv_r+0x74>
 801afe8:	4607      	mov	r7, r0
 801afea:	4689      	mov	r9, r1
 801afec:	4616      	mov	r6, r2
 801afee:	f000 fce9 	bl	801b9c4 <__env_lock>
 801aff2:	f8da 4000 	ldr.w	r4, [sl]
 801aff6:	b134      	cbz	r4, 801b006 <_findenv_r+0x26>
 801aff8:	464b      	mov	r3, r9
 801affa:	4698      	mov	r8, r3
 801affc:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b000:	b13a      	cbz	r2, 801b012 <_findenv_r+0x32>
 801b002:	2a3d      	cmp	r2, #61	; 0x3d
 801b004:	d1f9      	bne.n	801affa <_findenv_r+0x1a>
 801b006:	4638      	mov	r0, r7
 801b008:	f000 fce2 	bl	801b9d0 <__env_unlock>
 801b00c:	2000      	movs	r0, #0
 801b00e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b012:	eba8 0809 	sub.w	r8, r8, r9
 801b016:	46a3      	mov	fp, r4
 801b018:	f854 0b04 	ldr.w	r0, [r4], #4
 801b01c:	2800      	cmp	r0, #0
 801b01e:	d0f2      	beq.n	801b006 <_findenv_r+0x26>
 801b020:	4642      	mov	r2, r8
 801b022:	4649      	mov	r1, r9
 801b024:	f000 faee 	bl	801b604 <strncmp>
 801b028:	2800      	cmp	r0, #0
 801b02a:	d1f4      	bne.n	801b016 <_findenv_r+0x36>
 801b02c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801b030:	eb03 0508 	add.w	r5, r3, r8
 801b034:	f813 3008 	ldrb.w	r3, [r3, r8]
 801b038:	2b3d      	cmp	r3, #61	; 0x3d
 801b03a:	d1ec      	bne.n	801b016 <_findenv_r+0x36>
 801b03c:	f8da 3000 	ldr.w	r3, [sl]
 801b040:	ebab 0303 	sub.w	r3, fp, r3
 801b044:	109b      	asrs	r3, r3, #2
 801b046:	4638      	mov	r0, r7
 801b048:	6033      	str	r3, [r6, #0]
 801b04a:	f000 fcc1 	bl	801b9d0 <__env_unlock>
 801b04e:	1c68      	adds	r0, r5, #1
 801b050:	e7dd      	b.n	801b00e <_findenv_r+0x2e>
 801b052:	bf00      	nop
 801b054:	20000000 	.word	0x20000000

0801b058 <__libc_init_array>:
 801b058:	b570      	push	{r4, r5, r6, lr}
 801b05a:	4d0d      	ldr	r5, [pc, #52]	; (801b090 <__libc_init_array+0x38>)
 801b05c:	4c0d      	ldr	r4, [pc, #52]	; (801b094 <__libc_init_array+0x3c>)
 801b05e:	1b64      	subs	r4, r4, r5
 801b060:	10a4      	asrs	r4, r4, #2
 801b062:	2600      	movs	r6, #0
 801b064:	42a6      	cmp	r6, r4
 801b066:	d109      	bne.n	801b07c <__libc_init_array+0x24>
 801b068:	4d0b      	ldr	r5, [pc, #44]	; (801b098 <__libc_init_array+0x40>)
 801b06a:	4c0c      	ldr	r4, [pc, #48]	; (801b09c <__libc_init_array+0x44>)
 801b06c:	f001 fb28 	bl	801c6c0 <_init>
 801b070:	1b64      	subs	r4, r4, r5
 801b072:	10a4      	asrs	r4, r4, #2
 801b074:	2600      	movs	r6, #0
 801b076:	42a6      	cmp	r6, r4
 801b078:	d105      	bne.n	801b086 <__libc_init_array+0x2e>
 801b07a:	bd70      	pop	{r4, r5, r6, pc}
 801b07c:	f855 3b04 	ldr.w	r3, [r5], #4
 801b080:	4798      	blx	r3
 801b082:	3601      	adds	r6, #1
 801b084:	e7ee      	b.n	801b064 <__libc_init_array+0xc>
 801b086:	f855 3b04 	ldr.w	r3, [r5], #4
 801b08a:	4798      	blx	r3
 801b08c:	3601      	adds	r6, #1
 801b08e:	e7f2      	b.n	801b076 <__libc_init_array+0x1e>
 801b090:	0801daa8 	.word	0x0801daa8
 801b094:	0801daa8 	.word	0x0801daa8
 801b098:	0801daa8 	.word	0x0801daa8
 801b09c:	0801dac0 	.word	0x0801dac0

0801b0a0 <__retarget_lock_init_recursive>:
 801b0a0:	4770      	bx	lr

0801b0a2 <__retarget_lock_acquire_recursive>:
 801b0a2:	4770      	bx	lr

0801b0a4 <__retarget_lock_release_recursive>:
 801b0a4:	4770      	bx	lr
	...

0801b0a8 <malloc>:
 801b0a8:	4b02      	ldr	r3, [pc, #8]	; (801b0b4 <malloc+0xc>)
 801b0aa:	4601      	mov	r1, r0
 801b0ac:	6818      	ldr	r0, [r3, #0]
 801b0ae:	f000 b8a3 	b.w	801b1f8 <_malloc_r>
 801b0b2:	bf00      	nop
 801b0b4:	200009bc 	.word	0x200009bc

0801b0b8 <free>:
 801b0b8:	4b02      	ldr	r3, [pc, #8]	; (801b0c4 <free+0xc>)
 801b0ba:	4601      	mov	r1, r0
 801b0bc:	6818      	ldr	r0, [r3, #0]
 801b0be:	f000 b82f 	b.w	801b120 <_free_r>
 801b0c2:	bf00      	nop
 801b0c4:	200009bc 	.word	0x200009bc

0801b0c8 <memcpy>:
 801b0c8:	440a      	add	r2, r1
 801b0ca:	4291      	cmp	r1, r2
 801b0cc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801b0d0:	d100      	bne.n	801b0d4 <memcpy+0xc>
 801b0d2:	4770      	bx	lr
 801b0d4:	b510      	push	{r4, lr}
 801b0d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b0da:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b0de:	4291      	cmp	r1, r2
 801b0e0:	d1f9      	bne.n	801b0d6 <memcpy+0xe>
 801b0e2:	bd10      	pop	{r4, pc}

0801b0e4 <memset>:
 801b0e4:	4402      	add	r2, r0
 801b0e6:	4603      	mov	r3, r0
 801b0e8:	4293      	cmp	r3, r2
 801b0ea:	d100      	bne.n	801b0ee <memset+0xa>
 801b0ec:	4770      	bx	lr
 801b0ee:	f803 1b01 	strb.w	r1, [r3], #1
 801b0f2:	e7f9      	b.n	801b0e8 <memset+0x4>

0801b0f4 <_calloc_r>:
 801b0f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b0f6:	fba1 2402 	umull	r2, r4, r1, r2
 801b0fa:	b94c      	cbnz	r4, 801b110 <_calloc_r+0x1c>
 801b0fc:	4611      	mov	r1, r2
 801b0fe:	9201      	str	r2, [sp, #4]
 801b100:	f000 f87a 	bl	801b1f8 <_malloc_r>
 801b104:	9a01      	ldr	r2, [sp, #4]
 801b106:	4605      	mov	r5, r0
 801b108:	b930      	cbnz	r0, 801b118 <_calloc_r+0x24>
 801b10a:	4628      	mov	r0, r5
 801b10c:	b003      	add	sp, #12
 801b10e:	bd30      	pop	{r4, r5, pc}
 801b110:	220c      	movs	r2, #12
 801b112:	6002      	str	r2, [r0, #0]
 801b114:	2500      	movs	r5, #0
 801b116:	e7f8      	b.n	801b10a <_calloc_r+0x16>
 801b118:	4621      	mov	r1, r4
 801b11a:	f7ff ffe3 	bl	801b0e4 <memset>
 801b11e:	e7f4      	b.n	801b10a <_calloc_r+0x16>

0801b120 <_free_r>:
 801b120:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b122:	2900      	cmp	r1, #0
 801b124:	d044      	beq.n	801b1b0 <_free_r+0x90>
 801b126:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b12a:	9001      	str	r0, [sp, #4]
 801b12c:	2b00      	cmp	r3, #0
 801b12e:	f1a1 0404 	sub.w	r4, r1, #4
 801b132:	bfb8      	it	lt
 801b134:	18e4      	addlt	r4, r4, r3
 801b136:	f000 fd9d 	bl	801bc74 <__malloc_lock>
 801b13a:	4a1e      	ldr	r2, [pc, #120]	; (801b1b4 <_free_r+0x94>)
 801b13c:	9801      	ldr	r0, [sp, #4]
 801b13e:	6813      	ldr	r3, [r2, #0]
 801b140:	b933      	cbnz	r3, 801b150 <_free_r+0x30>
 801b142:	6063      	str	r3, [r4, #4]
 801b144:	6014      	str	r4, [r2, #0]
 801b146:	b003      	add	sp, #12
 801b148:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b14c:	f000 bd98 	b.w	801bc80 <__malloc_unlock>
 801b150:	42a3      	cmp	r3, r4
 801b152:	d908      	bls.n	801b166 <_free_r+0x46>
 801b154:	6825      	ldr	r5, [r4, #0]
 801b156:	1961      	adds	r1, r4, r5
 801b158:	428b      	cmp	r3, r1
 801b15a:	bf01      	itttt	eq
 801b15c:	6819      	ldreq	r1, [r3, #0]
 801b15e:	685b      	ldreq	r3, [r3, #4]
 801b160:	1949      	addeq	r1, r1, r5
 801b162:	6021      	streq	r1, [r4, #0]
 801b164:	e7ed      	b.n	801b142 <_free_r+0x22>
 801b166:	461a      	mov	r2, r3
 801b168:	685b      	ldr	r3, [r3, #4]
 801b16a:	b10b      	cbz	r3, 801b170 <_free_r+0x50>
 801b16c:	42a3      	cmp	r3, r4
 801b16e:	d9fa      	bls.n	801b166 <_free_r+0x46>
 801b170:	6811      	ldr	r1, [r2, #0]
 801b172:	1855      	adds	r5, r2, r1
 801b174:	42a5      	cmp	r5, r4
 801b176:	d10b      	bne.n	801b190 <_free_r+0x70>
 801b178:	6824      	ldr	r4, [r4, #0]
 801b17a:	4421      	add	r1, r4
 801b17c:	1854      	adds	r4, r2, r1
 801b17e:	42a3      	cmp	r3, r4
 801b180:	6011      	str	r1, [r2, #0]
 801b182:	d1e0      	bne.n	801b146 <_free_r+0x26>
 801b184:	681c      	ldr	r4, [r3, #0]
 801b186:	685b      	ldr	r3, [r3, #4]
 801b188:	6053      	str	r3, [r2, #4]
 801b18a:	4421      	add	r1, r4
 801b18c:	6011      	str	r1, [r2, #0]
 801b18e:	e7da      	b.n	801b146 <_free_r+0x26>
 801b190:	d902      	bls.n	801b198 <_free_r+0x78>
 801b192:	230c      	movs	r3, #12
 801b194:	6003      	str	r3, [r0, #0]
 801b196:	e7d6      	b.n	801b146 <_free_r+0x26>
 801b198:	6825      	ldr	r5, [r4, #0]
 801b19a:	1961      	adds	r1, r4, r5
 801b19c:	428b      	cmp	r3, r1
 801b19e:	bf04      	itt	eq
 801b1a0:	6819      	ldreq	r1, [r3, #0]
 801b1a2:	685b      	ldreq	r3, [r3, #4]
 801b1a4:	6063      	str	r3, [r4, #4]
 801b1a6:	bf04      	itt	eq
 801b1a8:	1949      	addeq	r1, r1, r5
 801b1aa:	6021      	streq	r1, [r4, #0]
 801b1ac:	6054      	str	r4, [r2, #4]
 801b1ae:	e7ca      	b.n	801b146 <_free_r+0x26>
 801b1b0:	b003      	add	sp, #12
 801b1b2:	bd30      	pop	{r4, r5, pc}
 801b1b4:	200162f4 	.word	0x200162f4

0801b1b8 <sbrk_aligned>:
 801b1b8:	b570      	push	{r4, r5, r6, lr}
 801b1ba:	4e0e      	ldr	r6, [pc, #56]	; (801b1f4 <sbrk_aligned+0x3c>)
 801b1bc:	460c      	mov	r4, r1
 801b1be:	6831      	ldr	r1, [r6, #0]
 801b1c0:	4605      	mov	r5, r0
 801b1c2:	b911      	cbnz	r1, 801b1ca <sbrk_aligned+0x12>
 801b1c4:	f000 f982 	bl	801b4cc <_sbrk_r>
 801b1c8:	6030      	str	r0, [r6, #0]
 801b1ca:	4621      	mov	r1, r4
 801b1cc:	4628      	mov	r0, r5
 801b1ce:	f000 f97d 	bl	801b4cc <_sbrk_r>
 801b1d2:	1c43      	adds	r3, r0, #1
 801b1d4:	d00a      	beq.n	801b1ec <sbrk_aligned+0x34>
 801b1d6:	1cc4      	adds	r4, r0, #3
 801b1d8:	f024 0403 	bic.w	r4, r4, #3
 801b1dc:	42a0      	cmp	r0, r4
 801b1de:	d007      	beq.n	801b1f0 <sbrk_aligned+0x38>
 801b1e0:	1a21      	subs	r1, r4, r0
 801b1e2:	4628      	mov	r0, r5
 801b1e4:	f000 f972 	bl	801b4cc <_sbrk_r>
 801b1e8:	3001      	adds	r0, #1
 801b1ea:	d101      	bne.n	801b1f0 <sbrk_aligned+0x38>
 801b1ec:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801b1f0:	4620      	mov	r0, r4
 801b1f2:	bd70      	pop	{r4, r5, r6, pc}
 801b1f4:	200162f8 	.word	0x200162f8

0801b1f8 <_malloc_r>:
 801b1f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b1fc:	1ccd      	adds	r5, r1, #3
 801b1fe:	f025 0503 	bic.w	r5, r5, #3
 801b202:	3508      	adds	r5, #8
 801b204:	2d0c      	cmp	r5, #12
 801b206:	bf38      	it	cc
 801b208:	250c      	movcc	r5, #12
 801b20a:	2d00      	cmp	r5, #0
 801b20c:	4607      	mov	r7, r0
 801b20e:	db01      	blt.n	801b214 <_malloc_r+0x1c>
 801b210:	42a9      	cmp	r1, r5
 801b212:	d905      	bls.n	801b220 <_malloc_r+0x28>
 801b214:	230c      	movs	r3, #12
 801b216:	603b      	str	r3, [r7, #0]
 801b218:	2600      	movs	r6, #0
 801b21a:	4630      	mov	r0, r6
 801b21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b220:	4e2e      	ldr	r6, [pc, #184]	; (801b2dc <_malloc_r+0xe4>)
 801b222:	f000 fd27 	bl	801bc74 <__malloc_lock>
 801b226:	6833      	ldr	r3, [r6, #0]
 801b228:	461c      	mov	r4, r3
 801b22a:	bb34      	cbnz	r4, 801b27a <_malloc_r+0x82>
 801b22c:	4629      	mov	r1, r5
 801b22e:	4638      	mov	r0, r7
 801b230:	f7ff ffc2 	bl	801b1b8 <sbrk_aligned>
 801b234:	1c43      	adds	r3, r0, #1
 801b236:	4604      	mov	r4, r0
 801b238:	d14d      	bne.n	801b2d6 <_malloc_r+0xde>
 801b23a:	6834      	ldr	r4, [r6, #0]
 801b23c:	4626      	mov	r6, r4
 801b23e:	2e00      	cmp	r6, #0
 801b240:	d140      	bne.n	801b2c4 <_malloc_r+0xcc>
 801b242:	6823      	ldr	r3, [r4, #0]
 801b244:	4631      	mov	r1, r6
 801b246:	4638      	mov	r0, r7
 801b248:	eb04 0803 	add.w	r8, r4, r3
 801b24c:	f000 f93e 	bl	801b4cc <_sbrk_r>
 801b250:	4580      	cmp	r8, r0
 801b252:	d13a      	bne.n	801b2ca <_malloc_r+0xd2>
 801b254:	6821      	ldr	r1, [r4, #0]
 801b256:	3503      	adds	r5, #3
 801b258:	1a6d      	subs	r5, r5, r1
 801b25a:	f025 0503 	bic.w	r5, r5, #3
 801b25e:	3508      	adds	r5, #8
 801b260:	2d0c      	cmp	r5, #12
 801b262:	bf38      	it	cc
 801b264:	250c      	movcc	r5, #12
 801b266:	4629      	mov	r1, r5
 801b268:	4638      	mov	r0, r7
 801b26a:	f7ff ffa5 	bl	801b1b8 <sbrk_aligned>
 801b26e:	3001      	adds	r0, #1
 801b270:	d02b      	beq.n	801b2ca <_malloc_r+0xd2>
 801b272:	6823      	ldr	r3, [r4, #0]
 801b274:	442b      	add	r3, r5
 801b276:	6023      	str	r3, [r4, #0]
 801b278:	e00e      	b.n	801b298 <_malloc_r+0xa0>
 801b27a:	6822      	ldr	r2, [r4, #0]
 801b27c:	1b52      	subs	r2, r2, r5
 801b27e:	d41e      	bmi.n	801b2be <_malloc_r+0xc6>
 801b280:	2a0b      	cmp	r2, #11
 801b282:	d916      	bls.n	801b2b2 <_malloc_r+0xba>
 801b284:	1961      	adds	r1, r4, r5
 801b286:	42a3      	cmp	r3, r4
 801b288:	6025      	str	r5, [r4, #0]
 801b28a:	bf18      	it	ne
 801b28c:	6059      	strne	r1, [r3, #4]
 801b28e:	6863      	ldr	r3, [r4, #4]
 801b290:	bf08      	it	eq
 801b292:	6031      	streq	r1, [r6, #0]
 801b294:	5162      	str	r2, [r4, r5]
 801b296:	604b      	str	r3, [r1, #4]
 801b298:	4638      	mov	r0, r7
 801b29a:	f104 060b 	add.w	r6, r4, #11
 801b29e:	f000 fcef 	bl	801bc80 <__malloc_unlock>
 801b2a2:	f026 0607 	bic.w	r6, r6, #7
 801b2a6:	1d23      	adds	r3, r4, #4
 801b2a8:	1af2      	subs	r2, r6, r3
 801b2aa:	d0b6      	beq.n	801b21a <_malloc_r+0x22>
 801b2ac:	1b9b      	subs	r3, r3, r6
 801b2ae:	50a3      	str	r3, [r4, r2]
 801b2b0:	e7b3      	b.n	801b21a <_malloc_r+0x22>
 801b2b2:	6862      	ldr	r2, [r4, #4]
 801b2b4:	42a3      	cmp	r3, r4
 801b2b6:	bf0c      	ite	eq
 801b2b8:	6032      	streq	r2, [r6, #0]
 801b2ba:	605a      	strne	r2, [r3, #4]
 801b2bc:	e7ec      	b.n	801b298 <_malloc_r+0xa0>
 801b2be:	4623      	mov	r3, r4
 801b2c0:	6864      	ldr	r4, [r4, #4]
 801b2c2:	e7b2      	b.n	801b22a <_malloc_r+0x32>
 801b2c4:	4634      	mov	r4, r6
 801b2c6:	6876      	ldr	r6, [r6, #4]
 801b2c8:	e7b9      	b.n	801b23e <_malloc_r+0x46>
 801b2ca:	230c      	movs	r3, #12
 801b2cc:	603b      	str	r3, [r7, #0]
 801b2ce:	4638      	mov	r0, r7
 801b2d0:	f000 fcd6 	bl	801bc80 <__malloc_unlock>
 801b2d4:	e7a1      	b.n	801b21a <_malloc_r+0x22>
 801b2d6:	6025      	str	r5, [r4, #0]
 801b2d8:	e7de      	b.n	801b298 <_malloc_r+0xa0>
 801b2da:	bf00      	nop
 801b2dc:	200162f4 	.word	0x200162f4

0801b2e0 <iprintf>:
 801b2e0:	b40f      	push	{r0, r1, r2, r3}
 801b2e2:	4b0a      	ldr	r3, [pc, #40]	; (801b30c <iprintf+0x2c>)
 801b2e4:	b513      	push	{r0, r1, r4, lr}
 801b2e6:	681c      	ldr	r4, [r3, #0]
 801b2e8:	b124      	cbz	r4, 801b2f4 <iprintf+0x14>
 801b2ea:	69a3      	ldr	r3, [r4, #24]
 801b2ec:	b913      	cbnz	r3, 801b2f4 <iprintf+0x14>
 801b2ee:	4620      	mov	r0, r4
 801b2f0:	f7ff fd5e 	bl	801adb0 <__sinit>
 801b2f4:	ab05      	add	r3, sp, #20
 801b2f6:	9a04      	ldr	r2, [sp, #16]
 801b2f8:	68a1      	ldr	r1, [r4, #8]
 801b2fa:	9301      	str	r3, [sp, #4]
 801b2fc:	4620      	mov	r0, r4
 801b2fe:	f000 fe79 	bl	801bff4 <_vfiprintf_r>
 801b302:	b002      	add	sp, #8
 801b304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b308:	b004      	add	sp, #16
 801b30a:	4770      	bx	lr
 801b30c:	200009bc 	.word	0x200009bc

0801b310 <srand>:
 801b310:	b538      	push	{r3, r4, r5, lr}
 801b312:	4b10      	ldr	r3, [pc, #64]	; (801b354 <srand+0x44>)
 801b314:	681d      	ldr	r5, [r3, #0]
 801b316:	6bab      	ldr	r3, [r5, #56]	; 0x38
 801b318:	4604      	mov	r4, r0
 801b31a:	b9b3      	cbnz	r3, 801b34a <srand+0x3a>
 801b31c:	2018      	movs	r0, #24
 801b31e:	f7ff fec3 	bl	801b0a8 <malloc>
 801b322:	4602      	mov	r2, r0
 801b324:	63a8      	str	r0, [r5, #56]	; 0x38
 801b326:	b920      	cbnz	r0, 801b332 <srand+0x22>
 801b328:	4b0b      	ldr	r3, [pc, #44]	; (801b358 <srand+0x48>)
 801b32a:	480c      	ldr	r0, [pc, #48]	; (801b35c <srand+0x4c>)
 801b32c:	2142      	movs	r1, #66	; 0x42
 801b32e:	f000 fb1b 	bl	801b968 <__assert_func>
 801b332:	490b      	ldr	r1, [pc, #44]	; (801b360 <srand+0x50>)
 801b334:	4b0b      	ldr	r3, [pc, #44]	; (801b364 <srand+0x54>)
 801b336:	e9c0 1300 	strd	r1, r3, [r0]
 801b33a:	4b0b      	ldr	r3, [pc, #44]	; (801b368 <srand+0x58>)
 801b33c:	6083      	str	r3, [r0, #8]
 801b33e:	230b      	movs	r3, #11
 801b340:	8183      	strh	r3, [r0, #12]
 801b342:	2100      	movs	r1, #0
 801b344:	2001      	movs	r0, #1
 801b346:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801b34a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 801b34c:	2200      	movs	r2, #0
 801b34e:	611c      	str	r4, [r3, #16]
 801b350:	615a      	str	r2, [r3, #20]
 801b352:	bd38      	pop	{r3, r4, r5, pc}
 801b354:	200009bc 	.word	0x200009bc
 801b358:	0801d9bc 	.word	0x0801d9bc
 801b35c:	0801d9d3 	.word	0x0801d9d3
 801b360:	abcd330e 	.word	0xabcd330e
 801b364:	e66d1234 	.word	0xe66d1234
 801b368:	0005deec 	.word	0x0005deec

0801b36c <rand>:
 801b36c:	4b16      	ldr	r3, [pc, #88]	; (801b3c8 <rand+0x5c>)
 801b36e:	b510      	push	{r4, lr}
 801b370:	681c      	ldr	r4, [r3, #0]
 801b372:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801b374:	b9b3      	cbnz	r3, 801b3a4 <rand+0x38>
 801b376:	2018      	movs	r0, #24
 801b378:	f7ff fe96 	bl	801b0a8 <malloc>
 801b37c:	63a0      	str	r0, [r4, #56]	; 0x38
 801b37e:	b928      	cbnz	r0, 801b38c <rand+0x20>
 801b380:	4602      	mov	r2, r0
 801b382:	4b12      	ldr	r3, [pc, #72]	; (801b3cc <rand+0x60>)
 801b384:	4812      	ldr	r0, [pc, #72]	; (801b3d0 <rand+0x64>)
 801b386:	214e      	movs	r1, #78	; 0x4e
 801b388:	f000 faee 	bl	801b968 <__assert_func>
 801b38c:	4a11      	ldr	r2, [pc, #68]	; (801b3d4 <rand+0x68>)
 801b38e:	4b12      	ldr	r3, [pc, #72]	; (801b3d8 <rand+0x6c>)
 801b390:	e9c0 2300 	strd	r2, r3, [r0]
 801b394:	4b11      	ldr	r3, [pc, #68]	; (801b3dc <rand+0x70>)
 801b396:	6083      	str	r3, [r0, #8]
 801b398:	230b      	movs	r3, #11
 801b39a:	8183      	strh	r3, [r0, #12]
 801b39c:	2201      	movs	r2, #1
 801b39e:	2300      	movs	r3, #0
 801b3a0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801b3a4:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 801b3a6:	4a0e      	ldr	r2, [pc, #56]	; (801b3e0 <rand+0x74>)
 801b3a8:	6920      	ldr	r0, [r4, #16]
 801b3aa:	6963      	ldr	r3, [r4, #20]
 801b3ac:	490d      	ldr	r1, [pc, #52]	; (801b3e4 <rand+0x78>)
 801b3ae:	4342      	muls	r2, r0
 801b3b0:	fb01 2203 	mla	r2, r1, r3, r2
 801b3b4:	fba0 0101 	umull	r0, r1, r0, r1
 801b3b8:	1c43      	adds	r3, r0, #1
 801b3ba:	eb42 0001 	adc.w	r0, r2, r1
 801b3be:	e9c4 3004 	strd	r3, r0, [r4, #16]
 801b3c2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801b3c6:	bd10      	pop	{r4, pc}
 801b3c8:	200009bc 	.word	0x200009bc
 801b3cc:	0801d9bc 	.word	0x0801d9bc
 801b3d0:	0801d9d3 	.word	0x0801d9d3
 801b3d4:	abcd330e 	.word	0xabcd330e
 801b3d8:	e66d1234 	.word	0xe66d1234
 801b3dc:	0005deec 	.word	0x0005deec
 801b3e0:	5851f42d 	.word	0x5851f42d
 801b3e4:	4c957f2d 	.word	0x4c957f2d

0801b3e8 <realloc>:
 801b3e8:	4b02      	ldr	r3, [pc, #8]	; (801b3f4 <realloc+0xc>)
 801b3ea:	460a      	mov	r2, r1
 801b3ec:	4601      	mov	r1, r0
 801b3ee:	6818      	ldr	r0, [r3, #0]
 801b3f0:	f000 bc4c 	b.w	801bc8c <_realloc_r>
 801b3f4:	200009bc 	.word	0x200009bc

0801b3f8 <cleanup_glue>:
 801b3f8:	b538      	push	{r3, r4, r5, lr}
 801b3fa:	460c      	mov	r4, r1
 801b3fc:	6809      	ldr	r1, [r1, #0]
 801b3fe:	4605      	mov	r5, r0
 801b400:	b109      	cbz	r1, 801b406 <cleanup_glue+0xe>
 801b402:	f7ff fff9 	bl	801b3f8 <cleanup_glue>
 801b406:	4621      	mov	r1, r4
 801b408:	4628      	mov	r0, r5
 801b40a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b40e:	f7ff be87 	b.w	801b120 <_free_r>
	...

0801b414 <_reclaim_reent>:
 801b414:	4b2c      	ldr	r3, [pc, #176]	; (801b4c8 <_reclaim_reent+0xb4>)
 801b416:	681b      	ldr	r3, [r3, #0]
 801b418:	4283      	cmp	r3, r0
 801b41a:	b570      	push	{r4, r5, r6, lr}
 801b41c:	4604      	mov	r4, r0
 801b41e:	d051      	beq.n	801b4c4 <_reclaim_reent+0xb0>
 801b420:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801b422:	b143      	cbz	r3, 801b436 <_reclaim_reent+0x22>
 801b424:	68db      	ldr	r3, [r3, #12]
 801b426:	2b00      	cmp	r3, #0
 801b428:	d14a      	bne.n	801b4c0 <_reclaim_reent+0xac>
 801b42a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b42c:	6819      	ldr	r1, [r3, #0]
 801b42e:	b111      	cbz	r1, 801b436 <_reclaim_reent+0x22>
 801b430:	4620      	mov	r0, r4
 801b432:	f7ff fe75 	bl	801b120 <_free_r>
 801b436:	6961      	ldr	r1, [r4, #20]
 801b438:	b111      	cbz	r1, 801b440 <_reclaim_reent+0x2c>
 801b43a:	4620      	mov	r0, r4
 801b43c:	f7ff fe70 	bl	801b120 <_free_r>
 801b440:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801b442:	b111      	cbz	r1, 801b44a <_reclaim_reent+0x36>
 801b444:	4620      	mov	r0, r4
 801b446:	f7ff fe6b 	bl	801b120 <_free_r>
 801b44a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801b44c:	b111      	cbz	r1, 801b454 <_reclaim_reent+0x40>
 801b44e:	4620      	mov	r0, r4
 801b450:	f7ff fe66 	bl	801b120 <_free_r>
 801b454:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801b456:	b111      	cbz	r1, 801b45e <_reclaim_reent+0x4a>
 801b458:	4620      	mov	r0, r4
 801b45a:	f7ff fe61 	bl	801b120 <_free_r>
 801b45e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801b460:	b111      	cbz	r1, 801b468 <_reclaim_reent+0x54>
 801b462:	4620      	mov	r0, r4
 801b464:	f7ff fe5c 	bl	801b120 <_free_r>
 801b468:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801b46a:	b111      	cbz	r1, 801b472 <_reclaim_reent+0x5e>
 801b46c:	4620      	mov	r0, r4
 801b46e:	f7ff fe57 	bl	801b120 <_free_r>
 801b472:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801b474:	b111      	cbz	r1, 801b47c <_reclaim_reent+0x68>
 801b476:	4620      	mov	r0, r4
 801b478:	f7ff fe52 	bl	801b120 <_free_r>
 801b47c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b47e:	b111      	cbz	r1, 801b486 <_reclaim_reent+0x72>
 801b480:	4620      	mov	r0, r4
 801b482:	f7ff fe4d 	bl	801b120 <_free_r>
 801b486:	69a3      	ldr	r3, [r4, #24]
 801b488:	b1e3      	cbz	r3, 801b4c4 <_reclaim_reent+0xb0>
 801b48a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801b48c:	4620      	mov	r0, r4
 801b48e:	4798      	blx	r3
 801b490:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801b492:	b1b9      	cbz	r1, 801b4c4 <_reclaim_reent+0xb0>
 801b494:	4620      	mov	r0, r4
 801b496:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801b49a:	f7ff bfad 	b.w	801b3f8 <cleanup_glue>
 801b49e:	5949      	ldr	r1, [r1, r5]
 801b4a0:	b941      	cbnz	r1, 801b4b4 <_reclaim_reent+0xa0>
 801b4a2:	3504      	adds	r5, #4
 801b4a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b4a6:	2d80      	cmp	r5, #128	; 0x80
 801b4a8:	68d9      	ldr	r1, [r3, #12]
 801b4aa:	d1f8      	bne.n	801b49e <_reclaim_reent+0x8a>
 801b4ac:	4620      	mov	r0, r4
 801b4ae:	f7ff fe37 	bl	801b120 <_free_r>
 801b4b2:	e7ba      	b.n	801b42a <_reclaim_reent+0x16>
 801b4b4:	680e      	ldr	r6, [r1, #0]
 801b4b6:	4620      	mov	r0, r4
 801b4b8:	f7ff fe32 	bl	801b120 <_free_r>
 801b4bc:	4631      	mov	r1, r6
 801b4be:	e7ef      	b.n	801b4a0 <_reclaim_reent+0x8c>
 801b4c0:	2500      	movs	r5, #0
 801b4c2:	e7ef      	b.n	801b4a4 <_reclaim_reent+0x90>
 801b4c4:	bd70      	pop	{r4, r5, r6, pc}
 801b4c6:	bf00      	nop
 801b4c8:	200009bc 	.word	0x200009bc

0801b4cc <_sbrk_r>:
 801b4cc:	b538      	push	{r3, r4, r5, lr}
 801b4ce:	4d06      	ldr	r5, [pc, #24]	; (801b4e8 <_sbrk_r+0x1c>)
 801b4d0:	2300      	movs	r3, #0
 801b4d2:	4604      	mov	r4, r0
 801b4d4:	4608      	mov	r0, r1
 801b4d6:	602b      	str	r3, [r5, #0]
 801b4d8:	f7e7 f824 	bl	8002524 <_sbrk>
 801b4dc:	1c43      	adds	r3, r0, #1
 801b4de:	d102      	bne.n	801b4e6 <_sbrk_r+0x1a>
 801b4e0:	682b      	ldr	r3, [r5, #0]
 801b4e2:	b103      	cbz	r3, 801b4e6 <_sbrk_r+0x1a>
 801b4e4:	6023      	str	r3, [r4, #0]
 801b4e6:	bd38      	pop	{r3, r4, r5, pc}
 801b4e8:	200162fc 	.word	0x200162fc

0801b4ec <sniprintf>:
 801b4ec:	b40c      	push	{r2, r3}
 801b4ee:	b530      	push	{r4, r5, lr}
 801b4f0:	4b17      	ldr	r3, [pc, #92]	; (801b550 <sniprintf+0x64>)
 801b4f2:	1e0c      	subs	r4, r1, #0
 801b4f4:	681d      	ldr	r5, [r3, #0]
 801b4f6:	b09d      	sub	sp, #116	; 0x74
 801b4f8:	da08      	bge.n	801b50c <sniprintf+0x20>
 801b4fa:	238b      	movs	r3, #139	; 0x8b
 801b4fc:	602b      	str	r3, [r5, #0]
 801b4fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b502:	b01d      	add	sp, #116	; 0x74
 801b504:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b508:	b002      	add	sp, #8
 801b50a:	4770      	bx	lr
 801b50c:	f44f 7302 	mov.w	r3, #520	; 0x208
 801b510:	f8ad 3014 	strh.w	r3, [sp, #20]
 801b514:	bf14      	ite	ne
 801b516:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801b51a:	4623      	moveq	r3, r4
 801b51c:	9304      	str	r3, [sp, #16]
 801b51e:	9307      	str	r3, [sp, #28]
 801b520:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b524:	9002      	str	r0, [sp, #8]
 801b526:	9006      	str	r0, [sp, #24]
 801b528:	f8ad 3016 	strh.w	r3, [sp, #22]
 801b52c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801b52e:	ab21      	add	r3, sp, #132	; 0x84
 801b530:	a902      	add	r1, sp, #8
 801b532:	4628      	mov	r0, r5
 801b534:	9301      	str	r3, [sp, #4]
 801b536:	f000 fc33 	bl	801bda0 <_svfiprintf_r>
 801b53a:	1c43      	adds	r3, r0, #1
 801b53c:	bfbc      	itt	lt
 801b53e:	238b      	movlt	r3, #139	; 0x8b
 801b540:	602b      	strlt	r3, [r5, #0]
 801b542:	2c00      	cmp	r4, #0
 801b544:	d0dd      	beq.n	801b502 <sniprintf+0x16>
 801b546:	9b02      	ldr	r3, [sp, #8]
 801b548:	2200      	movs	r2, #0
 801b54a:	701a      	strb	r2, [r3, #0]
 801b54c:	e7d9      	b.n	801b502 <sniprintf+0x16>
 801b54e:	bf00      	nop
 801b550:	200009bc 	.word	0x200009bc

0801b554 <__sread>:
 801b554:	b510      	push	{r4, lr}
 801b556:	460c      	mov	r4, r1
 801b558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b55c:	f001 f80e 	bl	801c57c <_read_r>
 801b560:	2800      	cmp	r0, #0
 801b562:	bfab      	itete	ge
 801b564:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b566:	89a3      	ldrhlt	r3, [r4, #12]
 801b568:	181b      	addge	r3, r3, r0
 801b56a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b56e:	bfac      	ite	ge
 801b570:	6563      	strge	r3, [r4, #84]	; 0x54
 801b572:	81a3      	strhlt	r3, [r4, #12]
 801b574:	bd10      	pop	{r4, pc}

0801b576 <__swrite>:
 801b576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b57a:	461f      	mov	r7, r3
 801b57c:	898b      	ldrh	r3, [r1, #12]
 801b57e:	05db      	lsls	r3, r3, #23
 801b580:	4605      	mov	r5, r0
 801b582:	460c      	mov	r4, r1
 801b584:	4616      	mov	r6, r2
 801b586:	d505      	bpl.n	801b594 <__swrite+0x1e>
 801b588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b58c:	2302      	movs	r3, #2
 801b58e:	2200      	movs	r2, #0
 801b590:	f000 faf8 	bl	801bb84 <_lseek_r>
 801b594:	89a3      	ldrh	r3, [r4, #12]
 801b596:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b59a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801b59e:	81a3      	strh	r3, [r4, #12]
 801b5a0:	4632      	mov	r2, r6
 801b5a2:	463b      	mov	r3, r7
 801b5a4:	4628      	mov	r0, r5
 801b5a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b5aa:	f000 b95d 	b.w	801b868 <_write_r>

0801b5ae <__sseek>:
 801b5ae:	b510      	push	{r4, lr}
 801b5b0:	460c      	mov	r4, r1
 801b5b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b5b6:	f000 fae5 	bl	801bb84 <_lseek_r>
 801b5ba:	1c43      	adds	r3, r0, #1
 801b5bc:	89a3      	ldrh	r3, [r4, #12]
 801b5be:	bf15      	itete	ne
 801b5c0:	6560      	strne	r0, [r4, #84]	; 0x54
 801b5c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b5c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b5ca:	81a3      	strheq	r3, [r4, #12]
 801b5cc:	bf18      	it	ne
 801b5ce:	81a3      	strhne	r3, [r4, #12]
 801b5d0:	bd10      	pop	{r4, pc}

0801b5d2 <__sclose>:
 801b5d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b5d6:	f000 b9e5 	b.w	801b9a4 <_close_r>

0801b5da <strchr>:
 801b5da:	b2c9      	uxtb	r1, r1
 801b5dc:	4603      	mov	r3, r0
 801b5de:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b5e2:	b11a      	cbz	r2, 801b5ec <strchr+0x12>
 801b5e4:	428a      	cmp	r2, r1
 801b5e6:	d1f9      	bne.n	801b5dc <strchr+0x2>
 801b5e8:	4618      	mov	r0, r3
 801b5ea:	4770      	bx	lr
 801b5ec:	2900      	cmp	r1, #0
 801b5ee:	bf18      	it	ne
 801b5f0:	2300      	movne	r3, #0
 801b5f2:	e7f9      	b.n	801b5e8 <strchr+0xe>

0801b5f4 <strcpy>:
 801b5f4:	4603      	mov	r3, r0
 801b5f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b5fa:	f803 2b01 	strb.w	r2, [r3], #1
 801b5fe:	2a00      	cmp	r2, #0
 801b600:	d1f9      	bne.n	801b5f6 <strcpy+0x2>
 801b602:	4770      	bx	lr

0801b604 <strncmp>:
 801b604:	b510      	push	{r4, lr}
 801b606:	b17a      	cbz	r2, 801b628 <strncmp+0x24>
 801b608:	4603      	mov	r3, r0
 801b60a:	3901      	subs	r1, #1
 801b60c:	1884      	adds	r4, r0, r2
 801b60e:	f813 0b01 	ldrb.w	r0, [r3], #1
 801b612:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801b616:	4290      	cmp	r0, r2
 801b618:	d101      	bne.n	801b61e <strncmp+0x1a>
 801b61a:	42a3      	cmp	r3, r4
 801b61c:	d101      	bne.n	801b622 <strncmp+0x1e>
 801b61e:	1a80      	subs	r0, r0, r2
 801b620:	bd10      	pop	{r4, pc}
 801b622:	2800      	cmp	r0, #0
 801b624:	d1f3      	bne.n	801b60e <strncmp+0xa>
 801b626:	e7fa      	b.n	801b61e <strncmp+0x1a>
 801b628:	4610      	mov	r0, r2
 801b62a:	e7f9      	b.n	801b620 <strncmp+0x1c>

0801b62c <strstr>:
 801b62c:	780a      	ldrb	r2, [r1, #0]
 801b62e:	b570      	push	{r4, r5, r6, lr}
 801b630:	b96a      	cbnz	r2, 801b64e <strstr+0x22>
 801b632:	bd70      	pop	{r4, r5, r6, pc}
 801b634:	429a      	cmp	r2, r3
 801b636:	d109      	bne.n	801b64c <strstr+0x20>
 801b638:	460c      	mov	r4, r1
 801b63a:	4605      	mov	r5, r0
 801b63c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801b640:	2b00      	cmp	r3, #0
 801b642:	d0f6      	beq.n	801b632 <strstr+0x6>
 801b644:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801b648:	429e      	cmp	r6, r3
 801b64a:	d0f7      	beq.n	801b63c <strstr+0x10>
 801b64c:	3001      	adds	r0, #1
 801b64e:	7803      	ldrb	r3, [r0, #0]
 801b650:	2b00      	cmp	r3, #0
 801b652:	d1ef      	bne.n	801b634 <strstr+0x8>
 801b654:	4618      	mov	r0, r3
 801b656:	e7ec      	b.n	801b632 <strstr+0x6>

0801b658 <_strtoul_l.constprop.0>:
 801b658:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801b65c:	4f36      	ldr	r7, [pc, #216]	; (801b738 <_strtoul_l.constprop.0+0xe0>)
 801b65e:	4686      	mov	lr, r0
 801b660:	460d      	mov	r5, r1
 801b662:	4628      	mov	r0, r5
 801b664:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b668:	5de6      	ldrb	r6, [r4, r7]
 801b66a:	f016 0608 	ands.w	r6, r6, #8
 801b66e:	d1f8      	bne.n	801b662 <_strtoul_l.constprop.0+0xa>
 801b670:	2c2d      	cmp	r4, #45	; 0x2d
 801b672:	d12f      	bne.n	801b6d4 <_strtoul_l.constprop.0+0x7c>
 801b674:	782c      	ldrb	r4, [r5, #0]
 801b676:	2601      	movs	r6, #1
 801b678:	1c85      	adds	r5, r0, #2
 801b67a:	2b00      	cmp	r3, #0
 801b67c:	d057      	beq.n	801b72e <_strtoul_l.constprop.0+0xd6>
 801b67e:	2b10      	cmp	r3, #16
 801b680:	d109      	bne.n	801b696 <_strtoul_l.constprop.0+0x3e>
 801b682:	2c30      	cmp	r4, #48	; 0x30
 801b684:	d107      	bne.n	801b696 <_strtoul_l.constprop.0+0x3e>
 801b686:	7828      	ldrb	r0, [r5, #0]
 801b688:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801b68c:	2858      	cmp	r0, #88	; 0x58
 801b68e:	d149      	bne.n	801b724 <_strtoul_l.constprop.0+0xcc>
 801b690:	786c      	ldrb	r4, [r5, #1]
 801b692:	2310      	movs	r3, #16
 801b694:	3502      	adds	r5, #2
 801b696:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801b69a:	2700      	movs	r7, #0
 801b69c:	fbb8 f8f3 	udiv	r8, r8, r3
 801b6a0:	fb03 f908 	mul.w	r9, r3, r8
 801b6a4:	ea6f 0909 	mvn.w	r9, r9
 801b6a8:	4638      	mov	r0, r7
 801b6aa:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801b6ae:	f1bc 0f09 	cmp.w	ip, #9
 801b6b2:	d814      	bhi.n	801b6de <_strtoul_l.constprop.0+0x86>
 801b6b4:	4664      	mov	r4, ip
 801b6b6:	42a3      	cmp	r3, r4
 801b6b8:	dd22      	ble.n	801b700 <_strtoul_l.constprop.0+0xa8>
 801b6ba:	2f00      	cmp	r7, #0
 801b6bc:	db1d      	blt.n	801b6fa <_strtoul_l.constprop.0+0xa2>
 801b6be:	4580      	cmp	r8, r0
 801b6c0:	d31b      	bcc.n	801b6fa <_strtoul_l.constprop.0+0xa2>
 801b6c2:	d101      	bne.n	801b6c8 <_strtoul_l.constprop.0+0x70>
 801b6c4:	45a1      	cmp	r9, r4
 801b6c6:	db18      	blt.n	801b6fa <_strtoul_l.constprop.0+0xa2>
 801b6c8:	fb00 4003 	mla	r0, r0, r3, r4
 801b6cc:	2701      	movs	r7, #1
 801b6ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b6d2:	e7ea      	b.n	801b6aa <_strtoul_l.constprop.0+0x52>
 801b6d4:	2c2b      	cmp	r4, #43	; 0x2b
 801b6d6:	bf04      	itt	eq
 801b6d8:	782c      	ldrbeq	r4, [r5, #0]
 801b6da:	1c85      	addeq	r5, r0, #2
 801b6dc:	e7cd      	b.n	801b67a <_strtoul_l.constprop.0+0x22>
 801b6de:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801b6e2:	f1bc 0f19 	cmp.w	ip, #25
 801b6e6:	d801      	bhi.n	801b6ec <_strtoul_l.constprop.0+0x94>
 801b6e8:	3c37      	subs	r4, #55	; 0x37
 801b6ea:	e7e4      	b.n	801b6b6 <_strtoul_l.constprop.0+0x5e>
 801b6ec:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801b6f0:	f1bc 0f19 	cmp.w	ip, #25
 801b6f4:	d804      	bhi.n	801b700 <_strtoul_l.constprop.0+0xa8>
 801b6f6:	3c57      	subs	r4, #87	; 0x57
 801b6f8:	e7dd      	b.n	801b6b6 <_strtoul_l.constprop.0+0x5e>
 801b6fa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801b6fe:	e7e6      	b.n	801b6ce <_strtoul_l.constprop.0+0x76>
 801b700:	2f00      	cmp	r7, #0
 801b702:	da07      	bge.n	801b714 <_strtoul_l.constprop.0+0xbc>
 801b704:	2322      	movs	r3, #34	; 0x22
 801b706:	f8ce 3000 	str.w	r3, [lr]
 801b70a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b70e:	b932      	cbnz	r2, 801b71e <_strtoul_l.constprop.0+0xc6>
 801b710:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b714:	b106      	cbz	r6, 801b718 <_strtoul_l.constprop.0+0xc0>
 801b716:	4240      	negs	r0, r0
 801b718:	2a00      	cmp	r2, #0
 801b71a:	d0f9      	beq.n	801b710 <_strtoul_l.constprop.0+0xb8>
 801b71c:	b107      	cbz	r7, 801b720 <_strtoul_l.constprop.0+0xc8>
 801b71e:	1e69      	subs	r1, r5, #1
 801b720:	6011      	str	r1, [r2, #0]
 801b722:	e7f5      	b.n	801b710 <_strtoul_l.constprop.0+0xb8>
 801b724:	2430      	movs	r4, #48	; 0x30
 801b726:	2b00      	cmp	r3, #0
 801b728:	d1b5      	bne.n	801b696 <_strtoul_l.constprop.0+0x3e>
 801b72a:	2308      	movs	r3, #8
 801b72c:	e7b3      	b.n	801b696 <_strtoul_l.constprop.0+0x3e>
 801b72e:	2c30      	cmp	r4, #48	; 0x30
 801b730:	d0a9      	beq.n	801b686 <_strtoul_l.constprop.0+0x2e>
 801b732:	230a      	movs	r3, #10
 801b734:	e7af      	b.n	801b696 <_strtoul_l.constprop.0+0x3e>
 801b736:	bf00      	nop
 801b738:	0801d857 	.word	0x0801d857

0801b73c <strtoul>:
 801b73c:	4613      	mov	r3, r2
 801b73e:	460a      	mov	r2, r1
 801b740:	4601      	mov	r1, r0
 801b742:	4802      	ldr	r0, [pc, #8]	; (801b74c <strtoul+0x10>)
 801b744:	6800      	ldr	r0, [r0, #0]
 801b746:	f7ff bf87 	b.w	801b658 <_strtoul_l.constprop.0>
 801b74a:	bf00      	nop
 801b74c:	200009bc 	.word	0x200009bc

0801b750 <_vsniprintf_r>:
 801b750:	b530      	push	{r4, r5, lr}
 801b752:	4614      	mov	r4, r2
 801b754:	2c00      	cmp	r4, #0
 801b756:	b09b      	sub	sp, #108	; 0x6c
 801b758:	4605      	mov	r5, r0
 801b75a:	461a      	mov	r2, r3
 801b75c:	da05      	bge.n	801b76a <_vsniprintf_r+0x1a>
 801b75e:	238b      	movs	r3, #139	; 0x8b
 801b760:	6003      	str	r3, [r0, #0]
 801b762:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b766:	b01b      	add	sp, #108	; 0x6c
 801b768:	bd30      	pop	{r4, r5, pc}
 801b76a:	f44f 7302 	mov.w	r3, #520	; 0x208
 801b76e:	f8ad 300c 	strh.w	r3, [sp, #12]
 801b772:	bf14      	ite	ne
 801b774:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801b778:	4623      	moveq	r3, r4
 801b77a:	9302      	str	r3, [sp, #8]
 801b77c:	9305      	str	r3, [sp, #20]
 801b77e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b782:	9100      	str	r1, [sp, #0]
 801b784:	9104      	str	r1, [sp, #16]
 801b786:	f8ad 300e 	strh.w	r3, [sp, #14]
 801b78a:	4669      	mov	r1, sp
 801b78c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801b78e:	f000 fb07 	bl	801bda0 <_svfiprintf_r>
 801b792:	1c43      	adds	r3, r0, #1
 801b794:	bfbc      	itt	lt
 801b796:	238b      	movlt	r3, #139	; 0x8b
 801b798:	602b      	strlt	r3, [r5, #0]
 801b79a:	2c00      	cmp	r4, #0
 801b79c:	d0e3      	beq.n	801b766 <_vsniprintf_r+0x16>
 801b79e:	9b00      	ldr	r3, [sp, #0]
 801b7a0:	2200      	movs	r2, #0
 801b7a2:	701a      	strb	r2, [r3, #0]
 801b7a4:	e7df      	b.n	801b766 <_vsniprintf_r+0x16>
	...

0801b7a8 <vsniprintf>:
 801b7a8:	b507      	push	{r0, r1, r2, lr}
 801b7aa:	9300      	str	r3, [sp, #0]
 801b7ac:	4613      	mov	r3, r2
 801b7ae:	460a      	mov	r2, r1
 801b7b0:	4601      	mov	r1, r0
 801b7b2:	4803      	ldr	r0, [pc, #12]	; (801b7c0 <vsniprintf+0x18>)
 801b7b4:	6800      	ldr	r0, [r0, #0]
 801b7b6:	f7ff ffcb 	bl	801b750 <_vsniprintf_r>
 801b7ba:	b003      	add	sp, #12
 801b7bc:	f85d fb04 	ldr.w	pc, [sp], #4
 801b7c0:	200009bc 	.word	0x200009bc

0801b7c4 <__swbuf_r>:
 801b7c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b7c6:	460e      	mov	r6, r1
 801b7c8:	4614      	mov	r4, r2
 801b7ca:	4605      	mov	r5, r0
 801b7cc:	b118      	cbz	r0, 801b7d6 <__swbuf_r+0x12>
 801b7ce:	6983      	ldr	r3, [r0, #24]
 801b7d0:	b90b      	cbnz	r3, 801b7d6 <__swbuf_r+0x12>
 801b7d2:	f7ff faed 	bl	801adb0 <__sinit>
 801b7d6:	4b21      	ldr	r3, [pc, #132]	; (801b85c <__swbuf_r+0x98>)
 801b7d8:	429c      	cmp	r4, r3
 801b7da:	d12b      	bne.n	801b834 <__swbuf_r+0x70>
 801b7dc:	686c      	ldr	r4, [r5, #4]
 801b7de:	69a3      	ldr	r3, [r4, #24]
 801b7e0:	60a3      	str	r3, [r4, #8]
 801b7e2:	89a3      	ldrh	r3, [r4, #12]
 801b7e4:	071a      	lsls	r2, r3, #28
 801b7e6:	d52f      	bpl.n	801b848 <__swbuf_r+0x84>
 801b7e8:	6923      	ldr	r3, [r4, #16]
 801b7ea:	b36b      	cbz	r3, 801b848 <__swbuf_r+0x84>
 801b7ec:	6923      	ldr	r3, [r4, #16]
 801b7ee:	6820      	ldr	r0, [r4, #0]
 801b7f0:	1ac0      	subs	r0, r0, r3
 801b7f2:	6963      	ldr	r3, [r4, #20]
 801b7f4:	b2f6      	uxtb	r6, r6
 801b7f6:	4283      	cmp	r3, r0
 801b7f8:	4637      	mov	r7, r6
 801b7fa:	dc04      	bgt.n	801b806 <__swbuf_r+0x42>
 801b7fc:	4621      	mov	r1, r4
 801b7fe:	4628      	mov	r0, r5
 801b800:	f000 f972 	bl	801bae8 <_fflush_r>
 801b804:	bb30      	cbnz	r0, 801b854 <__swbuf_r+0x90>
 801b806:	68a3      	ldr	r3, [r4, #8]
 801b808:	3b01      	subs	r3, #1
 801b80a:	60a3      	str	r3, [r4, #8]
 801b80c:	6823      	ldr	r3, [r4, #0]
 801b80e:	1c5a      	adds	r2, r3, #1
 801b810:	6022      	str	r2, [r4, #0]
 801b812:	701e      	strb	r6, [r3, #0]
 801b814:	6963      	ldr	r3, [r4, #20]
 801b816:	3001      	adds	r0, #1
 801b818:	4283      	cmp	r3, r0
 801b81a:	d004      	beq.n	801b826 <__swbuf_r+0x62>
 801b81c:	89a3      	ldrh	r3, [r4, #12]
 801b81e:	07db      	lsls	r3, r3, #31
 801b820:	d506      	bpl.n	801b830 <__swbuf_r+0x6c>
 801b822:	2e0a      	cmp	r6, #10
 801b824:	d104      	bne.n	801b830 <__swbuf_r+0x6c>
 801b826:	4621      	mov	r1, r4
 801b828:	4628      	mov	r0, r5
 801b82a:	f000 f95d 	bl	801bae8 <_fflush_r>
 801b82e:	b988      	cbnz	r0, 801b854 <__swbuf_r+0x90>
 801b830:	4638      	mov	r0, r7
 801b832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b834:	4b0a      	ldr	r3, [pc, #40]	; (801b860 <__swbuf_r+0x9c>)
 801b836:	429c      	cmp	r4, r3
 801b838:	d101      	bne.n	801b83e <__swbuf_r+0x7a>
 801b83a:	68ac      	ldr	r4, [r5, #8]
 801b83c:	e7cf      	b.n	801b7de <__swbuf_r+0x1a>
 801b83e:	4b09      	ldr	r3, [pc, #36]	; (801b864 <__swbuf_r+0xa0>)
 801b840:	429c      	cmp	r4, r3
 801b842:	bf08      	it	eq
 801b844:	68ec      	ldreq	r4, [r5, #12]
 801b846:	e7ca      	b.n	801b7de <__swbuf_r+0x1a>
 801b848:	4621      	mov	r1, r4
 801b84a:	4628      	mov	r0, r5
 801b84c:	f000 f81e 	bl	801b88c <__swsetup_r>
 801b850:	2800      	cmp	r0, #0
 801b852:	d0cb      	beq.n	801b7ec <__swbuf_r+0x28>
 801b854:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801b858:	e7ea      	b.n	801b830 <__swbuf_r+0x6c>
 801b85a:	bf00      	nop
 801b85c:	0801d978 	.word	0x0801d978
 801b860:	0801d998 	.word	0x0801d998
 801b864:	0801d958 	.word	0x0801d958

0801b868 <_write_r>:
 801b868:	b538      	push	{r3, r4, r5, lr}
 801b86a:	4d07      	ldr	r5, [pc, #28]	; (801b888 <_write_r+0x20>)
 801b86c:	4604      	mov	r4, r0
 801b86e:	4608      	mov	r0, r1
 801b870:	4611      	mov	r1, r2
 801b872:	2200      	movs	r2, #0
 801b874:	602a      	str	r2, [r5, #0]
 801b876:	461a      	mov	r2, r3
 801b878:	f7e6 fe37 	bl	80024ea <_write>
 801b87c:	1c43      	adds	r3, r0, #1
 801b87e:	d102      	bne.n	801b886 <_write_r+0x1e>
 801b880:	682b      	ldr	r3, [r5, #0]
 801b882:	b103      	cbz	r3, 801b886 <_write_r+0x1e>
 801b884:	6023      	str	r3, [r4, #0]
 801b886:	bd38      	pop	{r3, r4, r5, pc}
 801b888:	200162fc 	.word	0x200162fc

0801b88c <__swsetup_r>:
 801b88c:	4b32      	ldr	r3, [pc, #200]	; (801b958 <__swsetup_r+0xcc>)
 801b88e:	b570      	push	{r4, r5, r6, lr}
 801b890:	681d      	ldr	r5, [r3, #0]
 801b892:	4606      	mov	r6, r0
 801b894:	460c      	mov	r4, r1
 801b896:	b125      	cbz	r5, 801b8a2 <__swsetup_r+0x16>
 801b898:	69ab      	ldr	r3, [r5, #24]
 801b89a:	b913      	cbnz	r3, 801b8a2 <__swsetup_r+0x16>
 801b89c:	4628      	mov	r0, r5
 801b89e:	f7ff fa87 	bl	801adb0 <__sinit>
 801b8a2:	4b2e      	ldr	r3, [pc, #184]	; (801b95c <__swsetup_r+0xd0>)
 801b8a4:	429c      	cmp	r4, r3
 801b8a6:	d10f      	bne.n	801b8c8 <__swsetup_r+0x3c>
 801b8a8:	686c      	ldr	r4, [r5, #4]
 801b8aa:	89a3      	ldrh	r3, [r4, #12]
 801b8ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b8b0:	0719      	lsls	r1, r3, #28
 801b8b2:	d42c      	bmi.n	801b90e <__swsetup_r+0x82>
 801b8b4:	06dd      	lsls	r5, r3, #27
 801b8b6:	d411      	bmi.n	801b8dc <__swsetup_r+0x50>
 801b8b8:	2309      	movs	r3, #9
 801b8ba:	6033      	str	r3, [r6, #0]
 801b8bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801b8c0:	81a3      	strh	r3, [r4, #12]
 801b8c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b8c6:	e03e      	b.n	801b946 <__swsetup_r+0xba>
 801b8c8:	4b25      	ldr	r3, [pc, #148]	; (801b960 <__swsetup_r+0xd4>)
 801b8ca:	429c      	cmp	r4, r3
 801b8cc:	d101      	bne.n	801b8d2 <__swsetup_r+0x46>
 801b8ce:	68ac      	ldr	r4, [r5, #8]
 801b8d0:	e7eb      	b.n	801b8aa <__swsetup_r+0x1e>
 801b8d2:	4b24      	ldr	r3, [pc, #144]	; (801b964 <__swsetup_r+0xd8>)
 801b8d4:	429c      	cmp	r4, r3
 801b8d6:	bf08      	it	eq
 801b8d8:	68ec      	ldreq	r4, [r5, #12]
 801b8da:	e7e6      	b.n	801b8aa <__swsetup_r+0x1e>
 801b8dc:	0758      	lsls	r0, r3, #29
 801b8de:	d512      	bpl.n	801b906 <__swsetup_r+0x7a>
 801b8e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b8e2:	b141      	cbz	r1, 801b8f6 <__swsetup_r+0x6a>
 801b8e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b8e8:	4299      	cmp	r1, r3
 801b8ea:	d002      	beq.n	801b8f2 <__swsetup_r+0x66>
 801b8ec:	4630      	mov	r0, r6
 801b8ee:	f7ff fc17 	bl	801b120 <_free_r>
 801b8f2:	2300      	movs	r3, #0
 801b8f4:	6363      	str	r3, [r4, #52]	; 0x34
 801b8f6:	89a3      	ldrh	r3, [r4, #12]
 801b8f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801b8fc:	81a3      	strh	r3, [r4, #12]
 801b8fe:	2300      	movs	r3, #0
 801b900:	6063      	str	r3, [r4, #4]
 801b902:	6923      	ldr	r3, [r4, #16]
 801b904:	6023      	str	r3, [r4, #0]
 801b906:	89a3      	ldrh	r3, [r4, #12]
 801b908:	f043 0308 	orr.w	r3, r3, #8
 801b90c:	81a3      	strh	r3, [r4, #12]
 801b90e:	6923      	ldr	r3, [r4, #16]
 801b910:	b94b      	cbnz	r3, 801b926 <__swsetup_r+0x9a>
 801b912:	89a3      	ldrh	r3, [r4, #12]
 801b914:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801b918:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801b91c:	d003      	beq.n	801b926 <__swsetup_r+0x9a>
 801b91e:	4621      	mov	r1, r4
 801b920:	4630      	mov	r0, r6
 801b922:	f000 f967 	bl	801bbf4 <__smakebuf_r>
 801b926:	89a0      	ldrh	r0, [r4, #12]
 801b928:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b92c:	f010 0301 	ands.w	r3, r0, #1
 801b930:	d00a      	beq.n	801b948 <__swsetup_r+0xbc>
 801b932:	2300      	movs	r3, #0
 801b934:	60a3      	str	r3, [r4, #8]
 801b936:	6963      	ldr	r3, [r4, #20]
 801b938:	425b      	negs	r3, r3
 801b93a:	61a3      	str	r3, [r4, #24]
 801b93c:	6923      	ldr	r3, [r4, #16]
 801b93e:	b943      	cbnz	r3, 801b952 <__swsetup_r+0xc6>
 801b940:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801b944:	d1ba      	bne.n	801b8bc <__swsetup_r+0x30>
 801b946:	bd70      	pop	{r4, r5, r6, pc}
 801b948:	0781      	lsls	r1, r0, #30
 801b94a:	bf58      	it	pl
 801b94c:	6963      	ldrpl	r3, [r4, #20]
 801b94e:	60a3      	str	r3, [r4, #8]
 801b950:	e7f4      	b.n	801b93c <__swsetup_r+0xb0>
 801b952:	2000      	movs	r0, #0
 801b954:	e7f7      	b.n	801b946 <__swsetup_r+0xba>
 801b956:	bf00      	nop
 801b958:	200009bc 	.word	0x200009bc
 801b95c:	0801d978 	.word	0x0801d978
 801b960:	0801d998 	.word	0x0801d998
 801b964:	0801d958 	.word	0x0801d958

0801b968 <__assert_func>:
 801b968:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b96a:	4614      	mov	r4, r2
 801b96c:	461a      	mov	r2, r3
 801b96e:	4b09      	ldr	r3, [pc, #36]	; (801b994 <__assert_func+0x2c>)
 801b970:	681b      	ldr	r3, [r3, #0]
 801b972:	4605      	mov	r5, r0
 801b974:	68d8      	ldr	r0, [r3, #12]
 801b976:	b14c      	cbz	r4, 801b98c <__assert_func+0x24>
 801b978:	4b07      	ldr	r3, [pc, #28]	; (801b998 <__assert_func+0x30>)
 801b97a:	9100      	str	r1, [sp, #0]
 801b97c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b980:	4906      	ldr	r1, [pc, #24]	; (801b99c <__assert_func+0x34>)
 801b982:	462b      	mov	r3, r5
 801b984:	f000 f8ec 	bl	801bb60 <fiprintf>
 801b988:	f000 fe0a 	bl	801c5a0 <abort>
 801b98c:	4b04      	ldr	r3, [pc, #16]	; (801b9a0 <__assert_func+0x38>)
 801b98e:	461c      	mov	r4, r3
 801b990:	e7f3      	b.n	801b97a <__assert_func+0x12>
 801b992:	bf00      	nop
 801b994:	200009bc 	.word	0x200009bc
 801b998:	0801da2e 	.word	0x0801da2e
 801b99c:	0801da3b 	.word	0x0801da3b
 801b9a0:	0801da69 	.word	0x0801da69

0801b9a4 <_close_r>:
 801b9a4:	b538      	push	{r3, r4, r5, lr}
 801b9a6:	4d06      	ldr	r5, [pc, #24]	; (801b9c0 <_close_r+0x1c>)
 801b9a8:	2300      	movs	r3, #0
 801b9aa:	4604      	mov	r4, r0
 801b9ac:	4608      	mov	r0, r1
 801b9ae:	602b      	str	r3, [r5, #0]
 801b9b0:	f7e6 fdee 	bl	8002590 <_close>
 801b9b4:	1c43      	adds	r3, r0, #1
 801b9b6:	d102      	bne.n	801b9be <_close_r+0x1a>
 801b9b8:	682b      	ldr	r3, [r5, #0]
 801b9ba:	b103      	cbz	r3, 801b9be <_close_r+0x1a>
 801b9bc:	6023      	str	r3, [r4, #0]
 801b9be:	bd38      	pop	{r3, r4, r5, pc}
 801b9c0:	200162fc 	.word	0x200162fc

0801b9c4 <__env_lock>:
 801b9c4:	4801      	ldr	r0, [pc, #4]	; (801b9cc <__env_lock+0x8>)
 801b9c6:	f7ff bb6c 	b.w	801b0a2 <__retarget_lock_acquire_recursive>
 801b9ca:	bf00      	nop
 801b9cc:	200162f0 	.word	0x200162f0

0801b9d0 <__env_unlock>:
 801b9d0:	4801      	ldr	r0, [pc, #4]	; (801b9d8 <__env_unlock+0x8>)
 801b9d2:	f7ff bb67 	b.w	801b0a4 <__retarget_lock_release_recursive>
 801b9d6:	bf00      	nop
 801b9d8:	200162f0 	.word	0x200162f0

0801b9dc <__sflush_r>:
 801b9dc:	898a      	ldrh	r2, [r1, #12]
 801b9de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b9e2:	4605      	mov	r5, r0
 801b9e4:	0710      	lsls	r0, r2, #28
 801b9e6:	460c      	mov	r4, r1
 801b9e8:	d458      	bmi.n	801ba9c <__sflush_r+0xc0>
 801b9ea:	684b      	ldr	r3, [r1, #4]
 801b9ec:	2b00      	cmp	r3, #0
 801b9ee:	dc05      	bgt.n	801b9fc <__sflush_r+0x20>
 801b9f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b9f2:	2b00      	cmp	r3, #0
 801b9f4:	dc02      	bgt.n	801b9fc <__sflush_r+0x20>
 801b9f6:	2000      	movs	r0, #0
 801b9f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b9fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b9fe:	2e00      	cmp	r6, #0
 801ba00:	d0f9      	beq.n	801b9f6 <__sflush_r+0x1a>
 801ba02:	2300      	movs	r3, #0
 801ba04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801ba08:	682f      	ldr	r7, [r5, #0]
 801ba0a:	602b      	str	r3, [r5, #0]
 801ba0c:	d032      	beq.n	801ba74 <__sflush_r+0x98>
 801ba0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801ba10:	89a3      	ldrh	r3, [r4, #12]
 801ba12:	075a      	lsls	r2, r3, #29
 801ba14:	d505      	bpl.n	801ba22 <__sflush_r+0x46>
 801ba16:	6863      	ldr	r3, [r4, #4]
 801ba18:	1ac0      	subs	r0, r0, r3
 801ba1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801ba1c:	b10b      	cbz	r3, 801ba22 <__sflush_r+0x46>
 801ba1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ba20:	1ac0      	subs	r0, r0, r3
 801ba22:	2300      	movs	r3, #0
 801ba24:	4602      	mov	r2, r0
 801ba26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ba28:	6a21      	ldr	r1, [r4, #32]
 801ba2a:	4628      	mov	r0, r5
 801ba2c:	47b0      	blx	r6
 801ba2e:	1c43      	adds	r3, r0, #1
 801ba30:	89a3      	ldrh	r3, [r4, #12]
 801ba32:	d106      	bne.n	801ba42 <__sflush_r+0x66>
 801ba34:	6829      	ldr	r1, [r5, #0]
 801ba36:	291d      	cmp	r1, #29
 801ba38:	d82c      	bhi.n	801ba94 <__sflush_r+0xb8>
 801ba3a:	4a2a      	ldr	r2, [pc, #168]	; (801bae4 <__sflush_r+0x108>)
 801ba3c:	40ca      	lsrs	r2, r1
 801ba3e:	07d6      	lsls	r6, r2, #31
 801ba40:	d528      	bpl.n	801ba94 <__sflush_r+0xb8>
 801ba42:	2200      	movs	r2, #0
 801ba44:	6062      	str	r2, [r4, #4]
 801ba46:	04d9      	lsls	r1, r3, #19
 801ba48:	6922      	ldr	r2, [r4, #16]
 801ba4a:	6022      	str	r2, [r4, #0]
 801ba4c:	d504      	bpl.n	801ba58 <__sflush_r+0x7c>
 801ba4e:	1c42      	adds	r2, r0, #1
 801ba50:	d101      	bne.n	801ba56 <__sflush_r+0x7a>
 801ba52:	682b      	ldr	r3, [r5, #0]
 801ba54:	b903      	cbnz	r3, 801ba58 <__sflush_r+0x7c>
 801ba56:	6560      	str	r0, [r4, #84]	; 0x54
 801ba58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ba5a:	602f      	str	r7, [r5, #0]
 801ba5c:	2900      	cmp	r1, #0
 801ba5e:	d0ca      	beq.n	801b9f6 <__sflush_r+0x1a>
 801ba60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ba64:	4299      	cmp	r1, r3
 801ba66:	d002      	beq.n	801ba6e <__sflush_r+0x92>
 801ba68:	4628      	mov	r0, r5
 801ba6a:	f7ff fb59 	bl	801b120 <_free_r>
 801ba6e:	2000      	movs	r0, #0
 801ba70:	6360      	str	r0, [r4, #52]	; 0x34
 801ba72:	e7c1      	b.n	801b9f8 <__sflush_r+0x1c>
 801ba74:	6a21      	ldr	r1, [r4, #32]
 801ba76:	2301      	movs	r3, #1
 801ba78:	4628      	mov	r0, r5
 801ba7a:	47b0      	blx	r6
 801ba7c:	1c41      	adds	r1, r0, #1
 801ba7e:	d1c7      	bne.n	801ba10 <__sflush_r+0x34>
 801ba80:	682b      	ldr	r3, [r5, #0]
 801ba82:	2b00      	cmp	r3, #0
 801ba84:	d0c4      	beq.n	801ba10 <__sflush_r+0x34>
 801ba86:	2b1d      	cmp	r3, #29
 801ba88:	d001      	beq.n	801ba8e <__sflush_r+0xb2>
 801ba8a:	2b16      	cmp	r3, #22
 801ba8c:	d101      	bne.n	801ba92 <__sflush_r+0xb6>
 801ba8e:	602f      	str	r7, [r5, #0]
 801ba90:	e7b1      	b.n	801b9f6 <__sflush_r+0x1a>
 801ba92:	89a3      	ldrh	r3, [r4, #12]
 801ba94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ba98:	81a3      	strh	r3, [r4, #12]
 801ba9a:	e7ad      	b.n	801b9f8 <__sflush_r+0x1c>
 801ba9c:	690f      	ldr	r7, [r1, #16]
 801ba9e:	2f00      	cmp	r7, #0
 801baa0:	d0a9      	beq.n	801b9f6 <__sflush_r+0x1a>
 801baa2:	0793      	lsls	r3, r2, #30
 801baa4:	680e      	ldr	r6, [r1, #0]
 801baa6:	bf08      	it	eq
 801baa8:	694b      	ldreq	r3, [r1, #20]
 801baaa:	600f      	str	r7, [r1, #0]
 801baac:	bf18      	it	ne
 801baae:	2300      	movne	r3, #0
 801bab0:	eba6 0807 	sub.w	r8, r6, r7
 801bab4:	608b      	str	r3, [r1, #8]
 801bab6:	f1b8 0f00 	cmp.w	r8, #0
 801baba:	dd9c      	ble.n	801b9f6 <__sflush_r+0x1a>
 801babc:	6a21      	ldr	r1, [r4, #32]
 801babe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801bac0:	4643      	mov	r3, r8
 801bac2:	463a      	mov	r2, r7
 801bac4:	4628      	mov	r0, r5
 801bac6:	47b0      	blx	r6
 801bac8:	2800      	cmp	r0, #0
 801baca:	dc06      	bgt.n	801bada <__sflush_r+0xfe>
 801bacc:	89a3      	ldrh	r3, [r4, #12]
 801bace:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bad2:	81a3      	strh	r3, [r4, #12]
 801bad4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bad8:	e78e      	b.n	801b9f8 <__sflush_r+0x1c>
 801bada:	4407      	add	r7, r0
 801badc:	eba8 0800 	sub.w	r8, r8, r0
 801bae0:	e7e9      	b.n	801bab6 <__sflush_r+0xda>
 801bae2:	bf00      	nop
 801bae4:	20400001 	.word	0x20400001

0801bae8 <_fflush_r>:
 801bae8:	b538      	push	{r3, r4, r5, lr}
 801baea:	690b      	ldr	r3, [r1, #16]
 801baec:	4605      	mov	r5, r0
 801baee:	460c      	mov	r4, r1
 801baf0:	b913      	cbnz	r3, 801baf8 <_fflush_r+0x10>
 801baf2:	2500      	movs	r5, #0
 801baf4:	4628      	mov	r0, r5
 801baf6:	bd38      	pop	{r3, r4, r5, pc}
 801baf8:	b118      	cbz	r0, 801bb02 <_fflush_r+0x1a>
 801bafa:	6983      	ldr	r3, [r0, #24]
 801bafc:	b90b      	cbnz	r3, 801bb02 <_fflush_r+0x1a>
 801bafe:	f7ff f957 	bl	801adb0 <__sinit>
 801bb02:	4b14      	ldr	r3, [pc, #80]	; (801bb54 <_fflush_r+0x6c>)
 801bb04:	429c      	cmp	r4, r3
 801bb06:	d11b      	bne.n	801bb40 <_fflush_r+0x58>
 801bb08:	686c      	ldr	r4, [r5, #4]
 801bb0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bb0e:	2b00      	cmp	r3, #0
 801bb10:	d0ef      	beq.n	801baf2 <_fflush_r+0xa>
 801bb12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801bb14:	07d0      	lsls	r0, r2, #31
 801bb16:	d404      	bmi.n	801bb22 <_fflush_r+0x3a>
 801bb18:	0599      	lsls	r1, r3, #22
 801bb1a:	d402      	bmi.n	801bb22 <_fflush_r+0x3a>
 801bb1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bb1e:	f7ff fac0 	bl	801b0a2 <__retarget_lock_acquire_recursive>
 801bb22:	4628      	mov	r0, r5
 801bb24:	4621      	mov	r1, r4
 801bb26:	f7ff ff59 	bl	801b9dc <__sflush_r>
 801bb2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801bb2c:	07da      	lsls	r2, r3, #31
 801bb2e:	4605      	mov	r5, r0
 801bb30:	d4e0      	bmi.n	801baf4 <_fflush_r+0xc>
 801bb32:	89a3      	ldrh	r3, [r4, #12]
 801bb34:	059b      	lsls	r3, r3, #22
 801bb36:	d4dd      	bmi.n	801baf4 <_fflush_r+0xc>
 801bb38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bb3a:	f7ff fab3 	bl	801b0a4 <__retarget_lock_release_recursive>
 801bb3e:	e7d9      	b.n	801baf4 <_fflush_r+0xc>
 801bb40:	4b05      	ldr	r3, [pc, #20]	; (801bb58 <_fflush_r+0x70>)
 801bb42:	429c      	cmp	r4, r3
 801bb44:	d101      	bne.n	801bb4a <_fflush_r+0x62>
 801bb46:	68ac      	ldr	r4, [r5, #8]
 801bb48:	e7df      	b.n	801bb0a <_fflush_r+0x22>
 801bb4a:	4b04      	ldr	r3, [pc, #16]	; (801bb5c <_fflush_r+0x74>)
 801bb4c:	429c      	cmp	r4, r3
 801bb4e:	bf08      	it	eq
 801bb50:	68ec      	ldreq	r4, [r5, #12]
 801bb52:	e7da      	b.n	801bb0a <_fflush_r+0x22>
 801bb54:	0801d978 	.word	0x0801d978
 801bb58:	0801d998 	.word	0x0801d998
 801bb5c:	0801d958 	.word	0x0801d958

0801bb60 <fiprintf>:
 801bb60:	b40e      	push	{r1, r2, r3}
 801bb62:	b503      	push	{r0, r1, lr}
 801bb64:	4601      	mov	r1, r0
 801bb66:	ab03      	add	r3, sp, #12
 801bb68:	4805      	ldr	r0, [pc, #20]	; (801bb80 <fiprintf+0x20>)
 801bb6a:	f853 2b04 	ldr.w	r2, [r3], #4
 801bb6e:	6800      	ldr	r0, [r0, #0]
 801bb70:	9301      	str	r3, [sp, #4]
 801bb72:	f000 fa3f 	bl	801bff4 <_vfiprintf_r>
 801bb76:	b002      	add	sp, #8
 801bb78:	f85d eb04 	ldr.w	lr, [sp], #4
 801bb7c:	b003      	add	sp, #12
 801bb7e:	4770      	bx	lr
 801bb80:	200009bc 	.word	0x200009bc

0801bb84 <_lseek_r>:
 801bb84:	b538      	push	{r3, r4, r5, lr}
 801bb86:	4d07      	ldr	r5, [pc, #28]	; (801bba4 <_lseek_r+0x20>)
 801bb88:	4604      	mov	r4, r0
 801bb8a:	4608      	mov	r0, r1
 801bb8c:	4611      	mov	r1, r2
 801bb8e:	2200      	movs	r2, #0
 801bb90:	602a      	str	r2, [r5, #0]
 801bb92:	461a      	mov	r2, r3
 801bb94:	f7e6 fd23 	bl	80025de <_lseek>
 801bb98:	1c43      	adds	r3, r0, #1
 801bb9a:	d102      	bne.n	801bba2 <_lseek_r+0x1e>
 801bb9c:	682b      	ldr	r3, [r5, #0]
 801bb9e:	b103      	cbz	r3, 801bba2 <_lseek_r+0x1e>
 801bba0:	6023      	str	r3, [r4, #0]
 801bba2:	bd38      	pop	{r3, r4, r5, pc}
 801bba4:	200162fc 	.word	0x200162fc

0801bba8 <__swhatbuf_r>:
 801bba8:	b570      	push	{r4, r5, r6, lr}
 801bbaa:	460e      	mov	r6, r1
 801bbac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bbb0:	2900      	cmp	r1, #0
 801bbb2:	b096      	sub	sp, #88	; 0x58
 801bbb4:	4614      	mov	r4, r2
 801bbb6:	461d      	mov	r5, r3
 801bbb8:	da08      	bge.n	801bbcc <__swhatbuf_r+0x24>
 801bbba:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801bbbe:	2200      	movs	r2, #0
 801bbc0:	602a      	str	r2, [r5, #0]
 801bbc2:	061a      	lsls	r2, r3, #24
 801bbc4:	d410      	bmi.n	801bbe8 <__swhatbuf_r+0x40>
 801bbc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bbca:	e00e      	b.n	801bbea <__swhatbuf_r+0x42>
 801bbcc:	466a      	mov	r2, sp
 801bbce:	f000 fcef 	bl	801c5b0 <_fstat_r>
 801bbd2:	2800      	cmp	r0, #0
 801bbd4:	dbf1      	blt.n	801bbba <__swhatbuf_r+0x12>
 801bbd6:	9a01      	ldr	r2, [sp, #4]
 801bbd8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801bbdc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801bbe0:	425a      	negs	r2, r3
 801bbe2:	415a      	adcs	r2, r3
 801bbe4:	602a      	str	r2, [r5, #0]
 801bbe6:	e7ee      	b.n	801bbc6 <__swhatbuf_r+0x1e>
 801bbe8:	2340      	movs	r3, #64	; 0x40
 801bbea:	2000      	movs	r0, #0
 801bbec:	6023      	str	r3, [r4, #0]
 801bbee:	b016      	add	sp, #88	; 0x58
 801bbf0:	bd70      	pop	{r4, r5, r6, pc}
	...

0801bbf4 <__smakebuf_r>:
 801bbf4:	898b      	ldrh	r3, [r1, #12]
 801bbf6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801bbf8:	079d      	lsls	r5, r3, #30
 801bbfa:	4606      	mov	r6, r0
 801bbfc:	460c      	mov	r4, r1
 801bbfe:	d507      	bpl.n	801bc10 <__smakebuf_r+0x1c>
 801bc00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801bc04:	6023      	str	r3, [r4, #0]
 801bc06:	6123      	str	r3, [r4, #16]
 801bc08:	2301      	movs	r3, #1
 801bc0a:	6163      	str	r3, [r4, #20]
 801bc0c:	b002      	add	sp, #8
 801bc0e:	bd70      	pop	{r4, r5, r6, pc}
 801bc10:	ab01      	add	r3, sp, #4
 801bc12:	466a      	mov	r2, sp
 801bc14:	f7ff ffc8 	bl	801bba8 <__swhatbuf_r>
 801bc18:	9900      	ldr	r1, [sp, #0]
 801bc1a:	4605      	mov	r5, r0
 801bc1c:	4630      	mov	r0, r6
 801bc1e:	f7ff faeb 	bl	801b1f8 <_malloc_r>
 801bc22:	b948      	cbnz	r0, 801bc38 <__smakebuf_r+0x44>
 801bc24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bc28:	059a      	lsls	r2, r3, #22
 801bc2a:	d4ef      	bmi.n	801bc0c <__smakebuf_r+0x18>
 801bc2c:	f023 0303 	bic.w	r3, r3, #3
 801bc30:	f043 0302 	orr.w	r3, r3, #2
 801bc34:	81a3      	strh	r3, [r4, #12]
 801bc36:	e7e3      	b.n	801bc00 <__smakebuf_r+0xc>
 801bc38:	4b0d      	ldr	r3, [pc, #52]	; (801bc70 <__smakebuf_r+0x7c>)
 801bc3a:	62b3      	str	r3, [r6, #40]	; 0x28
 801bc3c:	89a3      	ldrh	r3, [r4, #12]
 801bc3e:	6020      	str	r0, [r4, #0]
 801bc40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bc44:	81a3      	strh	r3, [r4, #12]
 801bc46:	9b00      	ldr	r3, [sp, #0]
 801bc48:	6163      	str	r3, [r4, #20]
 801bc4a:	9b01      	ldr	r3, [sp, #4]
 801bc4c:	6120      	str	r0, [r4, #16]
 801bc4e:	b15b      	cbz	r3, 801bc68 <__smakebuf_r+0x74>
 801bc50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bc54:	4630      	mov	r0, r6
 801bc56:	f000 fcbd 	bl	801c5d4 <_isatty_r>
 801bc5a:	b128      	cbz	r0, 801bc68 <__smakebuf_r+0x74>
 801bc5c:	89a3      	ldrh	r3, [r4, #12]
 801bc5e:	f023 0303 	bic.w	r3, r3, #3
 801bc62:	f043 0301 	orr.w	r3, r3, #1
 801bc66:	81a3      	strh	r3, [r4, #12]
 801bc68:	89a0      	ldrh	r0, [r4, #12]
 801bc6a:	4305      	orrs	r5, r0
 801bc6c:	81a5      	strh	r5, [r4, #12]
 801bc6e:	e7cd      	b.n	801bc0c <__smakebuf_r+0x18>
 801bc70:	0801ad49 	.word	0x0801ad49

0801bc74 <__malloc_lock>:
 801bc74:	4801      	ldr	r0, [pc, #4]	; (801bc7c <__malloc_lock+0x8>)
 801bc76:	f7ff ba14 	b.w	801b0a2 <__retarget_lock_acquire_recursive>
 801bc7a:	bf00      	nop
 801bc7c:	200162f1 	.word	0x200162f1

0801bc80 <__malloc_unlock>:
 801bc80:	4801      	ldr	r0, [pc, #4]	; (801bc88 <__malloc_unlock+0x8>)
 801bc82:	f7ff ba0f 	b.w	801b0a4 <__retarget_lock_release_recursive>
 801bc86:	bf00      	nop
 801bc88:	200162f1 	.word	0x200162f1

0801bc8c <_realloc_r>:
 801bc8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bc90:	4680      	mov	r8, r0
 801bc92:	4614      	mov	r4, r2
 801bc94:	460e      	mov	r6, r1
 801bc96:	b921      	cbnz	r1, 801bca2 <_realloc_r+0x16>
 801bc98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bc9c:	4611      	mov	r1, r2
 801bc9e:	f7ff baab 	b.w	801b1f8 <_malloc_r>
 801bca2:	b92a      	cbnz	r2, 801bcb0 <_realloc_r+0x24>
 801bca4:	f7ff fa3c 	bl	801b120 <_free_r>
 801bca8:	4625      	mov	r5, r4
 801bcaa:	4628      	mov	r0, r5
 801bcac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bcb0:	f000 fcba 	bl	801c628 <_malloc_usable_size_r>
 801bcb4:	4284      	cmp	r4, r0
 801bcb6:	4607      	mov	r7, r0
 801bcb8:	d802      	bhi.n	801bcc0 <_realloc_r+0x34>
 801bcba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801bcbe:	d812      	bhi.n	801bce6 <_realloc_r+0x5a>
 801bcc0:	4621      	mov	r1, r4
 801bcc2:	4640      	mov	r0, r8
 801bcc4:	f7ff fa98 	bl	801b1f8 <_malloc_r>
 801bcc8:	4605      	mov	r5, r0
 801bcca:	2800      	cmp	r0, #0
 801bccc:	d0ed      	beq.n	801bcaa <_realloc_r+0x1e>
 801bcce:	42bc      	cmp	r4, r7
 801bcd0:	4622      	mov	r2, r4
 801bcd2:	4631      	mov	r1, r6
 801bcd4:	bf28      	it	cs
 801bcd6:	463a      	movcs	r2, r7
 801bcd8:	f7ff f9f6 	bl	801b0c8 <memcpy>
 801bcdc:	4631      	mov	r1, r6
 801bcde:	4640      	mov	r0, r8
 801bce0:	f7ff fa1e 	bl	801b120 <_free_r>
 801bce4:	e7e1      	b.n	801bcaa <_realloc_r+0x1e>
 801bce6:	4635      	mov	r5, r6
 801bce8:	e7df      	b.n	801bcaa <_realloc_r+0x1e>

0801bcea <__ssputs_r>:
 801bcea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bcee:	688e      	ldr	r6, [r1, #8]
 801bcf0:	429e      	cmp	r6, r3
 801bcf2:	4682      	mov	sl, r0
 801bcf4:	460c      	mov	r4, r1
 801bcf6:	4690      	mov	r8, r2
 801bcf8:	461f      	mov	r7, r3
 801bcfa:	d838      	bhi.n	801bd6e <__ssputs_r+0x84>
 801bcfc:	898a      	ldrh	r2, [r1, #12]
 801bcfe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801bd02:	d032      	beq.n	801bd6a <__ssputs_r+0x80>
 801bd04:	6825      	ldr	r5, [r4, #0]
 801bd06:	6909      	ldr	r1, [r1, #16]
 801bd08:	eba5 0901 	sub.w	r9, r5, r1
 801bd0c:	6965      	ldr	r5, [r4, #20]
 801bd0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801bd12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801bd16:	3301      	adds	r3, #1
 801bd18:	444b      	add	r3, r9
 801bd1a:	106d      	asrs	r5, r5, #1
 801bd1c:	429d      	cmp	r5, r3
 801bd1e:	bf38      	it	cc
 801bd20:	461d      	movcc	r5, r3
 801bd22:	0553      	lsls	r3, r2, #21
 801bd24:	d531      	bpl.n	801bd8a <__ssputs_r+0xa0>
 801bd26:	4629      	mov	r1, r5
 801bd28:	f7ff fa66 	bl	801b1f8 <_malloc_r>
 801bd2c:	4606      	mov	r6, r0
 801bd2e:	b950      	cbnz	r0, 801bd46 <__ssputs_r+0x5c>
 801bd30:	230c      	movs	r3, #12
 801bd32:	f8ca 3000 	str.w	r3, [sl]
 801bd36:	89a3      	ldrh	r3, [r4, #12]
 801bd38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bd3c:	81a3      	strh	r3, [r4, #12]
 801bd3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bd42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bd46:	6921      	ldr	r1, [r4, #16]
 801bd48:	464a      	mov	r2, r9
 801bd4a:	f7ff f9bd 	bl	801b0c8 <memcpy>
 801bd4e:	89a3      	ldrh	r3, [r4, #12]
 801bd50:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801bd54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bd58:	81a3      	strh	r3, [r4, #12]
 801bd5a:	6126      	str	r6, [r4, #16]
 801bd5c:	6165      	str	r5, [r4, #20]
 801bd5e:	444e      	add	r6, r9
 801bd60:	eba5 0509 	sub.w	r5, r5, r9
 801bd64:	6026      	str	r6, [r4, #0]
 801bd66:	60a5      	str	r5, [r4, #8]
 801bd68:	463e      	mov	r6, r7
 801bd6a:	42be      	cmp	r6, r7
 801bd6c:	d900      	bls.n	801bd70 <__ssputs_r+0x86>
 801bd6e:	463e      	mov	r6, r7
 801bd70:	6820      	ldr	r0, [r4, #0]
 801bd72:	4632      	mov	r2, r6
 801bd74:	4641      	mov	r1, r8
 801bd76:	f000 fc3d 	bl	801c5f4 <memmove>
 801bd7a:	68a3      	ldr	r3, [r4, #8]
 801bd7c:	1b9b      	subs	r3, r3, r6
 801bd7e:	60a3      	str	r3, [r4, #8]
 801bd80:	6823      	ldr	r3, [r4, #0]
 801bd82:	4433      	add	r3, r6
 801bd84:	6023      	str	r3, [r4, #0]
 801bd86:	2000      	movs	r0, #0
 801bd88:	e7db      	b.n	801bd42 <__ssputs_r+0x58>
 801bd8a:	462a      	mov	r2, r5
 801bd8c:	f7ff ff7e 	bl	801bc8c <_realloc_r>
 801bd90:	4606      	mov	r6, r0
 801bd92:	2800      	cmp	r0, #0
 801bd94:	d1e1      	bne.n	801bd5a <__ssputs_r+0x70>
 801bd96:	6921      	ldr	r1, [r4, #16]
 801bd98:	4650      	mov	r0, sl
 801bd9a:	f7ff f9c1 	bl	801b120 <_free_r>
 801bd9e:	e7c7      	b.n	801bd30 <__ssputs_r+0x46>

0801bda0 <_svfiprintf_r>:
 801bda0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bda4:	4698      	mov	r8, r3
 801bda6:	898b      	ldrh	r3, [r1, #12]
 801bda8:	061b      	lsls	r3, r3, #24
 801bdaa:	b09d      	sub	sp, #116	; 0x74
 801bdac:	4607      	mov	r7, r0
 801bdae:	460d      	mov	r5, r1
 801bdb0:	4614      	mov	r4, r2
 801bdb2:	d50e      	bpl.n	801bdd2 <_svfiprintf_r+0x32>
 801bdb4:	690b      	ldr	r3, [r1, #16]
 801bdb6:	b963      	cbnz	r3, 801bdd2 <_svfiprintf_r+0x32>
 801bdb8:	2140      	movs	r1, #64	; 0x40
 801bdba:	f7ff fa1d 	bl	801b1f8 <_malloc_r>
 801bdbe:	6028      	str	r0, [r5, #0]
 801bdc0:	6128      	str	r0, [r5, #16]
 801bdc2:	b920      	cbnz	r0, 801bdce <_svfiprintf_r+0x2e>
 801bdc4:	230c      	movs	r3, #12
 801bdc6:	603b      	str	r3, [r7, #0]
 801bdc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bdcc:	e0d1      	b.n	801bf72 <_svfiprintf_r+0x1d2>
 801bdce:	2340      	movs	r3, #64	; 0x40
 801bdd0:	616b      	str	r3, [r5, #20]
 801bdd2:	2300      	movs	r3, #0
 801bdd4:	9309      	str	r3, [sp, #36]	; 0x24
 801bdd6:	2320      	movs	r3, #32
 801bdd8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bddc:	f8cd 800c 	str.w	r8, [sp, #12]
 801bde0:	2330      	movs	r3, #48	; 0x30
 801bde2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801bf8c <_svfiprintf_r+0x1ec>
 801bde6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bdea:	f04f 0901 	mov.w	r9, #1
 801bdee:	4623      	mov	r3, r4
 801bdf0:	469a      	mov	sl, r3
 801bdf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bdf6:	b10a      	cbz	r2, 801bdfc <_svfiprintf_r+0x5c>
 801bdf8:	2a25      	cmp	r2, #37	; 0x25
 801bdfa:	d1f9      	bne.n	801bdf0 <_svfiprintf_r+0x50>
 801bdfc:	ebba 0b04 	subs.w	fp, sl, r4
 801be00:	d00b      	beq.n	801be1a <_svfiprintf_r+0x7a>
 801be02:	465b      	mov	r3, fp
 801be04:	4622      	mov	r2, r4
 801be06:	4629      	mov	r1, r5
 801be08:	4638      	mov	r0, r7
 801be0a:	f7ff ff6e 	bl	801bcea <__ssputs_r>
 801be0e:	3001      	adds	r0, #1
 801be10:	f000 80aa 	beq.w	801bf68 <_svfiprintf_r+0x1c8>
 801be14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801be16:	445a      	add	r2, fp
 801be18:	9209      	str	r2, [sp, #36]	; 0x24
 801be1a:	f89a 3000 	ldrb.w	r3, [sl]
 801be1e:	2b00      	cmp	r3, #0
 801be20:	f000 80a2 	beq.w	801bf68 <_svfiprintf_r+0x1c8>
 801be24:	2300      	movs	r3, #0
 801be26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801be2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801be2e:	f10a 0a01 	add.w	sl, sl, #1
 801be32:	9304      	str	r3, [sp, #16]
 801be34:	9307      	str	r3, [sp, #28]
 801be36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801be3a:	931a      	str	r3, [sp, #104]	; 0x68
 801be3c:	4654      	mov	r4, sl
 801be3e:	2205      	movs	r2, #5
 801be40:	f814 1b01 	ldrb.w	r1, [r4], #1
 801be44:	4851      	ldr	r0, [pc, #324]	; (801bf8c <_svfiprintf_r+0x1ec>)
 801be46:	f7e4 f9db 	bl	8000200 <memchr>
 801be4a:	9a04      	ldr	r2, [sp, #16]
 801be4c:	b9d8      	cbnz	r0, 801be86 <_svfiprintf_r+0xe6>
 801be4e:	06d0      	lsls	r0, r2, #27
 801be50:	bf44      	itt	mi
 801be52:	2320      	movmi	r3, #32
 801be54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801be58:	0711      	lsls	r1, r2, #28
 801be5a:	bf44      	itt	mi
 801be5c:	232b      	movmi	r3, #43	; 0x2b
 801be5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801be62:	f89a 3000 	ldrb.w	r3, [sl]
 801be66:	2b2a      	cmp	r3, #42	; 0x2a
 801be68:	d015      	beq.n	801be96 <_svfiprintf_r+0xf6>
 801be6a:	9a07      	ldr	r2, [sp, #28]
 801be6c:	4654      	mov	r4, sl
 801be6e:	2000      	movs	r0, #0
 801be70:	f04f 0c0a 	mov.w	ip, #10
 801be74:	4621      	mov	r1, r4
 801be76:	f811 3b01 	ldrb.w	r3, [r1], #1
 801be7a:	3b30      	subs	r3, #48	; 0x30
 801be7c:	2b09      	cmp	r3, #9
 801be7e:	d94e      	bls.n	801bf1e <_svfiprintf_r+0x17e>
 801be80:	b1b0      	cbz	r0, 801beb0 <_svfiprintf_r+0x110>
 801be82:	9207      	str	r2, [sp, #28]
 801be84:	e014      	b.n	801beb0 <_svfiprintf_r+0x110>
 801be86:	eba0 0308 	sub.w	r3, r0, r8
 801be8a:	fa09 f303 	lsl.w	r3, r9, r3
 801be8e:	4313      	orrs	r3, r2
 801be90:	9304      	str	r3, [sp, #16]
 801be92:	46a2      	mov	sl, r4
 801be94:	e7d2      	b.n	801be3c <_svfiprintf_r+0x9c>
 801be96:	9b03      	ldr	r3, [sp, #12]
 801be98:	1d19      	adds	r1, r3, #4
 801be9a:	681b      	ldr	r3, [r3, #0]
 801be9c:	9103      	str	r1, [sp, #12]
 801be9e:	2b00      	cmp	r3, #0
 801bea0:	bfbb      	ittet	lt
 801bea2:	425b      	neglt	r3, r3
 801bea4:	f042 0202 	orrlt.w	r2, r2, #2
 801bea8:	9307      	strge	r3, [sp, #28]
 801beaa:	9307      	strlt	r3, [sp, #28]
 801beac:	bfb8      	it	lt
 801beae:	9204      	strlt	r2, [sp, #16]
 801beb0:	7823      	ldrb	r3, [r4, #0]
 801beb2:	2b2e      	cmp	r3, #46	; 0x2e
 801beb4:	d10c      	bne.n	801bed0 <_svfiprintf_r+0x130>
 801beb6:	7863      	ldrb	r3, [r4, #1]
 801beb8:	2b2a      	cmp	r3, #42	; 0x2a
 801beba:	d135      	bne.n	801bf28 <_svfiprintf_r+0x188>
 801bebc:	9b03      	ldr	r3, [sp, #12]
 801bebe:	1d1a      	adds	r2, r3, #4
 801bec0:	681b      	ldr	r3, [r3, #0]
 801bec2:	9203      	str	r2, [sp, #12]
 801bec4:	2b00      	cmp	r3, #0
 801bec6:	bfb8      	it	lt
 801bec8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801becc:	3402      	adds	r4, #2
 801bece:	9305      	str	r3, [sp, #20]
 801bed0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801bf9c <_svfiprintf_r+0x1fc>
 801bed4:	7821      	ldrb	r1, [r4, #0]
 801bed6:	2203      	movs	r2, #3
 801bed8:	4650      	mov	r0, sl
 801beda:	f7e4 f991 	bl	8000200 <memchr>
 801bede:	b140      	cbz	r0, 801bef2 <_svfiprintf_r+0x152>
 801bee0:	2340      	movs	r3, #64	; 0x40
 801bee2:	eba0 000a 	sub.w	r0, r0, sl
 801bee6:	fa03 f000 	lsl.w	r0, r3, r0
 801beea:	9b04      	ldr	r3, [sp, #16]
 801beec:	4303      	orrs	r3, r0
 801beee:	3401      	adds	r4, #1
 801bef0:	9304      	str	r3, [sp, #16]
 801bef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bef6:	4826      	ldr	r0, [pc, #152]	; (801bf90 <_svfiprintf_r+0x1f0>)
 801bef8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801befc:	2206      	movs	r2, #6
 801befe:	f7e4 f97f 	bl	8000200 <memchr>
 801bf02:	2800      	cmp	r0, #0
 801bf04:	d038      	beq.n	801bf78 <_svfiprintf_r+0x1d8>
 801bf06:	4b23      	ldr	r3, [pc, #140]	; (801bf94 <_svfiprintf_r+0x1f4>)
 801bf08:	bb1b      	cbnz	r3, 801bf52 <_svfiprintf_r+0x1b2>
 801bf0a:	9b03      	ldr	r3, [sp, #12]
 801bf0c:	3307      	adds	r3, #7
 801bf0e:	f023 0307 	bic.w	r3, r3, #7
 801bf12:	3308      	adds	r3, #8
 801bf14:	9303      	str	r3, [sp, #12]
 801bf16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bf18:	4433      	add	r3, r6
 801bf1a:	9309      	str	r3, [sp, #36]	; 0x24
 801bf1c:	e767      	b.n	801bdee <_svfiprintf_r+0x4e>
 801bf1e:	fb0c 3202 	mla	r2, ip, r2, r3
 801bf22:	460c      	mov	r4, r1
 801bf24:	2001      	movs	r0, #1
 801bf26:	e7a5      	b.n	801be74 <_svfiprintf_r+0xd4>
 801bf28:	2300      	movs	r3, #0
 801bf2a:	3401      	adds	r4, #1
 801bf2c:	9305      	str	r3, [sp, #20]
 801bf2e:	4619      	mov	r1, r3
 801bf30:	f04f 0c0a 	mov.w	ip, #10
 801bf34:	4620      	mov	r0, r4
 801bf36:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bf3a:	3a30      	subs	r2, #48	; 0x30
 801bf3c:	2a09      	cmp	r2, #9
 801bf3e:	d903      	bls.n	801bf48 <_svfiprintf_r+0x1a8>
 801bf40:	2b00      	cmp	r3, #0
 801bf42:	d0c5      	beq.n	801bed0 <_svfiprintf_r+0x130>
 801bf44:	9105      	str	r1, [sp, #20]
 801bf46:	e7c3      	b.n	801bed0 <_svfiprintf_r+0x130>
 801bf48:	fb0c 2101 	mla	r1, ip, r1, r2
 801bf4c:	4604      	mov	r4, r0
 801bf4e:	2301      	movs	r3, #1
 801bf50:	e7f0      	b.n	801bf34 <_svfiprintf_r+0x194>
 801bf52:	ab03      	add	r3, sp, #12
 801bf54:	9300      	str	r3, [sp, #0]
 801bf56:	462a      	mov	r2, r5
 801bf58:	4b0f      	ldr	r3, [pc, #60]	; (801bf98 <_svfiprintf_r+0x1f8>)
 801bf5a:	a904      	add	r1, sp, #16
 801bf5c:	4638      	mov	r0, r7
 801bf5e:	f3af 8000 	nop.w
 801bf62:	1c42      	adds	r2, r0, #1
 801bf64:	4606      	mov	r6, r0
 801bf66:	d1d6      	bne.n	801bf16 <_svfiprintf_r+0x176>
 801bf68:	89ab      	ldrh	r3, [r5, #12]
 801bf6a:	065b      	lsls	r3, r3, #25
 801bf6c:	f53f af2c 	bmi.w	801bdc8 <_svfiprintf_r+0x28>
 801bf70:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bf72:	b01d      	add	sp, #116	; 0x74
 801bf74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf78:	ab03      	add	r3, sp, #12
 801bf7a:	9300      	str	r3, [sp, #0]
 801bf7c:	462a      	mov	r2, r5
 801bf7e:	4b06      	ldr	r3, [pc, #24]	; (801bf98 <_svfiprintf_r+0x1f8>)
 801bf80:	a904      	add	r1, sp, #16
 801bf82:	4638      	mov	r0, r7
 801bf84:	f000 f9d4 	bl	801c330 <_printf_i>
 801bf88:	e7eb      	b.n	801bf62 <_svfiprintf_r+0x1c2>
 801bf8a:	bf00      	nop
 801bf8c:	0801da6a 	.word	0x0801da6a
 801bf90:	0801da74 	.word	0x0801da74
 801bf94:	00000000 	.word	0x00000000
 801bf98:	0801bceb 	.word	0x0801bceb
 801bf9c:	0801da70 	.word	0x0801da70

0801bfa0 <__sfputc_r>:
 801bfa0:	6893      	ldr	r3, [r2, #8]
 801bfa2:	3b01      	subs	r3, #1
 801bfa4:	2b00      	cmp	r3, #0
 801bfa6:	b410      	push	{r4}
 801bfa8:	6093      	str	r3, [r2, #8]
 801bfaa:	da08      	bge.n	801bfbe <__sfputc_r+0x1e>
 801bfac:	6994      	ldr	r4, [r2, #24]
 801bfae:	42a3      	cmp	r3, r4
 801bfb0:	db01      	blt.n	801bfb6 <__sfputc_r+0x16>
 801bfb2:	290a      	cmp	r1, #10
 801bfb4:	d103      	bne.n	801bfbe <__sfputc_r+0x1e>
 801bfb6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bfba:	f7ff bc03 	b.w	801b7c4 <__swbuf_r>
 801bfbe:	6813      	ldr	r3, [r2, #0]
 801bfc0:	1c58      	adds	r0, r3, #1
 801bfc2:	6010      	str	r0, [r2, #0]
 801bfc4:	7019      	strb	r1, [r3, #0]
 801bfc6:	4608      	mov	r0, r1
 801bfc8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bfcc:	4770      	bx	lr

0801bfce <__sfputs_r>:
 801bfce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bfd0:	4606      	mov	r6, r0
 801bfd2:	460f      	mov	r7, r1
 801bfd4:	4614      	mov	r4, r2
 801bfd6:	18d5      	adds	r5, r2, r3
 801bfd8:	42ac      	cmp	r4, r5
 801bfda:	d101      	bne.n	801bfe0 <__sfputs_r+0x12>
 801bfdc:	2000      	movs	r0, #0
 801bfde:	e007      	b.n	801bff0 <__sfputs_r+0x22>
 801bfe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bfe4:	463a      	mov	r2, r7
 801bfe6:	4630      	mov	r0, r6
 801bfe8:	f7ff ffda 	bl	801bfa0 <__sfputc_r>
 801bfec:	1c43      	adds	r3, r0, #1
 801bfee:	d1f3      	bne.n	801bfd8 <__sfputs_r+0xa>
 801bff0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801bff4 <_vfiprintf_r>:
 801bff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bff8:	460d      	mov	r5, r1
 801bffa:	b09d      	sub	sp, #116	; 0x74
 801bffc:	4614      	mov	r4, r2
 801bffe:	4698      	mov	r8, r3
 801c000:	4606      	mov	r6, r0
 801c002:	b118      	cbz	r0, 801c00c <_vfiprintf_r+0x18>
 801c004:	6983      	ldr	r3, [r0, #24]
 801c006:	b90b      	cbnz	r3, 801c00c <_vfiprintf_r+0x18>
 801c008:	f7fe fed2 	bl	801adb0 <__sinit>
 801c00c:	4b89      	ldr	r3, [pc, #548]	; (801c234 <_vfiprintf_r+0x240>)
 801c00e:	429d      	cmp	r5, r3
 801c010:	d11b      	bne.n	801c04a <_vfiprintf_r+0x56>
 801c012:	6875      	ldr	r5, [r6, #4]
 801c014:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c016:	07d9      	lsls	r1, r3, #31
 801c018:	d405      	bmi.n	801c026 <_vfiprintf_r+0x32>
 801c01a:	89ab      	ldrh	r3, [r5, #12]
 801c01c:	059a      	lsls	r2, r3, #22
 801c01e:	d402      	bmi.n	801c026 <_vfiprintf_r+0x32>
 801c020:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c022:	f7ff f83e 	bl	801b0a2 <__retarget_lock_acquire_recursive>
 801c026:	89ab      	ldrh	r3, [r5, #12]
 801c028:	071b      	lsls	r3, r3, #28
 801c02a:	d501      	bpl.n	801c030 <_vfiprintf_r+0x3c>
 801c02c:	692b      	ldr	r3, [r5, #16]
 801c02e:	b9eb      	cbnz	r3, 801c06c <_vfiprintf_r+0x78>
 801c030:	4629      	mov	r1, r5
 801c032:	4630      	mov	r0, r6
 801c034:	f7ff fc2a 	bl	801b88c <__swsetup_r>
 801c038:	b1c0      	cbz	r0, 801c06c <_vfiprintf_r+0x78>
 801c03a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c03c:	07dc      	lsls	r4, r3, #31
 801c03e:	d50e      	bpl.n	801c05e <_vfiprintf_r+0x6a>
 801c040:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c044:	b01d      	add	sp, #116	; 0x74
 801c046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c04a:	4b7b      	ldr	r3, [pc, #492]	; (801c238 <_vfiprintf_r+0x244>)
 801c04c:	429d      	cmp	r5, r3
 801c04e:	d101      	bne.n	801c054 <_vfiprintf_r+0x60>
 801c050:	68b5      	ldr	r5, [r6, #8]
 801c052:	e7df      	b.n	801c014 <_vfiprintf_r+0x20>
 801c054:	4b79      	ldr	r3, [pc, #484]	; (801c23c <_vfiprintf_r+0x248>)
 801c056:	429d      	cmp	r5, r3
 801c058:	bf08      	it	eq
 801c05a:	68f5      	ldreq	r5, [r6, #12]
 801c05c:	e7da      	b.n	801c014 <_vfiprintf_r+0x20>
 801c05e:	89ab      	ldrh	r3, [r5, #12]
 801c060:	0598      	lsls	r0, r3, #22
 801c062:	d4ed      	bmi.n	801c040 <_vfiprintf_r+0x4c>
 801c064:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c066:	f7ff f81d 	bl	801b0a4 <__retarget_lock_release_recursive>
 801c06a:	e7e9      	b.n	801c040 <_vfiprintf_r+0x4c>
 801c06c:	2300      	movs	r3, #0
 801c06e:	9309      	str	r3, [sp, #36]	; 0x24
 801c070:	2320      	movs	r3, #32
 801c072:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c076:	f8cd 800c 	str.w	r8, [sp, #12]
 801c07a:	2330      	movs	r3, #48	; 0x30
 801c07c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801c240 <_vfiprintf_r+0x24c>
 801c080:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c084:	f04f 0901 	mov.w	r9, #1
 801c088:	4623      	mov	r3, r4
 801c08a:	469a      	mov	sl, r3
 801c08c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c090:	b10a      	cbz	r2, 801c096 <_vfiprintf_r+0xa2>
 801c092:	2a25      	cmp	r2, #37	; 0x25
 801c094:	d1f9      	bne.n	801c08a <_vfiprintf_r+0x96>
 801c096:	ebba 0b04 	subs.w	fp, sl, r4
 801c09a:	d00b      	beq.n	801c0b4 <_vfiprintf_r+0xc0>
 801c09c:	465b      	mov	r3, fp
 801c09e:	4622      	mov	r2, r4
 801c0a0:	4629      	mov	r1, r5
 801c0a2:	4630      	mov	r0, r6
 801c0a4:	f7ff ff93 	bl	801bfce <__sfputs_r>
 801c0a8:	3001      	adds	r0, #1
 801c0aa:	f000 80aa 	beq.w	801c202 <_vfiprintf_r+0x20e>
 801c0ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c0b0:	445a      	add	r2, fp
 801c0b2:	9209      	str	r2, [sp, #36]	; 0x24
 801c0b4:	f89a 3000 	ldrb.w	r3, [sl]
 801c0b8:	2b00      	cmp	r3, #0
 801c0ba:	f000 80a2 	beq.w	801c202 <_vfiprintf_r+0x20e>
 801c0be:	2300      	movs	r3, #0
 801c0c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801c0c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c0c8:	f10a 0a01 	add.w	sl, sl, #1
 801c0cc:	9304      	str	r3, [sp, #16]
 801c0ce:	9307      	str	r3, [sp, #28]
 801c0d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c0d4:	931a      	str	r3, [sp, #104]	; 0x68
 801c0d6:	4654      	mov	r4, sl
 801c0d8:	2205      	movs	r2, #5
 801c0da:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c0de:	4858      	ldr	r0, [pc, #352]	; (801c240 <_vfiprintf_r+0x24c>)
 801c0e0:	f7e4 f88e 	bl	8000200 <memchr>
 801c0e4:	9a04      	ldr	r2, [sp, #16]
 801c0e6:	b9d8      	cbnz	r0, 801c120 <_vfiprintf_r+0x12c>
 801c0e8:	06d1      	lsls	r1, r2, #27
 801c0ea:	bf44      	itt	mi
 801c0ec:	2320      	movmi	r3, #32
 801c0ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c0f2:	0713      	lsls	r3, r2, #28
 801c0f4:	bf44      	itt	mi
 801c0f6:	232b      	movmi	r3, #43	; 0x2b
 801c0f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c0fc:	f89a 3000 	ldrb.w	r3, [sl]
 801c100:	2b2a      	cmp	r3, #42	; 0x2a
 801c102:	d015      	beq.n	801c130 <_vfiprintf_r+0x13c>
 801c104:	9a07      	ldr	r2, [sp, #28]
 801c106:	4654      	mov	r4, sl
 801c108:	2000      	movs	r0, #0
 801c10a:	f04f 0c0a 	mov.w	ip, #10
 801c10e:	4621      	mov	r1, r4
 801c110:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c114:	3b30      	subs	r3, #48	; 0x30
 801c116:	2b09      	cmp	r3, #9
 801c118:	d94e      	bls.n	801c1b8 <_vfiprintf_r+0x1c4>
 801c11a:	b1b0      	cbz	r0, 801c14a <_vfiprintf_r+0x156>
 801c11c:	9207      	str	r2, [sp, #28]
 801c11e:	e014      	b.n	801c14a <_vfiprintf_r+0x156>
 801c120:	eba0 0308 	sub.w	r3, r0, r8
 801c124:	fa09 f303 	lsl.w	r3, r9, r3
 801c128:	4313      	orrs	r3, r2
 801c12a:	9304      	str	r3, [sp, #16]
 801c12c:	46a2      	mov	sl, r4
 801c12e:	e7d2      	b.n	801c0d6 <_vfiprintf_r+0xe2>
 801c130:	9b03      	ldr	r3, [sp, #12]
 801c132:	1d19      	adds	r1, r3, #4
 801c134:	681b      	ldr	r3, [r3, #0]
 801c136:	9103      	str	r1, [sp, #12]
 801c138:	2b00      	cmp	r3, #0
 801c13a:	bfbb      	ittet	lt
 801c13c:	425b      	neglt	r3, r3
 801c13e:	f042 0202 	orrlt.w	r2, r2, #2
 801c142:	9307      	strge	r3, [sp, #28]
 801c144:	9307      	strlt	r3, [sp, #28]
 801c146:	bfb8      	it	lt
 801c148:	9204      	strlt	r2, [sp, #16]
 801c14a:	7823      	ldrb	r3, [r4, #0]
 801c14c:	2b2e      	cmp	r3, #46	; 0x2e
 801c14e:	d10c      	bne.n	801c16a <_vfiprintf_r+0x176>
 801c150:	7863      	ldrb	r3, [r4, #1]
 801c152:	2b2a      	cmp	r3, #42	; 0x2a
 801c154:	d135      	bne.n	801c1c2 <_vfiprintf_r+0x1ce>
 801c156:	9b03      	ldr	r3, [sp, #12]
 801c158:	1d1a      	adds	r2, r3, #4
 801c15a:	681b      	ldr	r3, [r3, #0]
 801c15c:	9203      	str	r2, [sp, #12]
 801c15e:	2b00      	cmp	r3, #0
 801c160:	bfb8      	it	lt
 801c162:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801c166:	3402      	adds	r4, #2
 801c168:	9305      	str	r3, [sp, #20]
 801c16a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801c250 <_vfiprintf_r+0x25c>
 801c16e:	7821      	ldrb	r1, [r4, #0]
 801c170:	2203      	movs	r2, #3
 801c172:	4650      	mov	r0, sl
 801c174:	f7e4 f844 	bl	8000200 <memchr>
 801c178:	b140      	cbz	r0, 801c18c <_vfiprintf_r+0x198>
 801c17a:	2340      	movs	r3, #64	; 0x40
 801c17c:	eba0 000a 	sub.w	r0, r0, sl
 801c180:	fa03 f000 	lsl.w	r0, r3, r0
 801c184:	9b04      	ldr	r3, [sp, #16]
 801c186:	4303      	orrs	r3, r0
 801c188:	3401      	adds	r4, #1
 801c18a:	9304      	str	r3, [sp, #16]
 801c18c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c190:	482c      	ldr	r0, [pc, #176]	; (801c244 <_vfiprintf_r+0x250>)
 801c192:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c196:	2206      	movs	r2, #6
 801c198:	f7e4 f832 	bl	8000200 <memchr>
 801c19c:	2800      	cmp	r0, #0
 801c19e:	d03f      	beq.n	801c220 <_vfiprintf_r+0x22c>
 801c1a0:	4b29      	ldr	r3, [pc, #164]	; (801c248 <_vfiprintf_r+0x254>)
 801c1a2:	bb1b      	cbnz	r3, 801c1ec <_vfiprintf_r+0x1f8>
 801c1a4:	9b03      	ldr	r3, [sp, #12]
 801c1a6:	3307      	adds	r3, #7
 801c1a8:	f023 0307 	bic.w	r3, r3, #7
 801c1ac:	3308      	adds	r3, #8
 801c1ae:	9303      	str	r3, [sp, #12]
 801c1b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c1b2:	443b      	add	r3, r7
 801c1b4:	9309      	str	r3, [sp, #36]	; 0x24
 801c1b6:	e767      	b.n	801c088 <_vfiprintf_r+0x94>
 801c1b8:	fb0c 3202 	mla	r2, ip, r2, r3
 801c1bc:	460c      	mov	r4, r1
 801c1be:	2001      	movs	r0, #1
 801c1c0:	e7a5      	b.n	801c10e <_vfiprintf_r+0x11a>
 801c1c2:	2300      	movs	r3, #0
 801c1c4:	3401      	adds	r4, #1
 801c1c6:	9305      	str	r3, [sp, #20]
 801c1c8:	4619      	mov	r1, r3
 801c1ca:	f04f 0c0a 	mov.w	ip, #10
 801c1ce:	4620      	mov	r0, r4
 801c1d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c1d4:	3a30      	subs	r2, #48	; 0x30
 801c1d6:	2a09      	cmp	r2, #9
 801c1d8:	d903      	bls.n	801c1e2 <_vfiprintf_r+0x1ee>
 801c1da:	2b00      	cmp	r3, #0
 801c1dc:	d0c5      	beq.n	801c16a <_vfiprintf_r+0x176>
 801c1de:	9105      	str	r1, [sp, #20]
 801c1e0:	e7c3      	b.n	801c16a <_vfiprintf_r+0x176>
 801c1e2:	fb0c 2101 	mla	r1, ip, r1, r2
 801c1e6:	4604      	mov	r4, r0
 801c1e8:	2301      	movs	r3, #1
 801c1ea:	e7f0      	b.n	801c1ce <_vfiprintf_r+0x1da>
 801c1ec:	ab03      	add	r3, sp, #12
 801c1ee:	9300      	str	r3, [sp, #0]
 801c1f0:	462a      	mov	r2, r5
 801c1f2:	4b16      	ldr	r3, [pc, #88]	; (801c24c <_vfiprintf_r+0x258>)
 801c1f4:	a904      	add	r1, sp, #16
 801c1f6:	4630      	mov	r0, r6
 801c1f8:	f3af 8000 	nop.w
 801c1fc:	4607      	mov	r7, r0
 801c1fe:	1c78      	adds	r0, r7, #1
 801c200:	d1d6      	bne.n	801c1b0 <_vfiprintf_r+0x1bc>
 801c202:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c204:	07d9      	lsls	r1, r3, #31
 801c206:	d405      	bmi.n	801c214 <_vfiprintf_r+0x220>
 801c208:	89ab      	ldrh	r3, [r5, #12]
 801c20a:	059a      	lsls	r2, r3, #22
 801c20c:	d402      	bmi.n	801c214 <_vfiprintf_r+0x220>
 801c20e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c210:	f7fe ff48 	bl	801b0a4 <__retarget_lock_release_recursive>
 801c214:	89ab      	ldrh	r3, [r5, #12]
 801c216:	065b      	lsls	r3, r3, #25
 801c218:	f53f af12 	bmi.w	801c040 <_vfiprintf_r+0x4c>
 801c21c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c21e:	e711      	b.n	801c044 <_vfiprintf_r+0x50>
 801c220:	ab03      	add	r3, sp, #12
 801c222:	9300      	str	r3, [sp, #0]
 801c224:	462a      	mov	r2, r5
 801c226:	4b09      	ldr	r3, [pc, #36]	; (801c24c <_vfiprintf_r+0x258>)
 801c228:	a904      	add	r1, sp, #16
 801c22a:	4630      	mov	r0, r6
 801c22c:	f000 f880 	bl	801c330 <_printf_i>
 801c230:	e7e4      	b.n	801c1fc <_vfiprintf_r+0x208>
 801c232:	bf00      	nop
 801c234:	0801d978 	.word	0x0801d978
 801c238:	0801d998 	.word	0x0801d998
 801c23c:	0801d958 	.word	0x0801d958
 801c240:	0801da6a 	.word	0x0801da6a
 801c244:	0801da74 	.word	0x0801da74
 801c248:	00000000 	.word	0x00000000
 801c24c:	0801bfcf 	.word	0x0801bfcf
 801c250:	0801da70 	.word	0x0801da70

0801c254 <_printf_common>:
 801c254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c258:	4616      	mov	r6, r2
 801c25a:	4699      	mov	r9, r3
 801c25c:	688a      	ldr	r2, [r1, #8]
 801c25e:	690b      	ldr	r3, [r1, #16]
 801c260:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801c264:	4293      	cmp	r3, r2
 801c266:	bfb8      	it	lt
 801c268:	4613      	movlt	r3, r2
 801c26a:	6033      	str	r3, [r6, #0]
 801c26c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801c270:	4607      	mov	r7, r0
 801c272:	460c      	mov	r4, r1
 801c274:	b10a      	cbz	r2, 801c27a <_printf_common+0x26>
 801c276:	3301      	adds	r3, #1
 801c278:	6033      	str	r3, [r6, #0]
 801c27a:	6823      	ldr	r3, [r4, #0]
 801c27c:	0699      	lsls	r1, r3, #26
 801c27e:	bf42      	ittt	mi
 801c280:	6833      	ldrmi	r3, [r6, #0]
 801c282:	3302      	addmi	r3, #2
 801c284:	6033      	strmi	r3, [r6, #0]
 801c286:	6825      	ldr	r5, [r4, #0]
 801c288:	f015 0506 	ands.w	r5, r5, #6
 801c28c:	d106      	bne.n	801c29c <_printf_common+0x48>
 801c28e:	f104 0a19 	add.w	sl, r4, #25
 801c292:	68e3      	ldr	r3, [r4, #12]
 801c294:	6832      	ldr	r2, [r6, #0]
 801c296:	1a9b      	subs	r3, r3, r2
 801c298:	42ab      	cmp	r3, r5
 801c29a:	dc26      	bgt.n	801c2ea <_printf_common+0x96>
 801c29c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801c2a0:	1e13      	subs	r3, r2, #0
 801c2a2:	6822      	ldr	r2, [r4, #0]
 801c2a4:	bf18      	it	ne
 801c2a6:	2301      	movne	r3, #1
 801c2a8:	0692      	lsls	r2, r2, #26
 801c2aa:	d42b      	bmi.n	801c304 <_printf_common+0xb0>
 801c2ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801c2b0:	4649      	mov	r1, r9
 801c2b2:	4638      	mov	r0, r7
 801c2b4:	47c0      	blx	r8
 801c2b6:	3001      	adds	r0, #1
 801c2b8:	d01e      	beq.n	801c2f8 <_printf_common+0xa4>
 801c2ba:	6823      	ldr	r3, [r4, #0]
 801c2bc:	68e5      	ldr	r5, [r4, #12]
 801c2be:	6832      	ldr	r2, [r6, #0]
 801c2c0:	f003 0306 	and.w	r3, r3, #6
 801c2c4:	2b04      	cmp	r3, #4
 801c2c6:	bf08      	it	eq
 801c2c8:	1aad      	subeq	r5, r5, r2
 801c2ca:	68a3      	ldr	r3, [r4, #8]
 801c2cc:	6922      	ldr	r2, [r4, #16]
 801c2ce:	bf0c      	ite	eq
 801c2d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c2d4:	2500      	movne	r5, #0
 801c2d6:	4293      	cmp	r3, r2
 801c2d8:	bfc4      	itt	gt
 801c2da:	1a9b      	subgt	r3, r3, r2
 801c2dc:	18ed      	addgt	r5, r5, r3
 801c2de:	2600      	movs	r6, #0
 801c2e0:	341a      	adds	r4, #26
 801c2e2:	42b5      	cmp	r5, r6
 801c2e4:	d11a      	bne.n	801c31c <_printf_common+0xc8>
 801c2e6:	2000      	movs	r0, #0
 801c2e8:	e008      	b.n	801c2fc <_printf_common+0xa8>
 801c2ea:	2301      	movs	r3, #1
 801c2ec:	4652      	mov	r2, sl
 801c2ee:	4649      	mov	r1, r9
 801c2f0:	4638      	mov	r0, r7
 801c2f2:	47c0      	blx	r8
 801c2f4:	3001      	adds	r0, #1
 801c2f6:	d103      	bne.n	801c300 <_printf_common+0xac>
 801c2f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c2fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c300:	3501      	adds	r5, #1
 801c302:	e7c6      	b.n	801c292 <_printf_common+0x3e>
 801c304:	18e1      	adds	r1, r4, r3
 801c306:	1c5a      	adds	r2, r3, #1
 801c308:	2030      	movs	r0, #48	; 0x30
 801c30a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801c30e:	4422      	add	r2, r4
 801c310:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801c314:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801c318:	3302      	adds	r3, #2
 801c31a:	e7c7      	b.n	801c2ac <_printf_common+0x58>
 801c31c:	2301      	movs	r3, #1
 801c31e:	4622      	mov	r2, r4
 801c320:	4649      	mov	r1, r9
 801c322:	4638      	mov	r0, r7
 801c324:	47c0      	blx	r8
 801c326:	3001      	adds	r0, #1
 801c328:	d0e6      	beq.n	801c2f8 <_printf_common+0xa4>
 801c32a:	3601      	adds	r6, #1
 801c32c:	e7d9      	b.n	801c2e2 <_printf_common+0x8e>
	...

0801c330 <_printf_i>:
 801c330:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c334:	7e0f      	ldrb	r7, [r1, #24]
 801c336:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801c338:	2f78      	cmp	r7, #120	; 0x78
 801c33a:	4691      	mov	r9, r2
 801c33c:	4680      	mov	r8, r0
 801c33e:	460c      	mov	r4, r1
 801c340:	469a      	mov	sl, r3
 801c342:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801c346:	d807      	bhi.n	801c358 <_printf_i+0x28>
 801c348:	2f62      	cmp	r7, #98	; 0x62
 801c34a:	d80a      	bhi.n	801c362 <_printf_i+0x32>
 801c34c:	2f00      	cmp	r7, #0
 801c34e:	f000 80d8 	beq.w	801c502 <_printf_i+0x1d2>
 801c352:	2f58      	cmp	r7, #88	; 0x58
 801c354:	f000 80a3 	beq.w	801c49e <_printf_i+0x16e>
 801c358:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801c35c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801c360:	e03a      	b.n	801c3d8 <_printf_i+0xa8>
 801c362:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801c366:	2b15      	cmp	r3, #21
 801c368:	d8f6      	bhi.n	801c358 <_printf_i+0x28>
 801c36a:	a101      	add	r1, pc, #4	; (adr r1, 801c370 <_printf_i+0x40>)
 801c36c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801c370:	0801c3c9 	.word	0x0801c3c9
 801c374:	0801c3dd 	.word	0x0801c3dd
 801c378:	0801c359 	.word	0x0801c359
 801c37c:	0801c359 	.word	0x0801c359
 801c380:	0801c359 	.word	0x0801c359
 801c384:	0801c359 	.word	0x0801c359
 801c388:	0801c3dd 	.word	0x0801c3dd
 801c38c:	0801c359 	.word	0x0801c359
 801c390:	0801c359 	.word	0x0801c359
 801c394:	0801c359 	.word	0x0801c359
 801c398:	0801c359 	.word	0x0801c359
 801c39c:	0801c4e9 	.word	0x0801c4e9
 801c3a0:	0801c40d 	.word	0x0801c40d
 801c3a4:	0801c4cb 	.word	0x0801c4cb
 801c3a8:	0801c359 	.word	0x0801c359
 801c3ac:	0801c359 	.word	0x0801c359
 801c3b0:	0801c50b 	.word	0x0801c50b
 801c3b4:	0801c359 	.word	0x0801c359
 801c3b8:	0801c40d 	.word	0x0801c40d
 801c3bc:	0801c359 	.word	0x0801c359
 801c3c0:	0801c359 	.word	0x0801c359
 801c3c4:	0801c4d3 	.word	0x0801c4d3
 801c3c8:	682b      	ldr	r3, [r5, #0]
 801c3ca:	1d1a      	adds	r2, r3, #4
 801c3cc:	681b      	ldr	r3, [r3, #0]
 801c3ce:	602a      	str	r2, [r5, #0]
 801c3d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801c3d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801c3d8:	2301      	movs	r3, #1
 801c3da:	e0a3      	b.n	801c524 <_printf_i+0x1f4>
 801c3dc:	6820      	ldr	r0, [r4, #0]
 801c3de:	6829      	ldr	r1, [r5, #0]
 801c3e0:	0606      	lsls	r6, r0, #24
 801c3e2:	f101 0304 	add.w	r3, r1, #4
 801c3e6:	d50a      	bpl.n	801c3fe <_printf_i+0xce>
 801c3e8:	680e      	ldr	r6, [r1, #0]
 801c3ea:	602b      	str	r3, [r5, #0]
 801c3ec:	2e00      	cmp	r6, #0
 801c3ee:	da03      	bge.n	801c3f8 <_printf_i+0xc8>
 801c3f0:	232d      	movs	r3, #45	; 0x2d
 801c3f2:	4276      	negs	r6, r6
 801c3f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c3f8:	485e      	ldr	r0, [pc, #376]	; (801c574 <_printf_i+0x244>)
 801c3fa:	230a      	movs	r3, #10
 801c3fc:	e019      	b.n	801c432 <_printf_i+0x102>
 801c3fe:	680e      	ldr	r6, [r1, #0]
 801c400:	602b      	str	r3, [r5, #0]
 801c402:	f010 0f40 	tst.w	r0, #64	; 0x40
 801c406:	bf18      	it	ne
 801c408:	b236      	sxthne	r6, r6
 801c40a:	e7ef      	b.n	801c3ec <_printf_i+0xbc>
 801c40c:	682b      	ldr	r3, [r5, #0]
 801c40e:	6820      	ldr	r0, [r4, #0]
 801c410:	1d19      	adds	r1, r3, #4
 801c412:	6029      	str	r1, [r5, #0]
 801c414:	0601      	lsls	r1, r0, #24
 801c416:	d501      	bpl.n	801c41c <_printf_i+0xec>
 801c418:	681e      	ldr	r6, [r3, #0]
 801c41a:	e002      	b.n	801c422 <_printf_i+0xf2>
 801c41c:	0646      	lsls	r6, r0, #25
 801c41e:	d5fb      	bpl.n	801c418 <_printf_i+0xe8>
 801c420:	881e      	ldrh	r6, [r3, #0]
 801c422:	4854      	ldr	r0, [pc, #336]	; (801c574 <_printf_i+0x244>)
 801c424:	2f6f      	cmp	r7, #111	; 0x6f
 801c426:	bf0c      	ite	eq
 801c428:	2308      	moveq	r3, #8
 801c42a:	230a      	movne	r3, #10
 801c42c:	2100      	movs	r1, #0
 801c42e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801c432:	6865      	ldr	r5, [r4, #4]
 801c434:	60a5      	str	r5, [r4, #8]
 801c436:	2d00      	cmp	r5, #0
 801c438:	bfa2      	ittt	ge
 801c43a:	6821      	ldrge	r1, [r4, #0]
 801c43c:	f021 0104 	bicge.w	r1, r1, #4
 801c440:	6021      	strge	r1, [r4, #0]
 801c442:	b90e      	cbnz	r6, 801c448 <_printf_i+0x118>
 801c444:	2d00      	cmp	r5, #0
 801c446:	d04d      	beq.n	801c4e4 <_printf_i+0x1b4>
 801c448:	4615      	mov	r5, r2
 801c44a:	fbb6 f1f3 	udiv	r1, r6, r3
 801c44e:	fb03 6711 	mls	r7, r3, r1, r6
 801c452:	5dc7      	ldrb	r7, [r0, r7]
 801c454:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801c458:	4637      	mov	r7, r6
 801c45a:	42bb      	cmp	r3, r7
 801c45c:	460e      	mov	r6, r1
 801c45e:	d9f4      	bls.n	801c44a <_printf_i+0x11a>
 801c460:	2b08      	cmp	r3, #8
 801c462:	d10b      	bne.n	801c47c <_printf_i+0x14c>
 801c464:	6823      	ldr	r3, [r4, #0]
 801c466:	07de      	lsls	r6, r3, #31
 801c468:	d508      	bpl.n	801c47c <_printf_i+0x14c>
 801c46a:	6923      	ldr	r3, [r4, #16]
 801c46c:	6861      	ldr	r1, [r4, #4]
 801c46e:	4299      	cmp	r1, r3
 801c470:	bfde      	ittt	le
 801c472:	2330      	movle	r3, #48	; 0x30
 801c474:	f805 3c01 	strble.w	r3, [r5, #-1]
 801c478:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801c47c:	1b52      	subs	r2, r2, r5
 801c47e:	6122      	str	r2, [r4, #16]
 801c480:	f8cd a000 	str.w	sl, [sp]
 801c484:	464b      	mov	r3, r9
 801c486:	aa03      	add	r2, sp, #12
 801c488:	4621      	mov	r1, r4
 801c48a:	4640      	mov	r0, r8
 801c48c:	f7ff fee2 	bl	801c254 <_printf_common>
 801c490:	3001      	adds	r0, #1
 801c492:	d14c      	bne.n	801c52e <_printf_i+0x1fe>
 801c494:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c498:	b004      	add	sp, #16
 801c49a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c49e:	4835      	ldr	r0, [pc, #212]	; (801c574 <_printf_i+0x244>)
 801c4a0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801c4a4:	6829      	ldr	r1, [r5, #0]
 801c4a6:	6823      	ldr	r3, [r4, #0]
 801c4a8:	f851 6b04 	ldr.w	r6, [r1], #4
 801c4ac:	6029      	str	r1, [r5, #0]
 801c4ae:	061d      	lsls	r5, r3, #24
 801c4b0:	d514      	bpl.n	801c4dc <_printf_i+0x1ac>
 801c4b2:	07df      	lsls	r7, r3, #31
 801c4b4:	bf44      	itt	mi
 801c4b6:	f043 0320 	orrmi.w	r3, r3, #32
 801c4ba:	6023      	strmi	r3, [r4, #0]
 801c4bc:	b91e      	cbnz	r6, 801c4c6 <_printf_i+0x196>
 801c4be:	6823      	ldr	r3, [r4, #0]
 801c4c0:	f023 0320 	bic.w	r3, r3, #32
 801c4c4:	6023      	str	r3, [r4, #0]
 801c4c6:	2310      	movs	r3, #16
 801c4c8:	e7b0      	b.n	801c42c <_printf_i+0xfc>
 801c4ca:	6823      	ldr	r3, [r4, #0]
 801c4cc:	f043 0320 	orr.w	r3, r3, #32
 801c4d0:	6023      	str	r3, [r4, #0]
 801c4d2:	2378      	movs	r3, #120	; 0x78
 801c4d4:	4828      	ldr	r0, [pc, #160]	; (801c578 <_printf_i+0x248>)
 801c4d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801c4da:	e7e3      	b.n	801c4a4 <_printf_i+0x174>
 801c4dc:	0659      	lsls	r1, r3, #25
 801c4de:	bf48      	it	mi
 801c4e0:	b2b6      	uxthmi	r6, r6
 801c4e2:	e7e6      	b.n	801c4b2 <_printf_i+0x182>
 801c4e4:	4615      	mov	r5, r2
 801c4e6:	e7bb      	b.n	801c460 <_printf_i+0x130>
 801c4e8:	682b      	ldr	r3, [r5, #0]
 801c4ea:	6826      	ldr	r6, [r4, #0]
 801c4ec:	6961      	ldr	r1, [r4, #20]
 801c4ee:	1d18      	adds	r0, r3, #4
 801c4f0:	6028      	str	r0, [r5, #0]
 801c4f2:	0635      	lsls	r5, r6, #24
 801c4f4:	681b      	ldr	r3, [r3, #0]
 801c4f6:	d501      	bpl.n	801c4fc <_printf_i+0x1cc>
 801c4f8:	6019      	str	r1, [r3, #0]
 801c4fa:	e002      	b.n	801c502 <_printf_i+0x1d2>
 801c4fc:	0670      	lsls	r0, r6, #25
 801c4fe:	d5fb      	bpl.n	801c4f8 <_printf_i+0x1c8>
 801c500:	8019      	strh	r1, [r3, #0]
 801c502:	2300      	movs	r3, #0
 801c504:	6123      	str	r3, [r4, #16]
 801c506:	4615      	mov	r5, r2
 801c508:	e7ba      	b.n	801c480 <_printf_i+0x150>
 801c50a:	682b      	ldr	r3, [r5, #0]
 801c50c:	1d1a      	adds	r2, r3, #4
 801c50e:	602a      	str	r2, [r5, #0]
 801c510:	681d      	ldr	r5, [r3, #0]
 801c512:	6862      	ldr	r2, [r4, #4]
 801c514:	2100      	movs	r1, #0
 801c516:	4628      	mov	r0, r5
 801c518:	f7e3 fe72 	bl	8000200 <memchr>
 801c51c:	b108      	cbz	r0, 801c522 <_printf_i+0x1f2>
 801c51e:	1b40      	subs	r0, r0, r5
 801c520:	6060      	str	r0, [r4, #4]
 801c522:	6863      	ldr	r3, [r4, #4]
 801c524:	6123      	str	r3, [r4, #16]
 801c526:	2300      	movs	r3, #0
 801c528:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c52c:	e7a8      	b.n	801c480 <_printf_i+0x150>
 801c52e:	6923      	ldr	r3, [r4, #16]
 801c530:	462a      	mov	r2, r5
 801c532:	4649      	mov	r1, r9
 801c534:	4640      	mov	r0, r8
 801c536:	47d0      	blx	sl
 801c538:	3001      	adds	r0, #1
 801c53a:	d0ab      	beq.n	801c494 <_printf_i+0x164>
 801c53c:	6823      	ldr	r3, [r4, #0]
 801c53e:	079b      	lsls	r3, r3, #30
 801c540:	d413      	bmi.n	801c56a <_printf_i+0x23a>
 801c542:	68e0      	ldr	r0, [r4, #12]
 801c544:	9b03      	ldr	r3, [sp, #12]
 801c546:	4298      	cmp	r0, r3
 801c548:	bfb8      	it	lt
 801c54a:	4618      	movlt	r0, r3
 801c54c:	e7a4      	b.n	801c498 <_printf_i+0x168>
 801c54e:	2301      	movs	r3, #1
 801c550:	4632      	mov	r2, r6
 801c552:	4649      	mov	r1, r9
 801c554:	4640      	mov	r0, r8
 801c556:	47d0      	blx	sl
 801c558:	3001      	adds	r0, #1
 801c55a:	d09b      	beq.n	801c494 <_printf_i+0x164>
 801c55c:	3501      	adds	r5, #1
 801c55e:	68e3      	ldr	r3, [r4, #12]
 801c560:	9903      	ldr	r1, [sp, #12]
 801c562:	1a5b      	subs	r3, r3, r1
 801c564:	42ab      	cmp	r3, r5
 801c566:	dcf2      	bgt.n	801c54e <_printf_i+0x21e>
 801c568:	e7eb      	b.n	801c542 <_printf_i+0x212>
 801c56a:	2500      	movs	r5, #0
 801c56c:	f104 0619 	add.w	r6, r4, #25
 801c570:	e7f5      	b.n	801c55e <_printf_i+0x22e>
 801c572:	bf00      	nop
 801c574:	0801da7b 	.word	0x0801da7b
 801c578:	0801da8c 	.word	0x0801da8c

0801c57c <_read_r>:
 801c57c:	b538      	push	{r3, r4, r5, lr}
 801c57e:	4d07      	ldr	r5, [pc, #28]	; (801c59c <_read_r+0x20>)
 801c580:	4604      	mov	r4, r0
 801c582:	4608      	mov	r0, r1
 801c584:	4611      	mov	r1, r2
 801c586:	2200      	movs	r2, #0
 801c588:	602a      	str	r2, [r5, #0]
 801c58a:	461a      	mov	r2, r3
 801c58c:	f7e5 ff90 	bl	80024b0 <_read>
 801c590:	1c43      	adds	r3, r0, #1
 801c592:	d102      	bne.n	801c59a <_read_r+0x1e>
 801c594:	682b      	ldr	r3, [r5, #0]
 801c596:	b103      	cbz	r3, 801c59a <_read_r+0x1e>
 801c598:	6023      	str	r3, [r4, #0]
 801c59a:	bd38      	pop	{r3, r4, r5, pc}
 801c59c:	200162fc 	.word	0x200162fc

0801c5a0 <abort>:
 801c5a0:	b508      	push	{r3, lr}
 801c5a2:	2006      	movs	r0, #6
 801c5a4:	f000 f870 	bl	801c688 <raise>
 801c5a8:	2001      	movs	r0, #1
 801c5aa:	f7e5 ff77 	bl	800249c <_exit>
	...

0801c5b0 <_fstat_r>:
 801c5b0:	b538      	push	{r3, r4, r5, lr}
 801c5b2:	4d07      	ldr	r5, [pc, #28]	; (801c5d0 <_fstat_r+0x20>)
 801c5b4:	2300      	movs	r3, #0
 801c5b6:	4604      	mov	r4, r0
 801c5b8:	4608      	mov	r0, r1
 801c5ba:	4611      	mov	r1, r2
 801c5bc:	602b      	str	r3, [r5, #0]
 801c5be:	f7e5 fff3 	bl	80025a8 <_fstat>
 801c5c2:	1c43      	adds	r3, r0, #1
 801c5c4:	d102      	bne.n	801c5cc <_fstat_r+0x1c>
 801c5c6:	682b      	ldr	r3, [r5, #0]
 801c5c8:	b103      	cbz	r3, 801c5cc <_fstat_r+0x1c>
 801c5ca:	6023      	str	r3, [r4, #0]
 801c5cc:	bd38      	pop	{r3, r4, r5, pc}
 801c5ce:	bf00      	nop
 801c5d0:	200162fc 	.word	0x200162fc

0801c5d4 <_isatty_r>:
 801c5d4:	b538      	push	{r3, r4, r5, lr}
 801c5d6:	4d06      	ldr	r5, [pc, #24]	; (801c5f0 <_isatty_r+0x1c>)
 801c5d8:	2300      	movs	r3, #0
 801c5da:	4604      	mov	r4, r0
 801c5dc:	4608      	mov	r0, r1
 801c5de:	602b      	str	r3, [r5, #0]
 801c5e0:	f7e5 fff2 	bl	80025c8 <_isatty>
 801c5e4:	1c43      	adds	r3, r0, #1
 801c5e6:	d102      	bne.n	801c5ee <_isatty_r+0x1a>
 801c5e8:	682b      	ldr	r3, [r5, #0]
 801c5ea:	b103      	cbz	r3, 801c5ee <_isatty_r+0x1a>
 801c5ec:	6023      	str	r3, [r4, #0]
 801c5ee:	bd38      	pop	{r3, r4, r5, pc}
 801c5f0:	200162fc 	.word	0x200162fc

0801c5f4 <memmove>:
 801c5f4:	4288      	cmp	r0, r1
 801c5f6:	b510      	push	{r4, lr}
 801c5f8:	eb01 0402 	add.w	r4, r1, r2
 801c5fc:	d902      	bls.n	801c604 <memmove+0x10>
 801c5fe:	4284      	cmp	r4, r0
 801c600:	4623      	mov	r3, r4
 801c602:	d807      	bhi.n	801c614 <memmove+0x20>
 801c604:	1e43      	subs	r3, r0, #1
 801c606:	42a1      	cmp	r1, r4
 801c608:	d008      	beq.n	801c61c <memmove+0x28>
 801c60a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c60e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c612:	e7f8      	b.n	801c606 <memmove+0x12>
 801c614:	4402      	add	r2, r0
 801c616:	4601      	mov	r1, r0
 801c618:	428a      	cmp	r2, r1
 801c61a:	d100      	bne.n	801c61e <memmove+0x2a>
 801c61c:	bd10      	pop	{r4, pc}
 801c61e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c622:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c626:	e7f7      	b.n	801c618 <memmove+0x24>

0801c628 <_malloc_usable_size_r>:
 801c628:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c62c:	1f18      	subs	r0, r3, #4
 801c62e:	2b00      	cmp	r3, #0
 801c630:	bfbc      	itt	lt
 801c632:	580b      	ldrlt	r3, [r1, r0]
 801c634:	18c0      	addlt	r0, r0, r3
 801c636:	4770      	bx	lr

0801c638 <_raise_r>:
 801c638:	291f      	cmp	r1, #31
 801c63a:	b538      	push	{r3, r4, r5, lr}
 801c63c:	4604      	mov	r4, r0
 801c63e:	460d      	mov	r5, r1
 801c640:	d904      	bls.n	801c64c <_raise_r+0x14>
 801c642:	2316      	movs	r3, #22
 801c644:	6003      	str	r3, [r0, #0]
 801c646:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c64a:	bd38      	pop	{r3, r4, r5, pc}
 801c64c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801c64e:	b112      	cbz	r2, 801c656 <_raise_r+0x1e>
 801c650:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c654:	b94b      	cbnz	r3, 801c66a <_raise_r+0x32>
 801c656:	4620      	mov	r0, r4
 801c658:	f000 f830 	bl	801c6bc <_getpid_r>
 801c65c:	462a      	mov	r2, r5
 801c65e:	4601      	mov	r1, r0
 801c660:	4620      	mov	r0, r4
 801c662:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c666:	f000 b817 	b.w	801c698 <_kill_r>
 801c66a:	2b01      	cmp	r3, #1
 801c66c:	d00a      	beq.n	801c684 <_raise_r+0x4c>
 801c66e:	1c59      	adds	r1, r3, #1
 801c670:	d103      	bne.n	801c67a <_raise_r+0x42>
 801c672:	2316      	movs	r3, #22
 801c674:	6003      	str	r3, [r0, #0]
 801c676:	2001      	movs	r0, #1
 801c678:	e7e7      	b.n	801c64a <_raise_r+0x12>
 801c67a:	2400      	movs	r4, #0
 801c67c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801c680:	4628      	mov	r0, r5
 801c682:	4798      	blx	r3
 801c684:	2000      	movs	r0, #0
 801c686:	e7e0      	b.n	801c64a <_raise_r+0x12>

0801c688 <raise>:
 801c688:	4b02      	ldr	r3, [pc, #8]	; (801c694 <raise+0xc>)
 801c68a:	4601      	mov	r1, r0
 801c68c:	6818      	ldr	r0, [r3, #0]
 801c68e:	f7ff bfd3 	b.w	801c638 <_raise_r>
 801c692:	bf00      	nop
 801c694:	200009bc 	.word	0x200009bc

0801c698 <_kill_r>:
 801c698:	b538      	push	{r3, r4, r5, lr}
 801c69a:	4d07      	ldr	r5, [pc, #28]	; (801c6b8 <_kill_r+0x20>)
 801c69c:	2300      	movs	r3, #0
 801c69e:	4604      	mov	r4, r0
 801c6a0:	4608      	mov	r0, r1
 801c6a2:	4611      	mov	r1, r2
 801c6a4:	602b      	str	r3, [r5, #0]
 801c6a6:	f7e5 fee9 	bl	800247c <_kill>
 801c6aa:	1c43      	adds	r3, r0, #1
 801c6ac:	d102      	bne.n	801c6b4 <_kill_r+0x1c>
 801c6ae:	682b      	ldr	r3, [r5, #0]
 801c6b0:	b103      	cbz	r3, 801c6b4 <_kill_r+0x1c>
 801c6b2:	6023      	str	r3, [r4, #0]
 801c6b4:	bd38      	pop	{r3, r4, r5, pc}
 801c6b6:	bf00      	nop
 801c6b8:	200162fc 	.word	0x200162fc

0801c6bc <_getpid_r>:
 801c6bc:	f7e5 bed6 	b.w	800246c <_getpid>

0801c6c0 <_init>:
 801c6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c6c2:	bf00      	nop
 801c6c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c6c6:	bc08      	pop	{r3}
 801c6c8:	469e      	mov	lr, r3
 801c6ca:	4770      	bx	lr

0801c6cc <_fini>:
 801c6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c6ce:	bf00      	nop
 801c6d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c6d2:	bc08      	pop	{r3}
 801c6d4:	469e      	mov	lr, r3
 801c6d6:	4770      	bx	lr
