Analysis & Synthesis report for adc_max
Wed May 29 16:03:33 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 11. State Machine - |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 20. Source assignments for adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 21. Source assignments for adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|dpram_bi41:FIFOram|altsyncram_1al1:altsyncram1
 22. Source assignments for adc_qsys:u0|adc_qsys_altpll_0:altpll_0
 23. Source assignments for adc_qsys:u0|adc_qsys_altpll_0:altpll_0|adc_qsys_altpll_0_stdsync_sv6:stdsync2|adc_qsys_altpll_0_dffpipe_l2c:dffpipe3
 24. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. Parameter Settings for User Entity Instance: sevenSegArray:sevenSegArray_vhd
 29. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0
 30. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal
 31. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 32. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 33. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 34. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 35. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 36. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 37. Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 38. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller
 39. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001
 42. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 43. Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 45. Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod0
 46. Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0
 47. Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1
 48. Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1
 49. Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod2
 50. Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div2
 51. Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod3
 52. Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div3
 53. Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod4
 54. Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div4
 55. Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod5
 56. scfifo Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller_001"
 58. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 59. Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller"
 60. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_0:altpll_0|adc_qsys_altpll_0_altpll_5b92:sd1"
 61. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_0:altpll_0"
 62. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 63. Port Connectivity Checks: "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal"
 64. Port Connectivity Checks: "adc_qsys:u0"
 65. Port Connectivity Checks: "display_dec:\hex_gen:5:hex_dec"
 66. Port Connectivity Checks: "display_dec:\hex_gen:4:hex_dec"
 67. Port Connectivity Checks: "display_dec:\hex_gen:3:hex_dec"
 68. Port Connectivity Checks: "display_dec:\hex_gen:2:hex_dec"
 69. Port Connectivity Checks: "display_dec:\hex_gen:1:hex_dec"
 70. Port Connectivity Checks: "display_dec:\hex_gen:0:hex_dec"
 71. Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:0:sevenSegROM_vhd"
 72. Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:1:sevenSegROM_vhd"
 73. Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:2:sevenSegROM_vhd"
 74. Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:3:sevenSegROM_vhd"
 75. Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:4:sevenSegROM_vhd"
 76. Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:5:sevenSegROM_vhd"
 77. Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd"
 78. Post-Synthesis Netlist Statistics for Top Partition
 79. Elapsed Time Per Partition
 80. Analysis & Synthesis Messages
 81. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 29 16:03:33 2019      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; adc_max                                    ;
; Top-level Entity Name              ; adc_max                                    ;
; Family                             ; MAX 10                                     ;
; Total logic elements               ; 1,767                                      ;
;     Total combinational functions  ; 1,720                                      ;
;     Dedicated logic registers      ; 171                                        ;
; Total registers                    ; 171                                        ;
; Total pins                         ; 149                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 768                                        ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
; UFM blocks                         ; 0                                          ;
; ADC blocks                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; adc_max            ; adc_max            ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library  ;
+---------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+----------+
; adc_max.vhd                                                                                 ; yes             ; User VHDL File               ; /home/lucas/vhdl/adc_max/adc_max.vhd                                                        ;          ;
; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/adc_qsys.v                                          ; yes             ; Auto-Found Verilog HDL File  ; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/adc_qsys.v                                          ; adc_qsys ;
; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_adc_0.v                         ; yes             ; Auto-Found Verilog HDL File  ; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_adc_0.v                         ; adc_qsys ;
; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v                      ; yes             ; Auto-Found Verilog HDL File  ; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v                      ; adc_qsys ;
; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control.v             ; yes             ; Auto-Found Verilog HDL File  ; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control.v             ; adc_qsys ;
; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; Auto-Found Verilog HDL File  ; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v   ; adc_qsys ;
; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v         ; yes             ; Auto-Found Verilog HDL File  ; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v         ; adc_qsys ;
; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_controller.v                ; yes             ; Auto-Found Verilog HDL File  ; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_controller.v                ; adc_qsys ;
; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_synchronizer.v              ; yes             ; Auto-Found Verilog HDL File  ; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/altera_reset_synchronizer.v              ; adc_qsys ;
; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; Auto-Found Verilog HDL File  ; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v          ; adc_qsys ;
; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; Auto-Found Verilog HDL File  ; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; adc_qsys ;
; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; Auto-Found Verilog HDL File  ; /home/lucas/vhdl/adc_max/db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; adc_qsys ;
; sevenSegArray.vhd                                                                           ; yes             ; Auto-Found VHDL File         ; /home/lucas/vhdl/adc_max/sevenSegArray.vhd                                                  ;          ;
; hex2dig.vhd                                                                                 ; yes             ; Auto-Found VHDL File         ; /home/lucas/vhdl/adc_max/hex2dig.vhd                                                        ;          ;
; sevenSegROM.vhd                                                                             ; yes             ; Auto-Found VHDL File         ; /home/lucas/vhdl/adc_max/sevenSegROM.vhd                                                    ;          ;
; display_dec.vhd                                                                             ; yes             ; Auto-Found VHDL File         ; /home/lucas/vhdl/adc_max/display_dec.vhd                                                    ;          ;
; altera_std_synchronizer.v                                                                   ; yes             ; Megafunction                 ; /home/lucas/ssd2/Altera/quartus/libraries/megafunctions/altera_std_synchronizer.v           ;          ;
; scfifo.tdf                                                                                  ; yes             ; Megafunction                 ; /home/lucas/ssd2/Altera/quartus/libraries/megafunctions/scfifo.tdf                          ;          ;
; a_regfifo.inc                                                                               ; yes             ; Megafunction                 ; /home/lucas/ssd2/Altera/quartus/libraries/megafunctions/a_regfifo.inc                       ;          ;
; a_dpfifo.inc                                                                                ; yes             ; Megafunction                 ; /home/lucas/ssd2/Altera/quartus/libraries/megafunctions/a_dpfifo.inc                        ;          ;
; a_i2fifo.inc                                                                                ; yes             ; Megafunction                 ; /home/lucas/ssd2/Altera/quartus/libraries/megafunctions/a_i2fifo.inc                        ;          ;
; a_fffifo.inc                                                                                ; yes             ; Megafunction                 ; /home/lucas/ssd2/Altera/quartus/libraries/megafunctions/a_fffifo.inc                        ;          ;
; a_f2fifo.inc                                                                                ; yes             ; Megafunction                 ; /home/lucas/ssd2/Altera/quartus/libraries/megafunctions/a_f2fifo.inc                        ;          ;
; aglobal150.inc                                                                              ; yes             ; Megafunction                 ; /home/lucas/ssd2/Altera/quartus/libraries/megafunctions/aglobal150.inc                      ;          ;
; db/scfifo_es61.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/scfifo_es61.tdf                                                 ;          ;
; db/a_dpfifo_0k61.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/a_dpfifo_0k61.tdf                                               ;          ;
; db/a_fefifo_c6e.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/a_fefifo_c6e.tdf                                                ;          ;
; db/cntr_337.tdf                                                                             ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/cntr_337.tdf                                                    ;          ;
; db/dpram_bi41.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/dpram_bi41.tdf                                                  ;          ;
; db/altsyncram_1al1.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/altsyncram_1al1.tdf                                             ;          ;
; db/cntr_n2b.tdf                                                                             ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/cntr_n2b.tdf                                                    ;          ;
; lpm_divide.tdf                                                                              ; yes             ; Megafunction                 ; /home/lucas/ssd2/Altera/quartus/libraries/megafunctions/lpm_divide.tdf                      ;          ;
; abs_divider.inc                                                                             ; yes             ; Megafunction                 ; /home/lucas/ssd2/Altera/quartus/libraries/megafunctions/abs_divider.inc                     ;          ;
; sign_div_unsign.inc                                                                         ; yes             ; Megafunction                 ; /home/lucas/ssd2/Altera/quartus/libraries/megafunctions/sign_div_unsign.inc                 ;          ;
; db/lpm_divide_mtl.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/lpm_divide_mtl.tdf                                              ;          ;
; db/sign_div_unsign_olh.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/sign_div_unsign_olh.tdf                                         ;          ;
; db/alt_u_div_qhe.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/alt_u_div_qhe.tdf                                               ;          ;
; db/add_sub_t3c.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/add_sub_t3c.tdf                                                 ;          ;
; db/add_sub_u3c.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/add_sub_u3c.tdf                                                 ;          ;
; db/lpm_divide_8nl.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/lpm_divide_8nl.tdf                                              ;          ;
; db/sign_div_unsign_7nh.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/sign_div_unsign_7nh.tdf                                         ;          ;
; db/alt_u_div_oke.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/alt_u_div_oke.tdf                                               ;          ;
; db/lpm_divide_ltl.tdf                                                                       ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/lpm_divide_ltl.tdf                                              ;          ;
; db/sign_div_unsign_nlh.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/sign_div_unsign_nlh.tdf                                         ;          ;
; db/alt_u_div_ohe.tdf                                                                        ; yes             ; Auto-Generated Megafunction  ; /home/lucas/vhdl/adc_max/db/alt_u_div_ohe.tdf                                               ;          ;
+---------------------------------------------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,767                                                                                     ;
;                                             ;                                                                                           ;
; Total combinational functions               ; 1720                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                           ;
;     -- 4 input functions                    ; 404                                                                                       ;
;     -- 3 input functions                    ; 529                                                                                       ;
;     -- <=2 input functions                  ; 787                                                                                       ;
;                                             ;                                                                                           ;
; Logic elements by mode                      ;                                                                                           ;
;     -- normal mode                          ; 1127                                                                                      ;
;     -- arithmetic mode                      ; 593                                                                                       ;
;                                             ;                                                                                           ;
; Total registers                             ; 171                                                                                       ;
;     -- Dedicated logic registers            ; 171                                                                                       ;
;     -- I/O registers                        ; 0                                                                                         ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 149                                                                                       ;
; Total memory bits                           ; 768                                                                                       ;
;                                             ;                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; adc_qsys:u0|adc_qsys_altpll_0:altpll_0|adc_qsys_altpll_0_altpll_5b92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 149                                                                                       ;
; Total fan-out                               ; 5568                                                                                      ;
; Average fan-out                             ; 2.49                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |adc_max                                                                  ; 1720 (14)         ; 171 (12)     ; 768         ; 0          ; 0            ; 0       ; 0         ; 149  ; 0            ; 0          ; |adc_max                                                                                                                                                                                                                                                                                                    ; work         ;
;    |adc_qsys:u0|                                                          ; 203 (0)           ; 121 (0)      ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0                                                                                                                                                                                                                                                                                        ; adc_qsys     ;
;       |adc_qsys_adc_0:adc_0|                                              ; 203 (0)           ; 118 (0)      ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0                                                                                                                                                                                                                                                                   ; adc_qsys     ;
;          |altera_modular_adc_control:control_internal|                    ; 203 (0)           ; 118 (0)      ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                       ; adc_qsys     ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                ; 192 (156)         ; 118 (94)     ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                          ; adc_qsys     ;
;                |altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|        ; 36 (0)            ; 20 (0)       ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo                                                                                                                        ; adc_qsys     ;
;                   |scfifo:scfifo_component|                               ; 36 (0)            ; 20 (0)       ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component                                                                                                ; work         ;
;                      |scfifo_es61:auto_generated|                         ; 36 (0)            ; 20 (0)       ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated                                                                     ; work         ;
;                         |a_dpfifo_0k61:dpfifo|                            ; 36 (8)            ; 20 (0)       ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo                                                ; work         ;
;                            |a_fefifo_c6e:fifo_state|                      ; 15 (8)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|a_fefifo_c6e:fifo_state                        ; work         ;
;                               |cntr_337:count_usedw|                      ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw   ; work         ;
;                            |cntr_n2b:rd_ptr_count|                        ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|cntr_n2b:rd_ptr_count                          ; work         ;
;                            |cntr_n2b:wr_ptr|                              ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|cntr_n2b:wr_ptr                                ; work         ;
;                            |dpram_bi41:FIFOram|                           ; 0 (0)             ; 0 (0)        ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|dpram_bi41:FIFOram                             ; work         ;
;                               |altsyncram_1al1:altsyncram1|               ; 0 (0)             ; 0 (0)        ; 768         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|dpram_bi41:FIFOram|altsyncram_1al1:altsyncram1 ; work         ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer                                                                                                                           ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                               ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 11 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                             ; adc_qsys     ;
;                |chsel_code_converter_sw_to_hw:decoder|                    ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                                                                                                                                       ; adc_qsys     ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                    ; adc_qsys     ;
;       |adc_qsys_altpll_0:altpll_0|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                             ; adc_qsys     ;
;          |adc_qsys_altpll_0_altpll_5b92:sd1|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|adc_qsys_altpll_0:altpll_0|adc_qsys_altpll_0_altpll_5b92:sd1                                                                                                                                                                                                                           ; adc_qsys     ;
;       |altera_reset_controller:rst_controller|                            ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                 ; adc_qsys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                      ; adc_qsys     ;
;    |lpm_divide:Div0|                                                      ; 132 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|lpm_divide:Div0                                                                                                                                                                                                                                                                                    ; work         ;
;       |lpm_divide_mtl:auto_generated|                                     ; 132 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|lpm_divide:Div0|lpm_divide_mtl:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;          |sign_div_unsign_olh:divider|                                    ; 132 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|lpm_divide:Div0|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                          ; work         ;
;             |alt_u_div_qhe:divider|                                       ; 132 (132)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|lpm_divide:Div0|lpm_divide_mtl:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider                                                                                                                                                                                                    ; work         ;
;    |sevenSegArray:sevenSegArray_vhd|                                      ; 1371 (0)          ; 38 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd                                                                                                                                                                                                                                                                    ; work         ;
;       |hex2dig:hex2dig_vhd|                                               ; 1311 (22)         ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd                                                                                                                                                                                                                                                ; work         ;
;          |lpm_divide:Div0|                                                ; 131 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0                                                                                                                                                                                                                                ; work         ;
;             |lpm_divide_ltl:auto_generated|                               ; 131 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated                                                                                                                                                                                                  ; work         ;
;                |sign_div_unsign_nlh:divider|                              ; 131 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                      ; work         ;
;                   |alt_u_div_ohe:divider|                                 ; 131 (131)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                ; work         ;
;          |lpm_divide:Div1|                                                ; 89 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1                                                                                                                                                                                                                                ; work         ;
;             |lpm_divide_ltl:auto_generated|                               ; 89 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1|lpm_divide_ltl:auto_generated                                                                                                                                                                                                  ; work         ;
;                |sign_div_unsign_nlh:divider|                              ; 89 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                      ; work         ;
;                   |alt_u_div_ohe:divider|                                 ; 89 (89)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                ; work         ;
;          |lpm_divide:Div2|                                                ; 47 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div2                                                                                                                                                                                                                                ; work         ;
;             |lpm_divide_ltl:auto_generated|                               ; 47 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div2|lpm_divide_ltl:auto_generated                                                                                                                                                                                                  ; work         ;
;                |sign_div_unsign_nlh:divider|                              ; 47 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                      ; work         ;
;                   |alt_u_div_ohe:divider|                                 ; 47 (47)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                ; work         ;
;          |lpm_divide:Div3|                                                ; 5 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div3                                                                                                                                                                                                                                ; work         ;
;             |lpm_divide_ltl:auto_generated|                               ; 5 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div3|lpm_divide_ltl:auto_generated                                                                                                                                                                                                  ; work         ;
;                |sign_div_unsign_nlh:divider|                              ; 5 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                      ; work         ;
;                   |alt_u_div_ohe:divider|                                 ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider                                                                                                                                                ; work         ;
;          |lpm_divide:Mod0|                                                ; 467 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod0                                                                                                                                                                                                                                ; work         ;
;             |lpm_divide_8nl:auto_generated|                               ; 467 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod0|lpm_divide_8nl:auto_generated                                                                                                                                                                                                  ; work         ;
;                |sign_div_unsign_7nh:divider|                              ; 467 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod0|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                      ; work         ;
;                   |alt_u_div_oke:divider|                                 ; 467 (467)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod0|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider                                                                                                                                                ; work         ;
;          |lpm_divide:Mod1|                                                ; 340 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1                                                                                                                                                                                                                                ; work         ;
;             |lpm_divide_8nl:auto_generated|                               ; 340 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1|lpm_divide_8nl:auto_generated                                                                                                                                                                                                  ; work         ;
;                |sign_div_unsign_7nh:divider|                              ; 340 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                      ; work         ;
;                   |alt_u_div_oke:divider|                                 ; 340 (340)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider                                                                                                                                                ; work         ;
;          |lpm_divide:Mod2|                                                ; 184 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod2                                                                                                                                                                                                                                ; work         ;
;             |lpm_divide_8nl:auto_generated|                               ; 184 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod2|lpm_divide_8nl:auto_generated                                                                                                                                                                                                  ; work         ;
;                |sign_div_unsign_7nh:divider|                              ; 184 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod2|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                      ; work         ;
;                   |alt_u_div_oke:divider|                                 ; 184 (184)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod2|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider                                                                                                                                                ; work         ;
;          |lpm_divide:Mod3|                                                ; 26 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod3                                                                                                                                                                                                                                ; work         ;
;             |lpm_divide_8nl:auto_generated|                               ; 26 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod3|lpm_divide_8nl:auto_generated                                                                                                                                                                                                  ; work         ;
;                |sign_div_unsign_7nh:divider|                              ; 26 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod3|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                      ; work         ;
;                   |alt_u_div_oke:divider|                                 ; 26 (26)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod3|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider                                                                                                                                                ; work         ;
;       |sevenSegROM:\hex_display_array:0:sevenSegROM_vhd|                  ; 15 (15)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:0:sevenSegROM_vhd                                                                                                                                                                                                                   ; work         ;
;       |sevenSegROM:\hex_display_array:1:sevenSegROM_vhd|                  ; 15 (15)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:1:sevenSegROM_vhd                                                                                                                                                                                                                   ; work         ;
;       |sevenSegROM:\hex_display_array:2:sevenSegROM_vhd|                  ; 15 (15)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:2:sevenSegROM_vhd                                                                                                                                                                                                                   ; work         ;
;       |sevenSegROM:\hex_display_array:3:sevenSegROM_vhd|                  ; 15 (15)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:3:sevenSegROM_vhd                                                                                                                                                                                                                   ; work         ;
;       |sevenSegROM:\hex_display_array:4:sevenSegROM_vhd|                  ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |adc_max|sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:4:sevenSegROM_vhd                                                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|dpram_bi41:FIFOram|altsyncram_1al1:altsyncram1|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 64           ; 12           ; 64           ; 12           ; 768  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                        ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+----------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                       ; IP Include File                        ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+----------------------------------------+
; N/A    ; Qsys                       ; 15.0    ; N/A          ; N/A          ; |adc_max|adc_qsys:u0                                                                  ; /home/lucas/vhdl/adc_max/adc_qsys.qsys ;
; Altera ; altera_modular_adc         ; 15.0    ; N/A          ; N/A          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0                                             ; /home/lucas/vhdl/adc_max/adc_qsys.qsys ;
; Altera ; altera_modular_adc_control ; 15.0    ; N/A          ; N/A          ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal ; /home/lucas/vhdl/adc_max/adc_qsys.qsys ;
; Altera ; altpll                     ; 15.0    ; N/A          ; N/A          ; |adc_max|adc_qsys:u0|adc_qsys_altpll_0:altpll_0                                       ; /home/lucas/vhdl/adc_max/adc_qsys.qsys ;
; Altera ; altera_reset_controller    ; 15.0    ; N/A          ; N/A          ; |adc_max|adc_qsys:u0|altera_reset_controller:rst_controller                           ; /home/lucas/vhdl/adc_max/adc_qsys.qsys ;
; Altera ; altera_reset_controller    ; 15.0    ; N/A          ; N/A          ; |adc_max|adc_qsys:u0|altera_reset_controller:rst_controller_001                       ; /home/lucas/vhdl/adc_max/adc_qsys.qsys ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |adc_max|sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state                                       ;
+--------------------------+----------------------+--------------------------+-------------------------+------------------------+
; Name                     ; main_state.END_STATE ; main_state.COMPARE_STATE ; main_state.DIVIDE_STATE ; main_state.START_STATE ;
+--------------------------+----------------------+--------------------------+-------------------------+------------------------+
; main_state.START_STATE   ; 0                    ; 0                        ; 0                       ; 0                      ;
; main_state.DIVIDE_STATE  ; 0                    ; 0                        ; 1                       ; 1                      ;
; main_state.COMPARE_STATE ; 0                    ; 1                        ; 0                       ; 1                      ;
; main_state.END_STATE     ; 1                    ; 0                        ; 0                       ; 1                      ;
+--------------------------+----------------------+--------------------------+-------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                             ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                             ; yes                                                              ; yes                                        ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------+
; Latch Name                                                                  ; Latch Enable Signal                                                         ; Free of Timing Hazards ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------+
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig0_integer[4] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig0_integer[0] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig0_integer[1] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig0_integer[2] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig0_integer[3] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig1_integer[4] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig1_integer[0] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig1_integer[1] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig1_integer[2] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig1_integer[3] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig2_integer[4] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig2_integer[0] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig2_integer[1] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig2_integer[2] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig2_integer[3] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig3_integer[4] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig3_integer[0] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig3_integer[1] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig3_integer[2] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig3_integer[3] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|hex2dig_dig4_integer[0] ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.DIVIDE_STATE ; yes                    ;
; Number of user-specified and inferred latches = 21                          ;                                                                             ;                        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; adc_qsys:u0|adc_qsys_altpll_0:altpll_0|prev_reset                                                                                             ; Stuck at GND due to stuck port data_in ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; Lost fanout                            ;
; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]    ; Lost fanout                            ;
; adc_qsys:u0|adc_qsys_altpll_0:altpll_0|adc_qsys_altpll_0_altpll_5b92:sd1|pll_lock_sync                                                        ; Stuck at VCC due to stuck port data_in ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT     ; Lost fanout                            ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W ; Lost fanout                            ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1    ; Lost fanout                            ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4        ; Lost fanout                            ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5        ; Lost fanout                            ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6        ; Lost fanout                            ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7        ; Lost fanout                            ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8        ; Lost fanout                            ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.COMPARE_STATE                                                                  ; Stuck at GND due to stuck port data_in ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.END_STATE                                                                      ; Stuck at GND due to stuck port data_in ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ; Stuck at GND due to stuck port data_in ;
; sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:5:sevenSegROM_vhd|Q[0..5]                                                      ; Stuck at GND due to stuck port data_in ;
; sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:5:sevenSegROM_vhd|Q[6,7]                                                       ; Stuck at VCC due to stuck port data_in ;
; sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:4:sevenSegROM_vhd|Q[1,2]                                                       ; Stuck at GND due to stuck port data_in ;
; sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:4:sevenSegROM_vhd|Q[6,7]                                                       ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 28                                                                                                        ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                           ;
+------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                     ;
+------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; adc_qsys:u0|adc_qsys_altpll_0:altpll_0|prev_reset                            ; Stuck at GND              ; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                                              ; due to stuck port data_in ; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                                              ;                           ; adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],  ;
;                                                                              ;                           ; adc_qsys:u0|adc_qsys_altpll_0:altpll_0|adc_qsys_altpll_0_altpll_5b92:sd1|pll_lock_sync                                                     ;
; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.COMPARE_STATE ; Stuck at GND              ; sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|main_state.END_STATE                                                                   ;
;                                                                              ; due to stuck port data_in ;                                                                                                                                            ;
+------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 171   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 113   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 76    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 98      ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd     ; 2       ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]    ; 6       ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]    ; 6       ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]    ; 6       ;
; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]    ; 6       ;
; Total number of inverted registers = 8                                                                                                ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6]   ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |adc_max|adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state_nxt ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|dpram_bi41:FIFOram|altsyncram_1al1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_altpll_0:altpll_0 ;
+----------------+-------+------+-------------------------------+
; Assignment     ; Value ; From ; To                            ;
+----------------+-------+------+-------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                    ;
+----------------+-------+------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|adc_qsys_altpll_0:altpll_0|adc_qsys_altpll_0_stdsync_sv6:stdsync2|adc_qsys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sevenSegArray:sevenSegArray_vhd ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 6     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0 ;
+-----------------------------+-------+-----------------------------------------+
; Parameter Name              ; Value ; Type                                    ;
+-----------------------------+-------+-----------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                          ;
+-----------------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                            ;
+---------------------------------+-------+---------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                  ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                  ;
; tsclksel                        ; 1     ; Signed Integer                                                                  ;
; prescalar                       ; 0     ; Signed Integer                                                                  ;
; refsel                          ; 0     ; Signed Integer                                                                  ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                  ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                  ;
; hard_pwd                        ; 0     ; Signed Integer                                                                  ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                  ;
+---------------------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                   ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                           ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_es61 ; Untyped                                                                                                                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                      ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                            ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                            ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                            ;
; prescalar                       ; 0     ; Signed Integer                                                                                                            ;
; refsel                          ; 0     ; Signed Integer                                                                                                            ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                    ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                            ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                            ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                            ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                            ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                          ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                  ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                               ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                     ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                     ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                     ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                     ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                     ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                             ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                     ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                     ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_mtl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 31             ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_8nl ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 31             ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_8nl ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 31             ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_8nl ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 31             ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_8nl ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod4 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 31             ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_8nl ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod5 ;
+------------------------+----------------+----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                                                                    ;
; LPM_WIDTHD             ; 31             ; Untyped                                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                    ;
; CBXI_PARAMETER         ; lpm_divide_8nl ; Untyped                                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                             ;
+------------------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                   ;
; Entity Instance            ; adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                        ;
;     -- lpm_width           ; 12                                                                                                                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_0:altpll_0|adc_qsys_altpll_0_altpll_5b92:sd1"                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_altpll_0:altpll_0" ;
+-----------+--------+----------+------------------------------------+
; Port      ; Type   ; Severity ; Details                            ;
+-----------+--------+----------+------------------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected             ;
; write     ; Input  ; Info     ; Explicitly unconnected             ;
; address   ; Input  ; Info     ; Explicitly unconnected             ;
; readdata  ; Output ; Info     ; Explicitly unconnected             ;
; writedata ; Input  ; Info     ; Explicitly unconnected             ;
; areset    ; Input  ; Info     ; Explicitly unconnected             ;
; phasedone ; Output ; Info     ; Explicitly unconnected             ;
+-----------+--------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                     ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                  ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_qsys:u0"                                                                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; modular_adc_0_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modular_adc_0_command_ready          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; modular_adc_0_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_dec:\hex_gen:5:hex_dec"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dot  ; Input  ; Info     ; Stuck at GND                                                                        ;
; disp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_dec:\hex_gen:4:hex_dec"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dot  ; Input  ; Info     ; Stuck at GND                                                                        ;
; disp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_dec:\hex_gen:3:hex_dec"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dot  ; Input  ; Info     ; Stuck at GND                                                                        ;
; disp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_dec:\hex_gen:2:hex_dec"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dot  ; Input  ; Info     ; Stuck at GND                                                                        ;
; disp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_dec:\hex_gen:1:hex_dec"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dot  ; Input  ; Info     ; Stuck at GND                                                                        ;
; disp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_dec:\hex_gen:0:hex_dec"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dot  ; Input  ; Info     ; Stuck at GND                                                                        ;
; disp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:0:sevenSegROM_vhd"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; notq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:1:sevenSegROM_vhd"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; notq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:2:sevenSegROM_vhd"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; notq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:3:sevenSegROM_vhd"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; notq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:4:sevenSegROM_vhd"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; notq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:5:sevenSegROM_vhd"       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; notq     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "sevenSegArray:sevenSegArray_vhd" ;
+--------------+-------+----------+---------------------------+
; Port         ; Type  ; Severity ; Details                   ;
+--------------+-------+----------+---------------------------+
; data[31..15] ; Input ; Info     ; Stuck at GND              ;
+--------------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 149                         ;
; cycloneiii_ff         ; 171                         ;
;     CLR               ; 55                          ;
;     ENA CLR           ; 40                          ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SLD           ; 18                          ;
;     plain             ; 40                          ;
; cycloneiii_io_obuf    ; 35                          ;
; cycloneiii_lcell_comb ; 1721                        ;
;     arith             ; 593                         ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 90                          ;
;         3 data inputs ; 441                         ;
;     normal            ; 1128                        ;
;         0 data inputs ; 60                          ;
;         1 data inputs ; 41                          ;
;         2 data inputs ; 535                         ;
;         3 data inputs ; 88                          ;
;         4 data inputs ; 404                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 12                          ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 46.30                       ;
; Average LUT depth     ; 33.48                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed May 29 16:02:41 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adc_max -c adc_max
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "adc_qsys.qsys"
Info (12250): 2019.05.29.16:03:03 Progress: Loading adc_max/adc_qsys.qsys
Info (12250): 2019.05.29.16:03:04 Progress: Reading input file
Info (12250): 2019.05.29.16:03:04 Progress: Adding adc_0 [altera_modular_adc 15.0]
Info (12250): 2019.05.29.16:03:04 Progress: Parameterizing module adc_0
Info (12250): 2019.05.29.16:03:04 Progress: Adding altpll_0 [altpll 15.0]
Info (12250): 2019.05.29.16:03:07 Progress: Parameterizing module altpll_0
Info (12250): 2019.05.29.16:03:07 Progress: Adding clk_50 [clock_source 15.0]
Info (12250): 2019.05.29.16:03:07 Progress: Parameterizing module clk_50
Info (12250): 2019.05.29.16:03:07 Progress: Adding clock_bridge_sys [altera_clock_bridge 15.0]
Info (12250): 2019.05.29.16:03:07 Progress: Parameterizing module clock_bridge_sys
Info (12250): 2019.05.29.16:03:07 Progress: Building connections
Info (12250): 2019.05.29.16:03:07 Progress: Parameterizing connections
Info (12250): 2019.05.29.16:03:07 Progress: Validating
Info (12250): 2019.05.29.16:03:09 Progress: Done reading input file
Warning (12251): Adc_qsys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Adc_qsys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning (12251): Adc_qsys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info (12250): Adc_qsys: Generating adc_qsys "adc_qsys" for QUARTUS_SYNTH
Info (12250): Adc_0: "adc_qsys" instantiated altera_modular_adc "adc_0"
Info (12250): Altpll_0: "adc_qsys" instantiated altpll "altpll_0"
Info (12250): Rst_controller: "adc_qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Control_internal: "adc_0" instantiated altera_modular_adc_control "control_internal"
Info (12250): Adc_qsys: Done "adc_qsys" with 5 modules, 13 files
Info (12249): Finished elaborating Qsys system entity "adc_qsys.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file adc_max.vhd
    Info (12022): Found design unit 1: adc_max-rtl
    Info (12023): Found entity 1: adc_max
Info (12021): Found 2 design units, including 1 entities, in source file sram.vhd
    Info (12022): Found design unit 1: sram-SYN
    Info (12023): Found entity 1: sram
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/adc_qsys_adc_0.v
    Info (12023): Found entity 1: adc_qsys_adc_0
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/adc_qsys/submodules/adc_qsys_altpll_0.v
    Info (12023): Found entity 1: adc_qsys_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: adc_qsys_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: adc_qsys_altpll_0_altpll_5b92
    Info (12023): Found entity 4: adc_qsys_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc_qsys/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper
Info (12127): Elaborating entity "adc_max" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(22): used implicit default value for signal "DRAM_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(23): used implicit default value for signal "DRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(24): used implicit default value for signal "DRAM_CAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(25): used implicit default value for signal "DRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(26): used implicit default value for signal "DRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(27): used implicit default value for signal "DRAM_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(29): used implicit default value for signal "DRAM_LDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(30): used implicit default value for signal "DRAM_RAS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(31): used implicit default value for signal "DRAM_UDQM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(32): used implicit default value for signal "DRAM_WE_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(52): used implicit default value for signal "VGA_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(53): used implicit default value for signal "VGA_G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(54): used implicit default value for signal "VGA_HS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(55): used implicit default value for signal "VGA_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(56): used implicit default value for signal "VGA_VS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(59): used implicit default value for signal "GSENSOR_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(61): used implicit default value for signal "GSENSOR_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(95): object "sevenSegArray_data_logic_vector" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(98): object "sevenSegArray_HEX0_integer" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(102): object "sevenSegArray_HEX1_integer" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(106): object "sevenSegArray_HEX2_integer" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(110): object "sevenSegArray_HEX3_integer" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(114): object "sevenSegArray_HEX4_integer" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(118): object "sevenSegArray_HEX5_integer" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at adc_max.vhd(153): used implicit default value for signal "displays" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(154): object "displays_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(161): object "command_ready" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(165): object "response_startofpacket" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(166): object "response_endofpacket" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(169): object "cur_adc_ch" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at adc_max.vhd(176): object "wren" assigned a value but never read
Warning (10492): VHDL Process Statement warning at adc_max.vhd(294): signal "response_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_max.vhd(308): signal "response_valid" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10873): Using initial value X (don't care) for net "LEDR[8..5]" at adc_max.vhd(46)
Warning (12125): Using design file sevenSegArray.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sevenSegArray-waveform
    Info (12023): Found entity 1: sevenSegArray
Info (12128): Elaborating entity "sevenSegArray" for hierarchy "sevenSegArray:sevenSegArray_vhd"
Warning (10036): Verilog HDL or VHDL warning at sevenSegArray.vhd(43): object "hex2dig_dig0_logic_vector" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevenSegArray.vhd(47): object "hex2dig_dig1_logic_vector" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevenSegArray.vhd(51): object "hex2dig_dig2_logic_vector" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevenSegArray.vhd(55): object "hex2dig_dig3_logic_vector" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevenSegArray.vhd(59): object "hex2dig_dig4_logic_vector" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevenSegArray.vhd(63): object "hex2dig_dig5_logic_vector" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevenSegArray.vhd(88): object "sevenSegROM_data_logic_vector_array" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevenSegArray.vhd(90): object "sevenSegROM_q_integer_array" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevenSegArray.vhd(94): object "sevenSegROM_notq_integer_array" assigned a value but never read
Warning (12125): Using design file hex2dig.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hex2dig-rtl
    Info (12023): Found entity 1: hex2dig
Info (12128): Elaborating entity "hex2dig" for hierarchy "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd"
Warning (10492): VHDL Process Statement warning at hex2dig.vhd(124): signal "hex2dig_data_logic_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hex2dig.vhd(126): signal "hex2dig_data_logic_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hex2dig.vhd(128): signal "hex2dig_data_logic_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at hex2dig.vhd(130): signal "hex2dig_data_logic_vector" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable "hex2dig_dig0_integer", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable "hex2dig_dig1_integer", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable "hex2dig_dig2_integer", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable "hex2dig_dig3_integer", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable "hex2dig_dig4_integer", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at hex2dig.vhd(120): inferring latch(es) for signal or variable "hex2dig_dig5_integer", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "hex2dig_dig5_integer[0]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig5_integer[1]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig5_integer[2]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig5_integer[3]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig5_integer[4]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig4_integer[0]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig4_integer[1]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig4_integer[2]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig4_integer[3]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig4_integer[4]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig3_integer[0]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig3_integer[1]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig3_integer[2]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig3_integer[3]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig3_integer[4]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig2_integer[0]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig2_integer[1]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig2_integer[2]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig2_integer[3]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig2_integer[4]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig1_integer[0]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig1_integer[1]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig1_integer[2]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig1_integer[3]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig1_integer[4]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig0_integer[0]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig0_integer[1]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig0_integer[2]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig0_integer[3]" at hex2dig.vhd(120)
Info (10041): Inferred latch for "hex2dig_dig0_integer[4]" at hex2dig.vhd(120)
Warning (12125): Using design file sevenSegROM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sevenSegROM-rtl
    Info (12023): Found entity 1: sevenSegROM
Info (12128): Elaborating entity "sevenSegROM" for hierarchy "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:5:sevenSegROM_vhd"
Warning (12125): Using design file display_dec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: display_dec-behaviour
    Info (12023): Found entity 1: display_dec
Info (12128): Elaborating entity "display_dec" for hierarchy "display_dec:\hex_gen:0:hex_dec"
Info (12128): Elaborating entity "adc_qsys" for hierarchy "adc_qsys:u0"
Info (12128): Elaborating entity "adc_qsys_adc_0" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0"
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal"
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(66): object "sync_ctrl_state_nxt" assigned a value but never read
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer"
Info (12130): Elaborated megafunction instantiation "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer"
Info (12133): Instantiated megafunction "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_es61.tdf
    Info (12023): Found entity 1: scfifo_es61
Info (12128): Elaborating entity "scfifo_es61" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0k61.tdf
    Info (12023): Found entity 1: a_dpfifo_0k61
Info (12128): Elaborating entity "a_dpfifo_0k61" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|a_fefifo_c6e:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337
Info (12128): Elaborating entity "cntr_337" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_bi41.tdf
    Info (12023): Found entity 1: dpram_bi41
Info (12128): Elaborating entity "dpram_bi41" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|dpram_bi41:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1al1.tdf
    Info (12023): Found entity 1: altsyncram_1al1
Info (12128): Elaborating entity "altsyncram_1al1" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|dpram_bi41:FIFOram|altsyncram_1al1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_es61:auto_generated|a_dpfifo_0k61:dpfifo|cntr_n2b:rd_ptr_count"
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst"
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder"
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "adc_qsys:u0|adc_qsys_adc_0:adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance"
Info (12128): Elaborating entity "adc_qsys_altpll_0" for hierarchy "adc_qsys:u0|adc_qsys_altpll_0:altpll_0"
Info (12128): Elaborating entity "adc_qsys_altpll_0_stdsync_sv6" for hierarchy "adc_qsys:u0|adc_qsys_altpll_0:altpll_0|adc_qsys_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "adc_qsys_altpll_0_dffpipe_l2c" for hierarchy "adc_qsys:u0|adc_qsys_altpll_0:altpll_0|adc_qsys_altpll_0_stdsync_sv6:stdsync2|adc_qsys_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "adc_qsys_altpll_0_altpll_5b92" for hierarchy "adc_qsys:u0|adc_qsys_altpll_0:altpll_0|adc_qsys_altpll_0_altpll_5b92:sd1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276013): RAM logic "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:0:sevenSegROM_vhd|sevenSegROM_rom_core" is uninferred because MIF is not supported for the selected family
    Info (276013): RAM logic "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:1:sevenSegROM_vhd|sevenSegROM_rom_core" is uninferred because MIF is not supported for the selected family
    Info (276013): RAM logic "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:2:sevenSegROM_vhd|sevenSegROM_rom_core" is uninferred because MIF is not supported for the selected family
    Info (276013): RAM logic "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:3:sevenSegROM_vhd|sevenSegROM_rom_core" is uninferred because MIF is not supported for the selected family
    Info (276013): RAM logic "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:4:sevenSegROM_vhd|sevenSegROM_rom_core" is uninferred because MIF is not supported for the selected family
    Info (276013): RAM logic "sevenSegArray:sevenSegArray_vhd|sevenSegROM:\hex_display_array:5:sevenSegROM_vhd|sevenSegROM_rom_core" is uninferred because MIF is not supported for the selected family
Info (278001): Inferred 12 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|Mod5"
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0"
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf
    Info (12023): Found entity 1: lpm_divide_mtl
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c
Info (12130): Elaborated megafunction instantiation "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "31"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8nl.tdf
    Info (12023): Found entity 1: lpm_divide_8nl
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf
    Info (12023): Found entity 1: alt_u_div_oke
Info (12130): Elaborated megafunction instantiation "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0"
Info (12133): Instantiated megafunction "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe
Info (12130): Elaborated megafunction instantiation "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "31"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1"
Info (12133): Instantiated megafunction "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[7]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[7]" is stuck at VCC
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_21_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_22_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_23_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_23~0"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_16~26"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_17~30"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_18~34"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_19~38"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_20~42"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod1|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_21~46"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_24_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_25_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_26_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod2|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_23~0"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod2|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_19~34"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod2|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_20~38"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod2|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_21~42"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_27_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_28_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider|add_sub_29_result_int[0]~10"
    Info (17048): Logic cell "sevenSegArray:sevenSegArray_vhd|hex2dig:hex2dig_vhd|lpm_divide:Mod3|lpm_divide_8nl:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_oke:divider|op_23~0"
Warning (20013): Ignored assignments for entity "de0_lite" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de0_lite -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de0_lite -section_id Top was ignored
Warning (20013): Ignored assignments for entity "nios_max" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity nios_max -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity nios_max -section_id Top was ignored
Info (144001): Generated suppressed messages file /home/lucas/vhdl/adc_max/output_files/adc_max.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10"
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]"
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]"
Info (21057): Implemented 1945 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 35 bidirectional pins
    Info (21061): Implemented 1782 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 215 warnings
    Info: Peak virtual memory: 1092 megabytes
    Info: Processing ended: Wed May 29 16:03:33 2019
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/lucas/vhdl/adc_max/output_files/adc_max.map.smsg.


