
*** Running xst
    with args -ifn "ArmInstructionAddressRegister.xst" -ofn "ArmInstructionAddressRegister.srp" -intstyle ise

Reading design: ArmInstructionAddressRegister.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/HardwareLab/Blatt1/PlanAhead_Blatt1/PlanAhead_Blatt1.srcs/sources_1/imports/Blatt1/ArmTypes.vhd" in Library work.
Package <ArmTypes> compiled.
Package body <ArmTypes> compiled.
Compiling vhdl file "C:/HardwareLab/Blatt1/PlanAhead_Blatt1/PlanAhead_Blatt1.srcs/sources_1/imports/Blatt1/mux2.vhd" in Library work.
Entity <mux2> compiled.
Entity <mux2> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/HardwareLab/Blatt1/PlanAhead_Blatt1/PlanAhead_Blatt1.srcs/sources_1/imports/Blatt1/ArmRamBuffer.vhd" in Library work.
Entity <ArmRamBuffer> compiled.
Entity <ArmRamBuffer> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/HardwareLab/Blatt1/PlanAhead_Blatt1/PlanAhead_Blatt1.srcs/sources_1/imports/Blatt1/ArmInstructionAddressRegister.vhd" in Library work.
Entity <ArmInstructionAddressRegister> compiled.
Entity <ArmInstructionAddressRegister> (Architecture <behave>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ArmInstructionAddressRegister> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ArmRamBuffer> in library <work> (architecture <behavioral>) with generics.
	ARB_ADDR_WIDTH = 3
	ARB_DATA_WIDTH = 30


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ArmInstructionAddressRegister> in library <work> (Architecture <behave>).
WARNING:Xst:1540 - "C:/HardwareLab/Blatt1/PlanAhead_Blatt1/PlanAhead_Blatt1.srcs/sources_1/imports/Blatt1/ArmInstructionAddressRegister.vhd" line 71: Different binding for component: <mux2>. Ports <a,b,y> do not match.
WARNING:Xst:1540 - "C:/HardwareLab/Blatt1/PlanAhead_Blatt1/PlanAhead_Blatt1.srcs/sources_1/imports/Blatt1/ArmInstructionAddressRegister.vhd" line 79: Different binding for component: <mux2>. Ports <a,b,y> do not match.
WARNING:Xst:1540 - "C:/HardwareLab/Blatt1/PlanAhead_Blatt1/PlanAhead_Blatt1.srcs/sources_1/imports/Blatt1/ArmInstructionAddressRegister.vhd" line 90: Different binding for component: <mux2>. Ports <a,b,y> do not match.
Entity <ArmInstructionAddressRegister> analyzed. Unit <ArmInstructionAddressRegister> generated.

Analyzing Entity <mux2> in library <work> (Architecture <behavioral>).
Entity <mux2> analyzed. Unit <mux2> generated.

Analyzing generic Entity <ArmRamBuffer> in library <work> (Architecture <behavioral>).
	ARB_ADDR_WIDTH = 3
	ARB_DATA_WIDTH = 30
Entity <ArmRamBuffer> analyzed. Unit <ArmRamBuffer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux2>.
    Related source file is "C:/HardwareLab/Blatt1/PlanAhead_Blatt1/PlanAhead_Blatt1.srcs/sources_1/imports/Blatt1/mux2.vhd".
Unit <mux2> synthesized.


Synthesizing Unit <ArmRamBuffer>.
    Related source file is "C:/HardwareLab/Blatt1/PlanAhead_Blatt1/PlanAhead_Blatt1.srcs/sources_1/imports/Blatt1/ArmRamBuffer.vhd".
    Found 8x30-bit single-port RAM <Mram_ARB_RAM> for signal <ARB_RAM>.
    Summary:
	inferred   1 RAM(s).
Unit <ArmRamBuffer> synthesized.


Synthesizing Unit <ArmInstructionAddressRegister>.
    Related source file is "C:/HardwareLab/Blatt1/PlanAhead_Blatt1/PlanAhead_Blatt1.srcs/sources_1/imports/Blatt1/ArmInstructionAddressRegister.vhd".
    Found 30-bit register for signal <Instruktionsadresse>.
    Found 30-bit adder for signal <Instruktionsadresse_plus_one>.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ArmInstructionAddressRegister> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x30-bit single-port RAM                              : 1
# Adders/Subtractors                                   : 1
 30-bit adder                                          : 1
# Registers                                            : 1
 30-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ArmRamBuffer>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ARB_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 30-bit                     |          |
    |     clkA           | connected to signal <ARB_CLK>       | rise     |
    |     weA            | connected to signal <ARB_WRITE_EN>  | high     |
    |     addrA          | connected to signal <ARB_ADDR>      |          |
    |     diA            | connected to signal <ARB_DATA_IN>   |          |
    |     doA            | connected to signal <ARB_DATA_OUT>  |          |
    -----------------------------------------------------------------------
Unit <ArmRamBuffer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x30-bit single-port distributed RAM                  : 1
# Adders/Subtractors                                   : 1
 30-bit adder                                          : 1
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ArmInstructionAddressRegister> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
IAR_CLK                            | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.458ns (Maximum Frequency: 154.847MHz)
   Minimum input arrival time before clock: 4.975ns
   Maximum output required time after clock: 9.842ns
   Maximum combinational path delay: 8.609ns

=========================================================================
