<stg><name>find</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln1 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %val_r_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %val_r

]]></Node>
<StgValue><ssdm name="val_r_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %val_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %val_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_vec, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_vec

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_vec, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_vec

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:9 %store_ln6 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln6 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:2 %icmp_ln6 = icmp_eq  i4 %i_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:4 %add_ln6 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln6 = br i1 %icmp_ln6, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln6 = store i4 %add_ln6, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln6 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:0 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:1 %in_vec_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_vec

]]></Node>
<StgValue><ssdm name="in_vec_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:2 %icmp_ln7 = icmp_eq  i8 %in_vec_read, i8 %val_r_read

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:3 %br_ln7 = br i1 %icmp_ln7, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
for.end:0 %ret_ln10 = ret

]]></Node>
<StgValue><ssdm name="ret_ln10"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.else:0 %write_ln8 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %out_vec, i8 0

]]></Node>
<StgValue><ssdm name="write_ln8"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
if.else:1 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then:0 %write_ln7 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %out_vec, i8 1

]]></Node>
<StgValue><ssdm name="write_ln7"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln7 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="val_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="val_r"/></StgValue>
</port>
<port id="45" name="in_vec" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="in_vec"/></StgValue>
</port>
<port id="46" name="out_vec" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="out_vec"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="i" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln1" fromId="49" toId="7">
</dataflow>
<dataflow id="52" from="empty_2" to="spectopmodule_ln1" fromId="51" toId="7">
</dataflow>
<dataflow id="54" from="_ssdm_op_Read.ap_auto.i8" to="val_r_read" fromId="53" toId="8">
</dataflow>
<dataflow id="55" from="val_r" to="val_r_read" fromId="44" toId="8">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="val_r" to="specbitsmap_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="val_r" to="specinterface_ln0" fromId="44" toId="10">
</dataflow>
<dataflow id="63" from="empty" to="specinterface_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="78" from="empty_0" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="82" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="84" from="in_vec" to="specinterface_ln0" fromId="45" toId="11">
</dataflow>
<dataflow id="86" from="empty_1" to="specinterface_ln0" fromId="85" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="91" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="101" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="104" from="in_vec" to="specbitsmap_ln0" fromId="45" toId="12">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="59" toId="13">
</dataflow>
<dataflow id="106" from="out_vec" to="specinterface_ln0" fromId="46" toId="13">
</dataflow>
<dataflow id="107" from="empty_1" to="specinterface_ln0" fromId="85" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="112" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="117" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_80" to="specinterface_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="123" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="56" toId="14">
</dataflow>
<dataflow id="125" from="out_vec" to="specbitsmap_ln0" fromId="46" toId="14">
</dataflow>
<dataflow id="127" from="StgValue_126" to="store_ln6" fromId="126" toId="15">
</dataflow>
<dataflow id="128" from="i" to="store_ln6" fromId="6" toId="15">
</dataflow>
<dataflow id="129" from="i" to="i_1" fromId="6" toId="17">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="130" toId="18">
</dataflow>
<dataflow id="132" from="StgValue_80" to="specpipeline_ln0" fromId="80" toId="18">
</dataflow>
<dataflow id="133" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="18">
</dataflow>
<dataflow id="135" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="18">
</dataflow>
<dataflow id="137" from="p_str" to="specpipeline_ln0" fromId="136" toId="18">
</dataflow>
<dataflow id="138" from="i_1" to="icmp_ln6" fromId="17" toId="19">
</dataflow>
<dataflow id="140" from="StgValue_139" to="icmp_ln6" fromId="139" toId="19">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="141" toId="20">
</dataflow>
<dataflow id="144" from="StgValue_143" to="empty" fromId="143" toId="20">
</dataflow>
<dataflow id="145" from="StgValue_143" to="empty" fromId="143" toId="20">
</dataflow>
<dataflow id="146" from="StgValue_143" to="empty" fromId="143" toId="20">
</dataflow>
<dataflow id="147" from="i_1" to="add_ln6" fromId="17" toId="21">
</dataflow>
<dataflow id="149" from="StgValue_148" to="add_ln6" fromId="148" toId="21">
</dataflow>
<dataflow id="150" from="icmp_ln6" to="br_ln6" fromId="19" toId="22">
</dataflow>
<dataflow id="151" from="add_ln6" to="store_ln6" fromId="21" toId="23">
</dataflow>
<dataflow id="152" from="i" to="store_ln6" fromId="6" toId="23">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="153" toId="25">
</dataflow>
<dataflow id="156" from="empty_3" to="specloopname_ln6" fromId="155" toId="25">
</dataflow>
<dataflow id="158" from="_ssdm_op_Read.ap_fifo.volatile.i8P0A" to="in_vec_read" fromId="157" toId="26">
</dataflow>
<dataflow id="159" from="in_vec" to="in_vec_read" fromId="45" toId="26">
</dataflow>
<dataflow id="160" from="in_vec_read" to="icmp_ln7" fromId="26" toId="27">
</dataflow>
<dataflow id="161" from="val_r_read" to="icmp_ln7" fromId="8" toId="27">
</dataflow>
<dataflow id="162" from="icmp_ln7" to="br_ln7" fromId="27" toId="28">
</dataflow>
<dataflow id="164" from="_ssdm_op_Write.ap_fifo.volatile.i8P0A" to="write_ln8" fromId="163" toId="29">
</dataflow>
<dataflow id="165" from="out_vec" to="write_ln8" fromId="46" toId="29">
</dataflow>
<dataflow id="167" from="StgValue_166" to="write_ln8" fromId="166" toId="29">
</dataflow>
<dataflow id="168" from="_ssdm_op_Write.ap_fifo.volatile.i8P0A" to="write_ln7" fromId="163" toId="31">
</dataflow>
<dataflow id="169" from="out_vec" to="write_ln7" fromId="46" toId="31">
</dataflow>
<dataflow id="171" from="StgValue_170" to="write_ln7" fromId="170" toId="31">
</dataflow>
<dataflow id="172" from="icmp_ln6" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="173" from="icmp_ln7" to="StgValue_4" fromId="27" toId="4">
</dataflow>
<dataflow id="174" from="icmp_ln6" to="StgValue_3" fromId="19" toId="3">
</dataflow>
</dataflows>


</stg>
