

================================================================
== Vivado HLS Report for 'cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config6_mult_s'
================================================================
* Date:           Mon Aug 12 13:52:23 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 1.940 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       96|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        0|       96|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        0|    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_3_fu_84_p2           |     +    |      0|  0|   8|           8|           8|
    |and_ln779_fu_178_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_192_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_222_p2         |    and   |      0|  0|   2|           1|           1|
    |carry_3_fu_104_p2           |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_216_p2          |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_240_p2         |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_144_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_zeros_fu_150_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range2_all_ones_fu_128_p2   |   icmp   |      0|  0|   9|           3|           2|
    |or_ln340_1325_fu_252_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1326_fu_258_p2     |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_246_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_204_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_228_p2          |    or    |      0|  0|   2|           1|           1|
    |ap_return                   |  select  |      0|  0|   8|           1|           8|
    |deleted_ones_fu_184_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_156_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln340_fu_264_p3      |  select  |      0|  0|   8|           1|           7|
    |select_ln388_fu_272_p3      |  select  |      0|  0|   9|           1|           9|
    |xor_ln416_fu_98_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_172_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_9_fu_210_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_198_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_234_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  96|          40|          60|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------------------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-----------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs | cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult> | return value |
|ap_return  | out |    8| ap_ctrl_hs | cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult> | return value |
|x_V        |  in |   16|   ap_none  |                                  x_V                                 |    scalar    |
+-----------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 2 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 15)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 3 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %x_V_read, i32 4, i32 11)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 4 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 11)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 5 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 3)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 6 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp to i8" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 7 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%p_Val2_3 = add i8 %zext_ln415, %p_Val2_s" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 8 'add' 'p_Val2_3' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%tmp_4511 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 9 'bitselect' 'tmp_4511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%xor_ln416 = xor i1 %tmp_4511, true" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 10 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_5, %xor_ln416" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 11 'and' 'carry_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 12 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s_369 = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %x_V_read, i32 13, i32 15)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 13 'partselect' 'p_Result_s_369' <Predicate = (carry_3)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.49ns)   --->   "%Range2_all_ones = icmp eq i3 %p_Result_s_369, -1" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 14 'icmp' 'Range2_all_ones' <Predicate = (carry_3)> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_3 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %x_V_read, i32 12, i32 15)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 15 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "%Range1_all_ones = icmp eq i4 %p_Result_3, -1" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 16 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%Range1_all_zeros = icmp eq i4 %p_Result_3, 0" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 17 'icmp' 'Range1_all_zeros' <Predicate = (or_ln340_1326 & !carry_3)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_3, i1 %Range1_all_ones, i1 %Range1_all_zeros" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 18 'select' 'deleted_zeros' <Predicate = (or_ln340_1326)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_4513 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %x_V_read, i32 12)" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 19 'bitselect' 'tmp_4513' <Predicate = (carry_3)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_4513, true" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 20 'xor' 'xor_ln779' <Predicate = (carry_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 21 'and' 'and_ln779' <Predicate = (carry_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_3, i1 %and_ln779, i1 %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 22 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.12ns)   --->   "%and_ln781 = and i1 %carry_3, %Range1_all_ones" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 23 'and' 'and_ln781' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 24 'xor' 'xor_ln785' <Predicate = (or_ln340_1326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_6, %xor_ln785" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 25 'or' 'or_ln785' <Predicate = (or_ln340_1326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.12ns)   --->   "%xor_ln785_9 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 26 'xor' 'xor_ln785_9' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_9" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 27 'and' 'overflow' <Predicate = (or_ln340_1326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_6, %deleted_ones" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 28 'and' 'and_ln786' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 29 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 30 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 31 'and' 'underflow' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 32 'or' 'or_ln340' <Predicate = (or_ln340_1326)> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1851)   --->   "%or_ln340_1325 = or i1 %and_ln786, %xor_ln785_9" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 33 'or' 'or_ln340_1325' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1851)   --->   "%or_ln340_1326 = or i1 %or_ln340_1325, %and_ln781" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 34 'or' 'or_ln340_1326' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i8 127, i8 %p_Val2_3" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 35 'select' 'select_ln340' <Predicate = (or_ln340_1326)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1851)   --->   "%select_ln388 = select i1 %underflow, i8 -128, i8 %p_Val2_3" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 36 'select' 'select_ln388' <Predicate = (!or_ln340_1326)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln340_1851 = select i1 %or_ln340_1326, i8 %select_ln340, i8 %select_ln388" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 37 'select' 'select_ln340_1851' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "ret i8 %select_ln340_1851" [firmware/nnet_utils/nnet_mult.h:111]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read          (read      ) [ 00]
p_Result_s        (bitselect ) [ 00]
p_Val2_s          (partselect) [ 00]
p_Result_5        (bitselect ) [ 00]
tmp               (bitselect ) [ 00]
zext_ln415        (zext      ) [ 00]
p_Val2_3          (add       ) [ 00]
tmp_4511          (bitselect ) [ 00]
xor_ln416         (xor       ) [ 00]
carry_3           (and       ) [ 01]
p_Result_6        (bitselect ) [ 00]
p_Result_s_369    (partselect) [ 00]
Range2_all_ones   (icmp      ) [ 00]
p_Result_3        (partselect) [ 00]
Range1_all_ones   (icmp      ) [ 00]
Range1_all_zeros  (icmp      ) [ 00]
deleted_zeros     (select    ) [ 00]
tmp_4513          (bitselect ) [ 00]
xor_ln779         (xor       ) [ 00]
and_ln779         (and       ) [ 00]
deleted_ones      (select    ) [ 00]
and_ln781         (and       ) [ 00]
xor_ln785         (xor       ) [ 00]
or_ln785          (or        ) [ 00]
xor_ln785_9       (xor       ) [ 00]
overflow          (and       ) [ 00]
and_ln786         (and       ) [ 00]
or_ln786          (or        ) [ 00]
xor_ln786         (xor       ) [ 00]
underflow         (and       ) [ 00]
or_ln340          (or        ) [ 00]
or_ln340_1325     (or        ) [ 00]
or_ln340_1326     (or        ) [ 01]
select_ln340      (select    ) [ 00]
select_ln388      (select    ) [ 00]
select_ln340_1851 (select    ) [ 00]
ret_ln111         (ret       ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="x_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="0"/>
<pin id="43" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_Result_s_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_Val2_s_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="0" index="3" bw="5" slack="0"/>
<pin id="59" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_Result_5_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="3" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln415_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_Val2_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_4511_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4511/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="xor_ln416_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="carry_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_Result_6_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Result_s_369_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="0" index="3" bw="5" slack="0"/>
<pin id="123" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_369/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="Range2_all_ones_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_Result_3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="0" index="3" bw="5" slack="0"/>
<pin id="139" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Range1_all_ones_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Range1_all_zeros_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="deleted_zeros_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_4513_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4513/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xor_ln779_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="and_ln779_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="deleted_ones_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="and_ln781_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xor_ln785_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="or_ln785_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="xor_ln785_9_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_9/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="overflow_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and_ln786_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln786_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="xor_ln786_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="underflow_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln340_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln340_1325_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1325/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="or_ln340_1326_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1326/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln340_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln388_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln340_1851_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1851/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="40" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="40" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="40" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="40" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="54" pin="4"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="84" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="64" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="98" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="84" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="40" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="132"><net_src comp="118" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="40" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="148"><net_src comp="134" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="134" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="104" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="144" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="150" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="40" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="128" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="104" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="144" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="104" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="144" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="156" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="110" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="46" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="204" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="110" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="184" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="192" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="46" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="216" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="222" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="210" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="192" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="246" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="84" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="240" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="84" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="258" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="264" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="272" pin="3"/><net_sink comp="280" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cast<ap_fixed<8, 2, 0, 0, 0>, ap_fixed<8, 2, 0, 0, 0>, config6_mult> : x_V | {1 }
  - Chain level:
	State 1
		zext_ln415 : 1
		p_Val2_3 : 2
		tmp_4511 : 3
		xor_ln416 : 4
		carry_3 : 4
		p_Result_6 : 3
		Range2_all_ones : 1
		Range1_all_ones : 1
		Range1_all_zeros : 1
		deleted_zeros : 4
		xor_ln779 : 1
		and_ln779 : 1
		deleted_ones : 4
		and_ln781 : 4
		xor_ln785 : 5
		or_ln785 : 5
		xor_ln785_9 : 1
		overflow : 5
		and_ln786 : 5
		or_ln786 : 5
		xor_ln786 : 5
		underflow : 5
		or_ln340 : 5
		or_ln340_1325 : 5
		or_ln340_1326 : 5
		select_ln340 : 5
		select_ln388 : 5
		select_ln340_1851 : 6
		ret_ln111 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |   deleted_zeros_fu_156   |    0    |    2    |
|          |    deleted_ones_fu_184   |    0    |    2    |
|  select  |    select_ln340_fu_264   |    0    |    8    |
|          |    select_ln388_fu_272   |    0    |    8    |
|          | select_ln340_1851_fu_280 |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |  Range2_all_ones_fu_128  |    0    |    9    |
|   icmp   |  Range1_all_ones_fu_144  |    0    |    9    |
|          |  Range1_all_zeros_fu_150 |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |      carry_3_fu_104      |    0    |    2    |
|          |     and_ln779_fu_178     |    0    |    2    |
|    and   |     and_ln781_fu_192     |    0    |    2    |
|          |      overflow_fu_216     |    0    |    2    |
|          |     and_ln786_fu_222     |    0    |    2    |
|          |     underflow_fu_240     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |      xor_ln416_fu_98     |    0    |    2    |
|          |     xor_ln779_fu_172     |    0    |    2    |
|    xor   |     xor_ln785_fu_198     |    0    |    2    |
|          |    xor_ln785_9_fu_210    |    0    |    2    |
|          |     xor_ln786_fu_234     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |      or_ln785_fu_204     |    0    |    2    |
|          |      or_ln786_fu_228     |    0    |    2    |
|    or    |      or_ln340_fu_246     |    0    |    2    |
|          |   or_ln340_1325_fu_252   |    0    |    2    |
|          |   or_ln340_1326_fu_258   |    0    |    2    |
|----------|--------------------------|---------|---------|
|    add   |      p_Val2_3_fu_84      |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   |    x_V_read_read_fu_40   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_s_fu_46     |    0    |    0    |
|          |     p_Result_5_fu_64     |    0    |    0    |
| bitselect|         tmp_fu_72        |    0    |    0    |
|          |      tmp_4511_fu_90      |    0    |    0    |
|          |     p_Result_6_fu_110    |    0    |    0    |
|          |      tmp_4513_fu_164     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      p_Val2_s_fu_54      |    0    |    0    |
|partselect|   p_Result_s_369_fu_118  |    0    |    0    |
|          |     p_Result_3_fu_134    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln415_fu_80     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    95   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   95   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   95   |
+-----------+--------+--------+
