<profile>

<section name = "Vitis HLS Report for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3'" level="0">
<item name = "Date">Wed Jan  3 23:38:59 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">DynMap</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z035-ffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.791 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_199_2_VITIS_LOOP_233_3">?, ?, 4, 4, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 88, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 6, 3, -</column>
<column name="Multiplexer">-, -, -, 143, -</column>
<column name="Register">-, -, 65, -, -</column>
<specialColumn name="Available">1000, 900, 343800, 171900, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bpsStride_0_U">BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSlbW, 0, 1, 1, 0, 3, 1, 1, 3</column>
<column name="bpsStride_1_U">BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_bpsSmb6, 0, 1, 1, 0, 3, 1, 1, 3</column>
<column name="xy2Tile_U">BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3_xy2Tncg, 0, 4, 1, 0, 16, 4, 1, 64</column>
<column name="allocated_tiles_shapes_values_U">CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_allocaeOg, 1, 0, 0, 0, 320, 4, 1, 1280</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln199_1_fu_467_p2">+, 0, 0, 6, 6, 1</column>
<column name="add_ln199_fu_348_p2">+, 0, 0, 3, 2, 1</column>
<column name="empty_226_fu_428_p2">+, 0, 0, 3, 2, 2</column>
<column name="empty_fu_394_p2">+, 0, 0, 3, 2, 2</column>
<column name="i_50_fu_563_p2">+, 0, 0, 6, 4, 1</column>
<column name="p_mid112_fu_495_p2">+, 0, 0, 3, 2, 2</column>
<column name="p_mid1_fu_481_p2">+, 0, 0, 3, 2, 2</column>
<column name="x_2_fu_368_p2">-, 0, 0, 3, 2, 2</column>
<column name="x_2_mid1_fu_476_p2">-, 0, 0, 3, 2, 2</column>
<column name="y_2_fu_402_p2">-, 0, 0, 3, 2, 2</column>
<column name="y_2_mid1_fu_490_p2">-, 0, 0, 3, 2, 2</column>
<column name="icmp_ln199_fu_318_p2">icmp, 0, 0, 3, 6, 6</column>
<column name="icmp_ln233_fu_323_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="icmp_ln234_fu_558_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="empty_227_fu_433_p3">select, 0, 0, 2, 1, 2</column>
<column name="empty_228_fu_446_p3">select, 0, 0, 2, 1, 2</column>
<column name="empty_229_fu_513_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_mid114_fu_500_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln197_1_fu_407_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln197_fu_373_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln199_1_fu_534_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln199_2_fu_359_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln199_3_fu_546_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln199_4_fu_552_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln199_fu_328_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln205_1_fu_520_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln205_fu_453_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln218_fu_507_p3">select, 0, 0, 2, 1, 2</column>
<column name="xDiff_1_fu_380_p3">select, 0, 0, 2, 1, 2</column>
<column name="xDiff_2_fu_387_p3">select, 0, 0, 2, 1, 1</column>
<column name="yDiff_1_fu_414_p3">select, 0, 0, 2, 1, 2</column>
<column name="yDiff_2_fu_421_p3">select, 0, 0, 2, 1, 1</column>
<column name="y_fu_440_p3">select, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 8, 1, 8</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_271_p4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 1, 2</column>
<column name="bpsStride_0_address0">13, 3, 2, 6</column>
<column name="bpsStride_1_address0">13, 3, 2, 6</column>
<column name="i_48_fu_90">9, 2, 4, 8</column>
<column name="i_50_out">13, 3, 4, 12</column>
<column name="i_fu_102">9, 2, 2, 4</column>
<column name="indvar_flatten_fu_106">9, 2, 6, 12</column>
<column name="xDiff_2_phi_out">13, 3, 2, 6</column>
<column name="yDiff_2_phi_out">13, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_reg_267">1, 0, 1, 0</column>
<column name="add_ln199_1_reg_779">6, 0, 6, 0</column>
<column name="allocated_tiles_shapes_values_load_reg_762">4, 0, 4, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_return_preg">1, 0, 1, 0</column>
<column name="i_48_fu_90">4, 0, 4, 0</column>
<column name="i_48_load_1_reg_712">4, 0, 4, 0</column>
<column name="i_49_reg_687">2, 0, 2, 0</column>
<column name="i_fu_102">2, 0, 2, 0</column>
<column name="icmp_ln199_reg_708">1, 0, 1, 0</column>
<column name="icmp_ln233_reg_717">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_106">6, 0, 6, 0</column>
<column name="indvar_flatten_load_reg_693">6, 0, 6, 0</column>
<column name="select_ln199_2_reg_757">2, 0, 2, 0</column>
<column name="select_ln199_reg_725">4, 0, 4, 0</column>
<column name="xDiff_2_phi_fu_94">2, 0, 2, 0</column>
<column name="xDiff_2_phi_load_1_reg_789">2, 0, 2, 0</column>
<column name="xDiff_2_reg_767">2, 0, 2, 0</column>
<column name="xDiff_reg_735">1, 0, 1, 0</column>
<column name="yDiff_2_phi_fu_98">2, 0, 2, 0</column>
<column name="yDiff_2_phi_load_1_reg_794">2, 0, 2, 0</column>
<column name="yDiff_2_reg_773">2, 0, 2, 0</column>
<column name="yDiff_reg_741">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3, return value</column>
<column name="ap_return">out, 1, ap_ctrl_hs, BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3, return value</column>
<column name="Tile2XY_0_load">in, 2, ap_none, Tile2XY_0_load, scalar</column>
<column name="cmp28">in, 1, ap_none, cmp28, scalar</column>
<column name="and_ln205">in, 1, ap_none, and_ln205, scalar</column>
<column name="Tile2XY_1_load">in, 2, ap_none, Tile2XY_1_load, scalar</column>
<column name="cmp77">in, 1, ap_none, cmp77, scalar</column>
<column name="and_ln218">in, 1, ap_none, and_ln218, scalar</column>
<column name="sub_ln192">in, 6, ap_none, sub_ln192, scalar</column>
<column name="CGRA_NumTiles_shapes_values_load">in, 4, ap_none, CGRA_NumTiles_shapes_values_load, scalar</column>
<column name="shape_idx_load">in, 5, ap_none, shape_idx_load, scalar</column>
<column name="yDiff_2_phi_out">out, 2, ap_vld, yDiff_2_phi_out, pointer</column>
<column name="yDiff_2_phi_out_ap_vld">out, 1, ap_vld, yDiff_2_phi_out, pointer</column>
<column name="xDiff_2_phi_out">out, 2, ap_vld, xDiff_2_phi_out, pointer</column>
<column name="xDiff_2_phi_out_ap_vld">out, 1, ap_vld, xDiff_2_phi_out, pointer</column>
<column name="i_50_out">out, 4, ap_vld, i_50_out, pointer</column>
<column name="i_50_out_ap_vld">out, 1, ap_vld, i_50_out, pointer</column>
<column name="xDiff_2_out">out, 2, ap_vld, xDiff_2_out, pointer</column>
<column name="xDiff_2_out_ap_vld">out, 1, ap_vld, xDiff_2_out, pointer</column>
<column name="yDiff_2_out">out, 2, ap_vld, yDiff_2_out, pointer</column>
<column name="yDiff_2_out_ap_vld">out, 1, ap_vld, yDiff_2_out, pointer</column>
</table>
</item>
</section>
</profile>
