#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 23 16:09:13 2022
# Process ID: 21032
# Current directory: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15204 C:\Users\Beyazit\vivadoprojects\labs\LAB4V1\multiplier_ip\ip_repo\edit_multiplier_ip_v1_0.xpr
# Log file: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/vivado.log
# Journal file: C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/edit_multiplier_ip_v1_0.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0/component.xml
set_property supported_families {zynq Pre-Production zynq Beta} [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipgui::add_param -name {LED_WIDTH} -component [ipx::current_core] -display_name {Led Width} -show_label {true} -show_range {true} -widget {}
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip/ip_repo/multiplier_ip_1.0
close_project
open_project C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/multiplier_ip [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:multiplier_ip:1.0 multiplier_ip_0
endgroup
set_property name multiplier_ip [get_bd_cells multiplier_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins multiplier_ip/S_AXI]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells multiplier_ip]
make_bd_intf_pins_external  [get_bd_cells multiplier_ip]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
add_files -fileset constrs_1 -norecurse C:/Users/Beyazit/Downloads/lab4_zedboard.xdc
import_files -fileset constrs_1 C:/Users/Beyazit/Downloads/lab4_zedboard.xdc
generate_target all [get_files  C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_multiplier_ip_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 5 {system_xbar_0_synth_1 system_multiplier_ip_0_0_synth_1 system_auto_pc_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.ip_user_files -ipstatic_source_dir C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.cache/compile_simlib/modelsim} {questa=C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.cache/compile_simlib/questa} {riviera=C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.cache/compile_simlib/riviera} {activehdl=C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 5
wait_on_run impl_1
set_property target_constrs_file C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/constrs_1/imports/Downloads/lab4_zedboard.xdc [current_fileset -constrset]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/Beyazit/vivadoprojects/labs/LAB4V1/LAB4V1.srcs/sources_1/bd/system/system.bd}
set_property name LED_out [get_bd_ports LED_out_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
