// Seed: 3818114249
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    output tri   id_2,
    input  wor   id_3,
    input  uwire id_4
);
  logic id_6;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wand id_8,
    output supply1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    output wand id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_12,
      id_11,
      id_8
  );
endmodule
