$date
  Fri Jan 30 18:32:23 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_comparator_1bit $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # gt $end
$var reg 1 $ eq $end
$var reg 1 % lt $end
$scope module dut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( gt $end
$var reg 1 ) eq $end
$var reg 1 * lt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
1$
0%
0&
0'
0(
1)
0*
#10000000
1"
0$
1%
1'
0)
1*
#20000000
1!
0"
1#
0%
1&
0'
1(
0*
#30000000
1"
0#
1$
1'
0(
1)
#40000000
