// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module real_top_img_sharp_32_32_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        p_ZL4demo_0_0_address0,
        p_ZL4demo_0_0_ce0,
        p_ZL4demo_0_0_q0,
        p_ZL4demo_0_1_address0,
        p_ZL4demo_0_1_ce0,
        p_ZL4demo_0_1_q0,
        p_ZL4demo_0_2_address0,
        p_ZL4demo_0_2_ce0,
        p_ZL4demo_0_2_q0,
        p_ZL4demo_1_0_address0,
        p_ZL4demo_1_0_ce0,
        p_ZL4demo_1_0_q0,
        p_ZL4demo_1_1_address0,
        p_ZL4demo_1_1_ce0,
        p_ZL4demo_1_1_q0,
        p_ZL4demo_1_2_address0,
        p_ZL4demo_1_2_ce0,
        p_ZL4demo_1_2_q0,
        p_ZL4demo_2_0_address0,
        p_ZL4demo_2_0_ce0,
        p_ZL4demo_2_0_q0,
        p_ZL4demo_2_1_address0,
        p_ZL4demo_2_1_ce0,
        p_ZL4demo_2_1_q0,
        p_ZL4demo_2_2_address0,
        p_ZL4demo_2_2_ce0,
        p_ZL4demo_2_2_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [7:0] out_r_d0;
output  [13:0] p_ZL4demo_0_0_address0;
output   p_ZL4demo_0_0_ce0;
input  [7:0] p_ZL4demo_0_0_q0;
output  [13:0] p_ZL4demo_0_1_address0;
output   p_ZL4demo_0_1_ce0;
input  [7:0] p_ZL4demo_0_1_q0;
output  [13:0] p_ZL4demo_0_2_address0;
output   p_ZL4demo_0_2_ce0;
input  [7:0] p_ZL4demo_0_2_q0;
output  [13:0] p_ZL4demo_1_0_address0;
output   p_ZL4demo_1_0_ce0;
input  [7:0] p_ZL4demo_1_0_q0;
output  [13:0] p_ZL4demo_1_1_address0;
output   p_ZL4demo_1_1_ce0;
input  [7:0] p_ZL4demo_1_1_q0;
output  [13:0] p_ZL4demo_1_2_address0;
output   p_ZL4demo_1_2_ce0;
input  [7:0] p_ZL4demo_1_2_q0;
output  [13:0] p_ZL4demo_2_0_address0;
output   p_ZL4demo_2_0_ce0;
input  [7:0] p_ZL4demo_2_0_q0;
output  [13:0] p_ZL4demo_2_1_address0;
output   p_ZL4demo_2_1_ce0;
input  [7:0] p_ZL4demo_2_1_q0;
output  [13:0] p_ZL4demo_2_2_address0;
output   p_ZL4demo_2_2_ce0;
input  [7:0] p_ZL4demo_2_2_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln143_fu_226_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [4:0] i_load_reg_432;
reg   [4:0] i_load_reg_432_pp0_iter1_reg;
reg   [4:0] i_load_reg_432_pp0_iter2_reg;
wire   [0:0] icmp_ln145_fu_244_p2;
reg   [0:0] icmp_ln145_reg_437;
reg   [0:0] icmp_ln145_reg_437_pp0_iter1_reg;
reg   [0:0] icmp_ln145_reg_437_pp0_iter2_reg;
wire   [4:0] indvars_iv_next3029_fu_258_p2;
reg   [4:0] indvars_iv_next3029_reg_442;
reg   [4:0] indvars_iv_next3029_reg_442_pp0_iter1_reg;
reg   [4:0] indvars_iv_next3029_reg_442_pp0_iter2_reg;
wire   [63:0] zext_ln11_fu_282_p1;
reg   [63:0] zext_ln11_reg_447;
wire   [4:0] add_ln147_fu_290_p2;
reg   [4:0] add_ln147_reg_476;
reg   [4:0] add_ln147_reg_476_pp0_iter1_reg;
reg   [4:0] add_ln147_reg_476_pp0_iter2_reg;
wire   [6:0] empty_fu_311_p1;
reg   [6:0] empty_reg_506;
wire   [6:0] empty_43_fu_315_p1;
reg   [6:0] empty_43_reg_511;
wire   [6:0] tmp1_fu_327_p2;
reg   [6:0] tmp1_reg_516;
reg   [7:0] par3_reg_521;
wire   [7:0] add_ln15_fu_356_p2;
reg   [7:0] add_ln15_reg_526;
wire   [7:0] add_ln15_6_fu_368_p2;
reg   [7:0] add_ln15_6_reg_531;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln147_fu_392_p1;
reg   [4:0] j_fu_66;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_load;
reg   [4:0] i_fu_70;
wire   [4:0] select_ln143_5_fu_264_p3;
reg   [4:0] ap_sig_allocacmp_i_load;
reg   [9:0] indvar_flatten42_fu_74;
wire   [9:0] add_ln143_fu_232_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten42_load;
reg    p_ZL4demo_0_1_ce0_local;
reg    p_ZL4demo_1_0_ce0_local;
reg    p_ZL4demo_1_2_ce0_local;
reg    p_ZL4demo_2_1_ce0_local;
reg    p_ZL4demo_0_0_ce0_local;
reg    p_ZL4demo_0_2_ce0_local;
reg    p_ZL4demo_1_1_ce0_local;
reg    p_ZL4demo_2_0_ce0_local;
reg    p_ZL4demo_2_2_ce0_local;
reg    out_r_we0_local;
wire   [7:0] add_ln15_7_fu_401_p2;
reg    out_r_ce0_local;
wire   [4:0] select_ln143_fu_250_p3;
wire   [11:0] tmp_s_fu_272_p4;
wire   [6:0] empty_44_fu_319_p1;
wire   [6:0] empty_45_fu_323_p1;
wire   [6:0] tmp_fu_339_p2;
wire   [6:0] tmp21_fu_343_p2;
wire   [7:0] shl_ln15_fu_333_p2;
wire   [7:0] tmp3_fu_348_p3;
wire   [7:0] add_ln15_5_fu_362_p2;
wire   [4:0] indvars_iv_next30_mid1_fu_374_p2;
wire   [4:0] select_ln143_6_fu_379_p3;
wire   [9:0] tmp_13_fu_385_p3;
wire   [7:0] add_ln15_4_fu_397_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 j_fu_66 = 5'd0;
#0 i_fu_70 = 5'd0;
#0 indvar_flatten42_fu_74 = 10'd0;
#0 ap_done_reg = 1'b0;
end

real_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln143_fu_226_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_70 <= select_ln143_5_fu_264_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_70 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln143_fu_226_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten42_fu_74 <= add_ln143_fu_232_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten42_fu_74 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln143_fu_226_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_66 <= add_ln147_fu_290_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_66 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln147_reg_476 <= add_ln147_fu_290_p2;
        add_ln147_reg_476_pp0_iter1_reg <= add_ln147_reg_476;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_43_reg_511 <= empty_43_fu_315_p1;
        empty_reg_506 <= empty_fu_311_p1;
        i_load_reg_432 <= ap_sig_allocacmp_i_load;
        i_load_reg_432_pp0_iter1_reg <= i_load_reg_432;
        icmp_ln145_reg_437 <= icmp_ln145_fu_244_p2;
        icmp_ln145_reg_437_pp0_iter1_reg <= icmp_ln145_reg_437;
        indvars_iv_next3029_reg_442 <= indvars_iv_next3029_fu_258_p2;
        indvars_iv_next3029_reg_442_pp0_iter1_reg <= indvars_iv_next3029_reg_442;
        tmp1_reg_516 <= tmp1_fu_327_p2;
        zext_ln11_reg_447[4 : 0] <= zext_ln11_fu_282_p1[4 : 0];
zext_ln11_reg_447[11 : 7] <= zext_ln11_fu_282_p1[11 : 7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln147_reg_476_pp0_iter2_reg <= add_ln147_reg_476_pp0_iter1_reg;
        add_ln15_6_reg_531 <= add_ln15_6_fu_368_p2;
        add_ln15_reg_526 <= add_ln15_fu_356_p2;
        i_load_reg_432_pp0_iter2_reg <= i_load_reg_432_pp0_iter1_reg;
        icmp_ln145_reg_437_pp0_iter2_reg <= icmp_ln145_reg_437_pp0_iter1_reg;
        indvars_iv_next3029_reg_442_pp0_iter2_reg <= indvars_iv_next3029_reg_442_pp0_iter1_reg;
        par3_reg_521 <= p_ZL4demo_0_2_q0;
    end
end

always @ (*) begin
    if (((icmp_ln143_fu_226_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 5'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten42_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten42_load = indvar_flatten42_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 5'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_66;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_r_ce0_local = 1'b1;
    end else begin
        out_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_r_we0_local = 1'b1;
    end else begin
        out_r_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL4demo_0_0_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL4demo_0_1_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL4demo_0_2_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL4demo_1_0_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL4demo_1_1_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL4demo_1_2_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL4demo_2_0_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL4demo_2_1_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZL4demo_2_2_ce0_local = 1'b1;
    end else begin
        p_ZL4demo_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln143_fu_232_p2 = (ap_sig_allocacmp_indvar_flatten42_load + 10'd1);

assign add_ln147_fu_290_p2 = (select_ln143_fu_250_p3 + 5'd1);

assign add_ln15_4_fu_397_p2 = (add_ln15_reg_526 + par3_reg_521);

assign add_ln15_5_fu_362_p2 = (shl_ln15_fu_333_p2 + tmp3_fu_348_p3);

assign add_ln15_6_fu_368_p2 = (add_ln15_5_fu_362_p2 + p_ZL4demo_2_2_q0);

assign add_ln15_7_fu_401_p2 = (add_ln15_6_reg_531 + add_ln15_4_fu_397_p2);

assign add_ln15_fu_356_p2 = (p_ZL4demo_0_0_q0 + p_ZL4demo_2_0_q0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign empty_43_fu_315_p1 = p_ZL4demo_1_0_q0[6:0];

assign empty_44_fu_319_p1 = p_ZL4demo_1_2_q0[6:0];

assign empty_45_fu_323_p1 = p_ZL4demo_2_1_q0[6:0];

assign empty_fu_311_p1 = p_ZL4demo_0_1_q0[6:0];

assign icmp_ln143_fu_226_p2 = ((ap_sig_allocacmp_indvar_flatten42_load == 10'd900) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_244_p2 = ((ap_sig_allocacmp_j_load == 5'd30) ? 1'b1 : 1'b0);

assign indvars_iv_next3029_fu_258_p2 = (ap_sig_allocacmp_i_load + 5'd1);

assign indvars_iv_next30_mid1_fu_374_p2 = (i_load_reg_432_pp0_iter2_reg + 5'd2);

assign out_r_address0 = zext_ln147_fu_392_p1;

assign out_r_ce0 = out_r_ce0_local;

assign out_r_d0 = add_ln15_7_fu_401_p2;

assign out_r_we0 = out_r_we0_local;

assign p_ZL4demo_0_0_address0 = zext_ln11_reg_447;

assign p_ZL4demo_0_0_ce0 = p_ZL4demo_0_0_ce0_local;

assign p_ZL4demo_0_1_address0 = zext_ln11_fu_282_p1;

assign p_ZL4demo_0_1_ce0 = p_ZL4demo_0_1_ce0_local;

assign p_ZL4demo_0_2_address0 = zext_ln11_reg_447;

assign p_ZL4demo_0_2_ce0 = p_ZL4demo_0_2_ce0_local;

assign p_ZL4demo_1_0_address0 = zext_ln11_fu_282_p1;

assign p_ZL4demo_1_0_ce0 = p_ZL4demo_1_0_ce0_local;

assign p_ZL4demo_1_1_address0 = zext_ln11_reg_447;

assign p_ZL4demo_1_1_ce0 = p_ZL4demo_1_1_ce0_local;

assign p_ZL4demo_1_2_address0 = zext_ln11_fu_282_p1;

assign p_ZL4demo_1_2_ce0 = p_ZL4demo_1_2_ce0_local;

assign p_ZL4demo_2_0_address0 = zext_ln11_reg_447;

assign p_ZL4demo_2_0_ce0 = p_ZL4demo_2_0_ce0_local;

assign p_ZL4demo_2_1_address0 = zext_ln11_fu_282_p1;

assign p_ZL4demo_2_1_ce0 = p_ZL4demo_2_1_ce0_local;

assign p_ZL4demo_2_2_address0 = zext_ln11_reg_447;

assign p_ZL4demo_2_2_ce0 = p_ZL4demo_2_2_ce0_local;

assign select_ln143_5_fu_264_p3 = ((icmp_ln145_fu_244_p2[0:0] == 1'b1) ? indvars_iv_next3029_fu_258_p2 : ap_sig_allocacmp_i_load);

assign select_ln143_6_fu_379_p3 = ((icmp_ln145_reg_437_pp0_iter2_reg[0:0] == 1'b1) ? indvars_iv_next30_mid1_fu_374_p2 : indvars_iv_next3029_reg_442_pp0_iter2_reg);

assign select_ln143_fu_250_p3 = ((icmp_ln145_fu_244_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_j_load);

assign shl_ln15_fu_333_p2 = p_ZL4demo_1_1_q0 << 8'd2;

assign tmp1_fu_327_p2 = (empty_44_fu_319_p1 + empty_45_fu_323_p1);

assign tmp21_fu_343_p2 = (tmp1_reg_516 + tmp_fu_339_p2);

assign tmp3_fu_348_p3 = {{tmp21_fu_343_p2}, {1'd0}};

assign tmp_13_fu_385_p3 = {{select_ln143_6_fu_379_p3}, {add_ln147_reg_476_pp0_iter2_reg}};

assign tmp_fu_339_p2 = (empty_43_reg_511 + empty_reg_506);

assign tmp_s_fu_272_p4 = {{{select_ln143_5_fu_264_p3}, {2'd0}}, {select_ln143_fu_250_p3}};

assign zext_ln11_fu_282_p1 = tmp_s_fu_272_p4;

assign zext_ln147_fu_392_p1 = tmp_13_fu_385_p3;

always @ (posedge ap_clk) begin
    zext_ln11_reg_447[6:5] <= 2'b00;
    zext_ln11_reg_447[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //real_top_img_sharp_32_32_Pipeline_VITIS_LOOP_143_5_VITIS_LOOP_145_6
