#contributor : Aaron , generated by script from template provided by Xilinx
#name : S6_BUFIO2
#key:S6_BUFIO2
# --

BUFIO2 #(
   .DIVIDE(1),             // DIVCLK divider (1-8)
   .DIVIDE_BYPASS("TRUE"), // Bypass the divider circuitry (TRUE/FALSE)
   .I_INVERT("FALSE"),     // Invert clock (TRUE/FALSE)
   .USE_DOUBLER("FALSE")   // Use doubler circuitry (TRUE/FALSE)
)
BUFIO2_inst (
   .DIVCLK(DIVCLK),             // 1-bit output: Divided clock output
   .IOCLK(IOCLK),               // 1-bit output: I/O output clock
   .SERDESSTROBE(SERDESSTROBE), // 1-bit output: Output SERDES strobe (connect to ISERDES2/OSERDES2)
   .I(I)                        // 1-bit input: Clock input (connect to IBUFG)
);

