<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › arch-v32 › mm › tlb.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>tlb.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Low level TLB handling.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2000-2003, Axis Communications AB.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:   Bjorn Wesen &lt;bjornw@axis.com&gt;</span>
<span class="cm"> *            Tobias Anderberg &lt;tobiasa@axis.com&gt;, CRISv32 port.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/tlb.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;arch/hwregs/asm/mmu_defs_asm.h&gt;</span>
<span class="cp">#include &lt;arch/hwregs/supp_reg.h&gt;</span>

<span class="cp">#define UPDATE_TLB_SEL_IDX(val)					\</span>
<span class="cp">do {								\</span>
<span class="cp">	unsigned long tlb_sel;					\</span>
<span class="cp">								\</span>
<span class="cp">	tlb_sel = REG_FIELD(mmu, rw_mm_tlb_sel, idx, val);	\</span>
<span class="cp">	SUPP_REG_WR(RW_MM_TLB_SEL, tlb_sel);			\</span>
<span class="cp">} while(0)</span>

<span class="cp">#define UPDATE_TLB_HILO(tlb_hi, tlb_lo)		\</span>
<span class="cp">do {						\</span>
<span class="cp">	SUPP_REG_WR(RW_MM_TLB_HI, tlb_hi);	\</span>
<span class="cp">	SUPP_REG_WR(RW_MM_TLB_LO, tlb_lo);	\</span>
<span class="cp">} while(0)</span>

<span class="cm">/*</span>
<span class="cm"> * The TLB can host up to 256 different mm contexts at the same time. The running</span>
<span class="cm"> * context is found in the PID register. Each TLB entry contains a page_id that</span>
<span class="cm"> * has to match the PID register to give a hit. page_id_map keeps track of which</span>
<span class="cm"> * mm&#39;s is assigned to which page_id&#39;s, making sure it&#39;s known when to</span>
<span class="cm"> * invalidate TLB entries.</span>
<span class="cm"> *</span>
<span class="cm"> * The last page_id is never running, it is used as an invalid page_id so that</span>
<span class="cm"> * it&#39;s possible to make TLB entries that will nerver match.</span>
<span class="cm"> *</span>
<span class="cm"> * Note; the flushes needs to be atomic otherwise an interrupt hander that uses</span>
<span class="cm"> * vmalloc&#39;ed memory might cause a TLB load in the middle of a flush.</span>
<span class="cm"> */</span>

<span class="cm">/* Flush all TLB entries. */</span>
<span class="kt">void</span>
<span class="nf">__flush_tlb_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mmu</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmu_tlb_hi</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmu_tlb_sel</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Mask with 0xf so similar TLB entries aren&#39;t written in the same 4-way</span>
<span class="cm">	 * entry group.</span>
<span class="cm">	 */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">mmu</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">mmu</span> <span class="o">&lt;=</span> <span class="mi">2</span><span class="p">;</span> <span class="n">mmu</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">SUPP_BANK_SEL</span><span class="p">(</span><span class="n">mmu</span><span class="p">);</span> <span class="cm">/* Select the MMU */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_TLB_ENTRIES</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Store invalid entry */</span>
			<span class="n">mmu_tlb_sel</span> <span class="o">=</span> <span class="n">REG_FIELD</span><span class="p">(</span><span class="n">mmu</span><span class="p">,</span> <span class="n">rw_mm_tlb_sel</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

			<span class="n">mmu_tlb_hi</span> <span class="o">=</span> <span class="p">(</span><span class="n">REG_FIELD</span><span class="p">(</span><span class="n">mmu</span><span class="p">,</span> <span class="n">rw_mm_tlb_hi</span><span class="p">,</span> <span class="n">pid</span><span class="p">,</span> <span class="n">INVALID_PAGEID</span><span class="p">)</span>
				    <span class="o">|</span> <span class="n">REG_FIELD</span><span class="p">(</span><span class="n">mmu</span><span class="p">,</span> <span class="n">rw_mm_tlb_hi</span><span class="p">,</span> <span class="n">vpn</span><span class="p">,</span> <span class="n">i</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">));</span>

			<span class="n">SUPP_REG_WR</span><span class="p">(</span><span class="n">RW_MM_TLB_SEL</span><span class="p">,</span> <span class="n">mmu_tlb_sel</span><span class="p">);</span>
			<span class="n">SUPP_REG_WR</span><span class="p">(</span><span class="n">RW_MM_TLB_HI</span><span class="p">,</span> <span class="n">mmu_tlb_hi</span><span class="p">);</span>
			<span class="n">SUPP_REG_WR</span><span class="p">(</span><span class="n">RW_MM_TLB_LO</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Flush an entire user address space. */</span>
<span class="kt">void</span>
<span class="nf">__flush_tlb_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mmu</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tlb_hi</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmu_tlb_hi</span><span class="p">;</span>

	<span class="n">page_id</span> <span class="o">=</span> <span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">.</span><span class="n">page_id</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">page_id</span> <span class="o">==</span> <span class="n">NO_CONTEXT</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Mark the TLB entries that match the page_id as invalid. */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">mmu</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">mmu</span> <span class="o">&lt;=</span> <span class="mi">2</span><span class="p">;</span> <span class="n">mmu</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">SUPP_BANK_SEL</span><span class="p">(</span><span class="n">mmu</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_TLB_ENTRIES</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">UPDATE_TLB_SEL_IDX</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>

			<span class="cm">/* Get the page_id */</span>
			<span class="n">SUPP_REG_RD</span><span class="p">(</span><span class="n">RW_MM_TLB_HI</span><span class="p">,</span> <span class="n">tlb_hi</span><span class="p">);</span>

			<span class="cm">/* Check if the page_id match. */</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">tlb_hi</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">==</span> <span class="n">page_id</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">mmu_tlb_hi</span> <span class="o">=</span> <span class="p">(</span><span class="n">REG_FIELD</span><span class="p">(</span><span class="n">mmu</span><span class="p">,</span> <span class="n">rw_mm_tlb_hi</span><span class="p">,</span> <span class="n">pid</span><span class="p">,</span>
				                        <span class="n">INVALID_PAGEID</span><span class="p">)</span>
				            <span class="o">|</span> <span class="n">REG_FIELD</span><span class="p">(</span><span class="n">mmu</span><span class="p">,</span> <span class="n">rw_mm_tlb_hi</span><span class="p">,</span> <span class="n">vpn</span><span class="p">,</span>
				                        <span class="n">i</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">));</span>

				<span class="n">UPDATE_TLB_HILO</span><span class="p">(</span><span class="n">mmu_tlb_hi</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Invalidate a single page. */</span>
<span class="kt">void</span>
<span class="nf">__flush_tlb_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">vm_area_struct</span> <span class="o">*</span><span class="n">vma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mmu</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">page_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tlb_hi</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmu_tlb_hi</span><span class="p">;</span>

	<span class="n">page_id</span> <span class="o">=</span> <span class="n">vma</span><span class="o">-&gt;</span><span class="n">vm_mm</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">.</span><span class="n">page_id</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">page_id</span> <span class="o">==</span> <span class="n">NO_CONTEXT</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="n">PAGE_MASK</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Invalidate those TLB entries that match both the mm context and the</span>
<span class="cm">	 * requested virtual address.</span>
<span class="cm">	 */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">mmu</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">mmu</span> <span class="o">&lt;=</span> <span class="mi">2</span><span class="p">;</span> <span class="n">mmu</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">SUPP_BANK_SEL</span><span class="p">(</span><span class="n">mmu</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_TLB_ENTRIES</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">UPDATE_TLB_SEL_IDX</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
			<span class="n">SUPP_REG_RD</span><span class="p">(</span><span class="n">RW_MM_TLB_HI</span><span class="p">,</span> <span class="n">tlb_hi</span><span class="p">);</span>

			<span class="cm">/* Check if page_id and address matches */</span>
			<span class="k">if</span> <span class="p">(((</span><span class="n">tlb_hi</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">==</span> <span class="n">page_id</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="p">((</span><span class="n">tlb_hi</span> <span class="o">&amp;</span> <span class="n">PAGE_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">addr</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">mmu_tlb_hi</span> <span class="o">=</span> <span class="n">REG_FIELD</span><span class="p">(</span><span class="n">mmu</span><span class="p">,</span> <span class="n">rw_mm_tlb_hi</span><span class="p">,</span> <span class="n">pid</span><span class="p">,</span>
				                       <span class="n">INVALID_PAGEID</span><span class="p">)</span> <span class="o">|</span> <span class="n">addr</span><span class="p">;</span>

				<span class="n">UPDATE_TLB_HILO</span><span class="p">(</span><span class="n">mmu_tlb_hi</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Initialize the context related info for a new mm_struct</span>
<span class="cm"> * instance.</span>
<span class="cm"> */</span>

<span class="kt">int</span>
<span class="nf">init_new_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mm</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">.</span><span class="n">page_id</span> <span class="o">=</span> <span class="n">NO_CONTEXT</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">mmu_context_lock</span><span class="p">);</span>

<span class="cm">/* Called in schedule() just before actually doing the switch_to. */</span>
<span class="kt">void</span>
<span class="nf">switch_mm</span><span class="p">(</span><span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">prev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">next</span><span class="p">,</span>
	  <span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">prev</span> <span class="o">!=</span> <span class="n">next</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

		<span class="cm">/* Make sure there is a MMU context. */</span>
		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mmu_context_lock</span><span class="p">);</span>
		<span class="n">get_mmu_context</span><span class="p">(</span><span class="n">next</span><span class="p">);</span>
		<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">mm_cpumask</span><span class="p">(</span><span class="n">next</span><span class="p">));</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mmu_context_lock</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Remember the pgd for the fault handlers. Keep a separate</span>
<span class="cm">		 * copy of it because current and active_mm might be invalid</span>
<span class="cm">		 * at points where * there&#39;s still a need to derefer the pgd.</span>
<span class="cm">		 */</span>
		<span class="n">per_cpu</span><span class="p">(</span><span class="n">current_pgd</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)</span> <span class="o">=</span> <span class="n">next</span><span class="o">-&gt;</span><span class="n">pgd</span><span class="p">;</span>

		<span class="cm">/* Switch context in the MMU. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tsk</span> <span class="o">&amp;&amp;</span> <span class="n">task_thread_info</span><span class="p">(</span><span class="n">tsk</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">SPEC_REG_WR</span><span class="p">(</span><span class="n">SPEC_REG_PID</span><span class="p">,</span> <span class="n">next</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">.</span><span class="n">page_id</span> <span class="o">|</span>
				<span class="n">task_thread_info</span><span class="p">(</span><span class="n">tsk</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">tls</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">SPEC_REG_WR</span><span class="p">(</span><span class="n">SPEC_REG_PID</span><span class="p">,</span> <span class="n">next</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">.</span><span class="n">page_id</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
