# Generated from SystemVerilog.g4 by ANTLR 4.8
# encoding: utf-8
from antlr4 import *
from io import StringIO
import sys
if sys.version_info[1] > 5:
	from typing import TextIO
else:
	from typing.io import TextIO


def serializedATN():
    with StringIO() as buf:
        buf.write("\3\u608b\ua72a\u8133\ub9ed\u417c\u3be7\u7786\u5964\3\64")
        buf.write("\u00b1\4\2\t\2\4\3\t\3\4\4\t\4\4\5\t\5\4\6\t\6\4\7\t\7")
        buf.write("\4\b\t\b\4\t\t\t\4\n\t\n\4\13\t\13\4\f\t\f\4\r\t\r\4\16")
        buf.write("\t\16\4\17\t\17\4\20\t\20\4\21\t\21\3\2\7\2$\n\2\f\2\16")
        buf.write("\2\'\13\2\3\2\3\2\3\3\3\3\3\3\3\3\3\3\3\3\5\3\61\n\3\3")
        buf.write("\4\3\4\7\4\65\n\4\f\4\16\48\13\4\3\4\3\4\3\5\3\5\3\5\5")
        buf.write("\5?\n\5\3\5\7\5B\n\5\f\5\16\5E\13\5\3\5\3\5\3\6\3\6\7")
        buf.write("\6K\n\6\f\6\16\6N\13\6\3\6\3\6\3\7\3\7\3\7\7\7U\n\7\f")
        buf.write("\7\16\7X\13\7\5\7Z\n\7\3\7\3\7\3\b\3\b\7\b`\n\b\f\b\16")
        buf.write("\bc\13\b\3\b\3\b\3\t\3\t\3\t\5\tj\n\t\3\n\3\n\3\n\7\n")
        buf.write("o\n\n\f\n\16\nr\13\n\3\n\3\n\3\13\3\13\3\13\3\13\3\13")
        buf.write("\7\13{\n\13\f\13\16\13~\13\13\3\13\3\13\3\f\5\f\u0083")
        buf.write("\n\f\3\f\3\f\3\f\7\f\u0088\n\f\f\f\16\f\u008b\13\f\3\f")
        buf.write("\3\f\5\f\u008f\n\f\3\r\3\r\7\r\u0093\n\r\f\r\16\r\u0096")
        buf.write("\13\r\3\r\3\r\3\16\3\16\7\16\u009c\n\16\f\16\16\16\u009f")
        buf.write("\13\16\3\16\3\16\3\17\3\17\7\17\u00a5\n\17\f\17\16\17")
        buf.write("\u00a8\13\17\5\17\u00aa\n\17\3\20\3\20\3\20\3\21\3\21")
        buf.write("\3\21\r\66CLVap|\u0089\u0094\u009d\u00a6\2\22\2\4\6\b")
        buf.write("\n\f\16\20\22\24\26\30\32\34\36 \2\2\2\u00b8\2%\3\2\2")
        buf.write("\2\4\60\3\2\2\2\6\62\3\2\2\2\b;\3\2\2\2\nH\3\2\2\2\fQ")
        buf.write("\3\2\2\2\16]\3\2\2\2\20i\3\2\2\2\22k\3\2\2\2\24u\3\2\2")
        buf.write("\2\26\u0082\3\2\2\2\30\u0090\3\2\2\2\32\u0099\3\2\2\2")
        buf.write("\34\u00a9\3\2\2\2\36\u00ab\3\2\2\2 \u00ae\3\2\2\2\"$\5")
        buf.write("\4\3\2#\"\3\2\2\2$\'\3\2\2\2%#\3\2\2\2%&\3\2\2\2&(\3\2")
        buf.write("\2\2\'%\3\2\2\2()\7\2\2\3)\3\3\2\2\2*\61\5\6\4\2+\61\5")
        buf.write("\b\5\2,\61\5\n\6\2-\61\5\f\7\2.\61\5\20\t\2/\61\5\16\b")
        buf.write("\2\60*\3\2\2\2\60+\3\2\2\2\60,\3\2\2\2\60-\3\2\2\2\60")
        buf.write(".\3\2\2\2\60/\3\2\2\2\61\5\3\2\2\2\62\66\7\3\2\2\63\65")
        buf.write("\13\2\2\2\64\63\3\2\2\2\658\3\2\2\2\66\67\3\2\2\2\66\64")
        buf.write("\3\2\2\2\679\3\2\2\28\66\3\2\2\29:\7\4\2\2:\7\3\2\2\2")
        buf.write(";<\7\5\2\2<>\5 \21\2=?\5\30\r\2>=\3\2\2\2>?\3\2\2\2?C")
        buf.write("\3\2\2\2@B\13\2\2\2A@\3\2\2\2BE\3\2\2\2CD\3\2\2\2CA\3")
        buf.write("\2\2\2DF\3\2\2\2EC\3\2\2\2FG\7\6\2\2G\t\3\2\2\2HL\7\7")
        buf.write("\2\2IK\13\2\2\2JI\3\2\2\2KN\3\2\2\2LM\3\2\2\2LJ\3\2\2")
        buf.write("\2MO\3\2\2\2NL\3\2\2\2OP\7\b\2\2P\13\3\2\2\2QY\7\t\2\2")
        buf.write("RZ\5\20\t\2SU\13\2\2\2TS\3\2\2\2UX\3\2\2\2VW\3\2\2\2V")
        buf.write("T\3\2\2\2WZ\3\2\2\2XV\3\2\2\2YR\3\2\2\2YV\3\2\2\2Z[\3")
        buf.write("\2\2\2[\\\7\n\2\2\\\r\3\2\2\2]a\7\13\2\2^`\13\2\2\2_^")
        buf.write("\3\2\2\2`c\3\2\2\2ab\3\2\2\2a_\3\2\2\2bd\3\2\2\2ca\3\2")
        buf.write("\2\2de\7\f\2\2e\17\3\2\2\2fj\5\22\n\2gj\5\24\13\2hj\5")
        buf.write("\26\f\2if\3\2\2\2ig\3\2\2\2ih\3\2\2\2j\21\3\2\2\2kl\7")
        buf.write("\r\2\2lp\5 \21\2mo\13\2\2\2nm\3\2\2\2or\3\2\2\2pq\3\2")
        buf.write("\2\2pn\3\2\2\2qs\3\2\2\2rp\3\2\2\2st\7\16\2\2t\23\3\2")
        buf.write("\2\2uv\7\17\2\2vw\5\34\17\2wx\5 \21\2x|\7\36\2\2y{\13")
        buf.write("\2\2\2zy\3\2\2\2{~\3\2\2\2|}\3\2\2\2|z\3\2\2\2}\177\3")
        buf.write("\2\2\2~|\3\2\2\2\177\u0080\7\20\2\2\u0080\25\3\2\2\2\u0081")
        buf.write("\u0083\7\21\2\2\u0082\u0081\3\2\2\2\u0082\u0083\3\2\2")
        buf.write("\2\u0083\u0084\3\2\2\2\u0084\u0085\7\22\2\2\u0085\u0089")
        buf.write("\5 \21\2\u0086\u0088\13\2\2\2\u0087\u0086\3\2\2\2\u0088")
        buf.write("\u008b\3\2\2\2\u0089\u008a\3\2\2\2\u0089\u0087\3\2\2\2")
        buf.write("\u008a\u008c\3\2\2\2\u008b\u0089\3\2\2\2\u008c\u008e\7")
        buf.write("\23\2\2\u008d\u008f\5\36\20\2\u008e\u008d\3\2\2\2\u008e")
        buf.write("\u008f\3\2\2\2\u008f\27\3\2\2\2\u0090\u0094\7\24\2\2\u0091")
        buf.write("\u0093\13\2\2\2\u0092\u0091\3\2\2\2\u0093\u0096\3\2\2")
        buf.write("\2\u0094\u0095\3\2\2\2\u0094\u0092\3\2\2\2\u0095\u0097")
        buf.write("\3\2\2\2\u0096\u0094\3\2\2\2\u0097\u0098\7\37\2\2\u0098")
        buf.write("\31\3\2\2\2\u0099\u009d\7\36\2\2\u009a\u009c\13\2\2\2")
        buf.write("\u009b\u009a\3\2\2\2\u009c\u009f\3\2\2\2\u009d\u009e\3")
        buf.write("\2\2\2\u009d\u009b\3\2\2\2\u009e\u00a0\3\2\2\2\u009f\u009d")
        buf.write("\3\2\2\2\u00a0\u00a1\7\37\2\2\u00a1\33\3\2\2\2\u00a2\u00aa")
        buf.write("\7\25\2\2\u00a3\u00a5\13\2\2\2\u00a4\u00a3\3\2\2\2\u00a5")
        buf.write("\u00a8\3\2\2\2\u00a6\u00a7\3\2\2\2\u00a6\u00a4\3\2\2\2")
        buf.write("\u00a7\u00aa\3\2\2\2\u00a8\u00a6\3\2\2\2\u00a9\u00a2\3")
        buf.write("\2\2\2\u00a9\u00a6\3\2\2\2\u00aa\35\3\2\2\2\u00ab\u00ac")
        buf.write("\7\34\2\2\u00ac\u00ad\5 \21\2\u00ad\37\3\2\2\2\u00ae\u00af")
        buf.write("\7%\2\2\u00af!\3\2\2\2\25%\60\66>CLVYaip|\u0082\u0089")
        buf.write("\u008e\u0094\u009d\u00a6\u00a9")
        return buf.getvalue()


class SystemVerilogParser ( Parser ):

    grammarFileName = "SystemVerilog.g4"

    atn = ATNDeserializer().deserialize(serializedATN())

    decisionsToDFA = [ DFA(ds, i) for i, ds in enumerate(atn.decisionToState) ]

    sharedContextCache = PredictionContextCache()

    literalNames = [ "<INVALID>", "'module'", "'endmodule'", "'interface'", 
                     "'endinterface'", "'program'", "'endprogram'", "'package'", 
                     "'endpackage'", "'config'", "'endconfig'", "'task'", 
                     "'endtask'", "'function'", "'endfunction'", "'virtual'", 
                     "'class'", "'endclass'", "'#('", "'void'", "<INVALID>", 
                     "<INVALID>", "' '", "'\t'", "<INVALID>", "<INVALID>", 
                     "':'", "';'", "'('", "')'", "'['", "']'", "'{'", "'}'", 
                     "','" ]

    symbolicNames = [ "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "<INVALID>", "<INVALID>", "<INVALID>", "<INVALID>", 
                      "SINGLELINE_COMMENT", "MULTILINE_COMMENT", "SPACE", 
                      "TAB", "NEWLINE", "STRING", "COLON", "SEMICOLON", 
                      "PAR_OPEN", "PAR_CLOSE", "SQUARE_OPEN", "SQUARE_CLOSE", 
                      "CURLY_OPEN", "CURLY_CLOSE", "COMMA", "WORD", "NUMBER", 
                      "INTEGRAL_NUMBER", "REAL_NUMBER", "DECIMAL_NUMBER", 
                      "BINARY_NUMBER", "OCTAL_NUMBER", "HEX_NUMBER", "SIZE", 
                      "NON_ZERO_NUMBER", "UNSIGNED_NUMBER", "DECIMAL_VALUE", 
                      "BINARY_VALUE", "OCTAL_VALUE", "HEX_VALUE", "UNBASED_UNSIZED_LITERAL" ]

    RULE_source = 0
    RULE_declaration = 1
    RULE_module_declaration = 2
    RULE_interface_declaration = 3
    RULE_program_declaration = 4
    RULE_package_declaration = 5
    RULE_config_declaration = 6
    RULE_package_item = 7
    RULE_task_declaration = 8
    RULE_function_declaration = 9
    RULE_class_declaration = 10
    RULE_parameter_port_list = 11
    RULE_port_list = 12
    RULE_return_val = 13
    RULE_label = 14
    RULE_identifier = 15

    ruleNames =  [ "source", "declaration", "module_declaration", "interface_declaration", 
                   "program_declaration", "package_declaration", "config_declaration", 
                   "package_item", "task_declaration", "function_declaration", 
                   "class_declaration", "parameter_port_list", "port_list", 
                   "return_val", "label", "identifier" ]

    EOF = Token.EOF
    T__0=1
    T__1=2
    T__2=3
    T__3=4
    T__4=5
    T__5=6
    T__6=7
    T__7=8
    T__8=9
    T__9=10
    T__10=11
    T__11=12
    T__12=13
    T__13=14
    T__14=15
    T__15=16
    T__16=17
    T__17=18
    T__18=19
    SINGLELINE_COMMENT=20
    MULTILINE_COMMENT=21
    SPACE=22
    TAB=23
    NEWLINE=24
    STRING=25
    COLON=26
    SEMICOLON=27
    PAR_OPEN=28
    PAR_CLOSE=29
    SQUARE_OPEN=30
    SQUARE_CLOSE=31
    CURLY_OPEN=32
    CURLY_CLOSE=33
    COMMA=34
    WORD=35
    NUMBER=36
    INTEGRAL_NUMBER=37
    REAL_NUMBER=38
    DECIMAL_NUMBER=39
    BINARY_NUMBER=40
    OCTAL_NUMBER=41
    HEX_NUMBER=42
    SIZE=43
    NON_ZERO_NUMBER=44
    UNSIGNED_NUMBER=45
    DECIMAL_VALUE=46
    BINARY_VALUE=47
    OCTAL_VALUE=48
    HEX_VALUE=49
    UNBASED_UNSIZED_LITERAL=50

    def __init__(self, input:TokenStream, output:TextIO = sys.stdout):
        super().__init__(input, output)
        self.checkVersion("4.8")
        self._interp = ParserATNSimulator(self, self.atn, self.decisionsToDFA, self.sharedContextCache)
        self._predicates = None




    class SourceContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def EOF(self):
            return self.getToken(SystemVerilogParser.EOF, 0)

        def declaration(self, i:int=None):
            if i is None:
                return self.getTypedRuleContexts(SystemVerilogParser.DeclarationContext)
            else:
                return self.getTypedRuleContext(SystemVerilogParser.DeclarationContext,i)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_source

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterSource" ):
                listener.enterSource(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitSource" ):
                listener.exitSource(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitSource" ):
                return visitor.visitSource(self)
            else:
                return visitor.visitChildren(self)




    def source(self):

        localctx = SystemVerilogParser.SourceContext(self, self._ctx, self.state)
        self.enterRule(localctx, 0, self.RULE_source)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 35
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            while (((_la) & ~0x3f) == 0 and ((1 << _la) & ((1 << SystemVerilogParser.T__0) | (1 << SystemVerilogParser.T__2) | (1 << SystemVerilogParser.T__4) | (1 << SystemVerilogParser.T__6) | (1 << SystemVerilogParser.T__8) | (1 << SystemVerilogParser.T__10) | (1 << SystemVerilogParser.T__12) | (1 << SystemVerilogParser.T__14) | (1 << SystemVerilogParser.T__15))) != 0):
                self.state = 32
                self.declaration()
                self.state = 37
                self._errHandler.sync(self)
                _la = self._input.LA(1)

            self.state = 38
            self.match(SystemVerilogParser.EOF)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class DeclarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def module_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Module_declarationContext,0)


        def interface_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Interface_declarationContext,0)


        def program_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Program_declarationContext,0)


        def package_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Package_declarationContext,0)


        def package_item(self):
            return self.getTypedRuleContext(SystemVerilogParser.Package_itemContext,0)


        def config_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Config_declarationContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterDeclaration" ):
                listener.enterDeclaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitDeclaration" ):
                listener.exitDeclaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitDeclaration" ):
                return visitor.visitDeclaration(self)
            else:
                return visitor.visitChildren(self)




    def declaration(self):

        localctx = SystemVerilogParser.DeclarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 2, self.RULE_declaration)
        try:
            self.state = 46
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [SystemVerilogParser.T__0]:
                self.enterOuterAlt(localctx, 1)
                self.state = 40
                self.module_declaration()
                pass
            elif token in [SystemVerilogParser.T__2]:
                self.enterOuterAlt(localctx, 2)
                self.state = 41
                self.interface_declaration()
                pass
            elif token in [SystemVerilogParser.T__4]:
                self.enterOuterAlt(localctx, 3)
                self.state = 42
                self.program_declaration()
                pass
            elif token in [SystemVerilogParser.T__6]:
                self.enterOuterAlt(localctx, 4)
                self.state = 43
                self.package_declaration()
                pass
            elif token in [SystemVerilogParser.T__10, SystemVerilogParser.T__12, SystemVerilogParser.T__14, SystemVerilogParser.T__15]:
                self.enterOuterAlt(localctx, 5)
                self.state = 44
                self.package_item()
                pass
            elif token in [SystemVerilogParser.T__8]:
                self.enterOuterAlt(localctx, 6)
                self.state = 45
                self.config_declaration()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Module_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_module_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterModule_declaration" ):
                listener.enterModule_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitModule_declaration" ):
                listener.exitModule_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitModule_declaration" ):
                return visitor.visitModule_declaration(self)
            else:
                return visitor.visitChildren(self)




    def module_declaration(self):

        localctx = SystemVerilogParser.Module_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 4, self.RULE_module_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 48
            self.match(SystemVerilogParser.T__0)
            self.state = 52
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,2,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 49
                    self.matchWildcard() 
                self.state = 54
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,2,self._ctx)

            self.state = 55
            self.match(SystemVerilogParser.T__1)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Interface_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def parameter_port_list(self):
            return self.getTypedRuleContext(SystemVerilogParser.Parameter_port_listContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_interface_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterInterface_declaration" ):
                listener.enterInterface_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitInterface_declaration" ):
                listener.exitInterface_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitInterface_declaration" ):
                return visitor.visitInterface_declaration(self)
            else:
                return visitor.visitChildren(self)




    def interface_declaration(self):

        localctx = SystemVerilogParser.Interface_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 6, self.RULE_interface_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 57
            self.match(SystemVerilogParser.T__2)
            self.state = 58
            self.identifier()
            self.state = 60
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,3,self._ctx)
            if la_ == 1:
                self.state = 59
                self.parameter_port_list()


            self.state = 65
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,4,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 62
                    self.matchWildcard() 
                self.state = 67
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,4,self._ctx)

            self.state = 68
            self.match(SystemVerilogParser.T__3)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Program_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_program_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterProgram_declaration" ):
                listener.enterProgram_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitProgram_declaration" ):
                listener.exitProgram_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitProgram_declaration" ):
                return visitor.visitProgram_declaration(self)
            else:
                return visitor.visitChildren(self)




    def program_declaration(self):

        localctx = SystemVerilogParser.Program_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 8, self.RULE_program_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 70
            self.match(SystemVerilogParser.T__4)
            self.state = 74
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,5,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 71
                    self.matchWildcard() 
                self.state = 76
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,5,self._ctx)

            self.state = 77
            self.match(SystemVerilogParser.T__5)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Package_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def package_item(self):
            return self.getTypedRuleContext(SystemVerilogParser.Package_itemContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_package_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPackage_declaration" ):
                listener.enterPackage_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPackage_declaration" ):
                listener.exitPackage_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPackage_declaration" ):
                return visitor.visitPackage_declaration(self)
            else:
                return visitor.visitChildren(self)




    def package_declaration(self):

        localctx = SystemVerilogParser.Package_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 10, self.RULE_package_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 79
            self.match(SystemVerilogParser.T__6)
            self.state = 87
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,7,self._ctx)
            if la_ == 1:
                self.state = 80
                self.package_item()
                pass

            elif la_ == 2:
                self.state = 84
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,6,self._ctx)
                while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                    if _alt==1+1:
                        self.state = 81
                        self.matchWildcard() 
                    self.state = 86
                    self._errHandler.sync(self)
                    _alt = self._interp.adaptivePredict(self._input,6,self._ctx)

                pass


            self.state = 89
            self.match(SystemVerilogParser.T__7)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Config_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_config_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterConfig_declaration" ):
                listener.enterConfig_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitConfig_declaration" ):
                listener.exitConfig_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitConfig_declaration" ):
                return visitor.visitConfig_declaration(self)
            else:
                return visitor.visitChildren(self)




    def config_declaration(self):

        localctx = SystemVerilogParser.Config_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 12, self.RULE_config_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 91
            self.match(SystemVerilogParser.T__8)
            self.state = 95
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,8,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 92
                    self.matchWildcard() 
                self.state = 97
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,8,self._ctx)

            self.state = 98
            self.match(SystemVerilogParser.T__9)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Package_itemContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def task_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Task_declarationContext,0)


        def function_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Function_declarationContext,0)


        def class_declaration(self):
            return self.getTypedRuleContext(SystemVerilogParser.Class_declarationContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_package_item

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPackage_item" ):
                listener.enterPackage_item(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPackage_item" ):
                listener.exitPackage_item(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPackage_item" ):
                return visitor.visitPackage_item(self)
            else:
                return visitor.visitChildren(self)




    def package_item(self):

        localctx = SystemVerilogParser.Package_itemContext(self, self._ctx, self.state)
        self.enterRule(localctx, 14, self.RULE_package_item)
        try:
            self.state = 103
            self._errHandler.sync(self)
            token = self._input.LA(1)
            if token in [SystemVerilogParser.T__10]:
                self.enterOuterAlt(localctx, 1)
                self.state = 100
                self.task_declaration()
                pass
            elif token in [SystemVerilogParser.T__12]:
                self.enterOuterAlt(localctx, 2)
                self.state = 101
                self.function_declaration()
                pass
            elif token in [SystemVerilogParser.T__14, SystemVerilogParser.T__15]:
                self.enterOuterAlt(localctx, 3)
                self.state = 102
                self.class_declaration()
                pass
            else:
                raise NoViableAltException(self)

        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Task_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_task_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterTask_declaration" ):
                listener.enterTask_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitTask_declaration" ):
                listener.exitTask_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitTask_declaration" ):
                return visitor.visitTask_declaration(self)
            else:
                return visitor.visitChildren(self)




    def task_declaration(self):

        localctx = SystemVerilogParser.Task_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 16, self.RULE_task_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 105
            self.match(SystemVerilogParser.T__10)
            self.state = 106
            self.identifier()
            self.state = 110
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,10,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 107
                    self.matchWildcard() 
                self.state = 112
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,10,self._ctx)

            self.state = 113
            self.match(SystemVerilogParser.T__11)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Function_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def return_val(self):
            return self.getTypedRuleContext(SystemVerilogParser.Return_valContext,0)


        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def PAR_OPEN(self):
            return self.getToken(SystemVerilogParser.PAR_OPEN, 0)

        def getRuleIndex(self):
            return SystemVerilogParser.RULE_function_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterFunction_declaration" ):
                listener.enterFunction_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitFunction_declaration" ):
                listener.exitFunction_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitFunction_declaration" ):
                return visitor.visitFunction_declaration(self)
            else:
                return visitor.visitChildren(self)




    def function_declaration(self):

        localctx = SystemVerilogParser.Function_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 18, self.RULE_function_declaration)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 115
            self.match(SystemVerilogParser.T__12)
            self.state = 116
            self.return_val()
            self.state = 117
            self.identifier()
            self.state = 118
            self.match(SystemVerilogParser.PAR_OPEN)
            self.state = 122
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,11,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 119
                    self.matchWildcard() 
                self.state = 124
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,11,self._ctx)

            self.state = 125
            self.match(SystemVerilogParser.T__13)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Class_declarationContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def label(self):
            return self.getTypedRuleContext(SystemVerilogParser.LabelContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_class_declaration

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterClass_declaration" ):
                listener.enterClass_declaration(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitClass_declaration" ):
                listener.exitClass_declaration(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitClass_declaration" ):
                return visitor.visitClass_declaration(self)
            else:
                return visitor.visitChildren(self)




    def class_declaration(self):

        localctx = SystemVerilogParser.Class_declarationContext(self, self._ctx, self.state)
        self.enterRule(localctx, 20, self.RULE_class_declaration)
        self._la = 0 # Token type
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 128
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==SystemVerilogParser.T__14:
                self.state = 127
                self.match(SystemVerilogParser.T__14)


            self.state = 130
            self.match(SystemVerilogParser.T__15)
            self.state = 131
            self.identifier()
            self.state = 135
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,13,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 132
                    self.matchWildcard() 
                self.state = 137
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,13,self._ctx)

            self.state = 138
            self.match(SystemVerilogParser.T__16)
            self.state = 140
            self._errHandler.sync(self)
            _la = self._input.LA(1)
            if _la==SystemVerilogParser.COLON:
                self.state = 139
                self.label()


        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Parameter_port_listContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def PAR_CLOSE(self):
            return self.getToken(SystemVerilogParser.PAR_CLOSE, 0)

        def getRuleIndex(self):
            return SystemVerilogParser.RULE_parameter_port_list

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterParameter_port_list" ):
                listener.enterParameter_port_list(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitParameter_port_list" ):
                listener.exitParameter_port_list(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitParameter_port_list" ):
                return visitor.visitParameter_port_list(self)
            else:
                return visitor.visitChildren(self)




    def parameter_port_list(self):

        localctx = SystemVerilogParser.Parameter_port_listContext(self, self._ctx, self.state)
        self.enterRule(localctx, 22, self.RULE_parameter_port_list)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 142
            self.match(SystemVerilogParser.T__17)
            self.state = 146
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,15,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 143
                    self.matchWildcard() 
                self.state = 148
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,15,self._ctx)

            self.state = 149
            self.match(SystemVerilogParser.PAR_CLOSE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Port_listContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def PAR_OPEN(self):
            return self.getToken(SystemVerilogParser.PAR_OPEN, 0)

        def PAR_CLOSE(self):
            return self.getToken(SystemVerilogParser.PAR_CLOSE, 0)

        def getRuleIndex(self):
            return SystemVerilogParser.RULE_port_list

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterPort_list" ):
                listener.enterPort_list(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitPort_list" ):
                listener.exitPort_list(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitPort_list" ):
                return visitor.visitPort_list(self)
            else:
                return visitor.visitChildren(self)




    def port_list(self):

        localctx = SystemVerilogParser.Port_listContext(self, self._ctx, self.state)
        self.enterRule(localctx, 24, self.RULE_port_list)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 151
            self.match(SystemVerilogParser.PAR_OPEN)
            self.state = 155
            self._errHandler.sync(self)
            _alt = self._interp.adaptivePredict(self._input,16,self._ctx)
            while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                if _alt==1+1:
                    self.state = 152
                    self.matchWildcard() 
                self.state = 157
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,16,self._ctx)

            self.state = 158
            self.match(SystemVerilogParser.PAR_CLOSE)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class Return_valContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_return_val

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterReturn_val" ):
                listener.enterReturn_val(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitReturn_val" ):
                listener.exitReturn_val(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitReturn_val" ):
                return visitor.visitReturn_val(self)
            else:
                return visitor.visitChildren(self)




    def return_val(self):

        localctx = SystemVerilogParser.Return_valContext(self, self._ctx, self.state)
        self.enterRule(localctx, 26, self.RULE_return_val)
        try:
            self.state = 167
            self._errHandler.sync(self)
            la_ = self._interp.adaptivePredict(self._input,18,self._ctx)
            if la_ == 1:
                self.enterOuterAlt(localctx, 1)
                self.state = 160
                self.match(SystemVerilogParser.T__18)
                pass

            elif la_ == 2:
                self.enterOuterAlt(localctx, 2)
                self.state = 164
                self._errHandler.sync(self)
                _alt = self._interp.adaptivePredict(self._input,17,self._ctx)
                while _alt!=1 and _alt!=ATN.INVALID_ALT_NUMBER:
                    if _alt==1+1:
                        self.state = 161
                        self.matchWildcard() 
                    self.state = 166
                    self._errHandler.sync(self)
                    _alt = self._interp.adaptivePredict(self._input,17,self._ctx)

                pass


        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class LabelContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def COLON(self):
            return self.getToken(SystemVerilogParser.COLON, 0)

        def identifier(self):
            return self.getTypedRuleContext(SystemVerilogParser.IdentifierContext,0)


        def getRuleIndex(self):
            return SystemVerilogParser.RULE_label

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterLabel" ):
                listener.enterLabel(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitLabel" ):
                listener.exitLabel(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitLabel" ):
                return visitor.visitLabel(self)
            else:
                return visitor.visitChildren(self)




    def label(self):

        localctx = SystemVerilogParser.LabelContext(self, self._ctx, self.state)
        self.enterRule(localctx, 28, self.RULE_label)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 169
            self.match(SystemVerilogParser.COLON)
            self.state = 170
            self.identifier()
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx


    class IdentifierContext(ParserRuleContext):

        def __init__(self, parser, parent:ParserRuleContext=None, invokingState:int=-1):
            super().__init__(parent, invokingState)
            self.parser = parser

        def WORD(self):
            return self.getToken(SystemVerilogParser.WORD, 0)

        def getRuleIndex(self):
            return SystemVerilogParser.RULE_identifier

        def enterRule(self, listener:ParseTreeListener):
            if hasattr( listener, "enterIdentifier" ):
                listener.enterIdentifier(self)

        def exitRule(self, listener:ParseTreeListener):
            if hasattr( listener, "exitIdentifier" ):
                listener.exitIdentifier(self)

        def accept(self, visitor:ParseTreeVisitor):
            if hasattr( visitor, "visitIdentifier" ):
                return visitor.visitIdentifier(self)
            else:
                return visitor.visitChildren(self)




    def identifier(self):

        localctx = SystemVerilogParser.IdentifierContext(self, self._ctx, self.state)
        self.enterRule(localctx, 30, self.RULE_identifier)
        try:
            self.enterOuterAlt(localctx, 1)
            self.state = 172
            self.match(SystemVerilogParser.WORD)
        except RecognitionException as re:
            localctx.exception = re
            self._errHandler.reportError(self, re)
            self._errHandler.recover(self, re)
        finally:
            self.exitRule()
        return localctx





