Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu Sep 20 17:49:15 2018
| Host         : DESKTOP-VGS1O6M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            1 |
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             110 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             156 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+-----------------------------------------+------------------+----------------+
|           Clock Signal           | Enable Signal |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------------------------+---------------+-----------------------------------------+------------------+----------------+
|  cr_eo/CLK                       |               |                                         |                2 |              6 |
|  queue/my_btn2/count_reg[3]      |               |                                         |                1 |              8 |
|  cr_eo/CLK                       |               | queue/my_btn2/divcounter[22]_i_1__1_n_0 |                5 |             14 |
|  semaforo/signal_reg[14]_i_2_n_0 |               |                                         |                6 |             28 |
|  cr_eo/CLK                       |               | queue/my_btn2/divcounter[23]_i_1_n_0    |                8 |             34 |
|  clk_IBUF_BUFG                   | sw_IBUF       | sl_clk/divcounter[24]_i_1_n_0           |                6 |             48 |
|  clk_IBUF_BUFG                   |               | semaforo/SR[0]                          |                7 |             54 |
|  clk_IBUF_BUFG                   |               | semaforo/divcounter_reg[26][0]          |                7 |             54 |
|  clk_IBUF_BUFG                   |               |                                         |               13 |             68 |
+----------------------------------+---------------+-----------------------------------------+------------------+----------------+


