{"Source Block": ["oh/common/hdl/oh_fifo_generic.v@44:54@HdlStmAssign", "   reg [AW-1:0]    rd_addr;\n   reg [AW-1:0]    rd_count;\n   reg [AW-1:0]    wr_count;\n\n   // fifo indicators\n   assign empty     = (rd_count[AW-1:0] == 'b0);\n   assign full      = (wr_count[AW-1:0] == DEPTH);\n   assign prog_full = (wr_count[AW-1:0] >= PROG_FULL);   \n\n   // write side state machine\n   always @ ( posedge wr_clk or negedge nreset) \n"], "Clone Blocks": [["oh/common/hdl/oh_fifo_sync.v@38:48", "   reg [AW-1:0]  wr_addr;\n   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == DEPTH);\n   \n   always @ ( posedge clk or negedge nreset) \n     if(!nreset) \n       begin\t   \n"], ["oh/common/hdl/oh_fifo_generic.v@46:56", "   reg [AW-1:0]    wr_count;\n\n   // fifo indicators\n   assign empty     = (rd_count[AW-1:0] == 'b0);\n   assign full      = (wr_count[AW-1:0] == DEPTH);\n   assign prog_full = (wr_count[AW-1:0] >= PROG_FULL);   \n\n   // write side state machine\n   always @ ( posedge wr_clk or negedge nreset) \n     if(!nreset) \n       begin\t   \n"], ["oh/common/hdl/oh_fifo_generic.v@45:55", "   reg [AW-1:0]    rd_count;\n   reg [AW-1:0]    wr_count;\n\n   // fifo indicators\n   assign empty     = (rd_count[AW-1:0] == 'b0);\n   assign full      = (wr_count[AW-1:0] == DEPTH);\n   assign prog_full = (wr_count[AW-1:0] >= PROG_FULL);   \n\n   // write side state machine\n   always @ ( posedge wr_clk or negedge nreset) \n     if(!nreset) \n"], ["oh/common/hdl/oh_fifo_sync.v@37:47", "      \n   reg [AW-1:0]  wr_addr;\n   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == DEPTH);\n   \n   always @ ( posedge clk or negedge nreset) \n     if(!nreset) \n"], ["oh/common/hdl/oh_fifo_sync.v@34:44", "   //#####################################################################\n   //# BODY\n   //#####################################################################\n      \n   reg [AW-1:0]  wr_addr;\n   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == DEPTH);\n"], ["oh/common/hdl/oh_fifo_sync.v@39:49", "   reg [AW-1:0]  rd_addr;\n   reg [AW-1:0]  rd_count;\n   \n   assign empty       = (rd_count[AW-1:0] == 0);   \n   assign prog_full   = (rd_count[AW-1:0] >= PROG_FULL);   \n   assign full        = (rd_count[AW-1:0] == DEPTH);\n   \n   always @ ( posedge clk or negedge nreset) \n     if(!nreset) \n       begin\t   \n          wr_addr[AW-1:0]   <= 'd0;\n"]], "Diff Content": {"Delete": [[49, "   assign empty     = (rd_count[AW-1:0] == 'b0);\n"]], "Add": []}}