{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715748007292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715748007293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 16:40:07 2024 " "Processing started: Wed May 15 16:40:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715748007293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715748007293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop --generate_symbol=C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop --generate_symbol=C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715748007293 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" control_unit.vhd(71) " "VHDL syntax error at control_unit.vhd(71) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1715748009527 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" control_unit.vhd(225) " "VHDL syntax error at control_unit.vhd(225) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "control_unit.vhd" "" { Text "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/control_unit.vhd" 225 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1715748009528 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715748009561 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 15 16:40:09 2024 " "Processing ended: Wed May 15 16:40:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715748009561 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715748009561 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715748009561 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715748009561 ""}
