VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
funct3[2:0] input std_input
funct7[6:0] input std_input
opcode[6:0] input std_input
