{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662692657043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662692657047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 09 15:04:16 2022 " "Processing started: Fri Sep 09 15:04:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662692657047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692657047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDDpacemacker -c DDDpacemacker " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDDpacemacker -c DDDpacemacker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692657047 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662692664342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662692664342 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios2_system.qsys " "Elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692672406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:35 Progress: Loading DE2-115/nios2_system.qsys " "2022.09.09.15:04:35 Progress: Loading DE2-115/nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692675707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:36 Progress: Reading input file " "2022.09.09.15:04:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692676106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:36 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.09.09.15:04:36 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692676192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:36 Progress: Parameterizing module clk_0 " "2022.09.09.15:04:36 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692676758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:36 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2022.09.09.15:04:36 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692676759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:36 Progress: Parameterizing module cpu " "2022.09.09.15:04:36 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692676981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:36 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.09.09.15:04:36 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692676985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module jtag_uart " "2022.09.09.15:04:37 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Adding keys \[altera_avalon_pio 18.1\] " "2022.09.09.15:04:37 Progress: Adding keys \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module keys " "2022.09.09.15:04:37 Progress: Parameterizing module keys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\] " "2022.09.09.15:04:37 Progress: Adding lcd \[altera_avalon_lcd_16207 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module lcd " "2022.09.09.15:04:37 Progress: Parameterizing module lcd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Adding leds_green \[altera_avalon_pio 18.1\] " "2022.09.09.15:04:37 Progress: Adding leds_green \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module leds_green " "2022.09.09.15:04:37 Progress: Parameterizing module leds_green" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Adding leds_red \[altera_avalon_pio 18.1\] " "2022.09.09.15:04:37 Progress: Adding leds_red \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module leds_red " "2022.09.09.15:04:37 Progress: Parameterizing module leds_red" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\] " "2022.09.09.15:04:37 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module onchip_mem " "2022.09.09.15:04:37 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2022.09.09.15:04:37 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module sdram " "2022.09.09.15:04:37 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Adding sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\] " "2022.09.09.15:04:37 Progress: Adding sdram_pll \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module sdram_pll " "2022.09.09.15:04:37 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Adding switches \[altera_avalon_pio 18.1\] " "2022.09.09.15:04:37 Progress: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module switches " "2022.09.09.15:04:37 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2022.09.09.15:04:37 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module timer_0 " "2022.09.09.15:04:37 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Adding timer_1 \[altera_avalon_timer 18.1\] " "2022.09.09.15:04:37 Progress: Adding timer_1 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module timer_1 " "2022.09.09.15:04:37 Progress: Parameterizing module timer_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Adding uart \[altera_avalon_uart 18.1\] " "2022.09.09.15:04:37 Progress: Adding uart \[altera_avalon_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing module uart " "2022.09.09.15:04:37 Progress: Parameterizing module uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Building connections " "2022.09.09.15:04:37 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Parameterizing connections " "2022.09.09.15:04:37 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:37 Progress: Validating " "2022.09.09.15:04:37 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692677207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.09.15:04:38 Progress: Done reading input file " "2022.09.09.15:04:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692678254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692678900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692678900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_system.lcd: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692678900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios2_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692678900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.sdram_pll: Refclk Freq: 50.0 " "Nios2_system.sdram_pll: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692678900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios2_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692678900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH " "Nios2_system: Generating nios2_system \"nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692679943 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios2_system: \"No matching role found for uart:s1:endofpacket (endofpacket)\" " "Nios2_system: \"No matching role found for uart:s1:endofpacket (endofpacket)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692684054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios2_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692684756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692684773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0002_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0002_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692684773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Starting RTL generation for module 'nios2_system_keys' " "Keys: Starting RTL generation for module 'nios2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_keys --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0003_keys_gen//nios2_system_keys_component_configuration.pl  --do_build_sim=0  \] " "Keys:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_keys --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0003_keys_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0003_keys_gen//nios2_system_keys_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: Done RTL generation for module 'nios2_system_keys' " "Keys: Done RTL generation for module 'nios2_system_keys'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keys: \"nios2_system\" instantiated altera_avalon_pio \"keys\" " "Keys: \"nios2_system\" instantiated altera_avalon_pio \"keys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Starting RTL generation for module 'nios2_system_lcd' " "Lcd: Starting RTL generation for module 'nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios2_system_lcd --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0004_lcd_gen//nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \] " "Lcd:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=nios2_system_lcd --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0004_lcd_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0004_lcd_gen//nios2_system_lcd_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Done RTL generation for module 'nios2_system_lcd' " "Lcd: Done RTL generation for module 'nios2_system_lcd'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: \"nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\" " "Lcd: \"nios2_system\" instantiated altera_avalon_lcd_16207 \"lcd\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: Starting RTL generation for module 'nios2_system_leds_green' " "Leds_green: Starting RTL generation for module 'nios2_system_leds_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_green --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0005_leds_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0005_leds_green_gen//nios2_system_leds_green_component_configuration.pl  --do_build_sim=0  \] " "Leds_green:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_green --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0005_leds_green_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0005_leds_green_gen//nios2_system_leds_green_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: Done RTL generation for module 'nios2_system_leds_green' " "Leds_green: Done RTL generation for module 'nios2_system_leds_green'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_green: \"nios2_system\" instantiated altera_avalon_pio \"leds_green\" " "Leds_green: \"nios2_system\" instantiated altera_avalon_pio \"leds_green\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: Starting RTL generation for module 'nios2_system_leds_red' " "Leds_red: Starting RTL generation for module 'nios2_system_leds_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_red --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0006_leds_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0006_leds_red_gen//nios2_system_leds_red_component_configuration.pl  --do_build_sim=0  \] " "Leds_red:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_leds_red --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0006_leds_red_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0006_leds_red_gen//nios2_system_leds_red_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: Done RTL generation for module 'nios2_system_leds_red' " "Leds_red: Done RTL generation for module 'nios2_system_leds_red'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds_red: \"nios2_system\" instantiated altera_avalon_pio \"leds_red\" " "Leds_red: \"nios2_system\" instantiated altera_avalon_pio \"leds_red\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0007_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_mem --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0007_onchip_mem_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0007_onchip_mem_gen//nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692685790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem' " "Onchip_mem: Done RTL generation for module 'nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692686039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692686043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios2_system_sdram' " "Sdram: Starting RTL generation for module 'nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692686429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_system_sdram --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0008_sdram_gen//nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_system_sdram --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0008_sdram_gen//nios2_system_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692686429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios2_system_sdram' " "Sdram: Done RTL generation for module 'nios2_system_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692686752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios2_system\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692686754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"nios2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sdram_pll\" " "Sdram_pll: \"nios2_system\" instantiated altera_up_avalon_sys_sdram_pll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692686978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'nios2_system_switches' " "Switches: Starting RTL generation for module 'nios2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692686997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_switches --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0009_switches_gen//nios2_system_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_system_switches --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0009_switches_gen//nios2_system_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692686998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'nios2_system_switches' " "Switches: Done RTL generation for module 'nios2_system_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692687168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"nios2_system\" instantiated altera_avalon_pio \"switches\" " "Switches: \"nios2_system\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692687169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'nios2_system_timer_0' " "Timer_0: Starting RTL generation for module 'nios2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692687180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_timer_0 --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0010_timer_0_gen//nios2_system_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_system_timer_0 --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0010_timer_0_gen//nios2_system_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692687180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'nios2_system_timer_0' " "Timer_0: Done RTL generation for module 'nios2_system_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692687391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"nios2_system\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"nios2_system\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692687394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Starting RTL generation for module 'nios2_system_uart' " "Uart: Starting RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692687415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0011_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \] " "Uart:   Generation command is \[exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0011_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0011_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692687415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: Done RTL generation for module 'nios2_system_uart' " "Uart: Done RTL generation for module 'nios2_system_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692687761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\" " "Uart: \"nios2_system\" instantiated altera_avalon_uart \"uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692687763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692690226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692690356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692690485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692690614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692690744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692690873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692691001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692691130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692691255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692691384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692691512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692691639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692693396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692693414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692693445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios2_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692693473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_cpu_cpu --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0014_cpu_gen//nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_cpu_cpu --dir=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/rnat697/AppData/Local/Temp/alt9244_2008716720808112813.dir/0014_cpu_gen//nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692693473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:53 (*) Starting Nios II generation " "Cpu: # 2022.09.09 15:04:53 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:53 (*)   Checking for plaintext license. " "Cpu: # 2022.09.09 15:04:53 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:54 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.09.09 15:04:54 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.09.09 15:04:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:54 (*)   Plaintext license not found. " "Cpu: # 2022.09.09 15:04:54 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:54 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.09.09 15:04:54 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:54 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/ " "Cpu: # 2022.09.09 15:04:54 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.09.09 15:04:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:54 (*)   Encrypted license found.  SOF will not be time-limited. " "Cpu: # 2022.09.09 15:04:54 (*)   Encrypted license found.  SOF will not be time-limited." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:54 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.09.09 15:04:54 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:54 (*)   Creating all objects for CPU " "Cpu: # 2022.09.09 15:04:54 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:54 (*)     Testbench " "Cpu: # 2022.09.09 15:04:54 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:55 (*)     Instruction decoding " "Cpu: # 2022.09.09 15:04:55 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:55 (*)       Instruction fields " "Cpu: # 2022.09.09 15:04:55 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:55 (*)       Instruction decodes " "Cpu: # 2022.09.09 15:04:55 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:55 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.09.09 15:04:55 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:55 (*)       Instruction controls " "Cpu: # 2022.09.09 15:04:55 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:55 (*)     Pipeline frontend " "Cpu: # 2022.09.09 15:04:55 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:55 (*)     Pipeline backend " "Cpu: # 2022.09.09 15:04:55 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:57 (*)   Generating RTL from CPU objects " "Cpu: # 2022.09.09 15:04:57 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:58 (*)   Creating encrypted RTL " "Cpu: # 2022.09.09 15:04:58 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.09.09 15:04:59 (*) Done Nios II generation " "Cpu: # 2022.09.09 15:04:59 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios2_system_cpu_cpu' " "Cpu: Done RTL generation for module 'nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sdram_pll\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sdram_pll\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sdram_pll\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_mem_s1_burst_adapter\" " "Onchip_mem_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_mem_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_rsp_width_adapter\" " "Onchip_mem_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_mem_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692699910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692700128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\" " "Avalon_st_adapter_003: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692700349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692700361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_003\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692700372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_system: Done \"nios2_system\" with 44 modules, 72 files " "Nios2_system: Done \"nios2_system\" with 44 modules, 72 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692700380 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios2_system.qsys " "Finished elaborating Platform Designer system entity \"nios2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692701763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system " "Found entity 1: nios2_system" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_irq_mapper " "Found entity 1: nios2_system_irq_mapper" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0 " "Found entity 1: nios2_system_mm_interconnect_0" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_003" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux_001" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703860 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux_002" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux_002" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux_001" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703999 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703999 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703999 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703999 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692703999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692703999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704121 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_005_default_decode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704168 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_005 " "Found entity 2: nios2_system_mm_interconnect_0_router_005" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_004_default_decode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704185 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_004 " "Found entity 2: nios2_system_mm_interconnect_0_router_004" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_002_default_decode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704202 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_mm_interconnect_0_router_002" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_001_default_decode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704220 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_001 " "Found entity 2: nios2_system_mm_interconnect_0_router_001" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1662692704233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_default_decode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704238 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router " "Found entity 2: nios2_system_mm_interconnect_0_router" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_uart_tx " "Found entity 1: nios2_system_uart_tx" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704328 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_uart_rx_stimulus_source " "Found entity 2: nios2_system_uart_rx_stimulus_source" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704328 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_uart_rx " "Found entity 3: nios2_system_uart_rx" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704328 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_uart_regs " "Found entity 4: nios2_system_uart_regs" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704328 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_uart " "Found entity 5: nios2_system_uart" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_timer_0 " "Found entity 1: nios2_system_timer_0" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_switches " "Found entity 1: nios2_system_switches" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_switches.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sdram_pll " "Found entity 1: nios2_system_sdram_pll" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sdram_input_efifo_module " "Found entity 1: nios2_system_sdram_input_efifo_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704464 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_sdram " "Found entity 2: nios2_system_sdram" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_onchip_mem " "Found entity 1: nios2_system_onchip_mem" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_leds_red " "Found entity 1: nios2_system_leds_red" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_leds_green " "Found entity 1: nios2_system_leds_green" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_lcd " "Found entity 1: nios2_system_lcd" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_keys " "Found entity 1: nios2_system_keys" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_keys.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_jtag_uart_sim_scfifo_w" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704570 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_jtag_uart_scfifo_w " "Found entity 2: nios2_system_jtag_uart_scfifo_w" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704570 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_jtag_uart_sim_scfifo_r" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704570 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_jtag_uart_scfifo_r " "Found entity 4: nios2_system_jtag_uart_scfifo_r" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704570 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_jtag_uart " "Found entity 5: nios2_system_jtag_uart" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu " "Found entity 1: nios2_system_cpu" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692704586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692704586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_ic_data_module " "Found entity 1: nios2_system_cpu_cpu_ic_data_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_cpu_cpu_ic_tag_module " "Found entity 2: nios2_system_cpu_cpu_ic_tag_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_cpu_cpu_bht_module " "Found entity 3: nios2_system_cpu_cpu_bht_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_cpu_cpu_register_bank_a_module " "Found entity 4: nios2_system_cpu_cpu_register_bank_a_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_cpu_cpu_register_bank_b_module " "Found entity 5: nios2_system_cpu_cpu_register_bank_b_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_cpu_cpu_dc_tag_module " "Found entity 6: nios2_system_cpu_cpu_dc_tag_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_cpu_cpu_dc_data_module " "Found entity 7: nios2_system_cpu_cpu_dc_data_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_cpu_cpu_dc_victim_module " "Found entity 8: nios2_system_cpu_cpu_dc_victim_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_cpu_cpu_nios2_oci_debug " "Found entity 9: nios2_system_cpu_cpu_nios2_oci_debug" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_cpu_cpu_nios2_oci_break " "Found entity 10: nios2_system_cpu_cpu_nios2_oci_break" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios2_system_cpu_cpu_nios2_oci_xbrk" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios2_system_cpu_cpu_nios2_oci_dbrk" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios2_system_cpu_cpu_nios2_oci_itrace" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios2_system_cpu_cpu_nios2_oci_td_mode" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios2_system_cpu_cpu_nios2_oci_dtrace" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios2_system_cpu_cpu_nios2_oci_fifo" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_cpu_cpu_nios2_oci_pib " "Found entity 20: nios2_system_cpu_cpu_nios2_oci_pib" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_cpu_cpu_nios2_oci_im " "Found entity 21: nios2_system_cpu_cpu_nios2_oci_im" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_system_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios2_system_cpu_cpu_nios2_performance_monitors" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_system_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios2_system_cpu_cpu_nios2_avalon_reg" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_system_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios2_system_cpu_cpu_ociram_sp_ram_module" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2_system_cpu_cpu_nios2_ocimem " "Found entity 25: nios2_system_cpu_cpu_nios2_ocimem" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2_system_cpu_cpu_nios2_oci " "Found entity 26: nios2_system_cpu_cpu_nios2_oci" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2_system_cpu_cpu " "Found entity 27: nios2_system_cpu_cpu" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_system_cpu_cpu_debug_slave_sysclk" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_system_cpu_cpu_debug_slave_tck" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_system_cpu_cpu_debug_slave_wrapper" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_mult_cell " "Found entity 1: nios2_system_cpu_cpu_mult_cell" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_test_bench " "Found entity 1: nios2_system_cpu_cpu_test_bench" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dddpacemacker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dddpacemacker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDDpacemacker " "Found entity 1: DDDpacemacker" {  } { { "DDDpacemacker.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DDDpacemacker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692705459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705459 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/nios2_system.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/nios2_system.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/nios2_system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/nios2_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705471 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705491 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705497 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705505 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_default_burst_converter.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705515 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_incr_burst_converter.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705527 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705533 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705538 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705548 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705563 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705574 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705593 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705600 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_master_agent.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705613 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_master_translator.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705622 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705633 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705643 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705652 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705678 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705688 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_reset_controller.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705700 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_reset_synchronizer.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705707 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_up_altpll.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_up_altpll.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_up_altpll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_up_altpll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705717 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705726 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705736 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705745 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705785 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705795 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705805 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705816 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705830 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705840 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705849 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_jtag_uart.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705861 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_keys.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_keys.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_keys.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_keys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_keys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_keys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705869 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_lcd.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_lcd.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_lcd.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_lcd.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_lcd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705890 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_leds_green.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_leds_green.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_green.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_leds_green.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_leds_green.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705901 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_leds_red.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_leds_red.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_leds_red.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_leds_red.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_leds_red.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705910 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705927 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705936 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705945 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705956 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705964 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705975 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705984 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692705995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692705996 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706007 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706016 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706026 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706036 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706044 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706054 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706066 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706073 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706084 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706094 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_onchip_mem.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_onchip_mem.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_onchip_mem.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_onchip_mem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706103 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_sdram.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_sdram.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706113 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_sdram_pll.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_sdram_pll.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_sdram_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_sdram_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706121 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_switches.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_switches.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_switches.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_switches.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706129 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_timer_0.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_timer_0.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706141 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_uart.v //files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v " "File \"//files.auckland.ac.nz/myhome/documents/github/ddd-mode-pacemaker-303-group-10/scchart/db/ip/nios2_system/submodules/nios2_system_uart.v\" is a duplicate of already analyzed file \"//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1662692706152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios2_system/submodules/nios2_system_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios2_system/submodules/nios2_system_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692706153 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(318) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(318): conditional expression evaluates to a constant" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1662692706176 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(328) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(328): conditional expression evaluates to a constant" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1662692706176 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(338) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(338): conditional expression evaluates to a constant" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1662692706176 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_system_sdram.v(682) " "Verilog HDL or VHDL warning at nios2_system_sdram.v(682): conditional expression evaluates to a constant" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1662692706177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDDpacemacker " "Elaborating entity \"DDDpacemacker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662692710372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system nios2_system:inst " "Elaborating entity \"nios2_system\" for hierarchy \"nios2_system:inst\"" {  } { { "DDDpacemacker.bdf" "inst" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DDDpacemacker.bdf" { { 40 408 952 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692710453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu nios2_system:inst\|nios2_system_cpu:cpu " "Elaborating entity \"nios2_system_cpu\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "cpu" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692710541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu " "Elaborating entity \"nios2_system_cpu_cpu\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v" "cpu" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692710645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_test_bench nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_test_bench:the_nios2_system_cpu_cpu_test_bench " "Elaborating entity \"nios2_system_cpu_cpu_test_bench\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_test_bench:the_nios2_system_cpu_cpu_test_bench\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_test_bench" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 6000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692711065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_ic_data_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data " "Elaborating entity \"nios2_system_cpu_cpu_ic_data_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_ic_data" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 7002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692711165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692711428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692711482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711483 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692711483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692711629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692711629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692711642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_ic_tag_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag " "Elaborating entity \"nios2_system_cpu_cpu_ic_tag_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_ic_tag" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692711796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692711886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692711978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692711980 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692711980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ad1 " "Found entity 1: altsyncram_5ad1" {  } { { "db/altsyncram_5ad1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_5ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692712138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692712138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ad1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated " "Elaborating entity \"altsyncram_5ad1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692712151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_bht_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht " "Elaborating entity \"nios2_system_cpu_cpu_bht_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_bht" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 7266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692712326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692712446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692712546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712546 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692712546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692712699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692712699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692712712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_register_bank_a_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_system_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_register_bank_a" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 8223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692712835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692712922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692712983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692712983 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692712983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692713132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692713132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692713145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_register_bank_b_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_b_module:nios2_system_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_system_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_b_module:nios2_system_cpu_cpu_register_bank_b\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_register_bank_b" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 8241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692713275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_mult_cell nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell " "Elaborating entity \"nios2_system_cpu_cpu_mult_cell\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_mult_cell" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 8826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692713414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692713598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692713681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692713681 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692713681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692713822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692713822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692713860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692714213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692714365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692714367 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692714367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692714422 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692714510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692714577 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692714710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692714740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692714847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692714980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692715085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692715506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692715568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692715598 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692715654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692715786 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692715868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692716005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692716099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692716129 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692716185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692716218 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692716272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692716415 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692716467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692717530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692717657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692717935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692718006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692718045 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692718099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692718202 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692718282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692718312 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692718368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692718499 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692718572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692718709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692718770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_dc_tag_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag " "Elaborating entity \"nios2_system_cpu_cpu_dc_tag_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_dc_tag" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 9248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692724608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692724739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692724868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692724868 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692724868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vic1 " "Found entity 1: altsyncram_vic1" {  } { { "db/altsyncram_vic1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_vic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692725019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692725019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vic1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vic1:auto_generated " "Elaborating entity \"altsyncram_vic1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_vic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692725032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_dc_data_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data " "Elaborating entity \"nios2_system_cpu_cpu_dc_data_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_dc_data" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 9314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692725175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692725304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692725390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725392 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692725392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692725544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692725544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692725558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_dc_victim_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim " "Elaborating entity \"nios2_system_cpu_cpu_dc_victim_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_dc_victim" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 9426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692725686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692725773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692725853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692725854 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692725854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692725998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692725998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692726011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 10283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692726446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_debug nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_debug" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692726547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692726706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692726759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692726759 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692726759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_break nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_break:the_nios2_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_break:the_nios2_system_cpu_cpu_nios2_oci_break\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_break" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692726808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_xbrk nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_xbrk:the_nios2_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_xbrk:the_nios2_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_xbrk" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692726929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_dbrk nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dbrk:the_nios2_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dbrk:the_nios2_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_dbrk" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692727024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_itrace nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_itrace:the_nios2_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_itrace:the_nios2_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_itrace" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692727140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_dtrace nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dtrace:the_nios2_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dtrace:the_nios2_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_dtrace" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692727230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_td_mode nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dtrace:the_nios2_system_cpu_cpu_nios2_oci_dtrace\|nios2_system_cpu_cpu_nios2_oci_td_mode:nios2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dtrace:the_nios2_system_cpu_cpu_nios2_oci_dtrace\|nios2_system_cpu_cpu_nios2_oci_td_mode:nios2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692727355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_fifo nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692727455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692727562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692727647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692727737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_pib nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_pib:the_nios2_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_pib:the_nios2_system_cpu_cpu_nios2_oci_pib\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_pib" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692727827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_im nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_im:the_nios2_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_im:the_nios2_system_cpu_cpu_nios2_oci_im\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_im" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692727948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_avalon_reg nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_avalon_reg:the_nios2_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_avalon_reg:the_nios2_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_avalon_reg" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692728073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_ocimem nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_system_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_ocimem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692728163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_ociram_sp_ram_module nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_ociram_sp_ram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692728317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692728455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692728521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692728521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692728521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692728521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692728521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692728521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692728521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692728521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692728521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692728521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692728521 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692728521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692728676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692728676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692728689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_debug_slave_wrapper nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_debug_slave_wrapper" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692728843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_debug_slave_tck nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_system_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_cpu_cpu_debug_slave_tck" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692728920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_debug_slave_sysclk nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_cpu_cpu_debug_slave_sysclk" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692729068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "nios2_system_cpu_cpu_debug_slave_phy" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692729302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692729353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692729354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692729354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692729354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692729354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692729354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692729354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692729354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692729354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692729354 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692729354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692729370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692729425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692730101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692730374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart nios2_system:inst\|nios2_system_jtag_uart:jtag_uart " "Elaborating entity \"nios2_system_jtag_uart\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "jtag_uart" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692730574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_w nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w " "Elaborating entity \"nios2_system_jtag_uart_scfifo_w\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_w" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692730704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "wfifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692731107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692731160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692731161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692731161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692731161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692731161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692731161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692731161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692731161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692731161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692731161 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692731161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692731322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692731322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692731335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692731514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692731514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692731531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692731708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692731708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692731734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692732266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692732266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692732301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692732505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692732505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692732531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692732717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692732717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692732741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_r nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r " "Elaborating entity \"nios2_system_jtag_uart_scfifo_r\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_r" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692732912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "nios2_system_jtag_uart_alt_jtag_atlantic" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692733572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692733640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692733641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692733641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692733641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692733641 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692733641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692733681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system:inst\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692733749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_keys nios2_system:inst\|nios2_system_keys:keys " "Elaborating entity \"nios2_system_keys\" for hierarchy \"nios2_system:inst\|nios2_system_keys:keys\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "keys" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692733846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_lcd nios2_system:inst\|nios2_system_lcd:lcd " "Elaborating entity \"nios2_system_lcd\" for hierarchy \"nios2_system:inst\|nios2_system_lcd:lcd\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "lcd" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692733923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_leds_green nios2_system:inst\|nios2_system_leds_green:leds_green " "Elaborating entity \"nios2_system_leds_green\" for hierarchy \"nios2_system:inst\|nios2_system_leds_green:leds_green\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "leds_green" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692734009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_leds_red nios2_system:inst\|nios2_system_leds_red:leds_red " "Elaborating entity \"nios2_system_leds_red\" for hierarchy \"nios2_system:inst\|nios2_system_leds_red:leds_red\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "leds_red" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692734108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_onchip_mem nios2_system:inst\|nios2_system_onchip_mem:onchip_mem " "Elaborating entity \"nios2_system_onchip_mem\" for hierarchy \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "onchip_mem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692734190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "the_altsyncram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692734289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692734361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_onchip_mem.hex " "Parameter \"init_file\" = \"nios2_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 15360 " "Parameter \"maximum_depth\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 15360 " "Parameter \"numwords_a\" = \"15360\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692734361 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692734361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7h1 " "Found entity 1: altsyncram_e7h1" {  } { { "db/altsyncram_e7h1.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_e7h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692734526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692734526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e7h1 nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_e7h1:auto_generated " "Elaborating entity \"altsyncram_e7h1\" for hierarchy \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_e7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692734540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692735066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692735066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_e7h1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_e7h1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_e7h1.tdf" "decode3" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_e7h1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692735083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692735294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692735294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_e7h1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"nios2_system:inst\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_e7h1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_e7h1.tdf" "mux2" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altsyncram_e7h1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692735311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sdram nios2_system:inst\|nios2_system_sdram:sdram " "Elaborating entity \"nios2_system_sdram\" for hierarchy \"nios2_system:inst\|nios2_system_sdram:sdram\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "sdram" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692735743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sdram_input_efifo_module nios2_system:inst\|nios2_system_sdram:sdram\|nios2_system_sdram_input_efifo_module:the_nios2_system_sdram_input_efifo_module " "Elaborating entity \"nios2_system_sdram_input_efifo_module\" for hierarchy \"nios2_system:inst\|nios2_system_sdram:sdram\|nios2_system_sdram_input_efifo_module:the_nios2_system_sdram_input_efifo_module\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "the_nios2_system_sdram_input_efifo_module" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692735867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sdram_pll nios2_system:inst\|nios2_system_sdram_pll:sdram_pll " "Elaborating entity \"nios2_system_sdram_pll\" for hierarchy \"nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "sdram_pll" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692735940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" "sys_pll" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692736014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692736257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692736320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692736320 ""}  } { { "DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692736320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692736461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692736461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692736476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" "reset_from_locked" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692736622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_switches nios2_system:inst\|nios2_system_switches:switches " "Elaborating entity \"nios2_system_switches\" for hierarchy \"nios2_system:inst\|nios2_system_switches:switches\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "switches" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692736697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_timer_0 nios2_system:inst\|nios2_system_timer_0:timer_0 " "Elaborating entity \"nios2_system_timer_0\" for hierarchy \"nios2_system:inst\|nios2_system_timer_0:timer_0\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "timer_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692736770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_uart nios2_system:inst\|nios2_system_uart:uart " "Elaborating entity \"nios2_system_uart\" for hierarchy \"nios2_system:inst\|nios2_system_uart:uart\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "uart" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692736884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_uart_tx nios2_system:inst\|nios2_system_uart:uart\|nios2_system_uart_tx:the_nios2_system_uart_tx " "Elaborating entity \"nios2_system_uart_tx\" for hierarchy \"nios2_system:inst\|nios2_system_uart:uart\|nios2_system_uart_tx:the_nios2_system_uart_tx\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "the_nios2_system_uart_tx" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692736955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_uart_rx nios2_system:inst\|nios2_system_uart:uart\|nios2_system_uart_rx:the_nios2_system_uart_rx " "Elaborating entity \"nios2_system_uart_rx\" for hierarchy \"nios2_system:inst\|nios2_system_uart:uart\|nios2_system_uart_rx:the_nios2_system_uart_rx\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "the_nios2_system_uart_rx" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692737042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_uart_rx_stimulus_source nios2_system:inst\|nios2_system_uart:uart\|nios2_system_uart_rx:the_nios2_system_uart_rx\|nios2_system_uart_rx_stimulus_source:the_nios2_system_uart_rx_stimulus_source " "Elaborating entity \"nios2_system_uart_rx_stimulus_source\" for hierarchy \"nios2_system:inst\|nios2_system_uart:uart\|nios2_system_uart_rx:the_nios2_system_uart_rx\|nios2_system_uart_rx_stimulus_source:the_nios2_system_uart_rx_stimulus_source\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "the_nios2_system_uart_rx_stimulus_source" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692737112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_uart_regs nios2_system:inst\|nios2_system_uart:uart\|nios2_system_uart_regs:the_nios2_system_uart_regs " "Elaborating entity \"nios2_system_uart_regs\" for hierarchy \"nios2_system:inst\|nios2_system_uart:uart\|nios2_system_uart_regs:the_nios2_system_uart_regs\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "the_nios2_system_uart_regs" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692737202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_mm_interconnect_0\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "mm_interconnect_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692737272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692737676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692737763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692737835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_control_slave_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "lcd_control_slave_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692737944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692738064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692738157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692738257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "uart_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692738361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "timer_0_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692738436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keys_s1_translator\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "keys_s1_translator" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692738527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692738650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692738730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692738803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692738894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692738979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "onchip_mem_s1_agent" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692739152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692739249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "onchip_mem_s1_agent_rsp_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692739318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692739419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692739547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router " "Elaborating entity \"nios2_system_mm_interconnect_0_router\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692739862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\|nios2_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\|nios2_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692739983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_001 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_router_001\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692740056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_001_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001\|nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001\|nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692740150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_002 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_router_002\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router_002" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692740222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_002_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\|nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\|nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692740298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_004 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios2_system_mm_interconnect_0_router_004\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_004:router_004\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router_004" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692740397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_004_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_004:router_004\|nios2_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_004:router_004\|nios2_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692740483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_005 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios2_system_mm_interconnect_0_router_005\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_005:router_005\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router_005" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692740547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_005_default_decode nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_005:router_005\|nios2_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_005:router_005\|nios2_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692740653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692740910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_mem_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_mem_s1_burst_adapter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "onchip_mem_s1_burst_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692741019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_mem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_mem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692741091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_demux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_demux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 4035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692741188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_demux_001 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_demux_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 4064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692741305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_mux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_mux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692741380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_mux_002 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_mux_002" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 4121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692741474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692741559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692741642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_demux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_demux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 4303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692741838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_demux_002 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_demux_002" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 4343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692741932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_mux nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_mux" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 4591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692742099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692742237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692742311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_mux_001 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_mux_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 4620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692742409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692742520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692742592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "onchip_mem_s1_rsp_width_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 4686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692742664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662692742670 "|DDDpacemacker|nios2_system:inst|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662692742671 "|DDDpacemacker|nios2_system:inst|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662692742673 "|DDDpacemacker|nios2_system:inst|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "onchip_mem_s1_cmd_width_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 4818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692742798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_avalon_st_adapter nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 4913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692742893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692742964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_avalon_st_adapter_003 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"nios2_system_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 5000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692743104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|nios2_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692743211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_irq_mapper nios2_system:inst\|nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"nios2_system_irq_mapper\" for hierarchy \"nios2_system:inst\|nios2_system_irq_mapper:irq_mapper\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "irq_mapper" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692743426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system:inst\|altera_reset_controller:rst_controller\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "rst_controller" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692743492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692743573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692743639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "DE2-115/nios2_system/synthesis/nios2_system.v" "rst_controller_001" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692743700 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1662692746207 "|DDDpacemacker|nios2_system:inst|nios2_system_sdram_pll:sdram_pll|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_system_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_system_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_itrace" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1662692746219 "|DDDpacemacker|nios2_system:inst|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_oci_itrace:the_nios2_system_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1662692747032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.09.09.15:05:51 Progress: Loading sld43bac5a8/alt_sld_fab_wrapper_hw.tcl " "2022.09.09.15:05:51 Progress: Loading sld43bac5a8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692751253 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692753177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692753351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692754577 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692754666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692754752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692754853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692754872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692754877 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1662692755581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43bac5a8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld43bac5a8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld43bac5a8/alt_sld_fab.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/sld43bac5a8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692756672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692756672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692756789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692756789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692756832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692756832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692756922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692756922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692757029 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692757029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692757029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/ip/sld43bac5a8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692757134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692757134 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"nios2_system:inst\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1662692761828 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1662692761828 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662692763827 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662692763827 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662692763827 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1662692763827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692764084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764084 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692764084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692764219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692764219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692764436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_system:inst\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662692764436 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662692764436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662692764568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692764568 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1662692766042 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 5843 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 442 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 44 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 352 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 356 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 61 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 7672 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2618 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 398 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 4045 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 43 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 5924 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 7681 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_timer_0.v" 167 -1 0 } } { "DE2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1662692766724 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1662692766726 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DDDpacemacker.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DDDpacemacker.bdf" { { 440 232 408 456 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662692768473 "|DDDpacemacker|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662692768473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692768817 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "439 " "439 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662692771972 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1662692772192 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1662692772192 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692772424 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/output_files/DDDpacemacker.map.smsg " "Generated suppressed messages file /Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/output_files/DDDpacemacker.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692774630 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662692780397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662692780397 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"nios2_system:inst\|nios2_system_sdram_pll:sdram_pll\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/submodules/nios2_system_sdram_pll.v" 35 0 0 } } { "DE2-115/nios2_system/synthesis/nios2_system.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DE2-115/nios2_system/synthesis/nios2_system.v" 263 0 0 } } { "DDDpacemacker.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/ddd-mode-pacemaker-303-group-10/SCChart/DDDpacemacker.bdf" { { 40 408 952 656 "inst" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1662692781331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6308 " "Implemented 6308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662692781852 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662692781852 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1662692781852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5916 " "Implemented 5916 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662692781852 ""} { "Info" "ICUT_CUT_TM_RAMS" "279 " "Implemented 279 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1662692781852 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1662692781852 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1662692781852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662692781852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5018 " "Peak virtual memory: 5018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662692782699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 09 15:06:22 2022 " "Processing ended: Fri Sep 09 15:06:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662692782699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662692782699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:06 " "Total CPU time (on all processors): 00:02:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662692782699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662692782699 ""}
