Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7c3cd7a9f66c414c89fbff31e3bb3bc5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tc_bram_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tc_bram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tc_bram_time_synth.sdf", for root module "tc_bram/your_instance_name".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tc_bram_time_synth.sdf", for root module "tc_bram/your_instance_name".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_prim_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_gener...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.blk_mem_gen_0__blk_mem_gen_v8_4_...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.top_BRAM
Compiling module xil_defaultlib.tc_bram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tc_bram_time_synth
