#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002907235b640 .scope module, "alu_core_tb" "alu_core_tb" 2 4;
 .timescale -9 -12;
v0000029072372e20_0 .var "alu_control", 4 0;
v0000029072372ec0_0 .var "data1", 31 0;
v0000029072372f60_0 .var "data2", 31 0;
v0000029072373000_0 .net "result", 31 0, v0000029072372d80_0;  1 drivers
S_000002907235bb10 .scope module, "uut" "alu_core" 2 9, 3 1 0, S_000002907235b640;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
v000002907235bca0_0 .net "alu_control", 4 0, v0000029072372e20_0;  1 drivers
v000002907235bd40_0 .net "data1", 31 0, v0000029072372ec0_0;  1 drivers
v0000029072372ce0_0 .net "data2", 31 0, v0000029072372f60_0;  1 drivers
v0000029072372d80_0 .var "result", 31 0;
E_0000029072358b50 .event anyedge, v000002907235bca0_0, v000002907235bd40_0, v0000029072372ce0_0;
    .scope S_000002907235bb10;
T_0 ;
    %wait E_0000029072358b50;
    %load/vec4 v000002907235bca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029072372d80_0, 0, 32;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v000002907235bd40_0;
    %load/vec4 v0000029072372ce0_0;
    %add;
    %store/vec4 v0000029072372d80_0, 0, 32;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v000002907235bd40_0;
    %load/vec4 v0000029072372ce0_0;
    %sub;
    %store/vec4 v0000029072372d80_0, 0, 32;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v000002907235bd40_0;
    %load/vec4 v0000029072372ce0_0;
    %or;
    %store/vec4 v0000029072372d80_0, 0, 32;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v000002907235bd40_0;
    %load/vec4 v0000029072372ce0_0;
    %xor;
    %store/vec4 v0000029072372d80_0, 0, 32;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v000002907235bd40_0;
    %load/vec4 v0000029072372ce0_0;
    %and;
    %store/vec4 v0000029072372d80_0, 0, 32;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v000002907235bd40_0;
    %ix/getv 4, v0000029072372ce0_0;
    %shiftr 4;
    %store/vec4 v0000029072372d80_0, 0, 32;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v000002907235bd40_0;
    %ix/getv 4, v0000029072372ce0_0;
    %shiftl 4;
    %store/vec4 v0000029072372d80_0, 0, 32;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v000002907235bd40_0;
    %ix/getv 4, v0000029072372ce0_0;
    %shiftr/s 4;
    %store/vec4 v0000029072372d80_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v000002907235bd40_0;
    %load/vec4 v0000029072372ce0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v0000029072372d80_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0000029072372ce0_0;
    %store/vec4 v0000029072372d80_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002907235b640;
T_1 ;
    %vpi_call 2 17 "$display", "---- ALU CORE TEST ----" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000029072372ec0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000029072372f60_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000029072372e20_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 21 "$display", "ADD: %0d + %0d = %0d", v0000029072372ec0_0, v0000029072372f60_0, v0000029072373000_0 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000029072372ec0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000029072372f60_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029072372e20_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 25 "$display", "SUB: %0d - %0d = %0d", v0000029072372ec0_0, v0000029072372f60_0, v0000029072373000_0 {0 0 0};
    %pushi/vec4 3855, 0, 32;
    %store/vec4 v0000029072372ec0_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000029072372f60_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000029072372e20_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 29 "$display", "OR: %h | %h = %h", v0000029072372ec0_0, v0000029072372f60_0, v0000029072373000_0 {0 0 0};
    %pushi/vec4 3855, 0, 32;
    %store/vec4 v0000029072372ec0_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0000029072372f60_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000029072372e20_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 33 "$display", "AND: %h & %h = %h", v0000029072372ec0_0, v0000029072372f60_0, v0000029072373000_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000029072372ec0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000029072372f60_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000029072372e20_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "SLT: %0d < %0d = %0d", v0000029072372ec0_0, v0000029072372f60_0, v0000029072373000_0 {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_core_tb.v";
    "alu_core.v";
