{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 03 14:25:30 2025 " "Info: Processing started: Thu Apr 03 14:25:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aa2380_maxv.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file aa2380_maxv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AA2380_MAXV " "Info: Found entity 1: AA2380_MAXV" {  } { { "AA2380_MAXV.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/AA2380_MAXV.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f00_testadc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file f00_testadc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 F00_TestADC " "Info: Found entity 1: F00_TestADC" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadcii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadcii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADCII-Behavioral " "Info: Found design unit 1: F20_EmulateADCII-Behavioral" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADCII " "Info: Found entity 1: F20_EmulateADCII" {  } { { "F20_EmulateADCII.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F20_EmulateADCII.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_f20ii.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_f20ii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Test_F20II " "Info: Found entity 1: Test_F20II" {  } { { "Test_F20II.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/Test_F20II.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodes-Behavioral " "Info: Found design unit 1: F1_readADC_multimodes-Behavioral" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodes " "Info: Found entity 1: F1_readADC_multimodes" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadc_multimodestst.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadc_multimodestst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADC_multimodesTST-Behavioral " "Info: Found design unit 1: F1_readADC_multimodesTST-Behavioral" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 76 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADC_multimodesTST " "Info: Found entity 1: F1_readADC_multimodesTST" {  } { { "F1_readADC_multimodesTST.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADC_multimodesTST.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f20_emulateadc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f20_emulateadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F20_EmulateADC-Behavioral " "Info: Found design unit 1: F20_EmulateADC-Behavioral" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F20_EmulateADC " "Info: Found entity 1: F20_EmulateADC" {  } { { "f20_emulateadc.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f0_clockenable_beta2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f0_clockenable_beta2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F0_ClockEnable_BETA2-DESCRIPTION " "Info: Found design unit 1: F0_ClockEnable_BETA2-DESCRIPTION" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F0_ClockEnable_BETA2 " "Info: Found entity 1: F0_ClockEnable_BETA2" {  } { { "F0_ClockEnable_BETA2.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F0_ClockEnable_BETA2.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_multimodes_extclockenable.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_multimodes_extclockenable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_Multimodes_ExtClockEnable " "Info: Found entity 1: TEST_Multimodes_ExtClockEnable" {  } { { "TEST_Multimodes_ExtClockEnable.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Multimodes_ExtClockEnable.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_readadcmulti_extclk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f1_readadcmulti_extclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F1_readADCmulti_ExtClk-Behavioral " "Info: Found design unit 1: F1_readADCmulti_ExtClk-Behavioral" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 73 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F1_readADCmulti_ExtClk " "Info: Found entity 1: F1_readADCmulti_ExtClk" {  } { { "F1_readADCmulti_ExtClk.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F1_readADCmulti_ExtClk.vhd" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constval.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file constval.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constval-SYN " "Info: Found design unit 1: constval-SYN" {  } { { "CONSTVAL.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/CONSTVAL.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONSTVAL " "Info: Found entity 1: CONSTVAL" {  } { { "CONSTVAL.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/CONSTVAL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_clocks_modules.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file test_clocks_modules.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_Clocks_Modules " "Info: Found entity 1: TEST_Clocks_Modules" {  } { { "TEST_Clocks_Modules.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/TEST_Clocks_Modules.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f7_readyii.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file f7_readyii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F7_ReadyII-Behavioral " "Info: Found design unit 1: F7_ReadyII-Behavioral" {  } { { "F7_ReadyII.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F7_ReadyII.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F7_ReadyII " "Info: Found entity 1: F7_ReadyII" {  } { { "F7_ReadyII.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/F7_ReadyII.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4lanesrxtx.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4lanesrxtx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4LanesRXTX " "Info: Found entity 1: 4LanesRXTX" {  } { { "4LanesRXTX.bdf" "" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "4LanesRXTX " "Info: Elaborating entity \"4LanesRXTX\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "f15_par2i2s_2x4lanesii.vhd 2 1 " "Warning: Using design file f15_par2i2s_2x4lanesii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F15_Par2I2S_2x4LanesII-Behavioral " "Info: Found design unit 1: F15_Par2I2S_2x4LanesII-Behavioral" {  } { { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F15_Par2I2S_2x4LanesII " "Info: Found entity 1: F15_Par2I2S_2x4LanesII" {  } { { "f15_par2i2s_2x4lanesii.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f15_par2i2s_2x4lanesii.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F15_Par2I2S_2x4LanesII F15_Par2I2S_2x4LanesII:inst1 " "Info: Elaborating entity \"F15_Par2I2S_2x4LanesII\" for hierarchy \"F15_Par2I2S_2x4LanesII:inst1\"" {  } { { "4LanesRXTX.bdf" "inst1" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 176 232 456 336 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "f16_i2s2par_2x4lanes.vhd 2 1 " "Warning: Using design file f16_i2s2par_2x4lanes.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F16_I2S2Par_2x4Lanes-Behavioral " "Info: Found design unit 1: F16_I2S2Par_2x4Lanes-Behavioral" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 F16_I2S2Par_2x4Lanes " "Info: Found entity 1: F16_I2S2Par_2x4Lanes" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F16_I2S2Par_2x4Lanes F16_I2S2Par_2x4Lanes:inst " "Info: Elaborating entity \"F16_I2S2Par_2x4Lanes\" for hierarchy \"F16_I2S2Par_2x4Lanes:inst\"" {  } { { "4LanesRXTX.bdf" "inst" { Schematic "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/4LanesRXTX.bdf" { { 160 808 1008 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATAL f16_i2s2par_2x4lanes.vhd(72) " "Warning (10631): VHDL Process Statement warning at f16_i2s2par_2x4lanes.vhd(72): inferring latch(es) for signal or variable \"DATAL\", which holds its previous value in one or more paths through the process" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATAR f16_i2s2par_2x4lanes.vhd(72) " "Warning (10631): VHDL Process Statement warning at f16_i2s2par_2x4lanes.vhd(72): inferring latch(es) for signal or variable \"DATAR\", which holds its previous value in one or more paths through the process" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[0\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[0\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[1\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[1\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[2\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[2\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[3\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[3\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[4\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[4\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[5\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[5\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[6\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[6\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[7\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[7\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[8\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[8\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[9\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[9\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[10\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[10\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[11\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[11\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[12\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[12\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[13\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[13\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[14\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[14\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[15\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[15\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[16\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[16\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[17\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[17\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[18\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[18\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[19\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[19\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[20\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[20\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[21\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[21\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[22\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[22\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAR\[23\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAR\[23\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[0\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[0\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[1\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[1\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[2\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[2\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[3\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[3\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[4\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[4\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[5\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[5\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[6\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[6\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[7\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[7\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[8\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[8\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[9\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[9\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[10\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[10\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[11\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[11\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[12\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[12\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[13\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[13\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[14\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[14\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[15\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[15\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[16\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[16\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[17\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[17\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[18\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[18\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[19\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[19\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[20\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[20\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[21\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[21\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[22\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[22\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATAL\[23\] f16_i2s2par_2x4lanes.vhd(72) " "Info (10041): Inferred latch for \"DATAL\[23\]\" at f16_i2s2par_2x4lanes.vhd(72)" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "25 " "Info: Inferred 25 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Add0\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Add0" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 80 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux0\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux0" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux1\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux1" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux2\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux2" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux3\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux3" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux4\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux4" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux5\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux5" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux6\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux6" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux7\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux7" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux8\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux8" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux9\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux9" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux10\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux10" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux11\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux11" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux12\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux12" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux13\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux13" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux14\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux14" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux15\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux15" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux16\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux16" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux17\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux17" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux18\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux18" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux19\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux19" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux20\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux20" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux21\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux21" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux22\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux22" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "F16_I2S2Par_2x4Lanes:inst\|Mux23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"F16_I2S2Par_2x4Lanes:inst\|Mux23\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "Mux23" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 80 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\|addcore:adder F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "F16_I2S2Par_2x4Lanes:inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"F16_I2S2Par_2x4Lanes:inst\|lpm_mux:Mux0\"" {  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "F16_I2S2Par_2x4Lanes:inst\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"F16_I2S2Par_2x4Lanes:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "f16_i2s2par_2x4lanes.vhd" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/f16_i2s2par_2x4lanes.vhd" 81 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s9c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_s9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s9c " "Info: Found entity 1: mux_s9c" {  } { { "db/mux_s9c.tdf" "" { Text "D:/Mes documents/P-CAD_PROJECTS/_PROJETS_ON/Projects/Git/_Logiciels_KICAD/AA2380-MAXV_TSTQ9.1/db/mux_s9c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 03 14:25:31 2025 " "Info: Processing ended: Thu Apr 03 14:25:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
