Analysis & Synthesis report for SDRAM_CONTROL
Sat May 17 16:22:04 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated
 17. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p
 18. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p
 19. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram
 20. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp
 21. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_bwp
 22. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp
 23. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13
 24. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
 25. Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16
 26. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated
 27. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p
 28. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 29. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram
 30. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 31. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12
 32. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp
 33. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp
 34. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 35. Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 36. Parameter Settings for User Entity Instance: pll_27:pll_27_inst|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: Sdram_Control:u1
 38. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component
 39. Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:u_control
 40. Parameter Settings for User Entity Instance: Sdram_Control:u1|command:u_command
 41. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 42. Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 43. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 44. altpll Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo"
 46. Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo"
 47. Port Connectivity Checks: "Sdram_Control:u1|control_interface:u_control"
 48. Port Connectivity Checks: "Sdram_Control:u1"
 49. SignalTap II Logic Analyzer Settings
 50. Elapsed Time Per Partition
 51. Connections to In-System Debugging Instance "auto_signaltap_0"
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 17 16:22:04 2014            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; SDRAM_CONTROL                                    ;
; Top-level Entity Name              ; SDRAM_CONTROL                                    ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 1,664                                            ;
;     Total combinational functions  ; 935                                              ;
;     Dedicated logic registers      ; 1,292                                            ;
; Total registers                    ; 1292                                             ;
; Total pins                         ; 90                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 96,256                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 2                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; SDRAM_CONTROL      ; SDRAM_CONTROL      ;
; Family name                                                                ; Cyclone IV E       ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; "RESTRUCTURE"            ;
+----------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                            ; Library ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_WR_FIFO.v     ;         ;
; Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_RD_FIFO.v     ;         ;
; Sdram_Control/Sdram_PLL.v         ; yes             ; User Wizard-Generated File   ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_PLL.v         ;         ;
; Sdram_Control/Sdram_Params.h      ; yes             ; User Unspecified File        ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Params.h      ;         ;
; Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_Control.v     ;         ;
; Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/control_interface.v ;         ;
; Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/command.v           ;         ;
; SEG7_LUT.v                        ; yes             ; User Verilog HDL File        ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SEG7_LUT.v                        ;         ;
; SDRAM_CONTROL.v                   ; yes             ; User Verilog HDL File        ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/SDRAM_CONTROL.v                   ;         ;
; pll_27.v                          ; yes             ; User Wizard-Generated File   ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/pll_27.v                          ;         ;
; altpll.tdf                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                            ;         ;
; aglobal130.inc                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                        ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                       ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                     ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                     ;         ;
; db/sdram_pll_altpll.v             ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/sdram_pll_altpll.v             ;         ;
; dcfifo_mixed_widths.tdf           ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                               ;         ;
; db/dcfifo_7ip1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/dcfifo_7ip1.tdf                ;         ;
; db/a_gray2bin_tgb.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/a_gray2bin_tgb.tdf             ;         ;
; db/a_graycounter_s57.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/a_graycounter_s57.tdf          ;         ;
; db/a_graycounter_njc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/a_graycounter_njc.tdf          ;         ;
; db/altsyncram_or81.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/altsyncram_or81.tdf            ;         ;
; db/dffpipe_fd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/dffpipe_fd9.tdf                ;         ;
; db/alt_synch_pipe_hkd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/alt_synch_pipe_hkd.tdf         ;         ;
; db/dffpipe_gd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/dffpipe_gd9.tdf                ;         ;
; db/alt_synch_pipe_ikd.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/alt_synch_pipe_ikd.tdf         ;         ;
; db/dffpipe_hd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/dffpipe_hd9.tdf                ;         ;
; db/cmpr_e66.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/cmpr_e66.tdf                   ;         ;
; db/cntr_64e.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/cntr_64e.tdf                   ;         ;
; db/dcfifo_5kp1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/dcfifo_5kp1.tdf                ;         ;
; db/a_gray2bin_6ib.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/a_gray2bin_6ib.tdf             ;         ;
; db/a_graycounter_477.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/a_graycounter_477.tdf          ;         ;
; db/a_graycounter_1lc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/a_graycounter_1lc.tdf          ;         ;
; db/altsyncram_3t81.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/altsyncram_3t81.tdf            ;         ;
; db/alt_synch_pipe_qld.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/alt_synch_pipe_qld.tdf         ;         ;
; db/dffpipe_pe9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/dffpipe_pe9.tdf                ;         ;
; db/dffpipe_oe9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/dffpipe_oe9.tdf                ;         ;
; db/alt_synch_pipe_rld.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/alt_synch_pipe_rld.tdf         ;         ;
; db/dffpipe_qe9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/dffpipe_qe9.tdf                ;         ;
; db/cmpr_n76.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/cmpr_n76.tdf                   ;         ;
; sld_signaltap.vhd                 ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                     ;         ;
; sld_signaltap_impl.vhd            ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                ;         ;
; sld_ela_control.vhd               ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                   ;         ;
; lpm_shiftreg.tdf                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                      ;         ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                                      ;         ;
; dffeea.inc                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                                            ;         ;
; sld_mbpmg.vhd                     ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                         ;         ;
; sld_ela_trigger_flow_mgr.vhd      ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                          ;         ;
; sld_buffer_manager.vhd            ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                ;         ;
; altsyncram.tdf                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;         ;
; stratix_ram_block.inc             ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;         ;
; lpm_mux.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;         ;
; lpm_decode.inc                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;         ;
; a_rdenreg.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;         ;
; altrom.inc                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                            ;         ;
; altram.inc                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                            ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; db/altsyncram_qe54.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/altsyncram_qe54.tdf            ;         ;
; altdpram.tdf                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                                                          ;         ;
; memmodes.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                                                        ;         ;
; a_hdffe.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                                                           ;         ;
; alt_le_rden_reg.inc               ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                   ;         ;
; altsyncram.inc                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                                                        ;         ;
; lpm_mux.tdf                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                                           ;         ;
; muxlut.inc                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                                            ;         ;
; bypassff.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                          ;         ;
; altshift.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                          ;         ;
; db/mux_rsc.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/mux_rsc.tdf                    ;         ;
; lpm_decode.tdf                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                                        ;         ;
; declut.inc                        ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                                            ;         ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                       ;         ;
; db/decode_dvf.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/decode_dvf.tdf                 ;         ;
; lpm_counter.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                                       ;         ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                       ;         ;
; cmpconst.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                                          ;         ;
; lpm_counter.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                       ;         ;
; alt_counter_stratix.inc           ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                               ;         ;
; db/cntr_kgi.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/cntr_kgi.tdf                   ;         ;
; db/cmpr_sgc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/cmpr_sgc.tdf                   ;         ;
; db/cntr_g9j.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/cntr_g9j.tdf                   ;         ;
; db/cntr_egi.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/cntr_egi.tdf                   ;         ;
; db/cmpr_rgc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/cmpr_rgc.tdf                   ;         ;
; db/cntr_23j.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/cntr_23j.tdf                   ;         ;
; db/cmpr_ngc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/db/cmpr_ngc.tdf                   ;         ;
; sld_rom_sr.vhd                    ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;         ;
; sld_hub.vhd                       ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                           ;         ;
; sld_jtag_hub.vhd                  ; yes             ; Encrypted Megafunction       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;         ;
+-----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,664                                                                                                           ;
;                                             ;                                                                                                                 ;
; Total combinational functions               ; 935                                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                                 ;
;     -- 4 input functions                    ; 428                                                                                                             ;
;     -- 3 input functions                    ; 225                                                                                                             ;
;     -- <=2 input functions                  ; 282                                                                                                             ;
;                                             ;                                                                                                                 ;
; Logic elements by mode                      ;                                                                                                                 ;
;     -- normal mode                          ; 780                                                                                                             ;
;     -- arithmetic mode                      ; 155                                                                                                             ;
;                                             ;                                                                                                                 ;
; Total registers                             ; 1292                                                                                                            ;
;     -- Dedicated logic registers            ; 1292                                                                                                            ;
;     -- I/O registers                        ; 0                                                                                                               ;
;                                             ;                                                                                                                 ;
; I/O pins                                    ; 90                                                                                                              ;
; Total memory bits                           ; 96256                                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                               ;
; Total PLLs                                  ; 2                                                                                                               ;
;     -- PLLs                                 ; 2                                                                                                               ;
;                                             ;                                                                                                                 ;
; Maximum fan-out node                        ; Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 849                                                                                                             ;
; Total fan-out                               ; 8332                                                                                                            ;
; Average fan-out                             ; 3.33                                                                                                            ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SDRAM_CONTROL                                                                                          ; 935 (18)          ; 1292 (26)    ; 96256       ; 0            ; 0       ; 0         ; 90   ; 0            ; |SDRAM_CONTROL                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |SEG7_LUT:u2|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |SEG7_LUT:u3|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |Sdram_Control:u1|                                                                                   ; 407 (126)         ; 447 (128)    ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |Sdram_PLL:u_sdram_pll|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_PLL:u_sdram_pll                                                                                                                                                                                                                                                                                               ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component                                                                                                                                                                                                                                                                       ; work         ;
;             |Sdram_PLL_altpll:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component|Sdram_PLL_altpll:auto_generated                                                                                                                                                                                                                                       ; work         ;
;       |Sdram_RD_FIFO:u_read_fifo|                                                                       ; 85 (0)            ; 118 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo                                                                                                                                                                                                                                                                                           ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 85 (0)            ; 118 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                         ; work         ;
;             |dcfifo_5kp1:auto_generated|                                                                ; 85 (15)           ; 118 (30)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated                                                                                                                                                                                                              ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                              ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                              ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                  ; work         ;
;                |a_graycounter_477:rdptr_g1p|                                                            ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p                                                                                                                                                                                  ; work         ;
;                |alt_synch_pipe_qld:rs_dgwp|                                                             ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                                                                                                                                                   ; work         ;
;                   |dffpipe_pe9:dffpipe12|                                                               ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12                                                                                                                                                             ; work         ;
;                |alt_synch_pipe_rld:ws_dgrp|                                                             ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                                                                                                                                                   ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                               ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                             ; work         ;
;                |altsyncram_3t81:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram                                                                                                                                                                                     ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                     ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                      ; work         ;
;                |cntr_64e:cntr_b|                                                                        ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cntr_64e:cntr_b                                                                                                                                                                                              ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                           ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                           ; work         ;
;       |Sdram_WR_FIFO:u_write_fifo|                                                                      ; 72 (0)            ; 96 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo                                                                                                                                                                                                                                                                                          ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                            ; 72 (0)            ; 96 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                        ; work         ;
;             |dcfifo_7ip1:auto_generated|                                                                ; 72 (14)           ; 96 (26)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated                                                                                                                                                                                                             ; work         ;
;                |a_gray2bin_tgb:rdptr_g_gray2bin|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin                                                                                                                                                                             ; work         ;
;                |a_gray2bin_tgb:rs_dgwp_gray2bin|                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin                                                                                                                                                                             ; work         ;
;                |a_graycounter_njc:wrptr_g1p|                                                            ; 15 (15)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p                                                                                                                                                                                 ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                                                            ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                                                                                                                 ; work         ;
;                |alt_synch_pipe_hkd:rs_dgwp|                                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp                                                                                                                                                                                  ; work         ;
;                   |dffpipe_gd9:dffpipe13|                                                               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13                                                                                                                                                            ; work         ;
;                |alt_synch_pipe_ikd:ws_dgrp|                                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp                                                                                                                                                                                  ; work         ;
;                   |dffpipe_hd9:dffpipe16|                                                               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16                                                                                                                                                            ; work         ;
;                |altsyncram_or81:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram                                                                                                                                                                                    ; work         ;
;                |cmpr_e66:rdempty_eq_comp|                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cmpr_e66:rdempty_eq_comp                                                                                                                                                                                    ; work         ;
;                |cmpr_e66:wrfull_eq_comp|                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cmpr_e66:wrfull_eq_comp                                                                                                                                                                                     ; work         ;
;                |cntr_64e:cntr_b|                                                                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cntr_64e:cntr_b                                                                                                                                                                                             ; work         ;
;                |dffpipe_fd9:rs_brp|                                                                     ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp                                                                                                                                                                                          ; work         ;
;                |dffpipe_fd9:rs_bwp|                                                                     ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_bwp                                                                                                                                                                                          ; work         ;
;       |command:u_command|                                                                               ; 58 (58)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|command:u_command                                                                                                                                                                                                                                                                                                   ; work         ;
;       |control_interface:u_control|                                                                     ; 66 (66)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|Sdram_Control:u1|control_interface:u_control                                                                                                                                                                                                                                                                                         ; work         ;
;    |pll_27:pll_27_inst|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|pll_27:pll_27_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|pll_27:pll_27_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 377 (1)           ; 733 (74)     ; 75776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 376 (0)           ; 659 (0)      ; 75776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 376 (19)          ; 659 (182)    ; 75776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 75776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_qe54:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 75776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qe54:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 85 (85)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 88 (1)            ; 201 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 74 (0)            ; 185 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 74 (0)            ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 13 (13)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 123 (11)          ; 106 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_kgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 37 (37)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDRAM_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram|ALTSYNCRAM                                           ; M9K  ; Simple Dual Port ; 512          ; 32           ; 2048         ; 8            ; 16384 ; None ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram|ALTSYNCRAM                                          ; M9K  ; Simple Dual Port ; 512          ; 8            ; 128          ; 32           ; 4096  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qe54:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 37           ; 2048         ; 37           ; 75776 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File                                                                                                     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 10.0    ; N/A          ; N/A          ; |SDRAM_CONTROL|pll_27:pll_27_inst                          ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/pll_27.v                      ;
; Altera ; FIFO         ; 10.0    ; N/A          ; N/A          ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo  ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; ALTPLL       ; 10.0    ; N/A          ; N/A          ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_PLL:u_sdram_pll      ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_PLL.v     ;
; Altera ; FIFO         ; 10.0    ; N/A          ; N/A          ; |SDRAM_CONTROL|Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo ; C:/Users/adi/Desktop/115book/DE2-115_book_all_sourcefiles/Chapter6/SDRAM_CONTROL_ADV2/Sdram_Control/Sdram_WR_FIFO.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                                                                                                          ; Reason for Removal                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Sdram_Control:u1|command:u_command|CKE                                                                                                                 ; Stuck at VCC due to stuck port data_in                            ;
; Sdram_Control:u1|CKE                                                                                                                                   ; Stuck at VCC due to stuck port data_in                            ;
; display_latch[8..15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[9]  ; Lost fanout                                                       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[9]  ; Lost fanout                                                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_bwp|dffe12a[7] ; Lost fanout                                                       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp|dffe12a[7] ; Lost fanout                                                       ;
; Sdram_Control:u1|mLENGTH[1..5,7,8]                                                                                                                     ; Merged with Sdram_Control:u1|mLENGTH[0]                           ;
; Sdram_Control:u1|rWR1_ADDR[1..5]                                                                                                                       ; Merged with Sdram_Control:u1|rWR1_ADDR[0]                         ;
; Sdram_Control:u1|rRD1_ADDR[1..5]                                                                                                                       ; Merged with Sdram_Control:u1|rRD1_ADDR[0]                         ;
; Sdram_Control:u1|mWR                                                                                                                                   ; Merged with Sdram_Control:u1|WR_MASK                              ;
; Sdram_Control:u1|mRD                                                                                                                                   ; Merged with Sdram_Control:u1|RD_MASK                              ;
; Sdram_Control:u1|mADDR[1..5]                                                                                                                           ; Merged with Sdram_Control:u1|mADDR[0]                             ;
; Sdram_Control:u1|control_interface:u_control|SADDR[1..5]                                                                                               ; Merged with Sdram_Control:u1|control_interface:u_control|SADDR[0] ;
; Sdram_Control:u1|mLENGTH[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|rWR1_ADDR[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|rRD1_ADDR[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|mADDR[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|control_interface:u_control|SADDR[0]                                                                                                  ; Stuck at GND due to stuck port data_in                            ;
; Sdram_Control:u1|mLENGTH[6]                                                                                                                            ; Stuck at VCC due to stuck port data_in                            ;
; Total Number of Removed Registers = 49                                                                                                                 ;                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                           ;
+----------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+----------------------------------------+---------------------------+----------------------------------------------------------------------------------+
; Sdram_Control:u1|rWR1_ADDR[0]          ; Stuck at GND              ; Sdram_Control:u1|mADDR[0], Sdram_Control:u1|control_interface:u_control|SADDR[0] ;
;                                        ; due to stuck port data_in ;                                                                                  ;
; Sdram_Control:u1|command:u_command|CKE ; Stuck at VCC              ; Sdram_Control:u1|CKE                                                             ;
;                                        ; due to stuck port data_in ;                                                                                  ;
+----------------------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1292  ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 552   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 512   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; key2_dly[0]                                                                                                                                                                    ; 3       ;
; key2_dly[1]                                                                                                                                                                    ; 2       ;
; key1_dly[0]                                                                                                                                                                    ; 2       ;
; key1_dly[1]                                                                                                                                                                    ; 1       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                 ; 6       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                ; 7       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                    ; 4       ;
; Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0              ; 1       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                   ; 4       ;
; Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity9a0             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 26                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|mADDR[8]                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|command:u_command|SA[8]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|command:u_command|SA[6]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|control_interface:u_control|timer[4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|command:u_command|command_delay[1]   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|rWR1_ADDR[9]                         ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|rRD1_ADDR[21]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|command:u_command|rp_shift[0]        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|CMD[1]                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SDRAM_CONTROL|Sdram_Control:u1|ST[8]                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                      ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                       ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_27:pll_27_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_27 ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 27                       ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 50                       ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II               ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; NOTHING                  ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 6                        ; Untyped                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 768   ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+-----------------------------------------------+
; Parameter Name                ; Value                       ; Type                                          ;
+-------------------------------+-----------------------------+-----------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Sdram_PLL ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 37037                       ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                                       ;
; LOCK_LOW                      ; 1                           ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                       ;
; BANDWIDTH                     ; 0                           ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                       ;
; CLK1_MULTIPLY_BY              ; 100                         ; Signed Integer                                ;
; CLK0_MULTIPLY_BY              ; 100                         ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                       ;
; CLK1_DIVIDE_BY                ; 27                          ; Signed Integer                                ;
; CLK0_DIVIDE_BY                ; 27                          ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; -3000                       ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                       ;
; VCO_MIN                       ; 0                           ; Untyped                                       ;
; VCO_MAX                       ; 0                           ; Untyped                                       ;
; VCO_CENTER                    ; 0                           ; Untyped                                       ;
; PFD_MIN                       ; 0                           ; Untyped                                       ;
; PFD_MAX                       ; 0                           ; Untyped                                       ;
; M_INITIAL                     ; 0                           ; Untyped                                       ;
; M                             ; 0                           ; Untyped                                       ;
; N                             ; 1                           ; Untyped                                       ;
; M2                            ; 1                           ; Untyped                                       ;
; N2                            ; 1                           ; Untyped                                       ;
; SS                            ; 1                           ; Untyped                                       ;
; C0_HIGH                       ; 0                           ; Untyped                                       ;
; C1_HIGH                       ; 0                           ; Untyped                                       ;
; C2_HIGH                       ; 0                           ; Untyped                                       ;
; C3_HIGH                       ; 0                           ; Untyped                                       ;
; C4_HIGH                       ; 0                           ; Untyped                                       ;
; C5_HIGH                       ; 0                           ; Untyped                                       ;
; C6_HIGH                       ; 0                           ; Untyped                                       ;
; C7_HIGH                       ; 0                           ; Untyped                                       ;
; C8_HIGH                       ; 0                           ; Untyped                                       ;
; C9_HIGH                       ; 0                           ; Untyped                                       ;
; C0_LOW                        ; 0                           ; Untyped                                       ;
; C1_LOW                        ; 0                           ; Untyped                                       ;
; C2_LOW                        ; 0                           ; Untyped                                       ;
; C3_LOW                        ; 0                           ; Untyped                                       ;
; C4_LOW                        ; 0                           ; Untyped                                       ;
; C5_LOW                        ; 0                           ; Untyped                                       ;
; C6_LOW                        ; 0                           ; Untyped                                       ;
; C7_LOW                        ; 0                           ; Untyped                                       ;
; C8_LOW                        ; 0                           ; Untyped                                       ;
; C9_LOW                        ; 0                           ; Untyped                                       ;
; C0_INITIAL                    ; 0                           ; Untyped                                       ;
; C1_INITIAL                    ; 0                           ; Untyped                                       ;
; C2_INITIAL                    ; 0                           ; Untyped                                       ;
; C3_INITIAL                    ; 0                           ; Untyped                                       ;
; C4_INITIAL                    ; 0                           ; Untyped                                       ;
; C5_INITIAL                    ; 0                           ; Untyped                                       ;
; C6_INITIAL                    ; 0                           ; Untyped                                       ;
; C7_INITIAL                    ; 0                           ; Untyped                                       ;
; C8_INITIAL                    ; 0                           ; Untyped                                       ;
; C9_INITIAL                    ; 0                           ; Untyped                                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                                       ;
; C0_PH                         ; 0                           ; Untyped                                       ;
; C1_PH                         ; 0                           ; Untyped                                       ;
; C2_PH                         ; 0                           ; Untyped                                       ;
; C3_PH                         ; 0                           ; Untyped                                       ;
; C4_PH                         ; 0                           ; Untyped                                       ;
; C5_PH                         ; 0                           ; Untyped                                       ;
; C6_PH                         ; 0                           ; Untyped                                       ;
; C7_PH                         ; 0                           ; Untyped                                       ;
; C8_PH                         ; 0                           ; Untyped                                       ;
; C9_PH                         ; 0                           ; Untyped                                       ;
; L0_HIGH                       ; 1                           ; Untyped                                       ;
; L1_HIGH                       ; 1                           ; Untyped                                       ;
; G0_HIGH                       ; 1                           ; Untyped                                       ;
; G1_HIGH                       ; 1                           ; Untyped                                       ;
; G2_HIGH                       ; 1                           ; Untyped                                       ;
; G3_HIGH                       ; 1                           ; Untyped                                       ;
; E0_HIGH                       ; 1                           ; Untyped                                       ;
; E1_HIGH                       ; 1                           ; Untyped                                       ;
; E2_HIGH                       ; 1                           ; Untyped                                       ;
; E3_HIGH                       ; 1                           ; Untyped                                       ;
; L0_LOW                        ; 1                           ; Untyped                                       ;
; L1_LOW                        ; 1                           ; Untyped                                       ;
; G0_LOW                        ; 1                           ; Untyped                                       ;
; G1_LOW                        ; 1                           ; Untyped                                       ;
; G2_LOW                        ; 1                           ; Untyped                                       ;
; G3_LOW                        ; 1                           ; Untyped                                       ;
; E0_LOW                        ; 1                           ; Untyped                                       ;
; E1_LOW                        ; 1                           ; Untyped                                       ;
; E2_LOW                        ; 1                           ; Untyped                                       ;
; E3_LOW                        ; 1                           ; Untyped                                       ;
; L0_INITIAL                    ; 1                           ; Untyped                                       ;
; L1_INITIAL                    ; 1                           ; Untyped                                       ;
; G0_INITIAL                    ; 1                           ; Untyped                                       ;
; G1_INITIAL                    ; 1                           ; Untyped                                       ;
; G2_INITIAL                    ; 1                           ; Untyped                                       ;
; G3_INITIAL                    ; 1                           ; Untyped                                       ;
; E0_INITIAL                    ; 1                           ; Untyped                                       ;
; E1_INITIAL                    ; 1                           ; Untyped                                       ;
; E2_INITIAL                    ; 1                           ; Untyped                                       ;
; E3_INITIAL                    ; 1                           ; Untyped                                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                                       ;
; L0_PH                         ; 0                           ; Untyped                                       ;
; L1_PH                         ; 0                           ; Untyped                                       ;
; G0_PH                         ; 0                           ; Untyped                                       ;
; G1_PH                         ; 0                           ; Untyped                                       ;
; G2_PH                         ; 0                           ; Untyped                                       ;
; G3_PH                         ; 0                           ; Untyped                                       ;
; E0_PH                         ; 0                           ; Untyped                                       ;
; E1_PH                         ; 0                           ; Untyped                                       ;
; E2_PH                         ; 0                           ; Untyped                                       ;
; E3_PH                         ; 0                           ; Untyped                                       ;
; M_PH                          ; 0                           ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                       ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                       ;
; CBXI_PARAMETER                ; Sdram_PLL_altpll            ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                ;
+-------------------------------+-----------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|control_interface:u_control ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                   ;
; REF_PER        ; 768   ; Signed Integer                                                   ;
; SC_CL          ; 3     ; Signed Integer                                                   ;
; SC_RCD         ; 3     ; Signed Integer                                                   ;
; SC_RRD         ; 7     ; Signed Integer                                                   ;
; SC_PM          ; 1     ; Signed Integer                                                   ;
; SC_BL          ; 1     ; Signed Integer                                                   ;
; SDR_BL         ; 111   ; Unsigned Binary                                                  ;
; SDR_BT         ; 0     ; Unsigned Binary                                                  ;
; SDR_CL         ; 011   ; Unsigned Binary                                                  ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 768   ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 7           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_7ip1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                             ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                          ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                          ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                          ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                          ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                   ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                          ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                                                   ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                   ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                   ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                                                   ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                          ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE           ; M9K         ; Untyped                                                                                          ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                   ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                          ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                          ;
; USE_EAB                  ; ON          ; Untyped                                                                                          ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                          ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                   ;
; CBXI_PARAMETER           ; dcfifo_5kp1 ; Untyped                                                                                          ;
+--------------------------+-------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                             ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                    ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                            ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                        ; Signed Integer ;
; sld_data_bits                                   ; 37                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 37                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                       ; Signed Integer ;
; sld_node_crc_hiword                             ; 17789                                                                                                                                    ; Untyped        ;
; sld_node_crc_loword                             ; 56144                                                                                                                                    ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                        ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                     ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                     ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                     ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                     ; String         ;
; sld_inversion_mask_length                       ; 136                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                        ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                   ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; Value                                                          ;
+-------------------------------+----------------------------------------------------------------+
; Number of entity instances    ; 2                                                              ;
; Entity Instance               ; pll_27:pll_27_inst|altpll:altpll_component                     ;
;     -- OPERATION_MODE         ; NORMAL                                                         ;
;     -- PLL_TYPE               ; AUTO                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                              ;
; Entity Instance               ; Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                         ;
;     -- PLL_TYPE               ; AUTO                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                              ;
+-------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo"                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo"                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (16 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1|control_interface:u_control"                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u1"                                                                                                                                                                                 ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_ADDR            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[8..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[5..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[22..9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[8]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[8..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[5..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                  ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 37                  ; 37               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                    ;
+----------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                               ; Details ;
+----------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; DRAM_CAS_N           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sdram_Control:u1|CAS_N                                                                                          ; N/A     ;
; DRAM_CAS_N           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sdram_Control:u1|CAS_N                                                                                          ; N/A     ;
; DRAM_CLK             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component|Sdram_PLL_altpll:auto_generated|wire_pll1_clk[1] ; N/A     ;
; DRAM_DQ[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[0]                                                                                                      ; N/A     ;
; DRAM_DQ[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[0]                                                                                                      ; N/A     ;
; DRAM_DQ[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[10]                                                                                                     ; N/A     ;
; DRAM_DQ[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[10]                                                                                                     ; N/A     ;
; DRAM_DQ[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[11]                                                                                                     ; N/A     ;
; DRAM_DQ[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[11]                                                                                                     ; N/A     ;
; DRAM_DQ[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[12]                                                                                                     ; N/A     ;
; DRAM_DQ[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[12]                                                                                                     ; N/A     ;
; DRAM_DQ[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[13]                                                                                                     ; N/A     ;
; DRAM_DQ[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[13]                                                                                                     ; N/A     ;
; DRAM_DQ[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[14]                                                                                                     ; N/A     ;
; DRAM_DQ[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[14]                                                                                                     ; N/A     ;
; DRAM_DQ[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[15]                                                                                                     ; N/A     ;
; DRAM_DQ[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[15]                                                                                                     ; N/A     ;
; DRAM_DQ[16]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[16]                                                                                                     ; N/A     ;
; DRAM_DQ[16]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[16]                                                                                                     ; N/A     ;
; DRAM_DQ[17]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[17]                                                                                                     ; N/A     ;
; DRAM_DQ[17]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[17]                                                                                                     ; N/A     ;
; DRAM_DQ[18]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[18]                                                                                                     ; N/A     ;
; DRAM_DQ[18]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[18]                                                                                                     ; N/A     ;
; DRAM_DQ[19]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[19]                                                                                                     ; N/A     ;
; DRAM_DQ[19]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[19]                                                                                                     ; N/A     ;
; DRAM_DQ[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[1]                                                                                                      ; N/A     ;
; DRAM_DQ[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[1]                                                                                                      ; N/A     ;
; DRAM_DQ[20]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[20]                                                                                                     ; N/A     ;
; DRAM_DQ[20]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[20]                                                                                                     ; N/A     ;
; DRAM_DQ[21]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[21]                                                                                                     ; N/A     ;
; DRAM_DQ[21]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[21]                                                                                                     ; N/A     ;
; DRAM_DQ[22]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[22]                                                                                                     ; N/A     ;
; DRAM_DQ[22]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[22]                                                                                                     ; N/A     ;
; DRAM_DQ[23]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[23]                                                                                                     ; N/A     ;
; DRAM_DQ[23]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[23]                                                                                                     ; N/A     ;
; DRAM_DQ[24]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[24]                                                                                                     ; N/A     ;
; DRAM_DQ[24]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[24]                                                                                                     ; N/A     ;
; DRAM_DQ[25]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[25]                                                                                                     ; N/A     ;
; DRAM_DQ[25]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[25]                                                                                                     ; N/A     ;
; DRAM_DQ[26]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[26]                                                                                                     ; N/A     ;
; DRAM_DQ[26]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[26]                                                                                                     ; N/A     ;
; DRAM_DQ[27]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[27]                                                                                                     ; N/A     ;
; DRAM_DQ[27]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[27]                                                                                                     ; N/A     ;
; DRAM_DQ[28]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[28]                                                                                                     ; N/A     ;
; DRAM_DQ[28]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[28]                                                                                                     ; N/A     ;
; DRAM_DQ[29]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[29]                                                                                                     ; N/A     ;
; DRAM_DQ[29]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[29]                                                                                                     ; N/A     ;
; DRAM_DQ[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[2]                                                                                                      ; N/A     ;
; DRAM_DQ[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[2]                                                                                                      ; N/A     ;
; DRAM_DQ[30]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[30]                                                                                                     ; N/A     ;
; DRAM_DQ[30]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[30]                                                                                                     ; N/A     ;
; DRAM_DQ[31]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[31]                                                                                                     ; N/A     ;
; DRAM_DQ[31]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[31]                                                                                                     ; N/A     ;
; DRAM_DQ[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[3]                                                                                                      ; N/A     ;
; DRAM_DQ[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[3]                                                                                                      ; N/A     ;
; DRAM_DQ[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[4]                                                                                                      ; N/A     ;
; DRAM_DQ[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[4]                                                                                                      ; N/A     ;
; DRAM_DQ[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[5]                                                                                                      ; N/A     ;
; DRAM_DQ[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[5]                                                                                                      ; N/A     ;
; DRAM_DQ[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[6]                                                                                                      ; N/A     ;
; DRAM_DQ[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[6]                                                                                                      ; N/A     ;
; DRAM_DQ[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[7]                                                                                                      ; N/A     ;
; DRAM_DQ[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[7]                                                                                                      ; N/A     ;
; DRAM_DQ[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[8]                                                                                                      ; N/A     ;
; DRAM_DQ[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[8]                                                                                                      ; N/A     ;
; DRAM_DQ[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[9]                                                                                                      ; N/A     ;
; DRAM_DQ[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[9]                                                                                                      ; N/A     ;
; DRAM_RAS_N           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sdram_Control:u1|RAS_N                                                                                          ; N/A     ;
; DRAM_RAS_N           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sdram_Control:u1|RAS_N                                                                                          ; N/A     ;
; DRAM_WE_N            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sdram_Control:u1|WE_N                                                                                           ; N/A     ;
; DRAM_WE_N            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sdram_Control:u1|WE_N                                                                                           ; N/A     ;
; Sdram_Control:u1|mRD ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sdram_Control:u1|RD_MASK                                                                                        ; N/A     ;
; Sdram_Control:u1|mRD ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sdram_Control:u1|RD_MASK                                                                                        ; N/A     ;
; Sdram_Control:u1|mWR ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sdram_Control:u1|WR_MASK                                                                                        ; N/A     ;
; Sdram_Control:u1|mWR ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Sdram_Control:u1|WR_MASK                                                                                        ; N/A     ;
+----------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat May 17 16:21:54 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_CONTROL -c SDRAM_CONTROL
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL
Warning (10229): Verilog HDL Expression warning at Sdram_Control.v(196): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at Sdram_Control.v(197): truncated literal to match 8 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Warning (10238): Verilog Module Declaration warning at SDRAM_CONTROL.v(26): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "SDRAM_CONTROL"
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control.v
    Info (12023): Found entity 1: SDRAM_CONTROL
Info (12021): Found 1 design units, including 1 entities, in source file pll_27.v
    Info (12023): Found entity 1: pll_27
Warning (10236): Verilog HDL Implicit Net warning at Sdram_Control.v(126): created implicit net for "CLK"
Warning (10236): Verilog HDL Implicit Net warning at SDRAM_CONTROL.v(77): created implicit net for "write"
Info (12127): Elaborating entity "SDRAM_CONTROL" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at SDRAM_CONTROL.v(100): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "pll_27" for hierarchy "pll_27:pll_27_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_27:pll_27_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_27:pll_27_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_27:pll_27_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "27"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_27"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u1"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(260): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control:u1|Sdram_PLL:u_sdram_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "27"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "100"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "27"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "100"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Sdram_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: Sdram_PLL_altpll
Info (12128): Elaborating entity "Sdram_PLL_altpll" for hierarchy "Sdram_Control:u1|Sdram_PLL:u_sdram_pll|altpll:altpll_component|Sdram_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u1|control_interface:u_control"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u1|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(237): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(237): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(237): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "7"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7ip1.tdf
    Info (12023): Found entity 1: dcfifo_7ip1
Info (12128): Elaborating entity "dcfifo_7ip1" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info (12023): Found entity 1: a_gray2bin_tgb
Info (12128): Elaborating entity "a_gray2bin_tgb" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info (12023): Found entity 1: a_graycounter_njc
Info (12128): Elaborating entity "a_graycounter_njc" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|a_graycounter_njc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_or81.tdf
    Info (12023): Found entity 1: altsyncram_or81
Info (12128): Elaborating entity "altsyncram_or81" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|altsyncram_or81:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|dffpipe_fd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hkd
Info (12128): Elaborating entity "alt_synch_pipe_hkd" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf
    Info (12023): Found entity 1: cmpr_e66
Info (12128): Elaborating entity "cmpr_e66" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cmpr_e66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf
    Info (12023): Found entity 1: cntr_64e
Info (12128): Elaborating entity "cntr_64e" for hierarchy "Sdram_Control:u1|Sdram_WR_FIFO:u_write_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_7ip1:auto_generated|cntr_64e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5kp1.tdf
    Info (12023): Found entity 1: dcfifo_5kp1
Info (12128): Elaborating entity "dcfifo_5kp1" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_477.tdf
    Info (12023): Found entity 1: a_graycounter_477
Info (12128): Elaborating entity "a_graycounter_477" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_477:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3t81.tdf
    Info (12023): Found entity 1: altsyncram_3t81
Info (12128): Elaborating entity "altsyncram_3t81" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|altsyncram_3t81:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qld
Info (12128): Elaborating entity "alt_synch_pipe_qld" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|dffpipe_oe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control:u1|Sdram_RD_FIFO:u_read_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5kp1:auto_generated|cmpr_n76:rdempty_eq_comp"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT:u2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qe54.tdf
    Info (12023): Found entity 1: altsyncram_qe54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "DE2_115_TV" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_TV -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_TV -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_TV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_TV -section_id Top was ignored
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 75 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 1846 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 54 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 1696 logic cells
    Info (21064): Implemented 53 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 398 megabytes
    Info: Processing ended: Sat May 17 16:22:04 2014
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


