INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.sim/sim_1/impl/func/data_acquis_dut_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2CBusController
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_axi_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_crossbar_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_decerr_slave
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_splitter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_splitter__parameterized0
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_ar_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_aw_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_b_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_cmd_translator
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_cmd_translator_2
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_incr_cmd
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_incr_cmd_3
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_r_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_simple_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_wrap_cmd
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_b2s_wrap_cmd_4
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axi_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice_1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice__parameterized8
INFO: [VRFC 10-311] analyzing module cdc_sync_0
INFO: [VRFC 10-311] analyzing module data_acquis_controller
INFO: [VRFC 10-311] analyzing module fifo_32x512
INFO: [VRFC 10-311] analyzing module fifo_32x512_HD26
INFO: [VRFC 10-311] analyzing module fifo_32x512_HD48
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_generic_cstr_HD45
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_generic_cstr_HD67
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_prim_width_HD46
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_prim_width_HD68
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_prim_wrapper_HD47
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_prim_wrapper_HD69
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_top_HD44
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_top_HD66
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_v8_2_HD42
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_v8_2_HD64
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_v8_2_synth
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_v8_2_synth_HD43
INFO: [VRFC 10-311] analyzing module fifo_32x512_blk_mem_gen_v8_2_synth_HD65
INFO: [VRFC 10-311] analyzing module fifo_32x512_compare
INFO: [VRFC 10-311] analyzing module fifo_32x512_compare_0
INFO: [VRFC 10-311] analyzing module fifo_32x512_compare_1
INFO: [VRFC 10-311] analyzing module fifo_32x512_compare_2
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_ramfifo_HD30
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_ramfifo_HD52
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_top_HD29
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_top_HD51
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_v12_0_HD27
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_v12_0_HD49
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_v12_0_synth
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_v12_0_synth_HD28
INFO: [VRFC 10-311] analyzing module fifo_32x512_fifo_generator_v12_0_synth_HD50
INFO: [VRFC 10-311] analyzing module fifo_32x512_memory
INFO: [VRFC 10-311] analyzing module fifo_32x512_memory_HD41
INFO: [VRFC 10-311] analyzing module fifo_32x512_memory_HD63
INFO: [VRFC 10-311] analyzing module fifo_32x512_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_32x512_rd_bin_cntr_HD57
INFO: [VRFC 10-311] analyzing module fifo_32x512_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_32x512_rd_logic_HD31
INFO: [VRFC 10-311] analyzing module fifo_32x512_rd_logic_HD53
INFO: [VRFC 10-311] analyzing module fifo_32x512_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_32x512_rd_status_flags_ss_HD32
INFO: [VRFC 10-311] analyzing module fifo_32x512_rd_status_flags_ss_HD54
INFO: [VRFC 10-311] analyzing module fifo_32x512_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_32x512_wr_bin_cntr_HD62
INFO: [VRFC 10-311] analyzing module fifo_32x512_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_32x512_wr_logic_HD36
INFO: [VRFC 10-311] analyzing module fifo_32x512_wr_logic_HD58
INFO: [VRFC 10-311] analyzing module fifo_32x512_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_32x512_wr_status_flags_ss_HD37
INFO: [VRFC 10-311] analyzing module fifo_32x512_wr_status_flags_ss_HD59
INFO: [VRFC 10-311] analyzing module fifo_8x2048
INFO: [VRFC 10-311] analyzing module fifo_8x2048_HD2
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_generic_cstr_HD21
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_prim_width_HD22
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_prim_wrapper_HD23
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_top_HD20
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_v8_2_HD18
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_v8_2_synth
INFO: [VRFC 10-311] analyzing module fifo_8x2048_blk_mem_gen_v8_2_synth_HD19
INFO: [VRFC 10-311] analyzing module fifo_8x2048_compare
INFO: [VRFC 10-311] analyzing module fifo_8x2048_compare_0
INFO: [VRFC 10-311] analyzing module fifo_8x2048_compare_1
INFO: [VRFC 10-311] analyzing module fifo_8x2048_compare_2
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_ramfifo_HD6
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_top_HD5
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_v12_0_HD3
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_v12_0_synth
INFO: [VRFC 10-311] analyzing module fifo_8x2048_fifo_generator_v12_0_synth_HD4
INFO: [VRFC 10-311] analyzing module fifo_8x2048_memory
INFO: [VRFC 10-311] analyzing module fifo_8x2048_memory_HD17
INFO: [VRFC 10-311] analyzing module fifo_8x2048_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_8x2048_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_8x2048_rd_logic_HD7
INFO: [VRFC 10-311] analyzing module fifo_8x2048_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_8x2048_rd_status_flags_ss_HD8
INFO: [VRFC 10-311] analyzing module fifo_8x2048_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_8x2048_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_8x2048_wr_logic_HD12
INFO: [VRFC 10-311] analyzing module fifo_8x2048_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_8x2048_wr_status_flags_ss_HD13
INFO: [VRFC 10-311] analyzing module i2s_audio
INFO: [VRFC 10-311] analyzing module lpf
INFO: [VRFC 10-311] analyzing module msg_buf
INFO: [VRFC 10-311] analyzing module pmodAD2
INFO: [VRFC 10-311] analyzing module proc_sys_reset
INFO: [VRFC 10-311] analyzing module processing_system7_v5_5_processing_system7
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_WHIN6P
INFO: [VRFC 10-311] analyzing module sequence
INFO: [VRFC 10-311] analyzing module smbus
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module upcnt_n
INFO: [VRFC 10-311] analyzing module vga_fifo
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module vga_fifo_blk_mem_gen_v8_2_synth
INFO: [VRFC 10-311] analyzing module vga_fifo_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module vga_fifo_compare
INFO: [VRFC 10-311] analyzing module vga_fifo_compare_0
INFO: [VRFC 10-311] analyzing module vga_fifo_compare_1
INFO: [VRFC 10-311] analyzing module vga_fifo_compare_2
INFO: [VRFC 10-311] analyzing module vga_fifo_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module vga_fifo_fifo_generator_top
INFO: [VRFC 10-311] analyzing module vga_fifo_fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module vga_fifo_fifo_generator_v12_0_synth
INFO: [VRFC 10-311] analyzing module vga_fifo_memory
INFO: [VRFC 10-311] analyzing module vga_fifo_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module vga_fifo_rd_logic
INFO: [VRFC 10-311] analyzing module vga_fifo_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module vga_fifo_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module vga_fifo_synchronizer_ff
INFO: [VRFC 10-311] analyzing module vga_fifo_synchronizer_ff_3
INFO: [VRFC 10-311] analyzing module vga_fifo_synchronizer_ff_4
INFO: [VRFC 10-311] analyzing module vga_fifo_synchronizer_ff_5
INFO: [VRFC 10-311] analyzing module vga_fifo_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module vga_fifo_wr_logic
INFO: [VRFC 10-311] analyzing module vga_fifo_wr_pf_as
INFO: [VRFC 10-311] analyzing module vga_fifo_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module vivado_system
INFO: [VRFC 10-311] analyzing module vivado_system_auto_pc_0
INFO: [VRFC 10-311] analyzing module vivado_system_processing_system7_0_0
INFO: [VRFC 10-311] analyzing module vivado_system_processing_system7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module vivado_system_rst_processing_system7_0_100M_0
INFO: [VRFC 10-311] analyzing module vivado_system_xbar_0
INFO: [VRFC 10-311] analyzing module vivado_system_xillybus_ip_0_0
INFO: [VRFC 10-311] analyzing module vivado_system_xillybus_lite_0_0
INFO: [VRFC 10-311] analyzing module vivado_system_xillyvga_0_0
INFO: [VRFC 10-311] analyzing module vivado_system_xlconcat_0_0
INFO: [VRFC 10-311] analyzing module xilly_reader
INFO: [VRFC 10-311] analyzing module xillybus
INFO: [VRFC 10-311] analyzing module xillybus_core
INFO: [VRFC 10-311] analyzing module xillybus_ip
INFO: [VRFC 10-311] analyzing module xillybus_lite
INFO: [VRFC 10-311] analyzing module xillyvga
INFO: [VRFC 10-311] analyzing module xillyvga_core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.srcs/sim_1/new/data_acquis_dut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_acquis_dut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.sim/sim_1/impl/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [D:/Courex/FPGA/ProJ/xilinux/DAQ_sys_v_1/verilog/vivado/xillydemo.sim/sim_1/impl/func/glbl.v:6]
