
---------- Begin Simulation Statistics ----------
final_tick                               1335996733866                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107706                       # Simulator instruction rate (inst/s)
host_mem_usage                              134422168                       # Number of bytes of host memory used
host_op_rate                                   125222                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 60664.16                       # Real time elapsed on the host
host_tick_rate                                6078574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6533918213                       # Number of instructions simulated
sim_ops                                    7596506499                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.368752                       # Number of seconds simulated
sim_ticks                                368751573780                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   25                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   29                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    43.847382                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      110640077                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    252329947                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect       205087                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    227372814                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits      6671734                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups      6672596                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses          862                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      285025796                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       21286432                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        509538720                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       475632453                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts       204890                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         282703238                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events     93519144                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     14664328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts      5547124                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   1326339065                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1543207327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples    883495918                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.746706                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.650305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    480992462     54.44%     54.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    106494560     12.05%     66.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     86844554      9.83%     76.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     21917076      2.48%     78.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     55958002      6.33%     85.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     13619849      1.54%     86.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     11863871      1.34%     88.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     12286400      1.39%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     93519144     10.59%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    883495918                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     21233543                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       1374970738                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            299860678                       # Number of loads committed
system.switch_cpus0.commit.membars           16293622                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    956010022     61.95%     61.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     60286865      3.91%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    299860678     19.43%     85.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    227049762     14.71%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1543207327                       # Class of committed instruction
system.switch_cpus0.commit.refs             526910440                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts         25052549                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         1326339065                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1543207327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.666720                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.666720                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles    535799660                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    110461219                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    1551810917                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       102034064                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        196003957                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles        214003                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts          507                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles     50244429                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          285025796                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        187622845                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles            696317254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes        21531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            1336785279                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles         428400                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.322319                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    187764574                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    138598243                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.511694                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples    884296114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.758430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.827102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       572468939     64.74%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        41010343      4.64%     69.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        25967020      2.94%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        33060325      3.74%     76.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        48572516      5.49%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        22693388      2.57%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        29046722      3.28%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        11004372      1.24%     88.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       100472489     11.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    884296114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       306855                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       283046722                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.761164                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           539233883                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         227357059                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       23076429                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    300932568                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     14715305                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         1178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    227784610                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   1548743390                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    311876824                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       190138                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   1557390999                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        961410                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      1132030                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        214003                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      3382395                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           73                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     56937315                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          769                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        13150                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     11405913                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1071890                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores       734847                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        13150                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect         1198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       305657                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       1488665953                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           1545663417                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.576050                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        857546134                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.747902                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            1545732147                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      1904577606                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     1105861189                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.499881                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.499881                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    957925071     61.50%     61.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     60292635      3.87%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    311932333     20.03%     85.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    227431095     14.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    1557581137                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           24236776                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015561                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3019701     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult       3258746     13.45%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     25.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       7336386     30.27%     56.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     10621943     43.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    1545323798                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   3952371734                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   1520606999                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1529205030                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        1534028084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       1557581137                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     14715306                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      5536062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued         4255                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        50977                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined      4868781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    884296114                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761380                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.066624                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    367336638     41.54%     41.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    147721195     16.70%     58.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    100864936     11.41%     69.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     82312222      9.31%     78.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     65014862      7.35%     86.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     64881930      7.34%     93.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     30162293      3.41%     97.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12265756      1.39%     98.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     13736282      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    884296114                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.761379                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses      36494115                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads     71327685                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses     25056418                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes     25087481                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     11248606                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     11256143                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    300932568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    227784610                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     1639041221                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes      58657214                       # number of misc regfile writes
system.switch_cpus0.numCycles               884296340                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles       39299799                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   1616324146                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents      59224926                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       123247961                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents      34943543                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents        10243                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   2486478494                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    1550212325                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   1623837651                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        224101594                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      21309309                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles        214003                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    136413785                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps         7513502                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   1898378217                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    361018967                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     18025116                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        293099225                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     14715357                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups     16714534                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          2338730900                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         3098309173                       # The number of ROB writes
system.switch_cpus0.timesIdled                      8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads        16704617                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes        8351803                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    36.182567                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits       78283790                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    216357757                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect       360142                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    189513396                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits      7886377                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups      7887095                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses          718                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      230924277                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       11680247                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        351631155                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       317350983                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts       360036                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         226823594                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events     87122907                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     17329672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts     20490979                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   1215919279                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1418434617                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples    881514034                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609089                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.600230                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    480246847     54.48%     54.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    162016372     18.38%     72.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     56878528      6.45%     79.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     27341381      3.10%     82.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     20526534      2.33%     84.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     16243377      1.84%     86.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     17635847      2.00%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     13502241      1.53%     90.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     87122907      9.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    881514034                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     11614179                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       1300004129                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            297413617                       # Number of loads committed
system.switch_cpus1.commit.membars           21180590                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    828524794     58.41%     58.41% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     32992867      2.33%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    297413617     20.97%     81.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    259503339     18.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1418434617                       # Class of committed instruction
system.switch_cpus1.commit.refs             556916956                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts         64625058                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         1215919279                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1418434617                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.727266                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.727266                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles    634667822                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred          115                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved     77540721                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    1443334009                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles        52433796                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        139390779                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles        384105                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts          472                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles     57419127                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          230924277                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        149670593                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles            733941037                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes        17999                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            1243452832                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles         768422                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.261139                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    149970317                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches     97850414                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.406149                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples    884295630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.642858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.877123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       612801308     69.30%     69.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        37304444      4.22%     73.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        17608672      1.99%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        25504113      2.88%     78.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        32497211      3.67%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        14230096      1.61%     83.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        19186203      2.17%     85.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        13826885      1.56%     87.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       111336698     12.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    884295630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       482345                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       228257263                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.654901                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           593923928                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         261591106                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        2406270                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    302537726                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     17389915                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         4318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    264215167                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   1438600254                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    332332822                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       240418                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   1463423032                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        214383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     48111109                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        384105                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     48190491                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     24923467                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2582                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        38380                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     31648854                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads      5124105                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      4711827                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        38380                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect        47718                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       434627                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       1300935496                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           1431313966                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.593703                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        772369679                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.618591                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            1431461754                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      1745243286                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1000024504                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.375013                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.375013                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    836592956     57.16%     57.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     33004368      2.25%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            4      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            2      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     59.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    332397585     22.71%     82.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    261668537     17.88%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1463663452                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           33989578                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.023222                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        2111542      6.21%      6.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         54537      0.16%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      6.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      15795605     46.47%     52.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     16027894     47.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    1400415508                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   3655098644                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1365657013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1386539745                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        1421210338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       1463663452                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     17389916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     20165626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        19458                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        60244                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     17293192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    884295630                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.655174                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.130876                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    409784717     46.34%     46.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    145943297     16.50%     62.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     83085860      9.40%     72.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     63282275      7.16%     79.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     68851970      7.79%     87.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     45811386      5.18%     92.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     33303389      3.77%     96.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     16445422      1.86%     97.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     17787314      2.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    884295630                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.655173                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses      97237522                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads    190532924                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses     65656953                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes     72264506                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     23585490                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     29094272                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    302537726                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    264215167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     1942468641                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes      69318572                       # number of misc regfile writes
system.switch_cpus1.numCycles               884296340                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       63823773                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   1360667736                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents       9712776                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles        76206267                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents      59424415                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        16317                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   2272195728                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    1440528980                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   1381190721                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        172515133                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents      32904623                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles        384105                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    139001289                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps        20522974                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   1723988845                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles    432365061                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     21301286                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        310659274                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     17389919                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups     45580410                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          2233316346                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         2880636203                       # The number of ROB writes
system.switch_cpus1.timesIdled                      5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads        43710699                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes       21947781                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8943639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17887280                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          443                       # Transaction distribution
system.membus.trans_dist::CleanEvict               85                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           465                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        56064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        60160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       116224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  116224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               465                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     465    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 465                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2462065                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2525719                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4406271                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 1335996733866                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data        22144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             27648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        28416                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          28416                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data          173                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                216                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          222                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               222                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         5901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data        60051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         6942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data         2083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                74977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         5901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         6942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           12843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks         77060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               77060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks         77060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         5901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data        60051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         6942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data         2083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total              152037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.305965248174                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              95567                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               390                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        216                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       222                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     444                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               26                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               22                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               32                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               22                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              44                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              24                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               22                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               24                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               44                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               30                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               24                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               32                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               20                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               34                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              36                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              28                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              26                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              19                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              28                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.06                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.14                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                    10301120                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                   2160000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat               18401120                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23845.19                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42595.19                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                     224                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    189                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.85                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               42.57                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  432                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 444                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    190                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    190                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    21                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    22                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    22                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    22                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          432                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.185185                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   121.936663                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    31.159540                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-95           39      9.03%      9.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-159          386     89.35%     98.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-287            4      0.93%     99.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-415            3      0.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          432                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     17.652174                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    16.775324                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.773046                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8                1      4.35%      4.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10               1      4.35%      8.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12               2      8.70%     17.39% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14               5     21.74%     39.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16               3     13.04%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18               3     13.04%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20               3     13.04%     78.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22               1      4.35%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24               1      4.35%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28               2      8.70%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30               1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           23                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.956522                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.917031                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.223938                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               4     17.39%     17.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              16     69.57%     86.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      8.70%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      4.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           23                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                 27648                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  26432                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  27648                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               28416                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 368292766611                       # Total gap between requests
system.mem_ctrls0.avgGap                 840851065.32                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data        22144                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data          768                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        26432                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 5900.991764439813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 60051.269132240450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 6942.343252282132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 2082.702975684640                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 71679.694079813024                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data          346                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data           12                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          444                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1588166                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data     13242898                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2981126                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data       588930                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 7145675034605                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     46710.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     38274.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     74528.15                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     49077.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 16093862690.55                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   47.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy             1463700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy              777975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy            1499400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy           1038780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    29108735760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy      5511328290                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    136959460320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      171584304225                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.311381                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 356012846767                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  12313340000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT    425387013                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy             1620780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy              861465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            1585080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy           1117080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    29108735760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy      5477985000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    136987558560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      171579463725                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.298255                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 356086015855                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  12313340000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT    352217925                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data        28032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             31872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        28288                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          28288                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data          219                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                249                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          221                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               221                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         5554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data        76019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         3471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data         1388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                86432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         5554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         3471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            9025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks         76713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total               76713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks         76713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         5554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data        76019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         3471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data         1388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total              163145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples       438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.168362906800                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           23                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              95675                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               388                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        249                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       221                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      498                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              46                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              32                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              36                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               32                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               26                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               28                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               26                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               18                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               18                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               24                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              44                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              24                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              19                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              22                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.05                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.74                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                    10529418                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                   2490000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat               19866918                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21143.41                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39893.41                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                     253                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    192                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.80                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               43.44                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  498                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 442                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    237                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    237                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    22                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    24                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    26                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    30                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    28                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          464                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.379310                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   122.680377                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    25.624521                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-95           38      8.19%      8.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-159          416     89.66%     97.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-223            1      0.22%     98.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287            9      1.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          464                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           23                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     20.782609                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    19.062305                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.016781                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6-7              1      4.35%      4.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11            2      8.70%     13.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            2      8.70%     21.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            2      8.70%     30.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17            1      4.35%     34.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21            3     13.04%     47.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23            4     17.39%     65.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25            1      4.35%     69.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27            1      4.35%     73.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29            1      4.35%     78.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31            2      8.70%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33            2      8.70%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35            1      4.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           23                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.869565                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.844779                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.967863                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               3     13.04%     13.04% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              19     82.61%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      4.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           23                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                 31872                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  26304                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  31872                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               28288                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 368292881703                       # Total gap between requests
system.mem_ctrls1.avgGap                 783601875.96                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data        28032                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         1280                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data          512                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        26304                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 5553.874601825706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 76018.658612489351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 3471.171626141066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 1388.468650456427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 71332.576917198909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data          438                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           20                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          442                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1175000                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data     17163256                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1157924                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data       370738                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 7873136563980                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     36718.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     39185.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     57896.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     46342.25                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 17812526162.85                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   47.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             1635060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy              869055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            1827840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy           1028340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    29108735760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy      5544863670                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    136931196000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      171590155725                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.327250                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 355938909053                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  12313340000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT    499324727                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy             1677900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              891825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            1727880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy           1117080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    29108735760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy      5513538180                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    136957618080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      171585306705                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.314100                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 356007834711                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  12313340000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT    430399069                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   967245160086                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  368751573780                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   2002099644                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    187622796                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2189722440                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   2002099644                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    187622796                       # number of overall hits
system.cpu0.icache.overall_hits::total     2189722440                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          836                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           885                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          836                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total          885                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      4401852                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4401852                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      4401852                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4401852                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   2002100480                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    187622845                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2189723325                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   2002100480                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    187622845                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2189723325                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 89833.714286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  4973.844068                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 89833.714286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  4973.844068                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          307                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.400000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu0.icache.writebacks::total              245                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           33                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      3119160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3119160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      3119160                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3119160                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst        94520                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        94520                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst        94520                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        94520                       # average overall mshr miss latency
system.cpu0.icache.replacements                   245                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   2002099644                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    187622796                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2189722440                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          836                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          885                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      4401852                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4401852                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    187622845                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2189723325                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 89833.714286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  4973.844068                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      3119160                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3119160                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst        94520                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        94520                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.836022                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2189723309                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              869                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2519819.688147                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   614.849531                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     8.986491                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.985336                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.014401                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999737                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      85399210544                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     85399210544                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    713805615                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    423704269                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1137509884                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    713805615                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    423704269                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1137509884                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9758949                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     19473921                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29232870                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9758949                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     19473921                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29232870                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 229594550484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 229594550484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 229594550484                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 229594550484                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    723564564                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    443178190                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1166742754                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    723564564                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    443178190                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1166742754                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.013487                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.043942                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025055                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013487                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.043942                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025055                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 11789.847072                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7853.985958                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 11789.847072                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7853.985958                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1006                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    13.413333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7922462                       # number of writebacks
system.cpu0.dcache.writebacks::total          7922462                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     14244522                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14244522                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     14244522                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14244522                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      5229399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5229399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      5229399                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5229399                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  53506816236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  53506816236                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  53506816236                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  53506816236                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.011800                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004482                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.011800                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004482                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10231.924593                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10231.924593                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10231.924593                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10231.924593                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14988191                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    395658726                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    211319010                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      606977736                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6215228                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     19473721                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25688949                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 229592169414                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 229592169414                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    401873954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    230792731                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    632666685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.015466                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.084378                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.040604                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11789.845886                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8937.390526                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     14244372                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14244372                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      5229349                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5229349                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  53506314585                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  53506314585                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.022658                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008266                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10231.926495                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10231.926495                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    318146889                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    212385259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     530532148                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3543721                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data          200                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3543921                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data      2381070                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2381070                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    321690610                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    212385459                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    534076069                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.011016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006636                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 11905.350000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     0.671874                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          150                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data           50                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data       501651                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       501651                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 10033.020000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10033.020000                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     18840959                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     14664288                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     33505247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           74                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           49                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data       562950                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       562950                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     18841033                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     14664337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     33505370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11488.775510                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4576.829268                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data           24                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       251868                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       251868                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10074.720000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10074.720000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     18841033                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     14664303                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     33505336                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     18841033                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     14664303                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     33505336                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.998971                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1219508914                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14988447                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            81.363260                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   199.693359                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data    56.305613                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.780052                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.219944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      39495099167                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     39495099167                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   967245160086                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  368751573780                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1993759544                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    149670540                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2143430084                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1993759544                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    149670540                       # number of overall hits
system.cpu1.icache.overall_hits::total     2143430084                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          808                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           861                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          808                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total          861                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5024850                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5024850                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5024850                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5024850                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1993760352                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    149670593                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2143430945                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1993760352                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    149670593                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2143430945                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 94808.490566                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5836.062718                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 94808.490566                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5836.062718                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          763                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   254.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          215                       # number of writebacks
system.cpu1.icache.writebacks::total              215                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           31                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           31                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      3740907                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3740907                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      3740907                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3740907                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 120674.419355                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 120674.419355                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 120674.419355                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 120674.419355                       # average overall mshr miss latency
system.cpu1.icache.replacements                   215                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1993759544                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    149670540                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2143430084                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          808                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          861                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5024850                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5024850                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1993760352                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    149670593                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2143430945                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 94808.490566                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5836.062718                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           31                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      3740907                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3740907                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 120674.419355                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 120674.419355                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.575216                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2143430923                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              839                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2554744.842670                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   615.147258                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     8.427958                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.985813                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.013506                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999319                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      83593807694                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     83593807694                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    814018324                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    494460866                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1308479190                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    814018324                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    494460866                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1308479190                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9017766                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8501170                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17518936                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9017766                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8501170                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17518936                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  80319344112                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  80319344112                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  80319344112                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  80319344112                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    823036090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    502962036                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1325998126                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    823036090                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    502962036                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1325998126                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.010957                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.016902                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013212                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.010957                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.016902                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013212                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  9448.034107                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4584.715882                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  9448.034107                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4584.715882                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           67                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           67                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     11594905                       # number of writebacks
system.cpu1.dcache.writebacks::total         11594905                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      4787076                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4787076                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      4787076                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4787076                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      3714094                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3714094                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      3714094                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3714094                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  37411398528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  37411398528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  37411398528                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  37411398528                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.007384                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002801                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.007384                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002801                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 10072.819516                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10072.819516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 10072.819516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10072.819516                       # average overall mshr miss latency
system.cpu1.dcache.replacements              12733273                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    424781614                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    252287661                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      677069275                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5041206                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      8500679                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     13541885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  80313606192                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  80313606192                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    429822820                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    260788340                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    690611160                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.011729                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.032596                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019609                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  9447.904831                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5930.755297                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4786672                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4786672                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      3714007                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3714007                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  37410491553                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  37410491553                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.014241                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005378                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10072.811266                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10072.811266                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    389236710                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    242173205                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     631409915                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3976560                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          491                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3977051                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      5737920                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5737920                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    393213270                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    242173696                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    635386966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.010113                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000002                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006259                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11686.191446                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total     1.442757                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          404                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          404                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           87                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data       906975                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       906975                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data        10425                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        10425                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     24070148                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     17329628                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     41399776                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1611                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           58                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1669                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       698475                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       698475                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     24071759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     17329686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     41401445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000067                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000040                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12042.672414                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   418.499101                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       650103                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       650103                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 11208.672414                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11208.672414                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     24071759                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     17329643                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     41401402                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     24071759                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     17329643                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     41401402                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.998983                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1404013897                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12733529                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           110.261177                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   199.694252                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data    56.304730                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.780056                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.219940                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      45094364665                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     45094364665                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.data      5229032                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      3714142                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8943175                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.data      5229032                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      3714142                       # number of overall hits
system.l2.overall_hits::total                 8943175                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          392                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data           10                       # number of demand (read+write) misses
system.l2.demand_misses::total                    465                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          392                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           30                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data           10                       # number of overall misses
system.l2.overall_misses::total                   465                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      3074124                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     35220654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      3692118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data       996630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         42983526                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      3074124                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     35220654                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      3692118                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data       996630                       # number of overall miss cycles
system.l2.overall_miss_latency::total        42983526                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      5229424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      3714152                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8943640                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      5229424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      3714152                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8943640                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.000075                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000052                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.000075                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000052                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 93155.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 89848.607143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 123070.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data        99663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92437.690323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 93155.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 89848.607143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 123070.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data        99663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92437.690323                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 443                       # number of writebacks
system.l2.writebacks::total                       443                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               465                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              465                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      2791414                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     31870189                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3436386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data       911060                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     39009049                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      2791414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     31870189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3436386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data       911060                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     39009049                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.000075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000052                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.000075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000052                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84588.303030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 81301.502551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 114546.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data        91106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83890.427957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84588.303030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 81301.502551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 114546.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data        91106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83890.427957                       # average overall mshr miss latency
system.l2.replacements                            528                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5198178                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5198178                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5198178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5198178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           63                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               63                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           63                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           63                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data           50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data           87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   137                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus0.data           50                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data           87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      3074124                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      3692118                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6766242                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             64                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.967742                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 93155.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 123070.600000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107400.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           63                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      2791414                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3436386                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6227800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.967742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 84588.303030                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 114546.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98853.968254                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      5228982                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      3714055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8943037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          392                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           10                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     35220654                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       996630                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     36217284                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      5229374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      3714065                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8943439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 89848.607143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        99663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90092.746269                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          392                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           10                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          402                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     31870189                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       911060                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     32781249                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 81301.502551                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data        91106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81545.395522                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    38844889                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33296                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1166.653322                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.122088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            2094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst               2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    30293.565531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    32.558296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   243.278236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    29.534722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data     9.941127                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.063904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.924486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.007424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.000303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32757                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 286196544                       # Number of tag accesses
system.l2.tags.data_accesses                286196544                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 1335996733866                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1335996733866                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8943503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5198621                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           64                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3745483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             137                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            64                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8943439                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     15688272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11142456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26830920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    916653824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    893490688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1810160896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             528                       # Total snoops (count)
system.tol2bus.snoopTraffic                     56704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8944168                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000003                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001769                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8944140    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     28      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8944168                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16129663416                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        7749251432                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             64635                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10904350352                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             69221                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
