 
****************************************
Report : clocks
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct 15 02:44:48 2022
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_clk         20.00   {0 10}              G         {ALU_I0/CLK}
Master_REF_CLK
                20.00   {0 10}                        {REF_CLK}
Master_UART_CLK
              104166.00 {0 52083}                     {UART_CLK}
TX_clk        833328.00 {0 416664}          G         {UART_I0/TX_CLK}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_clk       REF_CLK        {ALU_I0/CLK}   Master_REF_CLK divide_by(1)
TX_clk        UART_CLK       {UART_I0/TX_CLK}
                                            Master_UART_CLK
                                                           divide_by(8)
--------------------------------------------------------------------------------
1
