#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ccc9c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cccb50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1cbe2d0 .functor NOT 1, L_0x1d28950, C4<0>, C4<0>, C4<0>;
L_0x1d28730 .functor XOR 2, L_0x1d285d0, L_0x1d28690, C4<00>, C4<00>;
L_0x1d28840 .functor XOR 2, L_0x1d28730, L_0x1d287a0, C4<00>, C4<00>;
v0x1d20640_0 .net *"_ivl_10", 1 0, L_0x1d287a0;  1 drivers
v0x1d20740_0 .net *"_ivl_12", 1 0, L_0x1d28840;  1 drivers
v0x1d20820_0 .net *"_ivl_2", 1 0, L_0x1d23960;  1 drivers
v0x1d208e0_0 .net *"_ivl_4", 1 0, L_0x1d285d0;  1 drivers
v0x1d209c0_0 .net *"_ivl_6", 1 0, L_0x1d28690;  1 drivers
v0x1d20af0_0 .net *"_ivl_8", 1 0, L_0x1d28730;  1 drivers
v0x1d20bd0_0 .net "a", 0 0, v0x1d1b4c0_0;  1 drivers
v0x1d20c70_0 .net "b", 0 0, v0x1d1b560_0;  1 drivers
v0x1d20d10_0 .net "c", 0 0, v0x1d1b600_0;  1 drivers
v0x1d20db0_0 .var "clk", 0 0;
v0x1d20e50_0 .net "d", 0 0, v0x1d1b740_0;  1 drivers
v0x1d20ef0_0 .net "out_pos_dut", 0 0, L_0x1d28250;  1 drivers
v0x1d20f90_0 .net "out_pos_ref", 0 0, L_0x1d224c0;  1 drivers
v0x1d21030_0 .net "out_sop_dut", 0 0, L_0x1d24f10;  1 drivers
v0x1d210d0_0 .net "out_sop_ref", 0 0, L_0x1cf5c70;  1 drivers
v0x1d21170_0 .var/2u "stats1", 223 0;
v0x1d21210_0 .var/2u "strobe", 0 0;
v0x1d212b0_0 .net "tb_match", 0 0, L_0x1d28950;  1 drivers
v0x1d21380_0 .net "tb_mismatch", 0 0, L_0x1cbe2d0;  1 drivers
v0x1d21420_0 .net "wavedrom_enable", 0 0, v0x1d1ba10_0;  1 drivers
v0x1d214f0_0 .net "wavedrom_title", 511 0, v0x1d1bab0_0;  1 drivers
L_0x1d23960 .concat [ 1 1 0 0], L_0x1d224c0, L_0x1cf5c70;
L_0x1d285d0 .concat [ 1 1 0 0], L_0x1d224c0, L_0x1cf5c70;
L_0x1d28690 .concat [ 1 1 0 0], L_0x1d28250, L_0x1d24f10;
L_0x1d287a0 .concat [ 1 1 0 0], L_0x1d224c0, L_0x1cf5c70;
L_0x1d28950 .cmp/eeq 2, L_0x1d23960, L_0x1d28840;
S_0x1cccce0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1cccb50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cbe6b0 .functor AND 1, v0x1d1b600_0, v0x1d1b740_0, C4<1>, C4<1>;
L_0x1cbea90 .functor NOT 1, v0x1d1b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1cbee70 .functor NOT 1, v0x1d1b560_0, C4<0>, C4<0>, C4<0>;
L_0x1cbf0f0 .functor AND 1, L_0x1cbea90, L_0x1cbee70, C4<1>, C4<1>;
L_0x1cd7660 .functor AND 1, L_0x1cbf0f0, v0x1d1b600_0, C4<1>, C4<1>;
L_0x1cf5c70 .functor OR 1, L_0x1cbe6b0, L_0x1cd7660, C4<0>, C4<0>;
L_0x1d21940 .functor NOT 1, v0x1d1b560_0, C4<0>, C4<0>, C4<0>;
L_0x1d219b0 .functor OR 1, L_0x1d21940, v0x1d1b740_0, C4<0>, C4<0>;
L_0x1d21ac0 .functor AND 1, v0x1d1b600_0, L_0x1d219b0, C4<1>, C4<1>;
L_0x1d21b80 .functor NOT 1, v0x1d1b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d21c50 .functor OR 1, L_0x1d21b80, v0x1d1b560_0, C4<0>, C4<0>;
L_0x1d21cc0 .functor AND 1, L_0x1d21ac0, L_0x1d21c50, C4<1>, C4<1>;
L_0x1d21e40 .functor NOT 1, v0x1d1b560_0, C4<0>, C4<0>, C4<0>;
L_0x1d21eb0 .functor OR 1, L_0x1d21e40, v0x1d1b740_0, C4<0>, C4<0>;
L_0x1d21dd0 .functor AND 1, v0x1d1b600_0, L_0x1d21eb0, C4<1>, C4<1>;
L_0x1d22040 .functor NOT 1, v0x1d1b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d22140 .functor OR 1, L_0x1d22040, v0x1d1b740_0, C4<0>, C4<0>;
L_0x1d22200 .functor AND 1, L_0x1d21dd0, L_0x1d22140, C4<1>, C4<1>;
L_0x1d223b0 .functor XNOR 1, L_0x1d21cc0, L_0x1d22200, C4<0>, C4<0>;
v0x1cbdc00_0 .net *"_ivl_0", 0 0, L_0x1cbe6b0;  1 drivers
v0x1cbe000_0 .net *"_ivl_12", 0 0, L_0x1d21940;  1 drivers
v0x1cbe3e0_0 .net *"_ivl_14", 0 0, L_0x1d219b0;  1 drivers
v0x1cbe7c0_0 .net *"_ivl_16", 0 0, L_0x1d21ac0;  1 drivers
v0x1cbeba0_0 .net *"_ivl_18", 0 0, L_0x1d21b80;  1 drivers
v0x1cbef80_0 .net *"_ivl_2", 0 0, L_0x1cbea90;  1 drivers
v0x1cbf200_0 .net *"_ivl_20", 0 0, L_0x1d21c50;  1 drivers
v0x1d19a30_0 .net *"_ivl_24", 0 0, L_0x1d21e40;  1 drivers
v0x1d19b10_0 .net *"_ivl_26", 0 0, L_0x1d21eb0;  1 drivers
v0x1d19bf0_0 .net *"_ivl_28", 0 0, L_0x1d21dd0;  1 drivers
v0x1d19cd0_0 .net *"_ivl_30", 0 0, L_0x1d22040;  1 drivers
v0x1d19db0_0 .net *"_ivl_32", 0 0, L_0x1d22140;  1 drivers
v0x1d19e90_0 .net *"_ivl_36", 0 0, L_0x1d223b0;  1 drivers
L_0x7fb5d9e0c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d19f50_0 .net *"_ivl_38", 0 0, L_0x7fb5d9e0c018;  1 drivers
v0x1d1a030_0 .net *"_ivl_4", 0 0, L_0x1cbee70;  1 drivers
v0x1d1a110_0 .net *"_ivl_6", 0 0, L_0x1cbf0f0;  1 drivers
v0x1d1a1f0_0 .net *"_ivl_8", 0 0, L_0x1cd7660;  1 drivers
v0x1d1a2d0_0 .net "a", 0 0, v0x1d1b4c0_0;  alias, 1 drivers
v0x1d1a390_0 .net "b", 0 0, v0x1d1b560_0;  alias, 1 drivers
v0x1d1a450_0 .net "c", 0 0, v0x1d1b600_0;  alias, 1 drivers
v0x1d1a510_0 .net "d", 0 0, v0x1d1b740_0;  alias, 1 drivers
v0x1d1a5d0_0 .net "out_pos", 0 0, L_0x1d224c0;  alias, 1 drivers
v0x1d1a690_0 .net "out_sop", 0 0, L_0x1cf5c70;  alias, 1 drivers
v0x1d1a750_0 .net "pos0", 0 0, L_0x1d21cc0;  1 drivers
v0x1d1a810_0 .net "pos1", 0 0, L_0x1d22200;  1 drivers
L_0x1d224c0 .functor MUXZ 1, L_0x7fb5d9e0c018, L_0x1d21cc0, L_0x1d223b0, C4<>;
S_0x1d1a990 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1cccb50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d1b4c0_0 .var "a", 0 0;
v0x1d1b560_0 .var "b", 0 0;
v0x1d1b600_0 .var "c", 0 0;
v0x1d1b6a0_0 .net "clk", 0 0, v0x1d20db0_0;  1 drivers
v0x1d1b740_0 .var "d", 0 0;
v0x1d1b830_0 .var/2u "fail", 0 0;
v0x1d1b8d0_0 .var/2u "fail1", 0 0;
v0x1d1b970_0 .net "tb_match", 0 0, L_0x1d28950;  alias, 1 drivers
v0x1d1ba10_0 .var "wavedrom_enable", 0 0;
v0x1d1bab0_0 .var "wavedrom_title", 511 0;
E_0x1ccb330/0 .event negedge, v0x1d1b6a0_0;
E_0x1ccb330/1 .event posedge, v0x1d1b6a0_0;
E_0x1ccb330 .event/or E_0x1ccb330/0, E_0x1ccb330/1;
S_0x1d1acc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d1a990;
 .timescale -12 -12;
v0x1d1af00_0 .var/2s "i", 31 0;
E_0x1ccb1d0 .event posedge, v0x1d1b6a0_0;
S_0x1d1b000 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d1a990;
 .timescale -12 -12;
v0x1d1b200_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d1b2e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d1a990;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d1bc90 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1cccb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d22670 .functor NOT 1, v0x1d1b560_0, C4<0>, C4<0>, C4<0>;
L_0x1d22810 .functor AND 1, v0x1d1b4c0_0, L_0x1d22670, C4<1>, C4<1>;
L_0x1d228f0 .functor NOT 1, v0x1d1b600_0, C4<0>, C4<0>, C4<0>;
L_0x1d22a70 .functor AND 1, L_0x1d22810, L_0x1d228f0, C4<1>, C4<1>;
L_0x1d22bb0 .functor NOT 1, v0x1d1b740_0, C4<0>, C4<0>, C4<0>;
L_0x1d22d30 .functor AND 1, L_0x1d22a70, L_0x1d22bb0, C4<1>, C4<1>;
L_0x1d22e80 .functor NOT 1, v0x1d1b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d23000 .functor AND 1, L_0x1d22e80, v0x1d1b560_0, C4<1>, C4<1>;
L_0x1d23110 .functor NOT 1, v0x1d1b600_0, C4<0>, C4<0>, C4<0>;
L_0x1d23180 .functor AND 1, L_0x1d23000, L_0x1d23110, C4<1>, C4<1>;
L_0x1d232f0 .functor NOT 1, v0x1d1b740_0, C4<0>, C4<0>, C4<0>;
L_0x1d23360 .functor AND 1, L_0x1d23180, L_0x1d232f0, C4<1>, C4<1>;
L_0x1d23490 .functor OR 1, L_0x1d22d30, L_0x1d23360, C4<0>, C4<0>;
L_0x1d235a0 .functor NOT 1, v0x1d1b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d23420 .functor NOT 1, v0x1d1b560_0, C4<0>, C4<0>, C4<0>;
L_0x1d23690 .functor AND 1, L_0x1d235a0, L_0x1d23420, C4<1>, C4<1>;
L_0x1d23830 .functor AND 1, L_0x1d23690, v0x1d1b600_0, C4<1>, C4<1>;
L_0x1d238f0 .functor NOT 1, v0x1d1b740_0, C4<0>, C4<0>, C4<0>;
L_0x1d23a00 .functor AND 1, L_0x1d23830, L_0x1d238f0, C4<1>, C4<1>;
L_0x1d23b10 .functor OR 1, L_0x1d23490, L_0x1d23a00, C4<0>, C4<0>;
L_0x1d23cd0 .functor NOT 1, v0x1d1b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d23d40 .functor NOT 1, v0x1d1b560_0, C4<0>, C4<0>, C4<0>;
L_0x1d23e70 .functor AND 1, L_0x1d23cd0, L_0x1d23d40, C4<1>, C4<1>;
L_0x1d23f80 .functor NOT 1, v0x1d1b600_0, C4<0>, C4<0>, C4<0>;
L_0x1d240c0 .functor AND 1, L_0x1d23e70, L_0x1d23f80, C4<1>, C4<1>;
L_0x1d241d0 .functor AND 1, L_0x1d240c0, v0x1d1b740_0, C4<1>, C4<1>;
L_0x1d24370 .functor OR 1, L_0x1d23b10, L_0x1d241d0, C4<0>, C4<0>;
L_0x1d24480 .functor NOT 1, v0x1d1b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d245e0 .functor NOT 1, v0x1d1b560_0, C4<0>, C4<0>, C4<0>;
L_0x1d24650 .functor AND 1, L_0x1d24480, L_0x1d245e0, C4<1>, C4<1>;
L_0x1d24860 .functor NOT 1, v0x1d1b600_0, C4<0>, C4<0>, C4<0>;
L_0x1d248d0 .functor AND 1, L_0x1d24650, L_0x1d24860, C4<1>, C4<1>;
L_0x1d24af0 .functor NOT 1, v0x1d1b740_0, C4<0>, C4<0>, C4<0>;
L_0x1d24b60 .functor AND 1, L_0x1d248d0, L_0x1d24af0, C4<1>, C4<1>;
L_0x1d24d90 .functor OR 1, L_0x1d24370, L_0x1d24b60, C4<0>, C4<0>;
L_0x1d24ea0 .functor AND 1, v0x1d1b4c0_0, v0x1d1b560_0, C4<1>, C4<1>;
L_0x1d25040 .functor AND 1, L_0x1d24ea0, v0x1d1b600_0, C4<1>, C4<1>;
L_0x1d25100 .functor AND 1, L_0x1d25040, v0x1d1b740_0, C4<1>, C4<1>;
L_0x1d24f10 .functor OR 1, L_0x1d24d90, L_0x1d25100, C4<0>, C4<0>;
L_0x1d25350 .functor NOT 1, v0x1d1b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d25510 .functor NOT 1, v0x1d1b560_0, C4<0>, C4<0>, C4<0>;
L_0x1d25580 .functor OR 1, L_0x1d25350, L_0x1d25510, C4<0>, C4<0>;
L_0x1d257f0 .functor NOT 1, v0x1d1b600_0, C4<0>, C4<0>, C4<0>;
L_0x1d25860 .functor OR 1, L_0x1d25580, L_0x1d257f0, C4<0>, C4<0>;
L_0x1d25ae0 .functor OR 1, L_0x1d25860, v0x1d1b740_0, C4<0>, C4<0>;
L_0x1d25ba0 .functor NOT 1, v0x1d1b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d25d90 .functor NOT 1, v0x1d1b560_0, C4<0>, C4<0>, C4<0>;
L_0x1d25e00 .functor OR 1, L_0x1d25ba0, L_0x1d25d90, C4<0>, C4<0>;
L_0x1d260a0 .functor OR 1, L_0x1d25e00, v0x1d1b600_0, C4<0>, C4<0>;
L_0x1d26160 .functor NOT 1, v0x1d1b740_0, C4<0>, C4<0>, C4<0>;
L_0x1d26370 .functor OR 1, L_0x1d260a0, L_0x1d26160, C4<0>, C4<0>;
L_0x1d26480 .functor AND 1, L_0x1d25ae0, L_0x1d26370, C4<1>, C4<1>;
L_0x1d26740 .functor NOT 1, v0x1d1b4c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d267b0 .functor OR 1, L_0x1d26740, v0x1d1b560_0, C4<0>, C4<0>;
L_0x1d26a30 .functor NOT 1, v0x1d1b600_0, C4<0>, C4<0>, C4<0>;
L_0x1d26cb0 .functor OR 1, L_0x1d267b0, L_0x1d26a30, C4<0>, C4<0>;
L_0x1d26f90 .functor NOT 1, v0x1d1b740_0, C4<0>, C4<0>, C4<0>;
L_0x1d27210 .functor OR 1, L_0x1d26cb0, L_0x1d26f90, C4<0>, C4<0>;
L_0x1d27500 .functor AND 1, L_0x1d26480, L_0x1d27210, C4<1>, C4<1>;
L_0x1d27610 .functor NOT 1, v0x1d1b560_0, C4<0>, C4<0>, C4<0>;
L_0x1d27870 .functor OR 1, v0x1d1b4c0_0, L_0x1d27610, C4<0>, C4<0>;
L_0x1d27b40 .functor NOT 1, v0x1d1b600_0, C4<0>, C4<0>, C4<0>;
L_0x1d27db0 .functor OR 1, L_0x1d27870, L_0x1d27b40, C4<0>, C4<0>;
L_0x1d27ec0 .functor NOT 1, v0x1d1b740_0, C4<0>, C4<0>, C4<0>;
L_0x1d28140 .functor OR 1, L_0x1d27db0, L_0x1d27ec0, C4<0>, C4<0>;
L_0x1d28250 .functor AND 1, L_0x1d27500, L_0x1d28140, C4<1>, C4<1>;
v0x1d1be50_0 .net *"_ivl_0", 0 0, L_0x1d22670;  1 drivers
v0x1d1bf30_0 .net *"_ivl_10", 0 0, L_0x1d22d30;  1 drivers
v0x1d1c010_0 .net *"_ivl_100", 0 0, L_0x1d26370;  1 drivers
v0x1d1c100_0 .net *"_ivl_102", 0 0, L_0x1d26480;  1 drivers
v0x1d1c1e0_0 .net *"_ivl_104", 0 0, L_0x1d26740;  1 drivers
v0x1d1c310_0 .net *"_ivl_106", 0 0, L_0x1d267b0;  1 drivers
v0x1d1c3f0_0 .net *"_ivl_108", 0 0, L_0x1d26a30;  1 drivers
v0x1d1c4d0_0 .net *"_ivl_110", 0 0, L_0x1d26cb0;  1 drivers
v0x1d1c5b0_0 .net *"_ivl_112", 0 0, L_0x1d26f90;  1 drivers
v0x1d1c720_0 .net *"_ivl_114", 0 0, L_0x1d27210;  1 drivers
v0x1d1c800_0 .net *"_ivl_116", 0 0, L_0x1d27500;  1 drivers
v0x1d1c8e0_0 .net *"_ivl_118", 0 0, L_0x1d27610;  1 drivers
v0x1d1c9c0_0 .net *"_ivl_12", 0 0, L_0x1d22e80;  1 drivers
v0x1d1caa0_0 .net *"_ivl_120", 0 0, L_0x1d27870;  1 drivers
v0x1d1cb80_0 .net *"_ivl_122", 0 0, L_0x1d27b40;  1 drivers
v0x1d1cc60_0 .net *"_ivl_124", 0 0, L_0x1d27db0;  1 drivers
v0x1d1cd40_0 .net *"_ivl_126", 0 0, L_0x1d27ec0;  1 drivers
v0x1d1cf30_0 .net *"_ivl_128", 0 0, L_0x1d28140;  1 drivers
v0x1d1d010_0 .net *"_ivl_14", 0 0, L_0x1d23000;  1 drivers
v0x1d1d0f0_0 .net *"_ivl_16", 0 0, L_0x1d23110;  1 drivers
v0x1d1d1d0_0 .net *"_ivl_18", 0 0, L_0x1d23180;  1 drivers
v0x1d1d2b0_0 .net *"_ivl_2", 0 0, L_0x1d22810;  1 drivers
v0x1d1d390_0 .net *"_ivl_20", 0 0, L_0x1d232f0;  1 drivers
v0x1d1d470_0 .net *"_ivl_22", 0 0, L_0x1d23360;  1 drivers
v0x1d1d550_0 .net *"_ivl_24", 0 0, L_0x1d23490;  1 drivers
v0x1d1d630_0 .net *"_ivl_26", 0 0, L_0x1d235a0;  1 drivers
v0x1d1d710_0 .net *"_ivl_28", 0 0, L_0x1d23420;  1 drivers
v0x1d1d7f0_0 .net *"_ivl_30", 0 0, L_0x1d23690;  1 drivers
v0x1d1d8d0_0 .net *"_ivl_32", 0 0, L_0x1d23830;  1 drivers
v0x1d1d9b0_0 .net *"_ivl_34", 0 0, L_0x1d238f0;  1 drivers
v0x1d1da90_0 .net *"_ivl_36", 0 0, L_0x1d23a00;  1 drivers
v0x1d1db70_0 .net *"_ivl_38", 0 0, L_0x1d23b10;  1 drivers
v0x1d1dc50_0 .net *"_ivl_4", 0 0, L_0x1d228f0;  1 drivers
v0x1d1df40_0 .net *"_ivl_40", 0 0, L_0x1d23cd0;  1 drivers
v0x1d1e020_0 .net *"_ivl_42", 0 0, L_0x1d23d40;  1 drivers
v0x1d1e100_0 .net *"_ivl_44", 0 0, L_0x1d23e70;  1 drivers
v0x1d1e1e0_0 .net *"_ivl_46", 0 0, L_0x1d23f80;  1 drivers
v0x1d1e2c0_0 .net *"_ivl_48", 0 0, L_0x1d240c0;  1 drivers
v0x1d1e3a0_0 .net *"_ivl_50", 0 0, L_0x1d241d0;  1 drivers
v0x1d1e480_0 .net *"_ivl_52", 0 0, L_0x1d24370;  1 drivers
v0x1d1e560_0 .net *"_ivl_54", 0 0, L_0x1d24480;  1 drivers
v0x1d1e640_0 .net *"_ivl_56", 0 0, L_0x1d245e0;  1 drivers
v0x1d1e720_0 .net *"_ivl_58", 0 0, L_0x1d24650;  1 drivers
v0x1d1e800_0 .net *"_ivl_6", 0 0, L_0x1d22a70;  1 drivers
v0x1d1e8e0_0 .net *"_ivl_60", 0 0, L_0x1d24860;  1 drivers
v0x1d1e9c0_0 .net *"_ivl_62", 0 0, L_0x1d248d0;  1 drivers
v0x1d1eaa0_0 .net *"_ivl_64", 0 0, L_0x1d24af0;  1 drivers
v0x1d1eb80_0 .net *"_ivl_66", 0 0, L_0x1d24b60;  1 drivers
v0x1d1ec60_0 .net *"_ivl_68", 0 0, L_0x1d24d90;  1 drivers
v0x1d1ed40_0 .net *"_ivl_70", 0 0, L_0x1d24ea0;  1 drivers
v0x1d1ee20_0 .net *"_ivl_72", 0 0, L_0x1d25040;  1 drivers
v0x1d1ef00_0 .net *"_ivl_74", 0 0, L_0x1d25100;  1 drivers
v0x1d1efe0_0 .net *"_ivl_78", 0 0, L_0x1d25350;  1 drivers
v0x1d1f0c0_0 .net *"_ivl_8", 0 0, L_0x1d22bb0;  1 drivers
v0x1d1f1a0_0 .net *"_ivl_80", 0 0, L_0x1d25510;  1 drivers
v0x1d1f280_0 .net *"_ivl_82", 0 0, L_0x1d25580;  1 drivers
v0x1d1f360_0 .net *"_ivl_84", 0 0, L_0x1d257f0;  1 drivers
v0x1d1f440_0 .net *"_ivl_86", 0 0, L_0x1d25860;  1 drivers
v0x1d1f520_0 .net *"_ivl_88", 0 0, L_0x1d25ae0;  1 drivers
v0x1d1f600_0 .net *"_ivl_90", 0 0, L_0x1d25ba0;  1 drivers
v0x1d1f6e0_0 .net *"_ivl_92", 0 0, L_0x1d25d90;  1 drivers
v0x1d1f7c0_0 .net *"_ivl_94", 0 0, L_0x1d25e00;  1 drivers
v0x1d1f8a0_0 .net *"_ivl_96", 0 0, L_0x1d260a0;  1 drivers
v0x1d1f980_0 .net *"_ivl_98", 0 0, L_0x1d26160;  1 drivers
v0x1d1fa60_0 .net "a", 0 0, v0x1d1b4c0_0;  alias, 1 drivers
v0x1d1ff10_0 .net "b", 0 0, v0x1d1b560_0;  alias, 1 drivers
v0x1d20000_0 .net "c", 0 0, v0x1d1b600_0;  alias, 1 drivers
v0x1d200f0_0 .net "d", 0 0, v0x1d1b740_0;  alias, 1 drivers
v0x1d201e0_0 .net "out_pos", 0 0, L_0x1d28250;  alias, 1 drivers
v0x1d202a0_0 .net "out_sop", 0 0, L_0x1d24f10;  alias, 1 drivers
S_0x1d20420 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1cccb50;
 .timescale -12 -12;
E_0x1cb39f0 .event anyedge, v0x1d21210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d21210_0;
    %nor/r;
    %assign/vec4 v0x1d21210_0, 0;
    %wait E_0x1cb39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d1a990;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d1b830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d1b8d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d1a990;
T_4 ;
    %wait E_0x1ccb330;
    %load/vec4 v0x1d1b970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d1b830_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d1a990;
T_5 ;
    %wait E_0x1ccb1d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %wait E_0x1ccb1d0;
    %load/vec4 v0x1d1b830_0;
    %store/vec4 v0x1d1b8d0_0, 0, 1;
    %fork t_1, S_0x1d1acc0;
    %jmp t_0;
    .scope S_0x1d1acc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d1af00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d1af00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ccb1d0;
    %load/vec4 v0x1d1af00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d1af00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d1af00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d1a990;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ccb330;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1b740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1b560_0, 0;
    %assign/vec4 v0x1d1b4c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d1b830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d1b8d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cccb50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d20db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d21210_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1cccb50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d20db0_0;
    %inv;
    %store/vec4 v0x1d20db0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1cccb50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d1b6a0_0, v0x1d21380_0, v0x1d20bd0_0, v0x1d20c70_0, v0x1d20d10_0, v0x1d20e50_0, v0x1d210d0_0, v0x1d21030_0, v0x1d20f90_0, v0x1d20ef0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1cccb50;
T_9 ;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1cccb50;
T_10 ;
    %wait E_0x1ccb330;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d21170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21170_0, 4, 32;
    %load/vec4 v0x1d212b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21170_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d21170_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21170_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d210d0_0;
    %load/vec4 v0x1d210d0_0;
    %load/vec4 v0x1d21030_0;
    %xor;
    %load/vec4 v0x1d210d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21170_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21170_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d20f90_0;
    %load/vec4 v0x1d20f90_0;
    %load/vec4 v0x1d20ef0_0;
    %xor;
    %load/vec4 v0x1d20f90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21170_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d21170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d21170_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter2/response0/top_module.sv";
