// Seed: 478361992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_9 = id_2;
  always @(1'h0 or 1'b0, id_6, -1 or negedge -1 or id_2 === 1 or id_6 or -1) begin : LABEL_0
    $clog2(10);
    ;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd83,
    parameter id_5 = 32'd14
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  output wire id_6;
  output wire _id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  assign id_5 = id_2;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_6,
      id_6,
      id_4,
      id_2,
      id_2,
      id_6
  );
  logic [id_5  >  -1 : id_1  !=  1] id_7;
endmodule
