
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/milc_409B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3019991 heartbeat IPC: 3.31127 cumulative IPC: 3.31127 (Simulation time: 0 hr 0 min 38 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3019992 (Simulation time: 0 hr 0 min 38 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 19742368 heartbeat IPC: 0.598001 cumulative IPC: 0.598001 (Simulation time: 0 hr 2 min 5 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 36365039 heartbeat IPC: 0.601588 cumulative IPC: 0.599789 (Simulation time: 0 hr 3 min 32 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 52956178 heartbeat IPC: 0.602732 cumulative IPC: 0.600767 (Simulation time: 0 hr 5 min 1 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 69542283 heartbeat IPC: 0.602914 cumulative IPC: 0.601302 (Simulation time: 0 hr 6 min 30 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 91378537 heartbeat IPC: 0.457954 cumulative IPC: 0.565876 (Simulation time: 0 hr 8 min 33 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 107180029 heartbeat IPC: 0.632852 cumulative IPC: 0.576037 (Simulation time: 0 hr 9 min 57 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 123277714 heartbeat IPC: 0.621207 cumulative IPC: 0.582083 (Simulation time: 0 hr 11 min 20 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 139283852 heartbeat IPC: 0.62476 cumulative IPC: 0.587096 (Simulation time: 0 hr 12 min 45 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 155279018 heartbeat IPC: 0.625189 cumulative IPC: 0.591098 (Simulation time: 0 hr 14 min 7 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 175549315 heartbeat IPC: 0.493333 cumulative IPC: 0.579612 (Simulation time: 0 hr 16 min 41 sec) 
Finished CPU 0 instructions: 100000004 cycles: 172529324 cumulative IPC: 0.579612 (Simulation time: 0 hr 16 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.579612 instructions: 100000004 cycles: 172529324
cpu0_DTLB TOTAL     ACCESS:   14830522  HIT:   14655356  MISS:     175166
cpu0_DTLB LOAD      ACCESS:    7381176  HIT:    7208151  MISS:     173025
cpu0_DTLB RFO       ACCESS:    7449346  HIT:    7447205  MISS:       2141
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 105.456 cycles
cpu0_ITLB TOTAL     ACCESS:    2820883  HIT:    2820879  MISS:          4
cpu0_ITLB LOAD      ACCESS:    2820883  HIT:    2820879  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 265.5 cycles
cpu0_L1I TOTAL     ACCESS:    7050300  HIT:    7050249  MISS:         51
cpu0_L1I LOAD      ACCESS:    7050300  HIT:    7050249  MISS:         51
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 193.667 cycles
cpu0_STLB TOTAL     ACCESS:     175170  HIT:          0  MISS:     175170
cpu0_STLB LOAD      ACCESS:     173029  HIT:          0  MISS:     173029
cpu0_STLB RFO       ACCESS:       2141  HIT:          0  MISS:       2141
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 96.4598 cycles
cpu0_L1D TOTAL     ACCESS:   28475928  HIT:   26658440  MISS:    1817488
cpu0_L1D LOAD      ACCESS:    6442193  HIT:    4761603  MISS:    1680590
cpu0_L1D RFO       ACCESS:   21858568  HIT:   21721721  MISS:     136847
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     175167  HIT:     175116  MISS:         51
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 384.826 cycles
cpu0_L2C TOTAL     ACCESS:    2676936  HIT:     859383  MISS:    1817553
cpu0_L2C LOAD      ACCESS:    1680641  HIT:          0  MISS:    1680641
cpu0_L2C RFO       ACCESS:     136847  HIT:          0  MISS:     136847
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     859397  HIT:     859383  MISS:         14
cpu0_L2C TRANSLATION ACCESS:         51  HIT:          0  MISS:         51
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 373.77 cycles
LLC TOTAL     ACCESS:    2673600  HIT:      65677  MISS:    2607923
LLC LOAD      ACCESS:    1680641  HIT:       9919  MISS:    1670722
LLC RFO       ACCESS:     136847  HIT:       8313  MISS:     128534
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     856061  HIT:      47440  MISS:     808621
LLC TRANSLATION ACCESS:         51  HIT:          5  MISS:         46
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 245.858 cycles
Insertion Distribution: 
	LOAD 0 0 0 0 0 0 0 0 0 0 461332 1444758 
	RFO 0 0 0 0 0 0 0 0 0 0 34470 235076 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 956960 
	 0 0 0 0 0 0 0 0 0 0 64 5 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     244270  ROW_BUFFER_MISS:    1555012
 DBUS AVG_CONGESTED_CYCLE:    3.97032
 WQ ROW_BUFFER_HIT:      49244  ROW_BUFFER_MISS:     781148  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.9987% MPKI: 0.00058 Average ROB Occupancy at Mispredict: 57.0517
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0001
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00033
BRANCH_DIRECT_CALL: 8e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 7e-05

