//Revision 2
//NOTE
// Default austriamicrosystems template for spectre
//END_NOTE

config Signal_Generator_bias_tb;
design IMP_AN_SIGNAL_GEN_GM.Signal_Generator_bias_tb:schematic;
liblist myLib;

viewlist spectre, cmos_sch, schematic, veriloga, ahdl;
stoplist spectre;


cell IMP_AN_SIGNAL_GEN_GM.Signal_Generator_bias binding :av_analog_extracted;


endconfig
