var DataHeading = 'Code'; var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"proj_model/Subsystem","ref":false,"current":[],"files":[{"name":"Grid_Locator.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\proj_model","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\proj_model\\Grid_Locator.vhd\n-- Created: 2025-12-16 23:56:31\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Grid_Locator\n-- Source Path: proj_model/Subsystem/Grid Locator\n-- Hierarchy Level: 1\n-- Model version: 1.259\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.Subsystem_pkg.ALL;\n\nENTITY Grid_Locator IS\n  PORT( point                             :   IN    vector_of_std_logic_vector8(0 TO 3);  -- uint8 [4]\n        addr_index                        :   OUT   std_logic_vector(15 DOWNTO 0)  -- uint16\n        );\nEND Grid_Locator;\n\n\nARCHITECTURE rtl OF Grid_Locator IS\n\n  -- Signals\n  SIGNAL point_unsigned                   : vector_of_unsigned8(0 TO 3);  -- uint8 [4]\n  SIGNAL addr_index_tmp                   : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL x                                : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL y                                : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL add_cast                         : signed(16 DOWNTO 0);  -- sfix17_E8\n  SIGNAL add_cast_1                       : signed(48 DOWNTO 0);  -- sfix49\n  SIGNAL add_cast_2                       : signed(31 DOWNTO 0);  -- int32\n  SIGNAL add_cast_3                       : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL add_cast_4                       : signed(31 DOWNTO 0);  -- int32\n  SIGNAL add_cast_5                       : signed(31 DOWNTO 0);  -- int32\n  SIGNAL add_temp                         : signed(31 DOWNTO 0);  -- int32\n  SIGNAL cast                             : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL mul_temp                         : unsigned(31 DOWNTO 0);  -- ufix32\n  SIGNAL cast_1                           : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL mul_temp_1                       : unsigned(31 DOWNTO 0);  -- ufix32\n\nBEGIN\n  outputgen: FOR k IN 0 TO 3 GENERATE\n    point_unsigned(k) <= unsigned(point(k));\n  END GENERATE;\n\n  x <= resize(point_unsigned(0), 16);\n  y <= resize(point_unsigned(1), 16);\n  add_cast <= signed(resize(y, 17));\n  add_cast_1 <= resize(add_cast & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 49);\n  add_cast_2 <= add_cast_1(31 DOWNTO 0);\n  add_cast_3 <= unsigned(add_cast_2(15 DOWNTO 0));\n  add_cast_4 <= signed(resize(add_cast_3, 32));\n  add_cast_5 <= signed(resize(x, 32));\n  add_temp <= add_cast_4 + add_cast_5;\n  cast <= unsigned(add_temp(15 DOWNTO 0));\n  -- CSD Encoding (64) : 1000000; Cost (Adders) = 0\n  mul_temp <= resize(cast & '0' & '0' & '0' & '0' & '0' & '0', 32);\n  \n  cast_1 <= X\"FFFF\" WHEN mul_temp(31 DOWNTO 16) /= X\"0000\" ELSE\n      mul_temp(15 DOWNTO 0);\n  mul_temp_1 <= cast_1 * 9;\n  \n  addr_index_tmp <= X\"FFFF\" WHEN mul_temp_1(31 DOWNTO 16) /= X\"0000\" ELSE\n      mul_temp_1(15 DOWNTO 0);\n\n  addr_index <= std_logic_vector(addr_index_tmp);\n\nEND rtl;\n\n"},{"name":"Subsystem.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\proj_model","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\proj_model\\Subsystem.vhd\n-- Created: 2025-12-16 23:56:31\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- \n-- -------------------------------------------------------------\n-- Rate and Clocking Details\n-- -------------------------------------------------------------\n-- Model base rate: 0.2\n-- Target subsystem base rate: 0.2\n-- \n-- \n-- Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- ce_out_1      0\n-- ce_out_0      0.2\n-- -------------------------------------------------------------\n-- \n-- \n-- Output Signal                 Clock Enable  Sample Time\n-- -------------------------------------------------------------\n-- Out1                          ce_out_0      inf\n-- U                             ce_out_0      0.2\n-- Y                             ce_out_0      0.2\n-- addr_index                    ce_out_1      0\n-- -------------------------------------------------------------\n-- \n-- -------------------------------------------------------------\n\n\n-- -------------------------------------------------------------\n-- \n-- Module: Subsystem\n-- Source Path: proj_model/Subsystem\n-- Hierarchy Level: 0\n-- Model version: 1.259\n-- \n-- -------------------------------------------------------------\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\nUSE work.Subsystem_pkg.ALL;\n\nENTITY Subsystem IS\n  PORT( clk                               :   IN    std_logic;\n        reset                             :   IN    std_logic;\n        clk_enable                        :   IN    std_logic;\n        point                             :   IN    vector_of_std_logic_vector8(0 TO 3);  -- uint8 [4]\n        In2                               :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16\n        ce_out_0                          :   OUT   std_logic;\n        ce_out_1                          :   OUT   std_logic;\n        Out1                              :   OUT   std_logic_vector(15 DOWNTO 0);  -- uint16\n        U                                 :   OUT   std_logic_vector(15 DOWNTO 0);  -- uint16\n        Y                                 :   OUT   std_logic;\n        addr_index                        :   OUT   std_logic_vector(15 DOWNTO 0)  -- uint16\n        );\nEND Subsystem;\n\n\nARCHITECTURE rtl OF Subsystem IS\n\n  -- Component Declarations\n  COMPONENT Grid_Locator\n    PORT( point                           :   IN    vector_of_std_logic_vector8(0 TO 3);  -- uint8 [4]\n          addr_index                      :   OUT   std_logic_vector(15 DOWNTO 0)  -- uint16\n          );\n  END COMPONENT;\n\n  -- Component Configuration Statements\n  FOR ALL : Grid_Locator\n    USE ENTITY work.Grid_Locator(rtl);\n\n  -- Signals\n  SIGNAL enb                              : std_logic;\n  SIGNAL Constant_out1                    : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL In2_unsigned                     : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL Sum_out1                         : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL addr_index_tmp                   : std_logic_vector(15 DOWNTO 0);  -- ufix16\n  SIGNAL addr_index_tmp_unsigned          : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL Unit_Delay_out1                  : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL U_k_1                            : unsigned(15 DOWNTO 0);  -- uint16\n  SIGNAL FixPt_Relational_Operator_out1   : std_logic;\n\nBEGIN\n  -- U(k)\n  -- Edge\n\n  u_Grid_Locator : Grid_Locator\n    PORT MAP( point => point,  -- uint8 [4]\n              addr_index => addr_index_tmp  -- uint16\n              );\n\n  Constant_out1 <= to_unsigned(16#0001#, 16);\n\n  In2_unsigned <= unsigned(In2);\n\n  Sum_out1 <= Constant_out1 + In2_unsigned;\n\n  Out1 <= std_logic_vector(Sum_out1);\n\n  addr_index_tmp_unsigned <= unsigned(addr_index_tmp);\n\n  enb <= clk_enable;\n\n  Unit_Delay_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      Unit_Delay_out1 <= to_unsigned(16#0000#, 16);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        Unit_Delay_out1 <= addr_index_tmp_unsigned;\n      END IF;\n    END IF;\n  END PROCESS Unit_Delay_process;\n\n\n  U <= std_logic_vector(Unit_Delay_out1);\n\n  -- \n  -- Store in Global RAM\n  Delay_Input1_process : PROCESS (clk, reset)\n  BEGIN\n    IF reset = '1' THEN\n      U_k_1 <= to_unsigned(16#0000#, 16);\n    ELSIF clk'EVENT AND clk = '1' THEN\n      IF enb = '1' THEN\n        U_k_1 <= Unit_Delay_out1;\n      END IF;\n    END IF;\n  END PROCESS Delay_Input1_process;\n\n\n  \n  FixPt_Relational_Operator_out1 <= '1' WHEN Unit_Delay_out1 /= U_k_1 ELSE\n      '0';\n\n  Y <= FixPt_Relational_Operator_out1;\n\n  ce_out_0 <= clk_enable;\n\n  ce_out_1 <= clk_enable;\n\n  addr_index <= addr_index_tmp;\n\nEND rtl;\n\n"},{"name":"Subsystem_pkg.vhd","type":"source","group":"model","path":"hdl_prj\\hdlsrc\\proj_model","tag":"","groupDisplay":"Model files","code":"-- -------------------------------------------------------------\n-- \n-- File Name: hdl_prj\\hdlsrc\\proj_model\\Subsystem_pkg.vhd\n-- Created: 2025-12-16 23:56:31\n-- \n-- Generated by MATLAB 25.2, HDL Coder 25.2, and Simulink 25.2\n-- \n-- -------------------------------------------------------------\n\n\nLIBRARY IEEE;\nUSE IEEE.std_logic_1164.ALL;\nUSE IEEE.numeric_std.ALL;\n\nPACKAGE Subsystem_pkg IS\n  TYPE vector_of_std_logic_vector8 IS ARRAY (NATURAL RANGE <>) OF std_logic_vector(7 DOWNTO 0);\n  TYPE vector_of_unsigned8 IS ARRAY (NATURAL RANGE <>) OF unsigned(7 DOWNTO 0);\nEND Subsystem_pkg;\n\n"},{"name":"Subsystem_compile.do","type":"scripts","group":"scripts","path":"hdl_prj\\hdlsrc\\proj_model\\Subsystem_compile.do","tag":"","groupDisplay":"scripts","code":"vlib work\nvmap -c\nvcom  Subsystem_pkg.vhd\nvcom  Grid_Locator.vhd\nvcom  Subsystem.vhd\n"},{"name":"Subsystem_map.txt","type":"scripts","group":"scripts","path":"hdl_prj\\hdlsrc\\proj_model\\Subsystem_map.txt","tag":"","groupDisplay":"scripts","code":" --> Subsystem_pkg\nproj_model/Subsystem/Grid Locator --> Grid_Locator\nproj_model/Subsystem --> Subsystem\n"},[],[],[]],"blocks":[],"rptComponent":"HDL"};