 
****************************************
Report : design
        -physical
Design : cpu
Version: J-2014.09-SP1
Date   : Tue Mar 17 04:16:59 2015
****************************************

	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 90/90/-10
****************************** P&R Summary ********************************
Date : Tue Mar 17 04:16:59 2015
Machine Host Name: chlr12735
Working Directory: /nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-17/runs/d04/cpu_testcase/apr
Library Name:      cpu_18700_LIB
Cell Name:         cpu.CEL;1
Design Statistics:
    Number of Module Cells:        1796
    Number of Pins:                27118
    Number of IO Pins:             237
    Number of Nets:                1542
    Average Pins Per Net (Signal): 3.154

Chip Utilization:
    Total Std Cell Area:           598.65
    Core Size:     width 67.20, height 63.84; area 4290.05
    Chip Size:     width 67.20, height 63.84; area 4290.05
    Std cells utilization:         13.95% 
    Cell/Core Ratio:               13.95%
    Cell/Chip Ratio:               13.95%
    Number of Cell Rows:            400

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	d04dcp00wnz08	STD	2144
	d04spc00nnz03	STD	1566
	d04spc00nnz02	STD	825
	d04spc00nnz01	STD	762
	d04dcp00wnz04	STD	633
	d04bar00nnz64	STD	606
	d04bar00nnz04	STD	578
	d04fky00wd0a5	STD	427
	d04bar00nnz08	STD	376
	d04bar00nnz16	STD	365
	d04dcp00wdz64	STD	288
	d04bar00nnz32	STD	264
	d04can03wn0a5	STD	180
	fdk73d84_asic_halo_hvn	STD	156
	d04inn00wn0a5	STD	131
	d04tap02ldz05	STD	78
	d04qfd01ndz00	STD	69
	d04qfd02nnz00	STD	68
	d04nan02wn0b6	STD	41
	fdk73d84_asic_halo_hhb	STD	38
	fdk73d84_asic_halo_hhc	STD	38
	d04cak01wn0b0	STD	36
	d04fyj03wd0b0	STD	36
	d04nab02wn0b0	STD	33
	d04gnc01lnz00	STD	28
	d04non03wn0b5	STD	23
	d04ann04wd0b7	STD	19
	d04non02nn0b3	STD	18
	d04cak01ln0b0	STD	17
	d04bfn00wn0a5	STD	16
	d04nab02wn0c0	STD	15
	d04orn02wn0b0	STD	14
	d04aon11wn0b0	STD	13
	d04can03nn0b0	STD	13
	d04nab02nn0c0	STD	13
	d04ann04ld0b7	STD	10
	d04non02wn0b7	STD	10
	d04con03wn0b0	STD	10
	d04ann02wn0a5	STD	9
	d04cgc01nd0j0	STD	9
	d04nab02ln0b0	STD	8
	d04nan04wn0c0	STD	8
	d04non02wn0b3	STD	8
	d04fyj0fwd0b0	STD	8
	d04non02ln0b7	STD	7
	d04inn00nn0a5	STD	7
	d04xnb02wn0a5	STD	7
	d04nob02wn0b0	STD	7
	d04fyj43wd0b0	STD	7
	d04mbn22wn0a5	STD	7
	d04aon01wn0a5	STD	7
	d04bfn00wd0a5	STD	7
	d04cgc01nd0h0	STD	7
	d04can03ln0b0	STD	7
	d04nan03wnuc0	STD	6
	d04inn00ln0a5	STD	6
	d04cak01nn0b0	STD	6
	d04nan02wn0c0	STD	6
	d04nab02ln0c0	STD	6
	d04nob03wn0b0	STD	6
	d04con10wn0b0	STD	6
	d04nan02nn0b5	STD	6
	d04nan02nn0b6	STD	6
	d04nak24nn0c0	STD	6
	d04con03ln0b0	STD	5
	d04nab02nn0b0	STD	5
	d04non02nn0b7	STD	5
	d04xob02wn0a5	STD	5
	d04kok01wn0b0	STD	5
	d04mbn22nn0d0	STD	5
	d04non02nn0e0	STD	5
	d04con04wn0b0	STD	4
	d04kak01wn0b0	STD	4
	d04cab11wn0b0	STD	4
	d04bfn00ln0a5	STD	4
	d04non02ln0b5	STD	4
	d04nan04wn0b5	STD	4
	d04con01ln0c0	STD	3
	d04nan02nn0c0	STD	3
	d04non02ln0d5	STD	3
	d04aon11ln0b0	STD	3
	d04nab02ln0d0	STD	3
	d04fky00ld0e0	STD	3
	d04cab11ln0b0	STD	3
	d04cob11wn0b0	STD	3
	d04nab03wn0c0	STD	3
	d04qin00nd0i0	STD	3
	d04orn02wn0b5	STD	3
	d04orn02nn0c0	STD	3
	d04inn00nn0b3	STD	3
	d04non02nn0b5	STD	3
	d04con01wd0b5	STD	2
	d04non02ln0c0	STD	2
	d04nan02ln0c0	STD	2
	d04orn02ln0b5	STD	2
	d04cob13wn0b0	STD	2
	d04ann02wn0b5	STD	2
	d04con07wn0b0	STD	2
	d04mkn22wn0a5	STD	2
	d04con01wn0c0	STD	2
	d04nan02nn0d0	STD	2
	d04qbf00nd0o0	STD	2
	d04qna02nd0c7	STD	2
	d04qfd02ndz00	STD	2
	fdk73d84_asic_halo_hib	STD	2
	fdk73d84_asic_halo_hic	STD	2
	d04cak04wn0b0	STD	2
	d04inn00nnud0	STD	2
	d04nab02yn0b0	STD	2
	d04nan02yn0b6	STD	2
	d04con01yn0c0	STD	2
	d04nab02yn0c0	STD	2
	d04non02wd0c5	STD	2
	d04cab13wn0b0	STD	2
	d04nab02ln0f0	STD	2
	d04con03wd0c7	STD	2
	d04xnb02ln0a5	STD	2
	d04cgc01nd0g0	STD	2
	d04gbf00nd0g0	STD	2
	d04gbf00nd0d5	STD	2
	d04gbf00nd0h0	STD	2
	d04nan02wn0b5	STD	2
	d04con01nn0c0	STD	2
	d04aon01nn0b5	STD	2
	d04cak01nn0b5	STD	2
	d04nab02ld0f5	STD	2
	d04tih00wnz00	STD	2
	d04non02ln0f0	STD	2
	d04non02nn0d0	STD	2
	d04inn00ln0b5	STD	1
	d04cak01ln0b5	STD	1
	d04con01ld0i5	STD	1
	d04nab02nn0d0	STD	1
	d04nob02ln0b5	STD	1
	d04xnb02ln0b5	STD	1
	d04mkn22ln0b0	STD	1
	d04orn02wd0c3	STD	1
	d04con01wd0c7	STD	1
	d04nan02ln0b6	STD	1
	d04inn00wn0b5	STD	1
	d04kok01wn0c0	STD	1
	d04xnb02ln0d0	STD	1
	d04xob02ln0a5	STD	1
	d04xnb02wn0b5	STD	1
	d04mkn22ln0b5	STD	1
	d04fky00ld0b5	STD	1
	d04orn02ln0b0	STD	1
	d04mbn22wn0b0	STD	1
	d04non02wd0f0	STD	1
	d04nob02wn0b5	STD	1
	d04kok01nn0b0	STD	1
	d04non02nn0c5	STD	1
	d04nob02yn0b0	STD	1
	d04qin00nd0q0	STD	1
	d04qno02nd0c7	STD	1
	d04qno03nd0d0	STD	1
	d04qbf00nd0h0	STD	1
	d04qna03nd0d0	STD	1
	d04fkj40wd0b0	STD	1
	d04cak02wn0b0	STD	1
	d04orn02yn0a5	STD	1
	d04inn00ynub3	STD	1
	d04bfn00ld0a5	STD	1
	d04bfn00nn0a5	STD	1
	d04inn00yn0c5	STD	1
	d04bfn00ln0c0	STD	1
	d04non02yn0b3	STD	1
	d04cak01yn0b0	STD	1
	d04nan02yn0b5	STD	1
	d04orn02yn0b5	STD	1
	d04mbn22yn0d0	STD	1
	d04non02yn0b5	STD	1
	d04non02wd0c7	STD	1
	d04orn02wn0c0	STD	1
	d04non02ld0c5	STD	1
	d04xnb02yn0c0	STD	1
	d04nan03wn0b5	STD	1
	d04non02ld0f0	STD	1
	d04can03nn0a5	STD	1
	d04bfn00yn0a5	STD	1
	d04non02nn0d5	STD	1
	d04nan02wn0d0	STD	1
	d04nan02ld0c7	STD	1
	d04nob03ln0b5	STD	1
	d04can03wn8b0	STD	1
	d04can03wn0b4	STD	1
	d04oan01wn0a5	STD	1
	d04nan02ln0b5	STD	1
	d04cak01yd0d0	STD	1
	d04cab11wn0d0	STD	1
	d04non02wd0d0	STD	1
	d04non02wn0c5	STD	1
	d04nan02ln0d5	STD	1
	d04fyj03wd0c0	STD	1
	d04con01nd0i5	STD	1
	d04bfn00yd0a5	STD	1
	d04bfn00wn0d5	STD	1
	d04bfn00wn0b5	STD	1
	d04bfn00wd0b3	STD	1
	d04cak01wd0c5	STD	1
	d04con01yd0b5	STD	1
	d04ann02yn0b3	STD	1
	d04nab03yn0b5	STD	1
	d04gbf00nd0l0	STD	1
	d04gbf10nd0f0	STD	1
	d04ann02nn0b3	STD	1
	d04nan02nd0b6	STD	1
	d04mkn22nn0b0	STD	1
	d04xnb02nn0e0	STD	1
	d04mkn22nn0d0	STD	1
	d04aon01nn0c0	STD	1
	d04orn03wn0b5	STD	1
	d04nan02nd0d0	STD	1
	d04orn02ld0d5	STD	1
	d04bfn00nn0f0	STD	1
	d04inn00ln0c5	STD	1
	d04cab11ld0b5	STD	1
	d04nan04ln0d0	STD	1
	d04nan04ln0b5	STD	1
	d04mbn22nn0b7	STD	1
	d04kok01nn0c0	STD	1
	d04con03ld0c7	STD	1
	d04non02wd0f7	STD	1
	d04con01nd0c3	STD	1
	d04non02ln0b3	STD	1
	d04mbn22ln0a5	STD	1
	d04inn00nnub3	STD	1
	d04inn00lnue3	STD	1
	d04can03ln0b4	STD	1
	d04con03nd0d7	STD	1
	d04ann04nd0b7	STD	1
	d04con03nd0b5	STD	1
	d04inn00nnuh5	STD	1
	d04non02nd0h5	STD	1
	d04aon11nn0b0	STD	1
	d04inn00lnuc5	STD	1
	d04con03nn0d0	STD	1
	d04con03nn0b0	STD	1
	d04nab02wd0f5	STD	1
	d04non02ln0e0	STD	1
	d04inn00lnuh5	STD	1
	d04ann02wd0d3	STD	1
	d04bfn00ld0k0	STD	1
	d04nan02nn0d5	STD	1
	d04orn02nd0c3	STD	1
	d04inn00nduo7	STD	1
	d04ann02ld0c5	STD	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer m0, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
    layer m1, dir Ver, min width = 0.04, min space = 0.03 pitch = 0.07
    layer m2, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.05
    layer m3, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
    layer m4, dir Hor, min width = 0.03, min space = 0.02 pitch = 0.06
    layer m5, dir Ver, min width = 0.03, min space = 0.02 pitch = 0.05
    layer m6, dir Hor, min width = 0.04, min space = 0.04 pitch = 0.08
    layer m7, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.11
    layer m8, dir Hor, min width = 0.13, min space = 0.13 pitch = 0.25
    layer m9, dir Ver, min width = 0.54, min space = 0.54 pitch = 1.08
    layer tm1, dir Hor, min width = 5.50, min space = 5.50 pitch = 16.00
    layer c4, dir Ver, min width = 85.00, min space = 45.00 pitch = 130.30
     
    Average gCell capacity  5.35	 on layer (1)	 m0
    Average gCell capacity  4.81	 on layer (2)	 m1
    Average gCell capacity  5.26	 on layer (3)	 m2
    Average gCell capacity  6.65	 on layer (4)	 m3
    Average gCell capacity  5.73	 on layer (5)	 m4
    Average gCell capacity  6.64	 on layer (6)	 m5
    Average gCell capacity  3.74	 on layer (7)	 m6
    Average gCell capacity  3.08	 on layer (8)	 m7
    Average gCell capacity  0.86	 on layer (9)	 m8
    Average gCell capacity  0.11	 on layer (10)	 m9
    Average gCell capacity  0.00	 on layer (11)	 tm1
    Average gCell capacity  0.00	 on layer (12)	 c4
     
    Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
    Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
    Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
    phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
    phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
    phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
    phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
     
    Total Wire Length = 10.70
    Layer m0 wire length = 0.00
    Layer m1 wire length = 0.77
    Layer m2 wire length = 3.73
    Layer m3 wire length = 4.75
    Layer m4 wire length = 0.17
    Layer m5 wire length = 1.28
    Layer m6 wire length = 0.00
    Layer m7 wire length = 0.00
    Layer m8 wire length = 0.00
    Layer m9 wire length = 0.00
    Layer tm1 wire length = 0.00
    Layer c4 wire length = 0.00
    Total Number of Contacts = 1107
    Via VIA0AX count = 171
    Via VIA1A count = 864
    Via VIA2A count = 28
    Via VIA3C_32 count = 20
    Via VIA4A count = 16
    Via VIA5B count = 5
    Via VIA6A44 count = 3
    Via VIA7F count = 0
    Via VIA8A count = 0
    Via VIA9A count = 0
    Via TV1A count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 4265

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 2502 of 3211

    Number of wires with overlap after iteration 1 = 534 of 1226

    Total m0 wire length: 9.8
    Total m1 wire length: 144.0
    Total m2 wire length: 92.8
    Total m3 wire length: 13.1
    Total m4 wire length: 1.2
    Total m5 wire length: 1.2
    Total m6 wire length: 0.0
    Total m7 wire length: 0.0
    Total m8 wire length: 0.0
    Total m9 wire length: 0.0
    Total tm1 wire length: 0.0
    Total c4 wire length: 0.0
    Total wire length: 262.2

    Elapsed real time: 0:00:06
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:06 total = 0:00:06
    Total Proc Memory(MB): 4265

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 9: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 10: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Begin DRC fixing ...

     
    Elapsed real time: 0:00:09
    Elapsed cpu time: sys = 0:00:01 usr = 0:00:07 total = 0:00:08
    Total Proc Memory(MB): 4320
     
    Cumulative run time upto current stage: Elapsed = 0:00:09 CPU = 0:00:08
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 1542
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 4320
     
    Cumulative run time upto current stage: Elapsed = 0:00:10 CPU = 0:00:08
     
    Total Wire Length =                    8954 micron
    Total Number of Contacts =             14686
    Total Number of Wires =                10002
    Total Number of PtConns =              164
    Total Number of Routed Wires =       10002
    Total Routed Wire Length =           8947 micron
    Total Number of Routed Contacts =       14686
    	Layer          m0 :        197 micron
    	Layer          m1 :        562 micron
    	Layer          m2 :       2671 micron
    	Layer          m3 :       2565 micron
    	Layer          m4 :        815 micron
    	Layer          m5 :        304 micron
    	Layer          m6 :        781 micron
    	Layer          m7 :        790 micron
    	Layer          m8 :        269 micron
    	Layer          m9 :          0 micron
    	Layer         tm1 :          0 micron
    	Layer          c4 :          0 micron
    	Via         VIA7F :          2
    	Via      VIA7F_DA :          6
    	Via      VIA7F_DC :         77
    	Via       VIA6A44 :          2
    	Via    VIA6A44_DA :          1
    	Via    VIA6A44_DB :          4
    	Via    VIA6A44_DC :        763
    	Via      VIA5B_DA :          9
    	Via      VIA5B_DC :        713
    	Via   VIA5B_44_DC :          1
    	Via   VIA4A_32_DA :          1
    	Via   VIA4A_32_DC :        790
    	Via      VIA4C_DC :          2
    	Via         VIA3S :         83
    	Via         VIA3O :         71
    	Via      VIA3C_DC :          7
    	Via   VIA3C_32_DC :       1224
    	Via         VIA2A :        166
    	Via         VIA2O :        133
    	Via      VIA2A_DB :         47
    	Via      VIA2A_DC :       4019
    	Via      VIA2C_DB :          2
    	Via      VIA2C_DC :         59
    	Via         VIA1A :          8
    	Via         VIA1F :        411
    	Via         VIA1V :          3
    	Via      VIA1F_PG :          1
    	Via      VIA1A_DA :        184
    	Via      VIA1A_DB :         38
    	Via      VIA1A_DC :       4952
    	Via        VIA0AX :        767
    	Via        VIA0CX :         53
    	Via         VIA0A :         86
    	Via         VIA0B :          1
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 87.83% (12899 / 14686 vias)
     
        Layer v0         =  0.00% (0      / 907     vias)
            Un-optimized = 100.00% (907     vias)
        Layer v1         = 92.44% (5174   / 5597    vias)
            Weight 30    = 88.48% (4952    vias)
            Weight 10    =  3.97% (222     vias)
            Un-optimized =  7.56% (423     vias)
        Layer v2         = 93.24% (4127   / 4426    vias)
            Weight 30    = 92.14% (4078    vias)
            Weight 10    =  1.11% (49      vias)
            Un-optimized =  6.76% (299     vias)
        Layer v3         = 88.88% (1231   / 1385    vias)
            Weight 30    = 88.88% (1231    vias)
            Un-optimized = 11.12% (154     vias)
        Layer v4         = 100.00% (793    / 793     vias)
            Weight 30    = 99.87% (792     vias)
            Weight 10    =  0.13% (1       vias)
            Un-optimized =  0.00% (0       vias)
        Layer v5         = 100.00% (723    / 723     vias)
            Weight 30    = 98.76% (714     vias)
            Weight 10    =  1.24% (9       vias)
            Un-optimized =  0.00% (0       vias)
        Layer v6         = 99.74% (768    / 770     vias)
            Weight 30    = 99.09% (763     vias)
            Weight 10    =  0.65% (5       vias)
            Un-optimized =  0.26% (2       vias)
        Layer v7         = 97.65% (83     / 85      vias)
            Weight 30    = 90.59% (77      vias)
            Weight 10    =  7.06% (6       vias)
            Un-optimized =  2.35% (2       vias)
     
      Total double via conversion rate    =  0.00% (0 / 14686 vias)
     
        Layer v0         =  0.00% (0      / 907     vias)
        Layer v1         =  0.00% (0      / 5597    vias)
        Layer v2         =  0.00% (0      / 4426    vias)
        Layer v3         =  0.00% (0      / 1385    vias)
        Layer v4         =  0.00% (0      / 793     vias)
        Layer v5         =  0.00% (0      / 723     vias)
        Layer v6         =  0.00% (0      / 770     vias)
        Layer v7         =  0.00% (0      / 85      vias)
     
      The optimized via conversion rate based on total routed via count = 87.83% (12899 / 14686 vias)
     
        Layer v0         =  0.00% (0      / 907     vias)
            Un-optimized = 100.00% (907     vias)
        Layer v1         = 92.44% (5174   / 5597    vias)
            Weight 30    = 88.48% (4952    vias)
            Weight 10    =  3.97% (222     vias)
            Un-optimized =  7.56% (423     vias)
        Layer v2         = 93.24% (4127   / 4426    vias)
            Weight 30    = 92.14% (4078    vias)
            Weight 10    =  1.11% (49      vias)
            Un-optimized =  6.76% (299     vias)
        Layer v3         = 88.88% (1231   / 1385    vias)
            Weight 30    = 88.88% (1231    vias)
            Un-optimized = 11.12% (154     vias)
        Layer v4         = 100.00% (793    / 793     vias)
            Weight 30    = 99.87% (792     vias)
            Weight 10    =  0.13% (1       vias)
            Un-optimized =  0.00% (0       vias)
        Layer v5         = 100.00% (723    / 723     vias)
            Weight 30    = 98.76% (714     vias)
            Weight 10    =  1.24% (9       vias)
            Un-optimized =  0.00% (0       vias)
        Layer v6         = 99.74% (768    / 770     vias)
            Weight 30    = 99.09% (763     vias)
            Weight 10    =  0.65% (5       vias)
            Un-optimized =  0.26% (2       vias)
        Layer v7         = 97.65% (83     / 85      vias)
            Weight 30    = 90.59% (77      vias)
            Weight 10    =  7.06% (6       vias)
            Un-optimized =  2.35% (2       vias)
     

DRC information: 
      Multiple pin connections: 6 
      Total error number: 6

Ring Wiring Statistics:

Stripe Wiring Statistics:
    metal3 Wire Length(count):              16102.24(240)
    metal4 Wire Length(count):               5096.00(80)
    metal5 Wire Length(count):               8047.84(120)
    metal6 Wire Length(count):               5096.00(80)
    metal7 Wire Length(count):               5360.32(80)
    metal8 Wire Length(count):               2546.88(40)
    metal9 Wire Length(count):               1329.72(20)
    metal10 Wire Length(count):               1255.20(20)
  ==============================================
    Total Wire Length(count):               44834.20(680)
    Number of via3 Contacts:           9480
    Number of via4 Contacts:           4800
    Number of via5 Contacts:           4800
    Number of via6 Contacts:           3200
    Number of via7 Contacts:           1600
    Number of via8 Contacts:            400
    Number of via9 Contacts:            200
  ==============================================
    Total Number of Contacts:    24480

User Wiring Statistics:
    poly Wire Length(count):                 10.11(64)
    metal1 Wire Length(count):               1122.90(669)
    metal6 Wire Length(count):                123.20(80)
    metal7 Wire Length(count):                129.97(97)
    metal8 Wire Length(count):                120.56(220)
    metal9 Wire Length(count):                105.28(80)
    metal10 Wire Length(count):                 21.60(40)
  ==============================================
    Total Wire Length(count):                1633.62(1250)
    Number of via1 Contacts:          11519
    Number of via2 Contacts:          11519
  ==============================================
    Total Number of Contacts:    23038

PG follow-pin Wiring Statistics:

Signal Wiring Statistics:
    metal1 Wire Length(count):                197.22(482)
    metal2 Wire Length(count):                562.33(2091)
    metal3 Wire Length(count):               2671.07(3396)
    metal4 Wire Length(count):               2564.92(2350)
    metal5 Wire Length(count):                814.68(377)
    metal6 Wire Length(count):                304.09(152)
    metal7 Wire Length(count):                781.11(721)
    metal8 Wire Length(count):                790.38(536)
    metal9 Wire Length(count):                268.69(61)
  ==============================================
    Total Wire Length(count):                8954.50(10166)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1          VIA0AX(2)               767	       84.6
        via1          VIA0CX(4)                53	       5.84
        via1           VIA0A(8)                86	       9.48
        via1           VIA0B(9)                 1	       0.11
        via2           VIA1A(5)                 8	      0.143
        via2           VIA1F(6)               411	       7.34
        via2           VIA1V(7)                 3	     0.0536
        via2        VIA1F_PG(159)                 1	     0.0179
        via2        VIA1A_DA(276)               184	       3.29
        via2        VIA1A_DB(277)                38	      0.679
        via2        VIA1A_DC(278)              4952	       88.5
        via3           VIA2A(18)               166	       3.75
        via3           VIA2O(76)               133	          3
        via3        VIA2A_DB(280)                47	       1.06
        via3        VIA2A_DC(281)              4019	       90.8
        via3        VIA2C_DB(283)                 2	     0.0452
        via3        VIA2C_DC(284)                59	       1.33
        via4           VIA3S(81)                83	       5.99
        via4           VIA3O(87)                71	       5.13
        via4        VIA3C_DC(287)                 7	      0.505
        via4     VIA3C_32_DC(290)              1224	       88.4
        via5     VIA4A_32_DA(291)                 1	      0.126
        via5     VIA4A_32_DC(293)               790	       99.6
        via5        VIA4C_DC(296)                 2	      0.252
        via6        VIA5B_DA(313)                 9	       1.24
        via6        VIA5B_DC(315)               713	       98.6
        via6     VIA5B_44_DC(318)                 1	      0.138
        via7         VIA6A44(44)                 2	       0.26
        via7      VIA6A44_DA(297)                 1	       0.13
        via7      VIA6A44_DB(298)                 4	      0.519
        via7      VIA6A44_DC(299)               763	       99.1
        via8           VIA7F(91)                 2	       2.35
        via8        VIA7F_DA(319)                 6	       7.06
        via8        VIA7F_DC(326)                77	       90.6
  ==============================================
    Total Number of Contacts:    14686

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1           197.22 ( 4.17%)             0.00 ( 0.00%)
    metal2             0.00 ( 0.00%)           562.33 (13.32%)
    metal3          2671.07 (56.44%)             0.00 ( 0.00%)
    metal4             0.00 ( 0.00%)          2564.92 (60.76%)
    metal5           814.68 (17.21%)             0.00 ( 0.00%)
    metal6             0.00 ( 0.00%)           304.09 ( 7.20%)
    metal7           781.11 (16.50%)             0.00 ( 0.00%)
    metal8             0.00 ( 0.00%)           790.38 (18.72%)
    metal9           268.69 ( 5.68%)             0.00 ( 0.00%)
  ==============================================================
    Total           4732.78                   4221.72

LVS Run Time:
    Elapsed =    0:00:01, CPU =    0:00:00
1
