# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2023.2 linux_x86_64 Apr 11 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project uvm_execute
# Errors: 0, Warnings: 0
# Compile of params.sv was successful.
# Errors: 0, Warnings: 0
# Compile of design.sv was successful.
# Errors: 0, Warnings: 0
# Compile of pkg_tx.sv was successful.
# Errors: 0, Warnings: 1
# Compile of my_test.sv was successful.
# Errors: 0, Warnings: 1
# Compile of exec_driver.sv was successful.
# Errors: 0, Warnings: 1
# Compile of exec_monitor.sv was successful.
# Errors: 0, Warnings: 1
# Compile of exec_scoreboard.sv was successful.
# Errors: 0, Warnings: 1
# Compile of env.sv was successful.
# Errors: 0, Warnings: 1
# Compile of testbench_2.sv was successful.
# Errors: 0, Warnings: 0
# Compile of params.sv was successful.
# Errors: 0, Warnings: 0
# Compile of design.sv was successful.
# Errors: 0, Warnings: 0
# Compile of pkg_tx.sv was successful.
# Errors: 0, Warnings: 0
# Compile of exec_driver.sv was successful.
# Errors: 0, Warnings: 0
# Compile of exec_monitor.sv was successful.
# Errors: 0, Warnings: 0
# Compile of exec_scoreboard.sv was successful.
# Errors: 0, Warnings: 0
# Compile of env.sv was successful.
# Errors: 0, Warnings: 0
# Compile of my_test.sv was successful.
# Errors: 0, Warnings: 0
# Compile of testbench_2.sv was successful.
vlog -sv params.sv design.sv pkg_tx.sv exec_driver.sv exec_monitor.sv exec_scoreboard.sv env.sv my_test.sv testbench_2.sv
# QuestaSim-64 vlog 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 02:46:52 on Oct 15,2025
# vlog -reportprogress 300 -sv params.sv design.sv pkg_tx.sv exec_driver.sv exec_monitor.sv exec_scoreboard.sv env.sv my_test.sv testbench_2.sv 
# -- Compiling interface execute_if
# -- Compiling module execute
# -- Compiling package pkg_tx
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) pkg_tx.sv(5): Using implicit +incdir+/clear/apps/siemens-2023/questa/2023.2/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: exec_driver.sv(3): (vlog-13233) Design unit "exec_driver_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package exec_driver_sv_unit
# -- Importing package pkg_tx
# ** Warning: exec_monitor.sv(3): (vlog-13233) Design unit "exec_monitor_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package exec_monitor_sv_unit
# ** Warning: exec_scoreboard.sv(3): (vlog-13233) Design unit "exec_scoreboard_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package exec_scoreboard_sv_unit
# ** Warning: env.sv(3): (vlog-13233) Design unit "env_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package env_sv_unit
# ** Warning: my_test.sv(2): (vlog-13233) Design unit "my_test_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package my_test_sv_unit
# ** Warning: testbench_2.sv(5): (vlog-13233) Design unit "testbench_2_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package testbench_2_sv_unit
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 02:46:53 on Oct 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
vsim work.tb_top -uvmcontrol=all -classdebug -do "run -all"
# vsim work.tb_top -uvmcontrol=all -classdebug -do "run -all" 
# Start time: 02:47:14 on Oct 15,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading work.execute_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.testbench_2_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading work.execute_if(fast__1)
# Loading work.execute(fast)
# Loading /clear/apps/siemens-2023/questa/2023.2/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# Starting UVM run_test at time 0
# UVM_WARNING @ 0: reporter [BDTYP] Cannot create a component of type 'my_test' because it is not registered with the factory.
# UVM_FATAL @ 0: reporter [INVTST] Requested test from call to run_test(my_test) not found.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    2
# UVM_WARNING :    1
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [BDTYP]     1
# [INVTST]     1
# [Questa UVM]     2
# ** Note: $finish    : /clear/apps/siemens-2023/questa/2023.2/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ps  Iteration: 0  Instance: /tb_top
# 1
# Break in Function uvm_pkg/uvm_report_object::die at /clear/apps/siemens-2023/questa/2023.2/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
quit -sim
# End time: 02:49:13 on Oct 15,2025, Elapsed time: 0:01:59
# Errors: 0, Warnings: 4
vlog -sv params.sv design.sv pkg_tx.sv exec_driver.sv exec_monitor.sv exec_scoreboard.sv env.sv my_test.sv testbench_2.sv
# QuestaSim-64 vlog 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 02:50:12 on Oct 15,2025
# vlog -reportprogress 300 -sv params.sv design.sv pkg_tx.sv exec_driver.sv exec_monitor.sv exec_scoreboard.sv env.sv my_test.sv testbench_2.sv 
# -- Compiling interface execute_if
# -- Compiling module execute
# -- Compiling package pkg_tx
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) pkg_tx.sv(5): Using implicit +incdir+/clear/apps/siemens-2023/questa/2023.2/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package exec_driver_sv_unit
# -- Importing package pkg_tx
# -- Compiling package exec_monitor_sv_unit
# -- Compiling package exec_scoreboard_sv_unit
# -- Compiling package env_sv_unit
# -- Compiling package my_test_sv_unit
# -- Compiling package testbench_2_sv_unit
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 02:50:13 on Oct 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of params.sv was successful.
# Compile of design.sv was successful.
# Compile of pkg_tx.sv was successful.
# Compile of exec_driver.sv was successful with warnings.
# Compile of exec_monitor.sv was successful with warnings.
# Compile of exec_scoreboard.sv was successful with warnings.
# Compile of env.sv was successful with warnings.
# Compile of my_test.sv was successful with warnings.
# Compile of testbench_2.sv was successful with warnings.
# 9 compiles, 0 failed with no errors.
vlog -sv params.sv design.sv pkg_tx.sv exec_driver.sv exec_monitor.sv exec_scoreboard.sv env.sv my_test.sv testbench_2.sv
# QuestaSim-64 vlog 2023.2 Compiler 2023.04 Apr 11 2023
# Start time: 02:50:40 on Oct 15,2025
# vlog -reportprogress 300 -sv params.sv design.sv pkg_tx.sv exec_driver.sv exec_monitor.sv exec_scoreboard.sv env.sv my_test.sv testbench_2.sv 
# -- Compiling interface execute_if
# -- Compiling module execute
# -- Compiling package pkg_tx
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) pkg_tx.sv(5): Using implicit +incdir+/clear/apps/siemens-2023/questa/2023.2/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: exec_driver.sv(3): (vlog-13233) Design unit "exec_driver_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package exec_driver_sv_unit
# -- Importing package pkg_tx
# ** Warning: exec_monitor.sv(3): (vlog-13233) Design unit "exec_monitor_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package exec_monitor_sv_unit
# ** Warning: exec_scoreboard.sv(3): (vlog-13233) Design unit "exec_scoreboard_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package exec_scoreboard_sv_unit
# ** Warning: env.sv(3): (vlog-13233) Design unit "env_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package env_sv_unit
# ** Warning: my_test.sv(2): (vlog-13233) Design unit "my_test_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package my_test_sv_unit
# ** Warning: my_test.sv(2): (vlog-13233) Design unit "testbench_2_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package testbench_2_sv_unit
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 02:50:42 on Oct 15,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 6
vsim work.tb_top -uvmcontrol=all -classdebug -do "run -all"
# vsim work.tb_top -uvmcontrol=all -classdebug -do "run -all" 
# Start time: 02:50:46 on Oct 15,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.execute_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.pkg_tx(fast)
# Loading work.testbench_2_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.tb_top(fast)
# Loading /clear/apps/siemens-2023/questa/2023.2/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# Starting UVM run_test at time 0
# UVM_INFO @ 0: reporter [RNTST] Running test my_test...
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO exec_scoreboard.sv(55) @ 6000: uvm_test_top.m_env.scoreboard [SCORE] Match #1 OK (alu1=ffffff90)
# UVM_ERROR exec_scoreboard.sv(50) @ 16000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #1
#   EXP: alu1=00000000 alu2=000037dc br=1 jump=0 wr=0
#   OBS: alu1=00000000 alu2=000037dc br=0 jump=0 wr=0
# UVM_INFO exec_scoreboard.sv(55) @ 26000: uvm_test_top.m_env.scoreboard [SCORE] Match #3 OK (alu1=00000138)
# UVM_INFO exec_scoreboard.sv(55) @ 36000: uvm_test_top.m_env.scoreboard [SCORE] Match #4 OK (alu1=00009cbf)
# UVM_INFO exec_scoreboard.sv(55) @ 46000: uvm_test_top.m_env.scoreboard [SCORE] Match #5 OK (alu1=ffffffed)
# UVM_INFO exec_scoreboard.sv(55) @ 56000: uvm_test_top.m_env.scoreboard [SCORE] Match #6 OK (alu1=ffffff6f)
# UVM_INFO exec_scoreboard.sv(55) @ 66000: uvm_test_top.m_env.scoreboard [SCORE] Match #7 OK (alu1=000001a1)
# UVM_INFO exec_scoreboard.sv(55) @ 76000: uvm_test_top.m_env.scoreboard [SCORE] Match #8 OK (alu1=0000725f)
# UVM_INFO exec_scoreboard.sv(55) @ 86000: uvm_test_top.m_env.scoreboard [SCORE] Match #9 OK (alu1=0000017b)
# UVM_INFO exec_scoreboard.sv(55) @ 96000: uvm_test_top.m_env.scoreboard [SCORE] Match #10 OK (alu1=0000011c)
# UVM_INFO exec_scoreboard.sv(55) @ 106000: uvm_test_top.m_env.scoreboard [SCORE] Match #11 OK (alu1=000000ce)
# UVM_INFO exec_scoreboard.sv(55) @ 116000: uvm_test_top.m_env.scoreboard [SCORE] Match #12 OK (alu1=000000cd)
# UVM_INFO exec_scoreboard.sv(55) @ 126000: uvm_test_top.m_env.scoreboard [SCORE] Match #13 OK (alu1=000001d0)
# UVM_INFO exec_scoreboard.sv(55) @ 136000: uvm_test_top.m_env.scoreboard [SCORE] Match #14 OK (alu1=00004d30)
# UVM_ERROR exec_scoreboard.sv(50) @ 146000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #2
#   EXP: alu1=00000000 alu2=00003b05 br=1 jump=0 wr=0
#   OBS: alu1=00000000 alu2=00003b05 br=0 jump=0 wr=0
# UVM_INFO exec_scoreboard.sv(55) @ 156000: uvm_test_top.m_env.scoreboard [SCORE] Match #16 OK (alu1=00000005)
# UVM_INFO exec_scoreboard.sv(55) @ 166000: uvm_test_top.m_env.scoreboard [SCORE] Match #17 OK (alu1=00000112)
# UVM_ERROR exec_scoreboard.sv(50) @ 176000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #3
#   EXP: alu1=00000000 alu2=00002183 br=1 jump=0 wr=0
#   OBS: alu1=00000000 alu2=00002183 br=0 jump=0 wr=0
# UVM_INFO exec_scoreboard.sv(55) @ 186000: uvm_test_top.m_env.scoreboard [SCORE] Match #19 OK (alu1=00000114)
# UVM_INFO exec_scoreboard.sv(55) @ 196000: uvm_test_top.m_env.scoreboard [SCORE] Match #20 OK (alu1=00000006)
# UVM_INFO exec_scoreboard.sv(55) @ 206000: uvm_test_top.m_env.scoreboard [SCORE] Match #21 OK (alu1=ffffff5f)
# UVM_ERROR exec_scoreboard.sv(50) @ 216000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #4
#   EXP: alu1=00000000 alu2=0000480e br=1 jump=0 wr=0
#   OBS: alu1=00000000 alu2=0000480e br=0 jump=0 wr=0
# UVM_ERROR exec_scoreboard.sv(50) @ 226000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #5
#   EXP: alu1=00000000 alu2=00006dd0 br=1 jump=0 wr=0
#   OBS: alu1=00000000 alu2=00006dd0 br=0 jump=0 wr=0
# UVM_INFO exec_scoreboard.sv(55) @ 236000: uvm_test_top.m_env.scoreboard [SCORE] Match #24 OK (alu1=ffffff9a)
# UVM_INFO exec_scoreboard.sv(55) @ 246000: uvm_test_top.m_env.scoreboard [SCORE] Match #25 OK (alu1=0000001c)
# UVM_INFO exec_scoreboard.sv(55) @ 256000: uvm_test_top.m_env.scoreboard [SCORE] Match #26 OK (alu1=0000fe89)
# UVM_INFO exec_scoreboard.sv(55) @ 266000: uvm_test_top.m_env.scoreboard [SCORE] Match #27 OK (alu1=000000eb)
# UVM_ERROR exec_scoreboard.sv(50) @ 276000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #6
#   EXP: alu1=00000000 alu2=0000a0a5 br=1 jump=0 wr=0
#   OBS: alu1=00000000 alu2=0000a0a5 br=0 jump=0 wr=0
# UVM_ERROR exec_scoreboard.sv(50) @ 286000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #7
#   EXP: alu1=000000ce alu2=00000000 br=0 jump=0 wr=1
#   OBS: alu1=000000ce alu2=00000000 br=0 jump=0 wr=0
# UVM_INFO exec_scoreboard.sv(55) @ 296000: uvm_test_top.m_env.scoreboard [SCORE] Match #30 OK (alu1=ffffffeb)
# UVM_INFO exec_scoreboard.sv(55) @ 306000: uvm_test_top.m_env.scoreboard [SCORE] Match #31 OK (alu1=ffffff44)
# UVM_INFO exec_scoreboard.sv(55) @ 316000: uvm_test_top.m_env.scoreboard [SCORE] Match #32 OK (alu1=000000d5)
# UVM_INFO exec_scoreboard.sv(55) @ 326000: uvm_test_top.m_env.scoreboard [SCORE] Match #33 OK (alu1=00000104)
# UVM_INFO exec_scoreboard.sv(55) @ 336000: uvm_test_top.m_env.scoreboard [SCORE] Match #34 OK (alu1=00001030)
# UVM_INFO exec_scoreboard.sv(55) @ 346000: uvm_test_top.m_env.scoreboard [SCORE] Match #35 OK (alu1=00000101)
# UVM_INFO exec_scoreboard.sv(55) @ 356000: uvm_test_top.m_env.scoreboard [SCORE] Match #36 OK (alu1=00000162)
# UVM_INFO exec_scoreboard.sv(55) @ 366000: uvm_test_top.m_env.scoreboard [SCORE] Match #37 OK (alu1=ffffff5c)
# UVM_INFO exec_scoreboard.sv(55) @ 376000: uvm_test_top.m_env.scoreboard [SCORE] Match #38 OK (alu1=ffffffb9)
# UVM_INFO exec_scoreboard.sv(55) @ 386000: uvm_test_top.m_env.scoreboard [SCORE] Match #39 OK (alu1=00000170)
# UVM_INFO exec_scoreboard.sv(55) @ 396000: uvm_test_top.m_env.scoreboard [SCORE] Match #40 OK (alu1=00000006)
# UVM_ERROR exec_scoreboard.sv(50) @ 406000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #8
#   EXP: alu1=00000000 alu2=00005ddd br=1 jump=0 wr=0
#   OBS: alu1=00000000 alu2=00005ddd br=0 jump=0 wr=0
# UVM_ERROR exec_scoreboard.sv(50) @ 416000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #9
#   EXP: alu1=00000000 alu2=00001b3f br=1 jump=0 wr=0
#   OBS: alu1=00000000 alu2=00001b3f br=0 jump=0 wr=0
# UVM_ERROR exec_scoreboard.sv(50) @ 426000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #10
#   EXP: alu1=00000000 alu2=00005468 br=1 jump=0 wr=0
#   OBS: alu1=00000000 alu2=00005468 br=0 jump=0 wr=0
# UVM_INFO exec_scoreboard.sv(55) @ 436000: uvm_test_top.m_env.scoreboard [SCORE] Match #44 OK (alu1=000001b6)
# UVM_ERROR exec_scoreboard.sv(50) @ 446000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #11
#   EXP: alu1=00000000 alu2=00005ba2 br=1 jump=0 wr=0
#   OBS: alu1=00000000 alu2=00005ba2 br=0 jump=0 wr=0
# UVM_INFO exec_scoreboard.sv(55) @ 456000: uvm_test_top.m_env.scoreboard [SCORE] Match #46 OK (alu1=00000057)
# UVM_ERROR exec_scoreboard.sv(50) @ 466000: uvm_test_top.m_env.scoreboard [SCORE] Mismatch #12
#   EXP: alu1=00000000 alu2=000092da br=1 jump=0 wr=0
#   OBS: alu1=00000000 alu2=000092da br=0 jump=0 wr=0
# UVM_INFO exec_scoreboard.sv(55) @ 476000: uvm_test_top.m_env.scoreboard [SCORE] Match #48 OK (alu1=000044cd)
# UVM_INFO exec_scoreboard.sv(55) @ 486000: uvm_test_top.m_env.scoreboard [SCORE] Match #49 OK (alu1=0000001b)
# UVM_INFO exec_scoreboard.sv(55) @ 496000: uvm_test_top.m_env.scoreboard [SCORE] Match #50 OK (alu1=00000167)
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 496000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO exec_scoreboard.sv(62) @ 496000: uvm_test_top.m_env.scoreboard [SCORE] Scoreboard summary: checks=50 mismatches=12
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   43
# UVM_WARNING :    0
# UVM_ERROR :   12
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [SCORE]    51
# [TEST_DONE]     1
# ** Note: $finish    : /clear/apps/siemens-2023/questa/2023.2/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 496 ns  Iteration: 60  Instance: /tb_top
# Break in Task uvm_pkg/uvm_root::run_test at /clear/apps/siemens-2023/questa/2023.2/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
