
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.728305                       # Number of seconds simulated
sim_ticks                                1728304912500                       # Number of ticks simulated
final_tick                               1728304912500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 335233                       # Simulator instruction rate (inst/s)
host_op_rate                                   587539                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1158770991                       # Simulator tick rate (ticks/s)
host_mem_usage                                 597960                       # Number of bytes of host memory used
host_seconds                                  1491.50                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313781                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           44416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       400482048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          400526464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         44416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70385536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70385536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6257532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6258226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1099774                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1099774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          231719557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             231745256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40725184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40725184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40725184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         231719557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            272470440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6258226                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1099774                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6258226                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1099774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              400147776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  378688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70383872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               400526464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70385536                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5917                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            404791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            387854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            395304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            379246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            383691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            385899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            379316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            387274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            384199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           385345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           390187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           399115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           403175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           399098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           400398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             66932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            70987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71055                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1728287311500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6258226                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1099774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6252309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5481747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.836075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.969560                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.008019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4924717     89.84%     89.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       402773      7.35%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42713      0.78%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19942      0.36%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13948      0.25%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13647      0.25%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9777      0.18%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8305      0.15%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45925      0.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5481747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.833556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.775800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.735077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64697     99.17%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          538      0.82%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65241                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.856701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.828552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36608     56.11%     56.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1388      2.13%     58.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27231     41.74%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65241                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 197201622750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            314432416500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31261545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31540.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50290.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       231.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    231.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1337336                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  532974                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     234885.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19439242620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10332202485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22159118520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2863822500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         127710513840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          96361071270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4261020000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    491608678050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     79178002080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      61655446140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           915585153255                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            529.759040                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1505848946000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5222160500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54117242000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 221572666250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 206192047250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  163112702250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1078088094250                       # Time in different power states
system.mem_ctrls_1.actEnergy              19700430960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10471027380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22482367740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2876862060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         127922564640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          97207027650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4402467360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    490642856370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     79962338400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      61181695410                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           916869744780                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            530.502303                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1503620348500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5266108500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54207734000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 219415677000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 208236267500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  165207726750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1075971398750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3456609825                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313781                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966677                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966677                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046952                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076416                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763598                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3456609825                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939430      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420252     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313781                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          14840805                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.946368                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           278936409                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14841317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.794586                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         673707500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.946368                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         602396769                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        602396769                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    207240001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207240001                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71696408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71696408                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     278936409                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        278936409                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    278936409                       # number of overall hits
system.cpu.dcache.overall_hits::total       278936409                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14059168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14059168                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       782149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       782149                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     14841317                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14841317                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     14841317                       # number of overall misses
system.cpu.dcache.overall_misses::total      14841317                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 732366149500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 732366149500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  28820984000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28820984000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 761187133500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 761187133500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 761187133500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 761187133500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299169                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777726                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.063530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063530                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010791                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050519                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050519                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050519                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050519                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52091.713357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52091.713357                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 36848.457263                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36848.457263                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51288.381853                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51288.381853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51288.381853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51288.381853                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4904424                       # number of writebacks
system.cpu.dcache.writebacks::total           4904424                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14059168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     14059168                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       782149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       782149                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     14841317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14841317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     14841317                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14841317                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 718306981500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 718306981500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  28038835000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28038835000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 746345816500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 746345816500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 746345816500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 746345816500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.063530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063530                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010791                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.050519                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050519                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.050519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050519                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51091.713357                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51091.713357                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35848.457263                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35848.457263                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50288.381853                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50288.381853                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50288.381853                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50288.381853                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            901102                       # number of replacements
system.cpu.icache.tags.tagsinuse           254.395501                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           676416586                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            901358                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            750.441651                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      358976165500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   254.395501                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.993732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1355537246                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1355537246                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    676416586                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       676416586                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     676416586                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        676416586                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    676416586                       # number of overall hits
system.cpu.icache.overall_hits::total       676416586                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       901358                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        901358                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       901358                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         901358                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       901358                       # number of overall misses
system.cpu.icache.overall_misses::total        901358                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  11771850500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11771850500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  11771850500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11771850500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  11771850500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11771850500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317944                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317944                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001331                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001331                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001331                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001331                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001331                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001331                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13060.127607                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13060.127607                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13060.127607                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13060.127607                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13060.127607                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13060.127607                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       901102                       # number of writebacks
system.cpu.icache.writebacks::total            901102                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       901358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       901358                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       901358                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       901358                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       901358                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       901358                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  10870492500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10870492500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  10870492500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10870492500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  10870492500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10870492500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001331                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001331                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12060.127607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12060.127607                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12060.127607                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12060.127607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12060.127607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12060.127607                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6242588                       # number of replacements
system.l2.tags.tagsinuse                 16339.560697                       # Cycle average of tags in use
system.l2.tags.total_refs                    25225584                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6258972                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.030308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               10519253000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        6.169715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          5.890305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16327.500677                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997288                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3663                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 132197296                       # Number of tag accesses
system.l2.tags.data_accesses                132197296                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4904424                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4904424                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       901101                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           901101                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             573952                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                573952                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          900664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             900664                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        8009833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8009833                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                900664                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8583785                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9484449                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               900664                       # number of overall hits
system.l2.overall_hits::cpu.data              8583785                       # number of overall hits
system.l2.overall_hits::total                 9484449                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208197                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208197                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              694                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6049335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6049335                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 694                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6257532                       # number of demand (read+write) misses
system.l2.demand_misses::total                6258226                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                694                       # number of overall misses
system.l2.overall_misses::cpu.data            6257532                       # number of overall misses
system.l2.overall_misses::total               6258226                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20836120000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20836120000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     61475000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61475000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 613114976000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 613114976000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      61475000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  633951096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     634012571000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     61475000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 633951096000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    634012571000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4904424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4904424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       901101                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       901101                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         782149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            782149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       901358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         901358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     14059168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14059168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            901358                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          14841317                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15742675                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           901358                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         14841317                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15742675                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.266186                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.266186                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000770                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.430277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.430277                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000770                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.421629                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.397533                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000770                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.421629                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.397533                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 100078.867611                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100078.867611                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 88580.691643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88580.691643                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101352.458741                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101352.458741                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 88580.691643                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101310.084551                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101308.672937                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 88580.691643                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101310.084551                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101308.672937                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1099774                       # number of writebacks
system.l2.writebacks::total                   1099774                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           25                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            25                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       208197                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208197                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          694                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          694                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6049335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6049335                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6257532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6258226                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6257532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6258226                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18754150000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18754150000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     54535000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54535000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 552621626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 552621626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     54535000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 571375776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 571430311000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     54535000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 571375776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 571430311000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.266186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.266186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.430277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.430277                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.421629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.397533                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.421629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.397533                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 90078.867611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90078.867611                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 78580.691643                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78580.691643                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91352.458741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91352.458741                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 78580.691643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91310.084551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91308.672937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 78580.691643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91310.084551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91308.672937                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12499811                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6241585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6050029                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1099774                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5141811                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208197                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6050029                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18758037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18758037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18758037                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    470912000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    470912000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               470912000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6258226                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6258226    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6258226                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16908971500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34879825500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     31484582                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     15741907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1028                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1028                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1728304912500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          14960526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6004198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       901102                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15079195                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           782149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          782149                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        901358                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14059168                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2703818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     44523439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              47227257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    115357440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1263727424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1379084864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6242588                       # Total snoops (count)
system.tol2bus.snoopTraffic                  70385536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21985263                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000047                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006841                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21984234    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1029      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21985263                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21547817000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1352037000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22261975500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
