

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sat Dec 24 03:01:54 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.985 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     7559|     7559| 37.795 us | 37.795 us |  7560|  7560| dataflow |
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                        |                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                         Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0  |sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_s  |     7559|     7559| 37.795 us | 37.795 us |  7559|  7559|   none  |
        +--------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        -|       -|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        2|      -|       92|     316|    0|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        -|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        2|      0|       92|     316|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+----+-----+-----+
    |                        Instance                        |                         Module                        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+----+-----+-----+
    |sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_U0  |sum1d_switch_ap_fixed_ap_fixed_32_16_5_3_0_config12_s  |        2|      0|  92|  316|    0|
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+----+-----+-----+
    |Total                                                   |                                                       |        2|      0|  92|  316|    0|
    +--------------------------------------------------------+-------------------------------------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|tracks_0_V_V_TDATA        |  in |   32|    axis    |    tracks_0_V_V   |    pointer   |
|tracks_0_V_V_TVALID       |  in |    1|    axis    |    tracks_0_V_V   |    pointer   |
|tracks_0_V_V_TREADY       | out |    1|    axis    |    tracks_0_V_V   |    pointer   |
|layer12_out_0_V_V_TDATA   | out |   32|    axis    | layer12_out_0_V_V |    pointer   |
|layer12_out_0_V_V_TVALID  | out |    1|    axis    | layer12_out_0_V_V |    pointer   |
|layer12_out_0_V_V_TREADY  |  in |    1|    axis    | layer12_out_0_V_V |    pointer   |
|ap_clk                    |  in |    1| ap_ctrl_hs |     myproject     | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |     myproject     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     myproject     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     myproject     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     myproject     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     myproject     | return value |
+--------------------------+-----+-----+------------+-------------------+--------------+

