<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Pad To Core Delay Chain Fanout</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Source Pin / Fanout</TH>
<TH>Pad To Core Index</TH>
<TH>Setting</TH>
</TR>
</thead><tbody><TR >
<TD >R_W_IO</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- _LED_RD~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- _LED_WR~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|DATA_OE_</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~1</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector13~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~2</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~1</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~7</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|A1~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_istr:u_registers_istr|FE~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_istr:u_registers_istr|INT_F~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_istr:u_registers_istr|FF~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_istr:u_registers_istr|INT_P~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_istr:u_registers_istr|INT_F~1</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >_AS_IO</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|aCYCLEDONE_~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_term:u_registers_term|REG_DSK_</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_term:u_registers_term|CYCLE_ACTIVE~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~1</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~2</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >_DS_IO</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|DATA_OE_</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >_DSACK_IO[0]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- DSK0_IN_~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~3</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~3</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~1</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|aCYCLEDONE_~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >_DSACK_IO[1]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- DSK1_IN_</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|aCYCLEDONE_~1</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[0]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[0]~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[1]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~2</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~4</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[1]~2</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[2]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~3</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~8</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[2]~3</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[3]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~12</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[3]~4</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[4]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~1</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~16</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[4]~5</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[5]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~20</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[5]~6</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[6]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~24</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[6]~7</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[7]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~28</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~8</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[8]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[8]~2</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[9]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[9]~7</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[10]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[10]~12</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[11]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[11]~17</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[12]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[12]~22</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[13]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[13]~27</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[14]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[14]~32</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[15]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[15]~37</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[16]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[16]~1</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[17]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~4</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[17]~6</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[18]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~8</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[18]~11</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[19]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~12</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[19]~16</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[20]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~16</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[20]~21</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[21]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~20</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[21]~26</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[22]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~24</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[22]~31</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[23]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~28</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[23]~36</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[24]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[24]~4</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[25]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~1</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|A1~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[25]~9</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[26]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[26]~14</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[27]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[27]~19</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[28]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[28]~24</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[29]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[29]~29</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[30]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[30]~34</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[31]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[31]~39</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >_BGACK_IO</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|aCYCLEDONE_~1</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[0]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[0]~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[16]~1</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[8]~2</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[24]~4</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[1]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[1]~5</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[17]~6</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[9]~7</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[25]~9</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[2]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[2]~10</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[18]~11</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[10]~12</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[26]~14</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~feeder</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[3]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[3]~15</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[19]~16</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[11]~17</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[27]~19</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[4]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[4]~20</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[20]~21</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[12]~22</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[28]~24</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[5]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[5]~25</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[21]~26</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[13]~27</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[29]~29</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[6]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[6]~30</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[22]~31</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[14]~32</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[30]~34</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~feeder</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[7]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[7]~35</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[23]~36</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[15]~37</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|FIFO_ID[31]~39</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[8]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[9]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[10]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[11]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[12]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[13]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[14]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[15]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >_CS</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|DATA_OE_</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_term:u_registers_term|CYCLE_ACTIVE~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >INTA</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_istr:u_registers_istr|INT</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_istr:u_registers_istr|INT_F~1</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >_STERM</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >_BERR</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- DSK0_IN_~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~3</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- DSK1_IN_</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~3</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~1</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|aCYCLEDONE_~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >ADDR[3]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~4</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~8</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~12</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~16</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~20</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~24</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~28</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >ADDR[5]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|h_0C</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~5</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >ADDR[6]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_term:u_registers_term|CYCLE_ACTIVE~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >ADDR[2]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|h_0C</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~1</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~7</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~6</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_istr:u_registers_istr|INT_F~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >ADDR[4]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|h_0C</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~1</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~7</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~6</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- registers:u_registers|registers_istr:u_registers_istr|INT_F~0</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >_RST</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|pll</TD>
<TD >0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >SCLK</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >_BG</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- CPU_SM:u_CPU_SM|BGRANT_~0</TD>
<TD >1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >_DREQ</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
