# Beta CPU
This is a verilog implementation of the MIPS inpsired Beta CPU.

More information on the Beta CPU can be found at: 

https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-004-computation-structures-spring-2009/

http://computationstructures.org/notes/top_level/notes.html
