 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : ClkRstRipAdder4
Version: F-2011.09-SP4
Date   : Tue Mar  8 12:36:56 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  FA3/A (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.60       1.28 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.28 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.28 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.69 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.69 r
  FA3/U1/Q (OR2X1)                         0.21       1.90 r
  FA3/Cout (FullAdder_0)                   0.00       1.90 r
  COUT (out)                               0.10       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  FA3/A (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.26 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.66 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.66 f
  FA3/U1/Q (OR2X1)                         0.24       1.90 f
  FA3/Cout (FullAdder_0)                   0.00       1.90 f
  COUT (out)                               0.10       1.99 f
  data arrival time                                   1.99

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  FA3/A (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.60       1.28 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.28 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.28 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.89 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.89 f
  FA3/S (FullAdder_0)                      0.00       1.89 f
  SUM[3] (out)                             0.10       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (VIOLATED: increase signficant digits)        0.00


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  FA3/B (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.67 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.67 r
  FA3/U1/Q (OR2X1)                         0.21       1.89 r
  FA3/Cout (FullAdder_0)                   0.00       1.89 r
  COUT (out)                               0.10       1.98 r
  data arrival time                                   1.98

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (VIOLATED: increase signficant digits)        0.00


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  FA0/A (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.59       1.26 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.26 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.26 r
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.88 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.88 f
  FA0/S (FullAdder_3)                      0.00       1.88 f
  SUM[0] (out)                             0.10       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  FA1/A (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.59       1.26 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.26 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.26 r
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.88 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.88 f
  FA1/S (FullAdder_2)                      0.00       1.88 f
  SUM[1] (out)                             0.10       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  FA2/A (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.59       1.26 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.26 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.26 r
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.88 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.88 f
  FA2/S (FullAdder_1)                      0.00       1.88 f
  SUM[2] (out)                             0.10       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[0] (in)                                0.01       0.49 f
  FA0/B (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.26 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.26 r
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.88 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.88 f
  FA0/S (FullAdder_3)                      0.00       1.88 f
  SUM[0] (out)                             0.10       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[1] (in)                                0.01       0.49 f
  FA1/B (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.26 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.26 r
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.88 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.88 f
  FA1/S (FullAdder_2)                      0.00       1.88 f
  SUM[1] (out)                             0.10       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[2] (in)                                0.01       0.49 f
  FA2/B (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.26 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.26 r
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.88 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.88 f
  FA2/S (FullAdder_1)                      0.00       1.88 f
  SUM[2] (out)                             0.10       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  FA3/A (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.26 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.87 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.87 r
  FA3/S (FullAdder_0)                      0.00       1.87 r
  SUM[3] (out)                             0.10       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  FA3/B (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.23 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.23 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.63 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.63 f
  FA3/U1/Q (OR2X1)                         0.24       1.87 f
  FA3/Cout (FullAdder_0)                   0.00       1.87 f
  COUT (out)                               0.10       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  FA3/B (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.87 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.87 f
  FA3/S (FullAdder_0)                      0.00       1.87 f
  SUM[3] (out)                             0.10       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  FA0/A (FullAdder_3)                      0.00       0.49 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.49 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.24 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.24 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.24 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.87 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.87 r
  FA0/S (FullAdder_3)                      0.00       1.87 r
  SUM[0] (out)                             0.10       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  FA1/A (FullAdder_2)                      0.00       0.49 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.49 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.24 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.24 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.24 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.87 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.87 r
  FA1/S (FullAdder_2)                      0.00       1.87 r
  SUM[1] (out)                             0.10       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  FA2/A (FullAdder_1)                      0.00       0.49 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.49 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA2/HA1/U1/Q (XOR2X1)                    0.57       1.24 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.24 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.24 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.87 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.87 r
  FA2/S (FullAdder_1)                      0.00       1.87 r
  SUM[2] (out)                             0.10       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[0] (in)                                0.01       0.49 r
  FA0/B (FullAdder_3)                      0.00       0.49 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.49 r
  FA0/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA0/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.23 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.23 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.86 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.86 r
  FA0/S (FullAdder_3)                      0.00       1.86 r
  SUM[0] (out)                             0.10       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[1] (in)                                0.01       0.49 r
  FA1/B (FullAdder_2)                      0.00       0.49 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.49 r
  FA1/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.86 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.86 r
  FA1/S (FullAdder_2)                      0.00       1.86 r
  SUM[1] (out)                             0.10       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[2] (in)                                0.01       0.49 r
  FA2/B (FullAdder_1)                      0.00       0.49 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.49 r
  FA2/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.23 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.23 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.86 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.86 r
  FA2/S (FullAdder_1)                      0.00       1.86 r
  SUM[2] (out)                             0.10       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  FA3/B (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.23 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.23 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.85 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.85 r
  FA3/S (FullAdder_0)                      0.00       1.85 r
  SUM[3] (out)                             0.10       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  FA3/A (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.19 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.19 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.19 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.59 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.59 f
  FA3/U1/Q (OR2X1)                         0.24       1.83 f
  FA3/Cout (FullAdder_0)                   0.00       1.83 f
  COUT (out)                               0.10       1.92 f
  data arrival time                                   1.92

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  FA3/A (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.18 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.18 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.18 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.58 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.58 f
  FA3/U1/Q (OR2X1)                         0.24       1.82 f
  FA3/Cout (FullAdder_0)                   0.00       1.82 f
  COUT (out)                               0.10       1.92 f
  data arrival time                                   1.92

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  FA3/B (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.18 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.18 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.18 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.58 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.58 f
  FA3/U1/Q (OR2X1)                         0.24       1.82 f
  FA3/Cout (FullAdder_0)                   0.00       1.82 f
  COUT (out)                               0.10       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  FA3/B (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.17 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.17 f
  FA3/HA2/U2/Q (AND2X1)                    0.40       1.57 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.57 f
  FA3/U1/Q (OR2X1)                         0.24       1.81 f
  FA3/Cout (FullAdder_0)                   0.00       1.81 f
  COUT (out)                               0.10       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.07


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  FA3/A (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.19 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.19 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.19 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.81 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.81 r
  FA3/S (FullAdder_0)                      0.00       1.81 r
  SUM[3] (out)                             0.10       1.90 r
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[0] (in)                                0.01       0.49 f
  FA0/B (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.18 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.18 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.18 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.80 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.80 r
  FA0/S (FullAdder_3)                      0.00       1.80 r
  SUM[0] (out)                             0.10       1.90 r
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[1] (in)                                0.01       0.49 f
  FA1/B (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.50       1.18 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.18 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.18 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.80 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.80 r
  FA1/S (FullAdder_2)                      0.00       1.80 r
  SUM[1] (out)                             0.10       1.90 r
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[2] (in)                                0.01       0.49 f
  FA2/B (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.50       1.18 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.18 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.18 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.80 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.80 r
  FA2/S (FullAdder_1)                      0.00       1.80 r
  SUM[2] (out)                             0.10       1.90 r
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  FA3/A (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.60       1.28 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.28 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.28 r
  FA3/HA2/U1/Q (XOR2X1)                    0.53       1.80 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.80 f
  FA3/S (FullAdder_0)                      0.00       1.80 f
  SUM[3] (out)                             0.10       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  FA3/A (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.18 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.18 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.18 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.80 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.80 r
  FA3/S (FullAdder_0)                      0.00       1.80 r
  SUM[3] (out)                             0.10       1.90 r
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  FA0/A (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.17 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.17 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.80 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.80 r
  FA0/S (FullAdder_3)                      0.00       1.80 r
  SUM[0] (out)                             0.10       1.90 r
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  FA1/A (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.80 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.80 r
  FA1/S (FullAdder_2)                      0.00       1.80 r
  SUM[1] (out)                             0.10       1.90 r
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  FA2/A (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.17 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.17 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.80 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.80 r
  FA2/S (FullAdder_1)                      0.00       1.80 r
  SUM[2] (out)                             0.10       1.90 r
  data arrival time                                   1.90

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[0] (in)                                0.01       0.49 r
  FA0/B (FullAdder_3)                      0.00       0.49 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.49 r
  FA0/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.17 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.17 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.80 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.80 r
  FA0/S (FullAdder_3)                      0.00       1.80 r
  SUM[0] (out)                             0.10       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[1] (in)                                0.01       0.49 r
  FA1/B (FullAdder_2)                      0.00       0.49 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.49 r
  FA1/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA1/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.80 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.80 r
  FA1/S (FullAdder_2)                      0.00       1.80 r
  SUM[1] (out)                             0.10       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[2] (in)                                0.01       0.49 r
  FA2/B (FullAdder_1)                      0.00       0.49 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.49 r
  FA2/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA2/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.17 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.17 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.80 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.80 r
  FA2/S (FullAdder_1)                      0.00       1.80 r
  SUM[2] (out)                             0.10       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  FA3/B (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.18 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.18 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.18 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.80 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.80 r
  FA3/S (FullAdder_0)                      0.00       1.80 r
  SUM[3] (out)                             0.10       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  FA0/A (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.59       1.26 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.26 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.26 r
  FA0/HA2/U1/Q (XOR2X1)                    0.53       1.79 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.79 f
  FA0/S (FullAdder_3)                      0.00       1.79 f
  SUM[0] (out)                             0.10       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  FA1/A (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.59       1.26 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.26 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.26 r
  FA1/HA2/U1/Q (XOR2X1)                    0.53       1.79 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.79 f
  FA1/S (FullAdder_2)                      0.00       1.79 f
  SUM[1] (out)                             0.10       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  FA2/A (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.59       1.26 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.26 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.26 r
  FA2/HA2/U1/Q (XOR2X1)                    0.53       1.79 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.79 f
  FA2/S (FullAdder_1)                      0.00       1.79 f
  SUM[2] (out)                             0.10       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  FA0/A (FullAdder_3)                      0.00       0.49 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.49 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.17 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.17 f
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.79 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.79 r
  FA0/S (FullAdder_3)                      0.00       1.79 r
  SUM[0] (out)                             0.10       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  FA1/A (FullAdder_2)                      0.00       0.49 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.49 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA1/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 f
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.79 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.79 r
  FA1/S (FullAdder_2)                      0.00       1.79 r
  SUM[1] (out)                             0.10       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  FA2/A (FullAdder_1)                      0.00       0.49 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.49 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA2/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.17 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.17 f
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.79 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.79 r
  FA2/S (FullAdder_1)                      0.00       1.79 r
  SUM[2] (out)                             0.10       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[0] (in)                                0.01       0.49 f
  FA0/B (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.26 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.26 r
  FA0/HA2/U1/Q (XOR2X1)                    0.53       1.79 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.79 f
  FA0/S (FullAdder_3)                      0.00       1.79 f
  SUM[0] (out)                             0.10       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[1] (in)                                0.01       0.49 f
  FA1/B (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.26 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.26 r
  FA1/HA2/U1/Q (XOR2X1)                    0.53       1.79 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.79 f
  FA1/S (FullAdder_2)                      0.00       1.79 f
  SUM[1] (out)                             0.10       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[2] (in)                                0.01       0.49 f
  FA2/B (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.26 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.26 r
  FA2/HA2/U1/Q (XOR2X1)                    0.53       1.79 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.79 f
  FA2/S (FullAdder_1)                      0.00       1.79 f
  SUM[2] (out)                             0.10       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  FA3/B (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.17 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.17 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.79 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.79 r
  FA3/S (FullAdder_0)                      0.00       1.79 r
  SUM[3] (out)                             0.10       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  FA3/A (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.48       1.16 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.57 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.57 r
  FA3/U1/Q (OR2X1)                         0.21       1.79 r
  FA3/Cout (FullAdder_0)                   0.00       1.79 r
  COUT (out)                               0.10       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  FA3/B (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 r
  FA3/HA2/U1/Q (XOR2X1)                    0.53       1.78 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.78 f
  FA3/S (FullAdder_0)                      0.00       1.78 f
  SUM[3] (out)                             0.10       1.88 f
  data arrival time                                   1.88

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  FA3/A (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.60       1.28 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.28 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.28 r
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.78 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.78 r
  FA3/S (FullAdder_0)                      0.00       1.78 r
  SUM[3] (out)                             0.10       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  FA3/A (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.48       1.15 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.15 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.15 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.57 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.57 r
  FA3/U1/Q (OR2X1)                         0.21       1.78 r
  FA3/Cout (FullAdder_0)                   0.00       1.78 r
  COUT (out)                               0.10       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  FA3/A (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.26 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 f
  FA3/HA2/U1/Q (XOR2X1)                    0.52       1.78 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.78 f
  FA3/S (FullAdder_0)                      0.00       1.78 f
  SUM[3] (out)                             0.10       1.88 f
  data arrival time                                   1.88

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  FA0/A (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.59       1.26 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.26 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.26 r
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.77 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.77 r
  FA0/S (FullAdder_3)                      0.00       1.77 r
  SUM[0] (out)                             0.10       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  FA1/A (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.59       1.26 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.26 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.26 r
  FA1/HA2/U1/Q (XOR2X1)                    0.51       1.77 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.77 r
  FA1/S (FullAdder_2)                      0.00       1.77 r
  SUM[1] (out)                             0.10       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  FA2/A (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.59       1.26 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.26 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.26 r
  FA2/HA2/U1/Q (XOR2X1)                    0.51       1.77 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.77 r
  FA2/S (FullAdder_1)                      0.00       1.77 r
  SUM[2] (out)                             0.10       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  FA0/A (FullAdder_3)                      0.00       0.49 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.49 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.24 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.24 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.24 f
  FA0/HA2/U1/Q (XOR2X1)                    0.53       1.77 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.77 f
  FA0/S (FullAdder_3)                      0.00       1.77 f
  SUM[0] (out)                             0.10       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  FA1/A (FullAdder_2)                      0.00       0.49 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.49 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.24 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.24 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.24 f
  FA1/HA2/U1/Q (XOR2X1)                    0.53       1.77 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.77 f
  FA1/S (FullAdder_2)                      0.00       1.77 f
  SUM[1] (out)                             0.10       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  FA2/A (FullAdder_1)                      0.00       0.49 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.49 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA2/HA1/U1/Q (XOR2X1)                    0.57       1.24 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.24 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.24 f
  FA2/HA2/U1/Q (XOR2X1)                    0.53       1.77 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.77 f
  FA2/S (FullAdder_1)                      0.00       1.77 f
  SUM[2] (out)                             0.10       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[0] (in)                                0.01       0.49 f
  FA0/B (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.26 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.26 r
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.77 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.77 r
  FA0/S (FullAdder_3)                      0.00       1.77 r
  SUM[0] (out)                             0.10       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[1] (in)                                0.01       0.49 f
  FA1/B (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.26 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.26 r
  FA1/HA2/U1/Q (XOR2X1)                    0.51       1.77 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.77 r
  FA1/S (FullAdder_2)                      0.00       1.77 r
  SUM[1] (out)                             0.10       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[2] (in)                                0.01       0.49 f
  FA2/B (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.26 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.26 r
  FA2/HA2/U1/Q (XOR2X1)                    0.51       1.77 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.77 r
  FA2/S (FullAdder_1)                      0.00       1.77 r
  SUM[2] (out)                             0.10       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  FA3/A (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.48       1.16 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.77 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.77 f
  FA3/S (FullAdder_0)                      0.00       1.77 f
  SUM[3] (out)                             0.10       1.87 f
  data arrival time                                   1.87

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  FA3/B (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.14 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.55 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.55 r
  FA3/U1/Q (OR2X1)                         0.21       1.76 r
  FA3/Cout (FullAdder_0)                   0.00       1.76 r
  COUT (out)                               0.10       1.86 r
  data arrival time                                   1.86

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  FA3/A (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.48       1.15 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.15 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.15 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.76 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.76 f
  FA3/S (FullAdder_0)                      0.00       1.76 f
  SUM[3] (out)                             0.10       1.86 f
  data arrival time                                   1.86

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  FA3/B (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.26 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 r
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.76 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.76 r
  FA3/S (FullAdder_0)                      0.00       1.76 r
  SUM[3] (out)                             0.10       1.86 r
  data arrival time                                   1.86

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  FA0/A (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.76 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.76 f
  FA0/S (FullAdder_3)                      0.00       1.76 f
  SUM[0] (out)                             0.10       1.86 f
  data arrival time                                   1.86

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  FA1/A (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.47       1.15 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 r
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.76 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.76 f
  FA1/S (FullAdder_2)                      0.00       1.76 f
  SUM[1] (out)                             0.10       1.86 f
  data arrival time                                   1.86

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  FA2/A (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.47       1.15 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 r
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.76 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.76 f
  FA2/S (FullAdder_1)                      0.00       1.76 f
  SUM[2] (out)                             0.10       1.86 f
  data arrival time                                   1.86

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[0] (in)                                0.01       0.49 r
  FA0/B (FullAdder_3)                      0.00       0.49 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.49 r
  FA0/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA0/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.23 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.23 f
  FA0/HA2/U1/Q (XOR2X1)                    0.53       1.76 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.76 f
  FA0/S (FullAdder_3)                      0.00       1.76 f
  SUM[0] (out)                             0.10       1.86 f
  data arrival time                                   1.86

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[1] (in)                                0.01       0.49 r
  FA1/B (FullAdder_2)                      0.00       0.49 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.49 r
  FA1/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 f
  FA1/HA2/U1/Q (XOR2X1)                    0.53       1.76 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.76 f
  FA1/S (FullAdder_2)                      0.00       1.76 f
  SUM[1] (out)                             0.10       1.86 f
  data arrival time                                   1.86

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[2] (in)                                0.01       0.49 r
  FA2/B (FullAdder_1)                      0.00       0.49 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.49 r
  FA2/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.23 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.23 f
  FA2/HA2/U1/Q (XOR2X1)                    0.53       1.76 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.76 f
  FA2/S (FullAdder_1)                      0.00       1.76 f
  SUM[2] (out)                             0.10       1.86 f
  data arrival time                                   1.86

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  FA3/B (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.13 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.13 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.13 r
  FA3/HA2/U2/Q (AND2X1)                    0.41       1.55 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.55 r
  FA3/U1/Q (OR2X1)                         0.21       1.76 r
  FA3/Cout (FullAdder_0)                   0.00       1.76 r
  COUT (out)                               0.10       1.86 r
  data arrival time                                   1.86

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.86
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  FA0/A (FullAdder_3)                      0.00       0.49 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.49 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA0/HA1/U1/Q (XOR2X1)                    0.47       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.76 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.76 f
  FA0/S (FullAdder_3)                      0.00       1.76 f
  SUM[0] (out)                             0.10       1.85 f
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  FA1/A (FullAdder_2)                      0.00       0.49 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.49 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA1/HA1/U1/Q (XOR2X1)                    0.47       1.14 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 r
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.76 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.76 f
  FA1/S (FullAdder_2)                      0.00       1.76 f
  SUM[1] (out)                             0.10       1.85 f
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  FA2/A (FullAdder_1)                      0.00       0.49 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.49 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA2/HA1/U1/Q (XOR2X1)                    0.47       1.14 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 r
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.76 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.76 f
  FA2/S (FullAdder_1)                      0.00       1.76 f
  SUM[2] (out)                             0.10       1.85 f
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  FA3/A (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.58       1.26 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.26 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.26 f
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.76 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.76 r
  FA3/S (FullAdder_0)                      0.00       1.76 r
  SUM[3] (out)                             0.10       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  FA3/B (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.23 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.23 f
  FA3/HA2/U1/Q (XOR2X1)                    0.52       1.76 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.76 f
  FA3/S (FullAdder_0)                      0.00       1.76 f
  SUM[3] (out)                             0.10       1.85 f
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[0] (in)                                0.01       0.49 f
  FA0/B (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.46       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.76 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.76 f
  FA0/S (FullAdder_3)                      0.00       1.76 f
  SUM[0] (out)                             0.10       1.85 f
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[1] (in)                                0.01       0.49 f
  FA1/B (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.46       1.14 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 r
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.76 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.76 f
  FA1/S (FullAdder_2)                      0.00       1.76 f
  SUM[1] (out)                             0.10       1.85 f
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[2] (in)                                0.01       0.49 f
  FA2/B (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.46       1.14 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 r
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.76 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.76 f
  FA2/S (FullAdder_1)                      0.00       1.76 f
  SUM[2] (out)                             0.10       1.85 f
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[0] (in)                                0.01       0.49 r
  FA0/B (FullAdder_3)                      0.00       0.49 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.49 r
  FA0/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA0/HA1/U1/Q (XOR2X1)                    0.46       1.14 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.14 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.14 r
  FA0/HA2/U1/Q (XOR2X1)                    0.62       1.75 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.75 f
  FA0/S (FullAdder_3)                      0.00       1.75 f
  SUM[0] (out)                             0.10       1.85 f
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[1] (in)                                0.01       0.49 r
  FA1/B (FullAdder_2)                      0.00       0.49 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.49 r
  FA1/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA1/HA1/U1/Q (XOR2X1)                    0.46       1.14 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.14 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.14 r
  FA1/HA2/U1/Q (XOR2X1)                    0.62       1.75 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.75 f
  FA1/S (FullAdder_2)                      0.00       1.75 f
  SUM[1] (out)                             0.10       1.85 f
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[2] (in)                                0.01       0.49 r
  FA2/B (FullAdder_1)                      0.00       0.49 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.49 r
  FA2/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA2/HA1/U1/Q (XOR2X1)                    0.46       1.14 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.14 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.14 r
  FA2/HA2/U1/Q (XOR2X1)                    0.62       1.75 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.75 f
  FA2/S (FullAdder_1)                      0.00       1.75 f
  SUM[2] (out)                             0.10       1.85 f
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[0] (in)                                0.01       0.49 r
  FA0/A (FullAdder_3)                      0.00       0.49 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.49 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.24 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.24 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.24 f
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.75 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.75 r
  FA0/S (FullAdder_3)                      0.00       1.75 r
  SUM[0] (out)                             0.10       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[1] (in)                                0.01       0.49 r
  FA1/A (FullAdder_2)                      0.00       0.49 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.49 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.24 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.24 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.24 f
  FA1/HA2/U1/Q (XOR2X1)                    0.51       1.75 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.75 r
  FA1/S (FullAdder_2)                      0.00       1.75 r
  SUM[1] (out)                             0.10       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[2] (in)                                0.01       0.49 r
  FA2/A (FullAdder_1)                      0.00       0.49 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.49 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA2/HA1/U1/Q (XOR2X1)                    0.57       1.24 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.24 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.24 f
  FA2/HA2/U1/Q (XOR2X1)                    0.51       1.75 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.75 r
  FA2/S (FullAdder_1)                      0.00       1.75 r
  SUM[2] (out)                             0.10       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[3] (in)                                0.01       0.49 f
  FA3/B (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U3/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.14 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.75 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.75 f
  FA3/S (FullAdder_0)                      0.00       1.75 f
  SUM[3] (out)                             0.10       1.85 f
  data arrival time                                   1.85

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  FA3/B (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.46       1.13 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.13 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.13 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.74 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.74 f
  FA3/S (FullAdder_0)                      0.00       1.74 f
  SUM[3] (out)                             0.10       1.84 f
  data arrival time                                   1.84

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[0] (in)                                0.01       0.49 r
  FA0/B (FullAdder_3)                      0.00       0.49 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.49 r
  FA0/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA0/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.23 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.23 f
  FA0/HA2/U1/Q (XOR2X1)                    0.51       1.74 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.74 r
  FA0/S (FullAdder_3)                      0.00       1.74 r
  SUM[0] (out)                             0.10       1.84 r
  data arrival time                                   1.84

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[1] (in)                                0.01       0.49 r
  FA1/B (FullAdder_2)                      0.00       0.49 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.49 r
  FA1/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA1/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.23 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.23 f
  FA1/HA2/U1/Q (XOR2X1)                    0.51       1.74 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.74 r
  FA1/S (FullAdder_2)                      0.00       1.74 r
  SUM[1] (out)                             0.10       1.84 r
  data arrival time                                   1.84

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[2] (in)                                0.01       0.49 r
  FA2/B (FullAdder_1)                      0.00       0.49 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.49 r
  FA2/HA1/U5/Z (NBUFFX2)                   0.18       0.67 r
  FA2/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.23 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.23 f
  FA2/HA2/U1/Q (XOR2X1)                    0.51       1.74 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.74 r
  FA2/S (FullAdder_1)                      0.00       1.74 r
  SUM[2] (out)                             0.10       1.84 r
  data arrival time                                   1.84

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  B[3] (in)                                0.01       0.49 r
  FA3/B (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U3/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.23 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.23 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.23 f
  FA3/HA2/U1/Q (XOR2X1)                    0.50       1.73 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.73 r
  FA3/S (FullAdder_0)                      0.00       1.73 r
  SUM[3] (out)                             0.10       1.83 r
  data arrival time                                   1.83

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[3] (in)                                0.01       0.49 f
  FA3/A (FullAdder_0)                      0.00       0.49 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 f
  FA3/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.19 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.19 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.19 f
  FA3/HA2/U1/Q (XOR2X1)                    0.52       1.71 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.71 f
  FA3/S (FullAdder_0)                      0.00       1.71 f
  SUM[3] (out)                             0.10       1.81 f
  data arrival time                                   1.81

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.81
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[0] (in)                                0.01       0.49 f
  FA0/B (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.18 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.18 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.18 f
  FA0/HA2/U1/Q (XOR2X1)                    0.53       1.71 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.71 f
  FA0/S (FullAdder_3)                      0.00       1.71 f
  SUM[0] (out)                             0.10       1.80 f
  data arrival time                                   1.80

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[1] (in)                                0.01       0.49 f
  FA1/B (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.50       1.18 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.18 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.18 f
  FA1/HA2/U1/Q (XOR2X1)                    0.53       1.71 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.71 f
  FA1/S (FullAdder_2)                      0.00       1.71 f
  SUM[1] (out)                             0.10       1.80 f
  data arrival time                                   1.80

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  B[2] (in)                                0.01       0.49 f
  FA2/B (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U5/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.50       1.18 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.18 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.18 f
  FA2/HA2/U1/Q (XOR2X1)                    0.53       1.71 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.71 f
  FA2/S (FullAdder_1)                      0.00       1.71 f
  SUM[2] (out)                             0.10       1.80 f
  data arrival time                                   1.80

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 r
  A[3] (in)                                0.01       0.49 r
  FA3/A (FullAdder_0)                      0.00       0.49 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.49 r
  FA3/HA1/U4/Z (NBUFFX2)                   0.18       0.67 r
  FA3/HA1/U1/Q (XOR2X1)                    0.51       1.18 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.18 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.18 f
  FA3/HA2/U1/Q (XOR2X1)                    0.52       1.70 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.70 f
  FA3/S (FullAdder_0)                      0.00       1.70 f
  SUM[3] (out)                             0.10       1.80 f
  data arrival time                                   1.80

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[0] (in)                                0.01       0.49 f
  FA0/A (FullAdder_3)                      0.00       0.49 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.49 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA0/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.17 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.17 f
  FA0/HA2/U1/Q (XOR2X1)                    0.53       1.70 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.70 f
  FA0/S (FullAdder_3)                      0.00       1.70 f
  SUM[0] (out)                             0.10       1.80 f
  data arrival time                                   1.80

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[1] (in)                                0.01       0.49 f
  FA1/A (FullAdder_2)                      0.00       0.49 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.49 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA1/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.17 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.17 f
  FA1/HA2/U1/Q (XOR2X1)                    0.53       1.70 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.70 f
  FA1/S (FullAdder_2)                      0.00       1.70 f
  SUM[1] (out)                             0.10       1.80 f
  data arrival time                                   1.80

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.10       0.48 f
  A[2] (in)                                0.01       0.49 f
  FA2/A (FullAdder_1)                      0.00       0.49 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.49 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.68 f
  FA2/HA1/U1/Q (XOR2X1)                    0.50       1.17 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.17 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.17 f
  FA2/HA2/U1/Q (XOR2X1)                    0.53       1.70 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.70 f
  FA2/S (FullAdder_1)                      0.00       1.70 f
  SUM[2] (out)                             0.10       1.80 f
  data arrival time                                   1.80

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.38       2.38
  clock uncertainty                       -0.30       2.08
  output external delay                   -0.10       1.98
  data required time                                  1.98
  -----------------------------------------------------------
  data required time                                  1.98
  data arrival time                                  -1.80
  -----------------------------------------------------------
  slack (MET)                                         0.18


1
