/*
 * stm32f407xx.h
 *
 *  Created on: Sep 18, 2025
 *      Author: LENOVO
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

/*Base Addresses of Flash and SRAM memories*/
#define FLASH_BASEADDR 			0x08000000U
#define SRAM1_BASEADDR 			0x20000000U
#define SRAM    				SRAM1_BASEADDR
#define ROM						0x1FFF0000U
#define SRAM2_BASEADDR          ((SRAM1_BASEADDR) +((112) * (1024)))
#define OTP_AREA_BASEADDR		0x1FFF7800

/*Base Addresses of AHBx and APBx Peripherals*/

#define PERIPH_BASEADDR 		0x40000000U
#define APB1PERIPH_BASEADDR		PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR		0x40010000U
#define AHB1PERIPH_BASEADDR		0x40020000U
#define AHB2PERIPH_BASEADDR		0x50000000U

#endif /* INC_STM32F407XX_H_ */
