0.6
2017.4
Dec 15 2017
21:07:18
F:/Github/Computer_Organization/src/project_9/divider/divider.sim/sim_1/synth/func/xsim/sim_divux16_func_synth.v,1555989719,verilog,,F:/Github/Computer_Organization/src/project_9/divider/divider.srcs/sim_1/new/sim_divux16.v,,divu;divux16;divux16_clk_wiz_0_1;divux16_clk_wiz_0_1_clk_wiz;divux16_divu_0_0;divux16_wrapper;glbl,,,../../../../../divider.srcs/sources_1/bd/divux16/ipshared/4868,,,,,
F:/Github/Computer_Organization/src/project_9/divider/divider.srcs/sim_1/new/sim_divux16.v,1555987404,verilog,,,,sim_divux16,,,../../../../../divider.srcs/sources_1/bd/divux16/ipshared/4868,,,,,
