
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Sep 25 09:42:36 2023
| Design       : eth_ddr3_lcd
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
*****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                                                                                                                                                                                                                           Clock   Non-clock                                                                                                                                                 
 Clock                                                                                                                                                                                 Period       Waveform            Type                                                                                                                               Loads       Loads  Sources                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 eth_rxc                                                                                                                                                                               8.0000       {0.0000 4.0000}     Declared                                                                                                                               0           2  {eth_rxc}                                                                                                                                      
   eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred                                                                                            8.0000       {2.6000 6.6000}     Generated (eth_rxc)                                                                                                                    1           0  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT1}                                                               
   eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred                                                                                            8.0000       {4.0000 8.0000}     Generated (eth_rxc)                                                                                                                 1571           0  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0}                                                               
 sys_clk                                                                                                                                                                               20.0000      {0.0000 10.0000}    Declared                                                                                                                               0           1  {sys_clk}                                                                                                                                      
   sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred                                                                                                                                       20.0000      {0.0000 10.0000}    Generated (sys_clk)                                                                                                                   66           3  {u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0}                                                                                                          
     sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred                                                              10.0000      {0.0000 5.0000}     Generated (sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred)                                                                              1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1}                                                                         
     sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred                                                              2.5000       {0.0000 1.2500}     Generated (sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred)                                                                             21           2  {u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0 u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL} 
       sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred  10.0000      {0.0000 5.0000}     Generated (sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred)    3418           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                                                      
=============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz    192.6782 MHz        20.0000         5.1900         14.810
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                           125.0000 MHz    146.0280 MHz         8.0000         6.8480          1.152
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                           400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                           100.0000 MHz    139.2370 MHz        10.0000         7.1820          2.818
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    14.810       0.000              0            182
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     1.590       0.000              0             40
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     4.374       0.000              0              2
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.152       0.000              0           4854
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -2.682     -25.954             11             11
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.698       0.000              0             48
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     2.818       0.000              0          12635
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    -6.082     -64.654             11             11
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.340       0.000              0            182
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     4.138       0.000              0             40
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.323       0.000              0              2
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.259       0.000              0           4854
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.549       0.000              0             11
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.444       0.000              0             48
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.144       0.000              0          12635
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     3.232       0.000              0             11
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     9.419       0.000              0             62
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     5.315       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -8.906     -41.148              5              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -2.834     -11.328              5              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     6.328       0.000              0           1780
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     1.937       0.000              0           1452
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.641       0.000              0             62
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.582       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     4.554       0.000              0              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.913       0.000              0              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.674       0.000              0           1780
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    -3.026     -24.208              8           1452
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.483       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred       9.380       0.000              0             66
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     4.580       0.000              0              1
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0           1571
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     3.100       0.000              0           3418
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    16.267       0.000              0            182
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     4.741       0.000              0             40
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     5.945       0.000              0              2
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.148       0.000              0           4854
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -0.390      -2.046             11             11
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.836       0.000              0             48
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     4.985       0.000              0          12635
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    -3.840     -41.222             11             11
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.268       0.000              0            182
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     2.554       0.000              0             40
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.653       0.000              0              2
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.252       0.000              0           4854
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.705       0.000              0             11
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.380       0.000              0             48
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.115       0.000              0          12635
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     2.801       0.000              0             11
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    12.588       0.000              0             62
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     6.485       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -5.809     -26.734              5              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -0.742      -1.728              5              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     7.462       0.000              0           1780
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     4.049       0.000              0           1452
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.513       0.000              0             62
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.476       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     3.013       0.000              0              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.624       0.000              0              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.516       0.000              0           1780
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    -1.463     -11.704              8           1452
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.787       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred       9.504       0.000              0             66
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     4.664       0.000              0              1
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.787       0.000              0           1571
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.568       0.000              0             21
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     3.480       0.000              0           3418
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.541
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.028       4.400         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_57/Q2                    tco                   0.290       4.690 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.577       5.267         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_57/Y0                    td                    0.285       5.552 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.419       5.971         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48217
 CLMA_174_41/Y1                    td                    0.316       6.287 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.547       6.834         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48220
 CLMA_174_52/Y0                    td                    0.210       7.044 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.421       7.465         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_60/Y2                    td                    0.341       7.806 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=11)       0.440       8.246         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_174_40/CECO                  td                    0.170       8.416 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.416         ntR971           
 CLMA_174_44/CECO                  td                    0.170       8.586 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.586         ntR970           
 CLMA_174_48/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.586         Logic Levels: 6  
                                                                                   Logic: 1.782ns(42.570%), Route: 2.404ns(57.430%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694      23.541         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      24.293                          
 clock uncertainty                                      -0.150      24.143                          

 Setup time                                             -0.747      23.396                          

 Data required time                                                 23.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.396                          
 Data arrival time                                                   8.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.541
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.028       4.400         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_57/Q2                    tco                   0.290       4.690 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.577       5.267         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_57/Y0                    td                    0.285       5.552 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.419       5.971         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48217
 CLMA_174_41/Y1                    td                    0.316       6.287 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.547       6.834         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48220
 CLMA_174_52/Y0                    td                    0.210       7.044 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.421       7.465         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_60/Y2                    td                    0.341       7.806 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=11)       0.440       8.246         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_174_40/CECO                  td                    0.170       8.416 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.416         ntR971           
 CLMA_174_44/CECO                  td                    0.170       8.586 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.586         ntR970           
 CLMA_174_48/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.586         Logic Levels: 6  
                                                                                   Logic: 1.782ns(42.570%), Route: 2.404ns(57.430%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694      23.541         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      24.293                          
 clock uncertainty                                      -0.150      24.143                          

 Setup time                                             -0.747      23.396                          

 Data required time                                                 23.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.396                          
 Data arrival time                                                   8.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.107  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.541
  Launch Clock Delay      :  4.400
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.028       4.400         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_57/Q2                    tco                   0.290       4.690 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.577       5.267         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_57/Y0                    td                    0.285       5.552 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.419       5.971         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48217
 CLMA_174_41/Y1                    td                    0.316       6.287 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.547       6.834         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48220
 CLMA_174_52/Y0                    td                    0.210       7.044 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.421       7.465         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_60/Y2                    td                    0.341       7.806 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=11)       0.440       8.246         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_174_40/CECO                  td                    0.170       8.416 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.416         ntR971           
 CLMA_174_44/CECO                  td                    0.170       8.586 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.586         ntR970           
 CLMA_174_48/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.586         Logic Levels: 6  
                                                                                   Logic: 1.782ns(42.570%), Route: 2.404ns(57.430%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694      23.541         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      24.293                          
 clock uncertainty                                      -0.150      24.143                          

 Setup time                                             -0.747      23.396                          

 Data required time                                                 23.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.396                          
 Data arrival time                                                   8.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.414
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695       3.542         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q1                    tco                   0.229       3.771 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.217       3.988         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [0]
 CLMS_162_73/M0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/D

 Data arrival time                                                   3.988         Logic Levels: 0  
                                                                                   Logic: 0.229ns(51.345%), Route: 0.217ns(48.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.042       4.414         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK
 clock pessimism                                        -0.752       3.662                          
 clock uncertainty                                       0.000       3.662                          

 Hold time                                              -0.014       3.648                          

 Data required time                                                  3.648                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.648                          
 Data arrival time                                                   3.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  3.539
  Clock Pessimism Removal :  -0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.692       3.539         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_68/Q2                    tco                   0.224       3.763 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       3.849         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [3]
 CLMA_178_68/A4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.849         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.030       4.402         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.863       3.539                          
 clock uncertainty                                       0.000       3.539                          

 Hold time                                              -0.035       3.504                          

 Data required time                                                  3.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.504                          
 Data arrival time                                                   3.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.398
  Launch Clock Delay      :  3.535
  Clock Pessimism Removal :  -0.862

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.688       3.535         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_69/Q3                    tco                   0.221       3.756 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.086       3.842         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_174_69/B0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.842         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.026       4.398         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.862       3.536                          
 clock uncertainty                                       0.000       3.536                          

 Hold time                                              -0.080       3.456                          

 Data required time                                                  3.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.456                          
 Data arrival time                                                   3.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.519  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.116      18.586         ntclkbufg_0      
 CLMA_186_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_186_124/Q0                   tco                   0.287      18.873 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.254      20.127         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_174_68/Y2                    td                    0.322      20.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.445      20.894         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_166_73/Y0                    td                    0.210      21.104 r       _N6863_inv/gateop_perm/Z
                                   net (fanout=8)        0.463      21.567         _N6863           
                                   td                    0.477      22.044 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.044         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4917
 CLMA_166_60/COUT                  td                    0.058      22.102 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.102         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4919
                                   td                    0.058      22.160 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.160         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4921
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  22.160         Logic Levels: 3  
                                                                                   Logic: 1.412ns(39.508%), Route: 2.162ns(60.492%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.542         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.525      24.067                          
 clock uncertainty                                      -0.150      23.917                          

 Setup time                                             -0.167      23.750                          

 Data required time                                                 23.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.750                          
 Data arrival time                                                  22.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.590                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.519  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.116      18.586         ntclkbufg_0      
 CLMA_186_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_186_124/Q0                   tco                   0.287      18.873 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.254      20.127         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_174_68/Y2                    td                    0.322      20.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.445      20.894         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_166_73/Y0                    td                    0.210      21.104 r       _N6863_inv/gateop_perm/Z
                                   net (fanout=8)        0.463      21.567         _N6863           
                                   td                    0.477      22.044 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.044         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4917
 CLMA_166_60/COUT                  td                    0.058      22.102 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.102         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4919
 CLMA_166_68/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  22.102         Logic Levels: 3  
                                                                                   Logic: 1.354ns(38.510%), Route: 2.162ns(61.490%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.542         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.525      24.067                          
 clock uncertainty                                      -0.150      23.917                          

 Setup time                                             -0.170      23.747                          

 Data required time                                                 23.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.747                          
 Data arrival time                                                  22.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.645                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.531
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.116      18.586         ntclkbufg_0      
 CLMA_186_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_186_124/Q0                   tco                   0.287      18.873 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.254      20.127         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_174_68/Y2                    td                    0.322      20.449 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.445      20.894         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_166_73/Y0                    td                    0.210      21.104 r       _N6863_inv/gateop_perm/Z
                                   net (fanout=8)        0.463      21.567         _N6863           
                                   td                    0.477      22.044 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.044         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4917
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  22.044         Logic Levels: 2  
                                                                                   Logic: 1.296ns(37.478%), Route: 2.162ns(62.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.684      23.531         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.525      24.056                          
 clock uncertainty                                      -0.150      23.906                          

 Setup time                                             -0.150      23.756                          

 Data required time                                                 23.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.756                          
 Data arrival time                                                  22.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.198  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  7.075
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.758      27.075         ntclkbufg_0      
 CLMA_230_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_230_85/Q0                    tco                   0.226      27.301 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.818      28.119         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [0]
 CLMS_178_69/B4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.119         Logic Levels: 0  
                                                                                   Logic: 0.226ns(21.648%), Route: 0.818ns(78.352%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      22.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.030      24.402         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525      23.877                          
 clock uncertainty                                       0.150      24.027                          

 Hold time                                              -0.046      23.981                          

 Data required time                                                 23.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.981                          
 Data arrival time                                                  28.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  7.045
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.728      27.045         ntclkbufg_0      
 CLMA_234_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_234_60/Q3                    tco                   0.226      27.271 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.815      28.086         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMS_178_69/B1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  28.086         Logic Levels: 0  
                                                                                   Logic: 0.226ns(21.710%), Route: 0.815ns(78.290%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      22.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.030      24.402         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525      23.877                          
 clock uncertainty                                       0.150      24.027                          

 Hold time                                              -0.102      23.925                          

 Data required time                                                 23.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.925                          
 Data arrival time                                                  28.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.161                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.398
  Launch Clock Delay      :  7.087
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.770      27.087         ntclkbufg_0      
 CLMS_198_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_198_133/Q0                   tco                   0.226      27.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.911      28.224         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_174_69/D4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  28.224         Logic Levels: 0  
                                                                                   Logic: 0.226ns(19.877%), Route: 0.911ns(80.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      22.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.026      24.398         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525      23.873                          
 clock uncertainty                                       0.150      24.023                          

 Hold time                                              -0.046      23.977                          

 Data required time                                                 23.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.977                          
 Data arrival time                                                  28.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.998
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.026       4.398         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_69/Q3                    tco                   0.286       4.684 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        7.095      11.779         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_118_68/D1                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  11.779         Logic Levels: 0  
                                                                                   Logic: 0.286ns(3.875%), Route: 7.095ns(96.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.096      13.816 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      14.262         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      14.262 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.736      15.998         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      16.523                          
 clock uncertainty                                      -0.150      16.373                          

 Setup time                                             -0.220      16.153                          

 Data required time                                                 16.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.153                          
 Data arrival time                                                  11.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.998
  Launch Clock Delay      :  4.405
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.033       4.405         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q2                    tco                   0.289       4.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        4.080       8.774         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_118_68/D3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   8.774         Logic Levels: 0  
                                                                                   Logic: 0.289ns(6.615%), Route: 4.080ns(93.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.096      13.816 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      14.262         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      14.262 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.736      15.998         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      16.523                          
 clock uncertainty                                      -0.150      16.373                          

 Setup time                                             -0.372      16.001                          

 Data required time                                                 16.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.001                          
 Data arrival time                                                   8.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.320
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695       3.542         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q2                    tco                   0.228       3.770 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        3.270       7.040         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_118_68/D3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.040         Logic Levels: 0  
                                                                                   Logic: 0.228ns(6.518%), Route: 3.270ns(93.482%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.101       4.703 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       5.246         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       5.246 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.074       7.320         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       6.795                          
 clock uncertainty                                       0.150       6.945                          

 Hold time                                              -0.228       6.717                          

 Data required time                                                  6.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.717                          
 Data arrival time                                                   7.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.260  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.320
  Launch Clock Delay      :  3.535
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.688       3.535         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_69/Q3                    tco                   0.226       3.761 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        5.675       9.436         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_118_68/D1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   9.436         Logic Levels: 0  
                                                                                   Logic: 0.226ns(3.830%), Route: 5.675ns(96.170%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.101       4.703 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       5.246         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       5.246 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.074       7.320         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       6.795                          
 clock uncertainty                                       0.150       6.945                          

 Hold time                                              -0.100       6.845                          

 Data required time                                                  6.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.845                          
 Data arrival time                                                   9.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CE
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  5.656
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235       6.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       6.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.123       9.656         ntclkbufg_1      
 CLMA_122_100/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/CLK

 CLMA_122_100/Q2                   tco                   0.290       9.946 r       u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/Q
                                   net (fanout=7)        0.411      10.357         u_eth_top/u_icmp/u_icmp_tx/total_num [1]
 CLMA_118_101/Y3                   td                    0.459      10.816 r       u_eth_top/u_icmp/u_icmp_tx/N3_mux3/gateop_perm/Z
                                   net (fanout=1)        0.705      11.521         u_eth_top/u_icmp/u_icmp_tx/_N4241
 CLMA_118_101/Y0                   td                    0.478      11.999 r       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.600      12.599         u_eth_top/u_icmp/u_icmp_tx/N3
 CLMA_118_112/Y2                   td                    0.210      12.809 r       u_eth_top/u_icmp/u_icmp_tx/N5_0[15]/gateop_perm/Z
                                   net (fanout=1)        0.442      13.251         u_eth_top/u_icmp/u_icmp_tx/N348 [15]
 CLMA_118_104/Y3                   td                    0.607      13.858 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.408      14.266         _N13             
 CLMA_118_109/Y2                   td                    0.210      14.476 r       u_eth_top/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=3)        0.476      14.952         u_eth_top/u_icmp/u_icmp_tx/N1094
 CLMA_118_84/CECO                  td                    0.184      15.136 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.136         ntR1107          
 CLMA_118_88/CECO                  td                    0.184      15.320 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.320         ntR1106          
 CLMA_118_92/CECO                  td                    0.184      15.504 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.504         ntR1105          
 CLMA_118_96/CECI                                                          r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CE

 Data arrival time                                                  15.504         Logic Levels: 8  
                                                                                   Logic: 2.806ns(47.982%), Route: 3.042ns(52.018%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013      14.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.775      16.864         ntclkbufg_1      
 CLMA_118_96/CLK                                                           r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CLK
 clock pessimism                                         0.671      17.535                          
 clock uncertainty                                      -0.150      17.385                          

 Setup time                                             -0.729      16.656                          

 Data required time                                                 16.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.656                          
 Data arrival time                                                  15.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CE
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.121  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  5.656
  Clock Pessimism Removal :  0.671

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235       6.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       6.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.123       9.656         ntclkbufg_1      
 CLMA_122_100/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/CLK

 CLMA_122_100/Q2                   tco                   0.290       9.946 r       u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/Q
                                   net (fanout=7)        0.411      10.357         u_eth_top/u_icmp/u_icmp_tx/total_num [1]
 CLMA_118_101/Y3                   td                    0.459      10.816 r       u_eth_top/u_icmp/u_icmp_tx/N3_mux3/gateop_perm/Z
                                   net (fanout=1)        0.705      11.521         u_eth_top/u_icmp/u_icmp_tx/_N4241
 CLMA_118_101/Y0                   td                    0.478      11.999 r       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.600      12.599         u_eth_top/u_icmp/u_icmp_tx/N3
 CLMA_118_112/Y2                   td                    0.210      12.809 r       u_eth_top/u_icmp/u_icmp_tx/N5_0[15]/gateop_perm/Z
                                   net (fanout=1)        0.442      13.251         u_eth_top/u_icmp/u_icmp_tx/N348 [15]
 CLMA_118_104/Y3                   td                    0.607      13.858 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.408      14.266         _N13             
 CLMA_118_109/Y2                   td                    0.210      14.476 r       u_eth_top/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=3)        0.476      14.952         u_eth_top/u_icmp/u_icmp_tx/N1094
 CLMA_118_84/CECO                  td                    0.184      15.136 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.136         ntR1107          
 CLMA_118_88/CECO                  td                    0.184      15.320 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.320         ntR1106          
 CLMA_118_92/CECO                  td                    0.184      15.504 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.504         ntR1105          
 CLMA_118_96/CECI                                                          r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CE

 Data arrival time                                                  15.504         Logic Levels: 8  
                                                                                   Logic: 2.806ns(47.982%), Route: 3.042ns(52.018%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013      14.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.775      16.864         ntclkbufg_1      
 CLMA_118_96/CLK                                                           r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.671      17.535                          
 clock uncertainty                                      -0.150      17.385                          

 Setup time                                             -0.729      16.656                          

 Data required time                                                 16.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.656                          
 Data arrival time                                                  15.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_rx/data_byte_num[5]/opit_0_A2Q21/CLK
Endpoint    : u_eth_top/u_udp/u_udp_rx/skip_en/opit_0_MUX4TO1Q/I0
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.818
  Launch Clock Delay      :  5.619
  Clock Pessimism Removal :  0.444

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235       6.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       6.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.086       9.619         ntclkbufg_1      
 CLMA_118_168/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/data_byte_num[5]/opit_0_A2Q21/CLK

 CLMA_118_168/Q0                   tco                   0.289       9.908 r       u_eth_top/u_udp/u_udp_rx/data_byte_num[5]/opit_0_A2Q21/Q0
                                   net (fanout=3)        0.550      10.458         u_eth_top/u_udp/u_udp_rx/data_byte_num [4]
 CLMA_118_169/COUT                 td                    0.348      10.806 r       u_eth_top/u_udp/u_udp_rx/N237_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.806         u_eth_top/u_udp/u_udp_rx/N237_1.co [4]
                                   td                    0.058      10.864 r       u_eth_top/u_udp/u_udp_rx/N237_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.864         u_eth_top/u_udp/u_udp_rx/N237_1.co [6]
 CLMA_118_173/COUT                 td                    0.058      10.922 r       u_eth_top/u_udp/u_udp_rx/N237_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.922         u_eth_top/u_udp/u_udp_rx/N237_1.co [8]
 CLMA_118_177/Y1                   td                    0.498      11.420 r       u_eth_top/u_udp/u_udp_rx/N237_1.fsub_9/gateop_A2/Y1
                                   net (fanout=1)        0.619      12.039         u_eth_top/u_udp/u_udp_rx/N237 [10]
                                   td                    0.326      12.365 f       u_eth_top/u_udp/u_udp_rx/N238.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.365         u_eth_top/u_udp/u_udp_rx/N238.co [10]
 CLMA_118_193/Y3                   td                    0.151      12.516 r       u_eth_top/u_udp/u_udp_rx/N238.eq_6/gateop_A2/Y1
                                   net (fanout=18)       0.275      12.791         _N15             
 CLMA_118_197/Y2                   td                    0.487      13.278 r       u_eth_top/u_udp/u_udp_rx/N269_70/gateop/F
                                   net (fanout=1)        0.440      13.718         u_eth_top/u_udp/u_udp_rx/_N9487
 CLMA_126_196/Y2                   td                    0.210      13.928 r       u_eth_top/u_udp/u_udp_rx/N269_24/gateop_perm/Z
                                   net (fanout=1)        0.398      14.326         u_eth_top/u_udp/u_udp_rx/_N9488
 CLMA_130_192/Y0                   td                    0.294      14.620 r       u_eth_top/u_udp/u_udp_rx/N269_25/gateop/F
                                   net (fanout=1)        0.399      15.019         u_eth_top/u_udp/u_udp_rx/_N9489
 CLMA_126_196/Y3                   td                    0.273      15.292 r       u_eth_top/u_udp/u_udp_rx/N269_27/gateop/F
                                   net (fanout=1)        0.399      15.691         u_eth_top/u_udp/u_udp_rx/_N9491
 CLMS_126_193/BD                                                           r       u_eth_top/u_udp/u_udp_rx/skip_en/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  15.691         Logic Levels: 8  
                                                                                   Logic: 2.992ns(49.275%), Route: 3.080ns(50.725%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013      14.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.729      16.818         ntclkbufg_1      
 CLMS_126_193/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/skip_en/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.444      17.262                          
 clock uncertainty                                      -0.150      17.112                          

 Setup time                                             -0.166      16.946                          

 Data required time                                                 16.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.946                          
 Data arrival time                                                  15.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_rx/icmp_id[11]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/ip_head[6][27]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.676
  Launch Clock Delay      :  4.879
  Clock Pessimism Removal :  -0.444

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013       6.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.790       8.879         ntclkbufg_1      
 CLMA_126_132/CLK                                                          r       u_eth_top/u_icmp/u_icmp_rx/icmp_id[11]/opit_0/CLK

 CLMA_126_132/Q0                   tco                   0.226       9.105 r       u_eth_top/u_icmp/u_icmp_rx/icmp_id[11]/opit_0/Q
                                   net (fanout=1)        0.372       9.477         u_eth_top/u_icmp/icmp_id [11]
 CLMA_118_128/M2                                                           r       u_eth_top/u_icmp/u_icmp_tx/ip_head[6][27]/opit_0/D

 Data arrival time                                                   9.477         Logic Levels: 0  
                                                                                   Logic: 0.226ns(37.793%), Route: 0.372ns(62.207%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235       6.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       6.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.143       9.676         ntclkbufg_1      
 CLMA_118_128/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/ip_head[6][27]/opit_0/CLK
 clock pessimism                                        -0.444       9.232                          
 clock uncertainty                                       0.000       9.232                          

 Hold time                                              -0.014       9.218                          

 Data required time                                                  9.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.218                          
 Data arrival time                                                   9.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_arp/u_arp_rx/src_mac[30]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/eth_head[2][6]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.353  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.639
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  -0.444

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013       6.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.753       8.842         ntclkbufg_1      
 CLMA_130_156/CLK                                                          r       u_eth_top/u_arp/u_arp_rx/src_mac[30]/opit_0/CLK

 CLMA_130_156/Q0                   tco                   0.226       9.068 r       u_eth_top/u_arp/u_arp_rx/src_mac[30]/opit_0/Q
                                   net (fanout=4)        0.375       9.443         u_eth_top/des_mac [30]
 CLMS_122_157/M0                                                           r       u_eth_top/u_icmp/u_icmp_tx/eth_head[2][6]/opit_0/D

 Data arrival time                                                   9.443         Logic Levels: 0  
                                                                                   Logic: 0.226ns(37.604%), Route: 0.375ns(62.396%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235       6.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       6.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.106       9.639         ntclkbufg_1      
 CLMS_122_157/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/eth_head[2][6]/opit_0/CLK
 clock pessimism                                        -0.444       9.195                          
 clock uncertainty                                       0.000       9.195                          

 Hold time                                              -0.014       9.181                          

 Data required time                                                  9.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.181                          
 Data arrival time                                                   9.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_rx/des_mac[24]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_rx/des_mac[32]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.660
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  -0.444

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013       6.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.767       8.856         ntclkbufg_1      
 CLMA_154_132/CLK                                                          r       u_eth_top/u_icmp/u_icmp_rx/des_mac[24]/opit_0/CLK

 CLMA_154_132/Q0                   tco                   0.222       9.078 f       u_eth_top/u_icmp/u_icmp_rx/des_mac[24]/opit_0/Q
                                   net (fanout=3)        0.378       9.456         u_eth_top/u_icmp/u_icmp_rx/des_mac [24]
 CLMS_150_125/M2                                                           f       u_eth_top/u_icmp/u_icmp_rx/des_mac[32]/opit_0/D

 Data arrival time                                                   9.456         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.000%), Route: 0.378ns(63.000%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235       6.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       6.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.127       9.660         ntclkbufg_1      
 CLMS_150_125/CLK                                                          r       u_eth_top/u_icmp/u_icmp_rx/des_mac[32]/opit_0/CLK
 clock pessimism                                        -0.444       9.216                          
 clock uncertainty                                       0.000       9.216                          

 Hold time                                              -0.024       9.192                          

 Data required time                                                  9.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.192                          
 Data arrival time                                                   9.456                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.721  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  8.591
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.121      18.591         ntclkbufg_0      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_150_120/Q1                   tco                   0.291      18.882 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.549      19.431         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMS_150_121/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  19.431         Logic Levels: 0  
                                                                                   Logic: 0.291ns(34.643%), Route: 0.549ns(65.357%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013      14.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.781      16.870         ntclkbufg_1      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      16.870                          
 clock uncertainty                                      -0.150      16.720                          

 Setup time                                              0.029      16.749                          

 Data required time                                                 16.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.749                          
 Data arrival time                                                  19.431                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.723  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.853
  Launch Clock Delay      :  8.576
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.106      18.576         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_154_112/Q2                   tco                   0.290      18.866 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.264      19.130         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMA_158_112/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  19.130         Logic Levels: 0  
                                                                                   Logic: 0.290ns(52.347%), Route: 0.264ns(47.653%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013      14.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.764      16.853         ntclkbufg_1      
 CLMA_158_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      16.853                          
 clock uncertainty                                      -0.150      16.703                          

 Setup time                                              0.029      16.732                          

 Data required time                                                 16.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.732                          
 Data arrival time                                                  19.130                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.715  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.867
  Launch Clock Delay      :  8.582
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.112      18.582         ntclkbufg_0      
 CLMA_154_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q/CLK

 CLMA_154_116/Q2                   tco                   0.290      18.872 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q/Q
                                   net (fanout=1)        0.266      19.138         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_154_120/CD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  19.138         Logic Levels: 0  
                                                                                   Logic: 0.290ns(52.158%), Route: 0.266ns(47.842%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013      14.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.778      16.867         ntclkbufg_1      
 CLMA_154_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      16.867                          
 clock uncertainty                                      -0.150      16.717                          

 Setup time                                              0.029      16.746                          

 Data required time                                                 16.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.746                          
 Data arrival time                                                  19.138                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.444  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.626
  Launch Clock Delay      :  7.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.753      27.070         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_150_100/Q2                   tco                   0.224      27.294 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      27.378         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMS_150_101/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  27.378         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      21.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      21.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235      22.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      22.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      23.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.093      25.626         ntclkbufg_1      
 CLMS_150_101/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      25.626                          
 clock uncertainty                                       0.150      25.776                          

 Hold time                                               0.053      25.829                          

 Data required time                                                 25.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.829                          
 Data arrival time                                                  27.378                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.624
  Launch Clock Delay      :  7.069
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.752      27.069         ntclkbufg_0      
 CLMA_158_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_158_104/Q2                   tco                   0.224      27.293 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      27.377         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_158_105/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  27.377         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      21.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      21.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235      22.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      22.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      23.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.091      25.624         ntclkbufg_1      
 CLMA_158_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      25.624                          
 clock uncertainty                                       0.150      25.774                          

 Hold time                                               0.053      25.827                          

 Data required time                                                 25.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.827                          
 Data arrival time                                                  27.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.445  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.647
  Launch Clock Delay      :  7.092
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.775      27.092         ntclkbufg_0      
 CLMA_158_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_158_121/Q2                   tco                   0.224      27.316 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      27.400         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_158_120/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  27.400         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      21.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      21.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235      22.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      22.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      23.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.114      25.647         ntclkbufg_1      
 CLMA_158_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      25.647                          
 clock uncertainty                                       0.150      25.797                          

 Hold time                                               0.053      25.850                          

 Data required time                                                 25.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.850                          
 Data arrival time                                                  27.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.066
  Launch Clock Delay      :  8.571
  Clock Pessimism Removal :  1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.101       8.571         ntclkbufg_0      
 CLMS_194_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_194_137/Q2                   tco                   0.290       8.861 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=18)       0.602       9.463         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
 CLMA_186_125/Y2                   td                    0.487       9.950 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.124      10.074         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_186_125/Y0                   td                    0.210      10.284 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.435      10.719         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11330
 CLMA_194_124/Y0                   td                    0.210      10.929 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.123      11.052         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMA_194_124/Y3                   td                    0.468      11.520 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.612      12.132         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMA_186_145/Y1                   td                    0.212      12.344 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/gateop_perm/Z
                                   net (fanout=10)       0.436      12.780         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMA_194_144/Y0                   td                    0.210      12.990 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.443      13.433         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11264
 CLMA_186_145/Y3                   td                    0.210      13.643 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.444      14.087         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11295
 CLMA_186_137/COUT                 td                    0.515      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.602         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_186_141/Y1                   td                    0.498      15.100 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.258      15.358         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11303
 CLMA_186_141/D4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.358         Logic Levels: 9  
                                                                                   Logic: 3.310ns(48.770%), Route: 3.477ns(51.230%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.749      17.066         ntclkbufg_0      
 CLMA_186_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.380      18.446                          
 clock uncertainty                                      -0.150      18.296                          

 Setup time                                             -0.120      18.176                          

 Data required time                                                 18.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.176                          
 Data arrival time                                                  15.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.079
  Launch Clock Delay      :  8.597
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.127       8.597         ntclkbufg_0      
 CLMA_218_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_218_112/Q0                   tco                   0.289       8.886 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.644       9.530         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_gate_vld
 CLMA_202_128/Y3                   td                    0.287       9.817 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.120       9.937         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_202_128/Y1                   td                    0.288      10.225 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.402      10.627         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11411
 CLMA_202_133/Y3                   td                    0.210      10.837 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.123      10.960         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMA_202_132/Y3                   td                    0.210      11.170 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.401      11.571         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMA_202_136/Y1                   td                    0.212      11.783 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/gateop_perm/Z
                                   net (fanout=10)       0.124      11.907         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMA_202_136/Y0                   td                    0.478      12.385 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.412      12.797         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11345
 CLMA_202_140/Y0                   td                    0.210      13.007 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.546      13.553         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11374
                                   td                    0.477      14.030 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.030         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMA_202_145/COUT                 td                    0.058      14.088 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.088         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_202_149/Y1                   td                    0.498      14.586 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.415      15.001         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11384
 CLMA_202_141/D4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  15.001         Logic Levels: 9  
                                                                                   Logic: 3.217ns(50.234%), Route: 3.187ns(49.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.762      17.079         ntclkbufg_0      
 CLMA_202_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.153      18.232                          
 clock uncertainty                                      -0.150      18.082                          

 Setup time                                             -0.120      17.962                          

 Data required time                                                 17.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.962                          
 Data arrival time                                                  15.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.961                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.101
  Launch Clock Delay      :  8.551
  Clock Pessimism Removal :  1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.081       8.551         ntclkbufg_0      
 CLMA_198_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_92/Q1                    tco                   0.291       8.842 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.415       9.257         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt [0]
 CLMA_194_96/Y1                    td                    0.304       9.561 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_5/gateop_perm/Z
                                   net (fanout=1)        0.581      10.142         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N47450
 CLMA_194_96/Y2                    td                    0.322      10.464 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/gateop_perm/Z
                                   net (fanout=2)        0.547      11.011         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39
 CLMA_198_88/Y1                    td                    0.212      11.223 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.262      11.485         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10948
 CLMA_198_88/Y0                    td                    0.294      11.779 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=6)        0.638      12.417         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [2]
 CLMS_198_61/Y1                    td                    0.212      12.629 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N431/gateop_perm/Z
                                   net (fanout=2)        0.436      13.065         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N431
 CLMA_202_68/Y0                    td                    0.210      13.275 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=125)      1.105      14.380         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_108/CECO                 td                    0.184      14.564 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[101]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.564         ntR962           
 CLMA_214_112/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.564         Logic Levels: 7  
                                                                                   Logic: 2.029ns(33.744%), Route: 3.984ns(66.256%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.784      17.101         ntclkbufg_0      
 CLMA_214_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.380      18.481                          
 clock uncertainty                                      -0.150      18.331                          

 Setup time                                             -0.729      17.602                          

 Data required time                                                 17.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.602                          
 Data arrival time                                                  14.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.038                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.534
  Launch Clock Delay      :  7.032
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.715       7.032         ntclkbufg_0      
 CLMA_186_164/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/CLK

 CLMA_186_164/Y0                   tco                   0.284       7.316 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[20]/opit_0_inv/Q
                                   net (fanout=2)        0.362       7.678         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [20]
 CLMS_198_165/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WD

 Data arrival time                                                   7.678         Logic Levels: 0  
                                                                                   Logic: 0.284ns(43.963%), Route: 0.362ns(56.037%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.064       8.534         ntclkbufg_0      
 CLMS_198_165/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_25/ram16x1d/WCLK
 clock pessimism                                        -1.380       7.154                          
 clock uncertainty                                       0.000       7.154                          

 Hold time                                               0.380       7.534                          

 Data required time                                                  7.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.534                          
 Data arrival time                                                   7.678                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_9/ram16x1d/WADM0
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.523
  Launch Clock Delay      :  7.040
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.723       7.040         ntclkbufg_0      
 CLMA_166_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_166_156/Q0                   tco                   0.222       7.262 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.412       7.674         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_178_161/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_9/ram16x1d/WADM0

 Data arrival time                                                   7.674         Logic Levels: 0  
                                                                                   Logic: 0.222ns(35.016%), Route: 0.412ns(64.984%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.053       8.523         ntclkbufg_0      
 CLMS_178_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_9/ram16x1d/WCLK
 clock pessimism                                        -1.380       7.143                          
 clock uncertainty                                       0.000       7.143                          

 Hold time                                               0.380       7.523                          

 Data required time                                                  7.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.523                          
 Data arrival time                                                   7.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WADM1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.498
  Launch Clock Delay      :  7.007
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.690       7.007         ntclkbufg_0      
 CLMA_166_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_166_180/Q1                   tco                   0.224       7.231 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=37)       0.422       7.653         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [1]
 CLMS_182_181/M1                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WADM1

 Data arrival time                                                   7.653         Logic Levels: 0  
                                                                                   Logic: 0.224ns(34.675%), Route: 0.422ns(65.325%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.028       8.498         ntclkbufg_0      
 CLMS_182_181/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WCLK
 clock pessimism                                        -1.380       7.118                          
 clock uncertainty                                       0.000       7.118                          

 Hold time                                               0.380       7.498                          

 Data required time                                                  7.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.498                          
 Data arrival time                                                   7.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.439  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.091
  Launch Clock Delay      :  5.652
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      29.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      29.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235      30.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      30.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      31.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      31.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.119      33.652         ntclkbufg_1      
 CLMA_146_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_146_117/Q3                   tco                   0.288      33.940 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.187      36.127         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_66_193/Y6AB                  td                    0.145      36.272 r       CLKROUTE_35/Z    
                                   net (fanout=1)        0.653      36.925         ntR1774          
 CLMS_66_193/Y6CD                  td                    0.149      37.074 r       CLKROUTE_34/Z    
                                   net (fanout=1)        0.756      37.830         ntR1773          
 CLMA_74_192/Y6CD                  td                    0.149      37.979 r       CLKROUTE_33/Z    
                                   net (fanout=1)        0.267      38.246         ntR1772          
 CLMS_70_193/Y6CD                  td                    0.149      38.395 r       CLKROUTE_32/Z    
                                   net (fanout=1)        2.416      40.811         ntR1771          
 CLMS_66_177/Y6AB                  td                    0.145      40.956 r       CLKROUTE_31/Z    
                                   net (fanout=1)        1.988      42.944         ntR1770          
 CLMA_146_113/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  42.944         Logic Levels: 5  
                                                                                   Logic: 1.025ns(11.031%), Route: 8.267ns(88.969%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      35.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.774      37.091         ntclkbufg_0      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      37.091                          
 clock uncertainty                                      -0.150      36.941                          

 Setup time                                             -0.079      36.862                          

 Data required time                                                 36.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.862                          
 Data arrival time                                                  42.944                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.442  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.073
  Launch Clock Delay      :  5.631
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      29.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      29.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235      30.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      30.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      31.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      31.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.098      33.631         ntclkbufg_1      
 CLMA_150_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_150_104/Q3                   tco                   0.286      33.917 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        6.741      40.658         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_70_68/Y6AB                   td                    0.132      40.790 f       CLKROUTE_22/Z    
                                   net (fanout=1)        2.215      43.005         ntR1761          
 CLMA_154_104/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  43.005         Logic Levels: 1  
                                                                                   Logic: 0.418ns(4.459%), Route: 8.956ns(95.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      35.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.756      37.073         ntclkbufg_0      
 CLMA_154_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      37.073                          
 clock uncertainty                                      -0.150      36.923                          

 Setup time                                              0.029      36.952                          

 Data required time                                                 36.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.952                          
 Data arrival time                                                  43.005                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.093
  Launch Clock Delay      :  5.643
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      29.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      29.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.235      30.883         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      30.990 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      31.533         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      31.533 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.110      33.643         ntclkbufg_1      
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_150_113/Q0                   tco                   0.287      33.930 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        9.020      42.950         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMS_150_117/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  42.950         Logic Levels: 0  
                                                                                   Logic: 0.287ns(3.084%), Route: 9.020ns(96.916%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      35.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.776      37.093         ntclkbufg_0      
 CLMS_150_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      37.093                          
 clock uncertainty                                      -0.150      36.943                          

 Setup time                                              0.029      36.972                          

 Data required time                                                 36.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.972                          
 Data arrival time                                                  42.950                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.721  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.580
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      21.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      21.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013      22.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      22.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      23.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.770      24.859         ntclkbufg_1      
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK

 CLMS_150_113/Q2                   tco                   0.228      25.087 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.466      28.553         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [11]
 CLMA_230_32/Y6AB                  td                    0.115      28.668 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.244      28.912         ntR1744          
 CLMA_214_32/Y6AB                  td                    0.115      29.027 r       CLKROUTE_4/Z     
                                   net (fanout=1)        0.842      29.869         ntR1743          
 CLMA_206_32/Y6AB                  td                    0.115      29.984 r       CLKROUTE_3/Z     
                                   net (fanout=1)        0.211      30.195         ntR1742          
 CLMA_202_33/Y6AB                  td                    0.115      30.310 r       CLKROUTE_2/Z     
                                   net (fanout=1)        1.638      31.948         ntR1741          
 CLMA_150_112/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D

 Data arrival time                                                  31.948         Logic Levels: 4  
                                                                                   Logic: 0.688ns(9.705%), Route: 6.401ns(90.295%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      22.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      24.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      24.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      25.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      25.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      25.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      26.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      26.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.110      28.580         ntclkbufg_0      
 CLMA_150_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.000      28.580                          
 clock uncertainty                                       0.150      28.730                          

 Hold time                                              -0.014      28.716                          

 Data required time                                                 28.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.716                          
 Data arrival time                                                  31.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.717  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.582
  Launch Clock Delay      :  4.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      21.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      21.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013      22.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      22.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      23.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.776      24.865         ntclkbufg_1      
 CLMA_150_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_150_116/Q1                   tco                   0.229      25.094 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        5.194      30.288         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_70_81/Y6CD                   td                    0.116      30.404 r       CLKROUTE_30/Z    
                                   net (fanout=1)        1.587      31.991         ntR1769          
 CLMA_154_116/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  31.991         Logic Levels: 1  
                                                                                   Logic: 0.345ns(4.841%), Route: 6.781ns(95.159%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      22.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      24.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      24.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      25.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      25.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      25.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      26.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      26.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.112      28.582         ntclkbufg_0      
 CLMA_154_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      28.582                          
 clock uncertainty                                       0.150      28.732                          

 Hold time                                              -0.014      28.718                          

 Data required time                                                 28.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.718                          
 Data arrival time                                                  31.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.721  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.591
  Launch Clock Delay      :  4.870
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      21.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      21.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.013      22.543         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      22.643 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      23.089         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.781      24.870         ntclkbufg_1      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMS_150_121/Q1                   tco                   0.229      25.099 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.027      28.126         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMS_226_197/Y6CD                 td                    0.116      28.242 r       CLKROUTE_1/Z     
                                   net (fanout=1)        3.967      32.209         ntR1740          
 CLMA_150_120/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  32.209         Logic Levels: 1  
                                                                                   Logic: 0.345ns(4.701%), Route: 6.994ns(95.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      22.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      24.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      24.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      25.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      25.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      25.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      26.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      26.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.121      28.591         ntclkbufg_0      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000      28.591                          
 clock uncertainty                                       0.150      28.741                          

 Hold time                                               0.044      28.785                          

 Data required time                                                 28.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.785                          
 Data arrival time                                                  32.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.118       4.490         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.289       4.779 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      9.329      14.108         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.108         Logic Levels: 0  
                                                                                   Logic: 0.289ns(3.005%), Route: 9.329ns(96.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.542         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      24.294                          
 clock uncertainty                                      -0.150      24.144                          

 Recovery time                                          -0.617      23.527                          

 Data required time                                                 23.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.527                          
 Data arrival time                                                  14.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.118       4.490         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.289       4.779 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      9.329      14.108         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.108         Logic Levels: 0  
                                                                                   Logic: 0.289ns(3.005%), Route: 9.329ns(96.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.542         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      24.294                          
 clock uncertainty                                      -0.150      24.144                          

 Recovery time                                          -0.617      23.527                          

 Data required time                                                 23.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.527                          
 Data arrival time                                                  14.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.118       4.490         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.289       4.779 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      9.329      14.108         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.108         Logic Levels: 0  
                                                                                   Logic: 0.289ns(3.005%), Route: 9.329ns(96.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.542         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.752      24.294                          
 clock uncertainty                                      -0.150      24.144                          

 Recovery time                                          -0.617      23.527                          

 Data required time                                                 23.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.527                          
 Data arrival time                                                  14.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  3.541
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694       3.541         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q0                    tco                   0.222       3.763 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.308       4.071         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_178_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.071         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.887%), Route: 0.308ns(58.113%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.030       4.402         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.650                          
 clock uncertainty                                       0.000       3.650                          

 Removal time                                           -0.220       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   4.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  3.541
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694       3.541         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q0                    tco                   0.222       3.763 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.308       4.071         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_178_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   4.071         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.887%), Route: 0.308ns(58.113%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.030       4.402         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.752       3.650                          
 clock uncertainty                                       0.000       3.650                          

 Removal time                                           -0.220       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   4.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  3.541
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.694       3.541         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q0                    tco                   0.222       3.763 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.308       4.071         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_178_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   4.071         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.887%), Route: 0.308ns(58.113%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.030       4.402         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.752       3.650                          
 clock uncertainty                                       0.000       3.650                          

 Removal time                                           -0.220       3.430                          

 Data required time                                                  3.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.430                          
 Data arrival time                                                   4.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.998
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.118       4.490         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.289       4.779 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      5.662      10.441         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.441         Logic Levels: 0  
                                                                                   Logic: 0.289ns(4.856%), Route: 5.662ns(95.144%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.096      13.816 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      14.262         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      14.262 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.736      15.998         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      16.523                          
 clock uncertainty                                      -0.150      16.373                          

 Recovery time                                          -0.617      15.756                          

 Data required time                                                 15.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.756                          
 Data arrival time                                                  10.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.320
  Launch Clock Delay      :  3.625
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.778       3.625         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.229       3.854 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      4.447       8.301         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_68/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.301         Logic Levels: 0  
                                                                                   Logic: 0.229ns(4.897%), Route: 4.447ns(95.103%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.101       4.703 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       5.246         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       5.246 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.074       7.320         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       6.795                          
 clock uncertainty                                       0.150       6.945                          

 Removal time                                           -0.226       6.719                          

 Data required time                                                  6.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.719                          
 Data arrival time                                                   8.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.582                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.756  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.720
  Launch Clock Delay      :  4.426
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.054       4.426         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.287       4.713 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        2.867       7.580         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.134       7.714 f       CLKROUTE_45/Z    
                                   net (fanout=1)        0.509       8.223         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.134       8.357 f       CLKROUTE_44/Z    
                                   net (fanout=50)       6.469      14.826         ntR1783          
 DQSL_242_56/RST_DQS                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST

 Data arrival time                                                  14.826         Logic Levels: 2  
                                                                                   Logic: 0.555ns(5.337%), Route: 9.845ns(94.663%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.975       2.269 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.269         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       2.317 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.294       2.611         _N22             
 PLL_122_55/CLK_OUT0               td                    0.103       2.714 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       3.160         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.160 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.879       5.039         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.125       5.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.499       5.663         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       5.912 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.058       5.970         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_56/CLK_IO                                                        f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.462       6.432                          
 clock uncertainty                                      -0.150       6.282                          

 Recovery time                                          -0.362       5.920                          

 Data required time                                                  5.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.920                          
 Data arrival time                                                  14.826                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.906                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.756  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.720
  Launch Clock Delay      :  4.426
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.054       4.426         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.287       4.713 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        2.867       7.580         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.134       7.714 f       CLKROUTE_45/Z    
                                   net (fanout=1)        0.509       8.223         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.134       8.357 f       CLKROUTE_44/Z    
                                   net (fanout=50)       6.215      14.572         ntR1783          
 DQSL_242_100/RST_DQS                                                      f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST

 Data arrival time                                                  14.572         Logic Levels: 2  
                                                                                   Logic: 0.555ns(5.470%), Route: 9.591ns(94.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.975       2.269 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.269         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       2.317 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.294       2.611         _N22             
 PLL_122_55/CLK_OUT0               td                    0.103       2.714 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       3.160         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.160 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.879       5.039         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.125       5.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.499       5.663         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       5.912 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.058       5.970         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.462       6.432                          
 clock uncertainty                                      -0.150       6.282                          

 Recovery time                                          -0.362       5.920                          

 Data required time                                                  5.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.920                          
 Data arrival time                                                  14.572                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.756  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.720
  Launch Clock Delay      :  4.426
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.054       4.426         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.287       4.713 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        2.867       7.580         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.134       7.714 f       CLKROUTE_45/Z    
                                   net (fanout=1)        0.509       8.223         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.134       8.357 f       CLKROUTE_44/Z    
                                   net (fanout=50)       5.635      13.992         ntR1783          
 DQSL_242_152/RST_DQS                                                      f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST

 Data arrival time                                                  13.992         Logic Levels: 2  
                                                                                   Logic: 0.555ns(5.802%), Route: 9.011ns(94.198%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.975       2.269 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.269         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       2.317 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.294       2.611         _N22             
 PLL_122_55/CLK_OUT0               td                    0.103       2.714 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       3.160         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.160 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.879       5.039         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.125       5.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.499       5.663         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.249       5.912 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.058       5.970         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_152/CLK_IO                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                         0.462       6.432                          
 clock uncertainty                                      -0.150       6.282                          

 Recovery time                                          -0.362       5.920                          

 Data required time                                                  5.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.920                          
 Data arrival time                                                  13.992                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.072                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.715       3.562         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.226       3.788 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        2.301       6.089         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.116       6.205 r       CLKROUTE_45/Z    
                                   net (fanout=1)        0.408       6.613         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.116       6.729 r       CLKROUTE_44/Z    
                                   net (fanout=50)       4.107      10.836         ntR1783          
 DQSL_242_224/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST

 Data arrival time                                                  10.836         Logic Levels: 2  
                                                                                   Logic: 0.458ns(6.296%), Route: 6.816ns(93.704%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_224/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.525       5.183                          
 clock uncertainty                                       0.150       5.333                          

 Removal time                                            0.949       6.282                          

 Data required time                                                  6.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.282                          
 Data arrival time                                                  10.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.715       3.562         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.226       3.788 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        2.301       6.089         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.116       6.205 r       CLKROUTE_45/Z    
                                   net (fanout=1)        0.408       6.613         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.116       6.729 r       CLKROUTE_44/Z    
                                   net (fanout=50)       4.590      11.319         ntR1783          
 DQSL_242_180/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST

 Data arrival time                                                  11.319         Logic Levels: 2  
                                                                                   Logic: 0.458ns(5.904%), Route: 7.299ns(94.096%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.525       5.183                          
 clock uncertainty                                       0.150       5.333                          

 Removal time                                            0.949       6.282                          

 Data required time                                                  6.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.282                          
 Data arrival time                                                  11.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.715       3.562         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.226       3.788 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        2.301       6.089         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.116       6.205 r       CLKROUTE_45/Z    
                                   net (fanout=1)        0.408       6.613         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.116       6.729 r       CLKROUTE_44/Z    
                                   net (fanout=50)       4.609      11.338         ntR1783          
 DQSL_242_152/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST

 Data arrival time                                                  11.338         Logic Levels: 2  
                                                                                   Logic: 0.458ns(5.890%), Route: 7.318ns(94.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_152/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.525       5.183                          
 clock uncertainty                                       0.150       5.333                          

 Removal time                                            0.949       6.282                          

 Data required time                                                  6.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.282                          
 Data arrival time                                                  11.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.661
  Launch Clock Delay      :  8.559
  Clock Pessimism Removal :  0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.089       8.559         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.289       8.848 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.988      10.836         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_224/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  10.836         Logic Levels: 0  
                                                                                   Logic: 0.289ns(12.692%), Route: 1.988ns(87.308%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.059       7.161         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_224/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                         0.888       8.049                          
 clock uncertainty                                      -0.150       7.899                          

 Recovery time                                           0.103       8.002                          

 Data required time                                                  8.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.002                          
 Data arrival time                                                  10.836                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.661
  Launch Clock Delay      :  8.559
  Clock Pessimism Removal :  0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.089       8.559         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.289       8.848 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.429      10.277         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_180/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                  10.277         Logic Levels: 0  
                                                                                   Logic: 0.289ns(16.822%), Route: 1.429ns(83.178%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.059       7.161         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                         0.888       8.049                          
 clock uncertainty                                      -0.150       7.899                          

 Recovery time                                           0.103       8.002                          

 Data required time                                                  8.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.002                          
 Data arrival time                                                  10.277                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.661
  Launch Clock Delay      :  8.559
  Clock Pessimism Removal :  0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.089       8.559         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.289       8.848 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.362      10.210         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_56/RST_TRAINING_N                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                  10.210         Logic Levels: 0  
                                                                                   Logic: 0.289ns(17.505%), Route: 1.362ns(82.495%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       7.161         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_56/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.888       8.049                          
 clock uncertainty                                      -0.150       7.899                          

 Recovery time                                           0.103       8.002                          

 Data required time                                                  8.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.002                          
 Data arrival time                                                  10.210                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  7.067
  Clock Pessimism Removal :  -0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.750       7.067         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.228       7.295 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.817       8.112         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   8.112         Logic Levels: 0  
                                                                                   Logic: 0.228ns(21.818%), Route: 0.817ns(78.182%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                        -0.888       4.820                          
 clock uncertainty                                       0.150       4.970                          

 Removal time                                            0.229       5.199                          

 Data required time                                                  5.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.199                          
 Data arrival time                                                   8.112                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.913                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  7.067
  Clock Pessimism Removal :  -0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.750       7.067         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.228       7.295 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.061       8.356         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_152/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   8.356         Logic Levels: 0  
                                                                                   Logic: 0.228ns(17.688%), Route: 1.061ns(82.312%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_152/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.888       4.820                          
 clock uncertainty                                       0.150       4.970                          

 Removal time                                            0.229       5.199                          

 Data required time                                                  5.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.199                          
 Data arrival time                                                   8.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  7.067
  Clock Pessimism Removal :  -0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.750       7.067         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.228       7.295 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.095       8.390         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_56/RST_TRAINING_N                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   8.390         Logic Levels: 0  
                                                                                   Logic: 0.228ns(17.234%), Route: 1.095ns(82.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_56/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                        -0.888       4.820                          
 clock uncertainty                                       0.150       4.970                          

 Removal time                                            0.229       5.199                          

 Data required time                                                  5.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.199                          
 Data arrival time                                                   8.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.191                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cke_r[3]/opit_0_inv/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.070
  Launch Clock Delay      :  8.496
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.026       8.496         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.289       8.785 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      2.343      11.128         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_238_201/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cke_r[3]/opit_0_inv/RS

 Data arrival time                                                  11.128         Logic Levels: 0  
                                                                                   Logic: 0.289ns(10.980%), Route: 2.343ns(89.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.753      17.070         ntclkbufg_0      
 CLMS_238_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cke_r[3]/opit_0_inv/CLK
 clock pessimism                                         1.153      18.223                          
 clock uncertainty                                      -0.150      18.073                          

 Recovery time                                          -0.617      17.456                          

 Data required time                                                 17.456                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.456                          
 Data arrival time                                                  11.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.056
  Launch Clock Delay      :  8.496
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.026       8.496         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.289       8.785 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      2.318      11.103         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_234_192/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.103         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.086%), Route: 2.318ns(88.914%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.739      17.056         ntclkbufg_0      
 CLMA_234_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.153      18.209                          
 clock uncertainty                                      -0.150      18.059                          

 Recovery time                                          -0.617      17.442                          

 Data required time                                                 17.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.442                          
 Data arrival time                                                  11.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.056
  Launch Clock Delay      :  8.496
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.026       8.496         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.289       8.785 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      2.318      11.103         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_234_192/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.103         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.086%), Route: 2.318ns(88.914%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.739      17.056         ntclkbufg_0      
 CLMA_234_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.153      18.209                          
 clock uncertainty                                      -0.150      18.059                          

 Recovery time                                          -0.617      17.442                          

 Data required time                                                 17.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.442                          
 Data arrival time                                                  11.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.503
  Launch Clock Delay      :  7.005
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.688       7.005         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.224       7.229 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      0.463       7.692         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_182_60/RSCO                  td                    0.105       7.797 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.797         ntR867           
 CLMA_182_68/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.797         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.540%), Route: 0.463ns(58.460%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.033       8.503         ntclkbufg_0      
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.380       7.123                          
 clock uncertainty                                       0.000       7.123                          

 Removal time                                            0.000       7.123                          

 Data required time                                                  7.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.123                          
 Data arrival time                                                   7.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.674                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.503
  Launch Clock Delay      :  7.005
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.688       7.005         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.224       7.229 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      0.463       7.692         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_182_60/RSCO                  td                    0.105       7.797 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.797         ntR867           
 CLMA_182_68/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.797         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.540%), Route: 0.463ns(58.460%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.033       8.503         ntclkbufg_0      
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.380       7.123                          
 clock uncertainty                                       0.000       7.123                          

 Removal time                                            0.000       7.123                          

 Data required time                                                  7.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.123                          
 Data arrival time                                                   7.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.674                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.118  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.503
  Launch Clock Delay      :  7.005
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.688       7.005         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.224       7.229 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      0.463       7.692         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_182_60/RSCO                  td                    0.105       7.797 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.797         ntR867           
 CLMA_182_68/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.797         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.540%), Route: 0.463ns(58.460%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.033       8.503         ntclkbufg_0      
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.380       7.123                          
 clock uncertainty                                       0.000       7.123                          

 Removal time                                            0.000       7.123                          

 Data required time                                                  7.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.123                          
 Data arrival time                                                   7.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.674                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_done/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.085
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.118       4.490         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.289       4.779 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)     10.127      14.906         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_182_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.906         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.775%), Route: 10.127ns(97.225%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.768      17.085         ntclkbufg_0      
 CLMS_182_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.610                          
 clock uncertainty                                      -0.150      17.460                          

 Recovery time                                          -0.617      16.843                          

 Data required time                                                 16.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.843                          
 Data arrival time                                                  14.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.937                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.078
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.118       4.490         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.289       4.779 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)     10.009      14.788         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.788         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.806%), Route: 10.009ns(97.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.761      17.078         ntclkbufg_0      
 CLMA_174_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.603                          
 clock uncertainty                                      -0.150      17.453                          

 Recovery time                                          -0.617      16.836                          

 Data required time                                                 16.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.836                          
 Data arrival time                                                  14.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[23]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.078
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.118       4.490         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.289       4.779 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)     10.009      14.788         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[23]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.788         Logic Levels: 0  
                                                                                   Logic: 0.289ns(2.806%), Route: 10.009ns(97.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.761      17.078         ntclkbufg_0      
 CLMA_174_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.603                          
 clock uncertainty                                      -0.150      17.453                          

 Recovery time                                          -0.617      16.836                          

 Data required time                                                 16.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.836                          
 Data arrival time                                                  14.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.407  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.557
  Launch Clock Delay      :  3.625
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.778       3.625         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.229       3.854 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      1.076       4.930         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_198_221/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.930         Logic Levels: 0  
                                                                                   Logic: 0.229ns(17.548%), Route: 1.076ns(82.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.087       8.557         ntclkbufg_0      
 CLMS_198_221/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       8.032                          
 clock uncertainty                                       0.150       8.182                          

 Removal time                                           -0.226       7.956                          

 Data required time                                                  7.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.956                          
 Data arrival time                                                   4.930                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_pass/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.407  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.557
  Launch Clock Delay      :  3.625
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.778       3.625         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.229       3.854 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      1.076       4.930         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_198_221/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.930         Logic Levels: 0  
                                                                                   Logic: 0.229ns(17.548%), Route: 1.076ns(82.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.087       8.557         ntclkbufg_0      
 CLMS_198_221/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       8.032                          
 clock uncertainty                                       0.150       8.182                          

 Removal time                                           -0.226       7.956                          

 Data required time                                                  7.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.956                          
 Data arrival time                                                   4.930                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.407  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.557
  Launch Clock Delay      :  3.625
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N22             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.778       3.625         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.229       3.854 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      1.076       4.930         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_198_220/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.930         Logic Levels: 0  
                                                                                   Logic: 0.229ns(17.548%), Route: 1.076ns(82.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.087       8.557         ntclkbufg_0      
 CLMA_198_220/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       8.032                          
 clock uncertainty                                       0.150       8.182                          

 Removal time                                           -0.226       7.956                          

 Data required time                                                  7.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.956                          
 Data arrival time                                                   4.930                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     2.123       8.593         ntclkbufg_0      
 CLMA_214_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_214_132/Q2                   tco                   0.289       8.882 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      1.238      10.120         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_230_201/Y0                   td                    0.341      10.461 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.563      11.024         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.139      11.163 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.163         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    3.119      14.282 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041      14.323         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  14.323         Logic Levels: 3  
                                                                                   Logic: 3.888ns(67.853%), Route: 1.842ns(32.147%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0/CLK
Endpoint    : lcd_pclk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N22             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        2.040       4.412         ntR1785          
 CLMA_158_69/CLK                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0/CLK

 CLMA_158_69/Q1                    tco                   0.289       4.701 f       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0/Q
                                   net (fanout=3)        0.237       4.938         lcd_id[2]        
 CLMA_158_69/Y1                    td                    0.316       5.254 f       u_lcd_rgb_top/u_clk_div/lcd_pclk_1/gateop_perm/Z
                                   net (fanout=82)       2.378       7.632         lcd_clk          
 IOL_7_133/DO                      td                    0.139       7.771 f       lcd_pclk_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.771         lcd_pclk_obuf/ntO
 IOBS_0_132/PAD                    td                    3.056      10.827 f       lcd_pclk_obuf/opit_0/O
                                   net (fanout=1)        0.046      10.873         lcd_pclk         
 L5                                                                        f       lcd_pclk (port)  

 Data arrival time                                                  10.873         Logic Levels: 3  
                                                                                   Logic: 3.800ns(58.814%), Route: 2.661ns(41.186%)
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : eth_tx_ctl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 C11                                                     0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.050       0.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.513       1.563 f       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.563         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.127       1.690 f       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.273       2.963         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.104       3.067 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.552       3.619         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       3.619 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     2.151       5.770         ntclkbufg_1      
 IOL_135_249/CLK_SYS                                                       f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_135_249/DO                    tco                   0.547       6.317 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.317         u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/ntO
 IOBR_133_252/PAD                  td                    3.104       9.421 f       u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.052       9.473         eth_tx_ctl       
 F9                                                                        f       eth_tx_ctl (port)

 Data arrival time                                                   9.473         Logic Levels: 1  
                                                                                   Logic: 3.651ns(98.596%), Route: 0.052ns(1.404%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A16                                                     0.000       0.000 f       eth_rxd[1] (port)
                                   net (fanout=1)        0.043       0.043         eth_rxd[1]       
 IOBS_225_252/DIN                  td                    1.350       1.393 f       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.393         eth_rxd_ibuf[1]/ntD
 IOL_227_249/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.393         Logic Levels: 1  
                                                                                   Logic: 1.350ns(96.913%), Route: 0.043ns(3.087%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D11                                                     0.000       0.000 f       eth_rx_ctl (port)
                                   net (fanout=1)        0.049       0.049         eth_rx_ctl       
 IOBD_124_252/DIN                  td                    1.350       1.399 f       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.399         eth_rx_ctl_ibuf/ntD
 IOL_127_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.399         Logic Levels: 1  
                                                                                   Logic: 1.350ns(96.497%), Route: 0.049ns(3.503%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B16                                                     0.000       0.000 f       eth_rxd[0] (port)
                                   net (fanout=1)        0.056       0.056         eth_rxd[0]       
 IOBD_224_252/DIN                  td                    1.350       1.406 f       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.406         eth_rxd_ibuf[0]/ntD
 IOL_227_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.406         Logic Levels: 1  
                                                                                   Logic: 1.350ns(96.017%), Route: 0.056ns(3.983%)
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_178_69/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_178_69/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_178_69/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_227_249/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_194_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_194_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_178_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.253
  Launch Clock Delay      :  2.675
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.062       2.675         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_57/Q2                    tco                   0.223       2.898 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.361       3.259         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_57/Y0                    td                    0.226       3.485 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.282       3.767         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48217
 CLMA_174_41/Y1                    td                    0.244       4.011 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.365       4.376         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48220
 CLMA_174_52/Y0                    td                    0.150       4.526 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.274       4.800         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_60/Y2                    td                    0.264       5.064 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=11)       0.302       5.366         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_174_40/CECO                  td                    0.132       5.498 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.498         ntR971           
 CLMA_174_44/CECO                  td                    0.132       5.630 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.630         ntR970           
 CLMA_174_48/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.630         Logic Levels: 6  
                                                                                   Logic: 1.371ns(46.396%), Route: 1.584ns(53.604%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946      22.253         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.623                          
 clock uncertainty                                      -0.150      22.473                          

 Setup time                                             -0.576      21.897                          

 Data required time                                                 21.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.897                          
 Data arrival time                                                   5.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.253
  Launch Clock Delay      :  2.675
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.062       2.675         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_57/Q2                    tco                   0.223       2.898 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.361       3.259         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_57/Y0                    td                    0.226       3.485 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.282       3.767         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48217
 CLMA_174_41/Y1                    td                    0.244       4.011 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.365       4.376         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48220
 CLMA_174_52/Y0                    td                    0.150       4.526 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.274       4.800         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_60/Y2                    td                    0.264       5.064 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=11)       0.302       5.366         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_174_40/CECO                  td                    0.132       5.498 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.498         ntR971           
 CLMA_174_44/CECO                  td                    0.132       5.630 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.630         ntR970           
 CLMA_174_48/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.630         Logic Levels: 6  
                                                                                   Logic: 1.371ns(46.396%), Route: 1.584ns(53.604%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946      22.253         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.623                          
 clock uncertainty                                      -0.150      22.473                          

 Setup time                                             -0.576      21.897                          

 Data required time                                                 21.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.897                          
 Data arrival time                                                   5.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.253
  Launch Clock Delay      :  2.675
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.062       2.675         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_57/Q2                    tco                   0.223       2.898 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.361       3.259         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_174_57/Y0                    td                    0.226       3.485 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.282       3.767         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48217
 CLMA_174_41/Y1                    td                    0.244       4.011 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.365       4.376         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N48220
 CLMA_174_52/Y0                    td                    0.150       4.526 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.274       4.800         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_174_60/Y2                    td                    0.264       5.064 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=11)       0.302       5.366         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_174_40/CECO                  td                    0.132       5.498 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.498         ntR971           
 CLMA_174_44/CECO                  td                    0.132       5.630 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.630         ntR970           
 CLMA_174_48/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.630         Logic Levels: 6  
                                                                                   Logic: 1.371ns(46.396%), Route: 1.584ns(53.604%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946      22.253         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.623                          
 clock uncertainty                                      -0.150      22.473                          

 Setup time                                             -0.576      21.897                          

 Data required time                                                 21.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.897                          
 Data arrival time                                                   5.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.676
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.945       2.252         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_178_68/Q2                    tco                   0.180       2.432 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.491         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg [3]
 CLMA_178_68/A4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.491         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.063       2.676         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.424       2.252                          
 clock uncertainty                                       0.000       2.252                          

 Hold time                                              -0.029       2.223                          

 Data required time                                                  2.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.223                          
 Data arrival time                                                   2.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.687
  Launch Clock Delay      :  2.255
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948       2.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q1                    tco                   0.184       2.439 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.141       2.580         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [0]
 CLMS_162_73/M0                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/D

 Data arrival time                                                   2.580         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.615%), Route: 0.141ns(43.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.074       2.687         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_162_73/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.317                          
 clock uncertainty                                       0.000       2.317                          

 Hold time                                              -0.011       2.306                          

 Data required time                                                  2.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.306                          
 Data arrival time                                                   2.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.673
  Launch Clock Delay      :  2.248
  Clock Pessimism Removal :  -0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.941       2.248         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_69/Q3                    tco                   0.178       2.426 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.059       2.485         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_174_69/B0                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.485         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.060       2.673         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.424       2.249                          
 clock uncertainty                                       0.000       2.249                          

 Hold time                                              -0.066       2.183                          

 Data required time                                                  2.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.183                          
 Data arrival time                                                   2.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.131      15.015         ntclkbufg_0      
 CLMA_186_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_186_124/Q0                   tco                   0.221      15.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.862      16.098         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_174_68/Y2                    td                    0.264      16.362 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.283      16.645         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_166_73/Y0                    td                    0.162      16.807 r       _N6863_inv/gateop_perm/Z
                                   net (fanout=8)        0.279      17.086         _N6863           
                                   td                    0.368      17.454 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.454         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4917
 CLMA_166_60/COUT                  td                    0.044      17.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.498         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4919
                                   td                    0.044      17.542 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.542         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4921
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.542         Logic Levels: 3  
                                                                                   Logic: 1.103ns(43.649%), Route: 1.424ns(56.351%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.561                          
 clock uncertainty                                      -0.150      22.411                          

 Setup time                                             -0.128      22.283                          

 Data required time                                                 22.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.283                          
 Data arrival time                                                  17.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.454  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.131      15.015         ntclkbufg_0      
 CLMA_186_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_186_124/Q0                   tco                   0.221      15.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.862      16.098         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_174_68/Y2                    td                    0.264      16.362 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.283      16.645         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_166_73/Y0                    td                    0.162      16.807 r       _N6863_inv/gateop_perm/Z
                                   net (fanout=8)        0.279      17.086         _N6863           
                                   td                    0.368      17.454 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.454         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4917
 CLMA_166_60/COUT                  td                    0.044      17.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.498         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4919
 CLMA_166_68/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.498         Logic Levels: 3  
                                                                                   Logic: 1.059ns(42.650%), Route: 1.424ns(57.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.561                          
 clock uncertainty                                      -0.150      22.411                          

 Setup time                                             -0.132      22.279                          

 Data required time                                                 22.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.279                          
 Data arrival time                                                  17.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.781                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.463  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.246
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.131      15.015         ntclkbufg_0      
 CLMA_186_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_186_124/Q0                   tco                   0.221      15.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.862      16.098         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_174_68/Y2                    td                    0.264      16.362 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.283      16.645         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_166_73/Y0                    td                    0.162      16.807 r       _N6863_inv/gateop_perm/Z
                                   net (fanout=8)        0.279      17.086         _N6863           
                                   td                    0.368      17.454 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.454         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4917
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.454         Logic Levels: 2  
                                                                                   Logic: 1.015ns(41.615%), Route: 1.424ns(58.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.939      22.246         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_166_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.552                          
 clock uncertainty                                      -0.150      22.402                          

 Setup time                                             -0.115      22.287                          

 Data required time                                                 22.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.287                          
 Data arrival time                                                  17.454                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.963  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.676
  Launch Clock Delay      :  4.333
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.004      24.333         ntclkbufg_0      
 CLMA_230_85/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_230_85/Q0                    tco                   0.182      24.515 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.521      25.036         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [0]
 CLMS_178_69/B4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.036         Logic Levels: 0  
                                                                                   Logic: 0.182ns(25.889%), Route: 0.521ns(74.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.063      22.676         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.370                          
 clock uncertainty                                       0.150      22.520                          

 Hold time                                              -0.038      22.482                          

 Data required time                                                 22.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.482                          
 Data arrival time                                                  25.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.554                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.940  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.676
  Launch Clock Delay      :  4.310
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.981      24.310         ntclkbufg_0      
 CLMA_234_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/CLK

 CLMA_234_60/Q3                    tco                   0.182      24.492 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_error/opit_0_inv/Q
                                   net (fanout=1)        0.523      25.015         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/wrlvl_error_tmp [1]
 CLMS_178_69/B1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  25.015         Logic Levels: 0  
                                                                                   Logic: 0.182ns(25.816%), Route: 0.523ns(74.184%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.063      22.676         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.370                          
 clock uncertainty                                       0.150      22.520                          

 Hold time                                              -0.084      22.436                          

 Data required time                                                 22.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.436                          
 Data arrival time                                                  25.015                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.970  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.673
  Launch Clock Delay      :  4.337
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.008      24.337         ntclkbufg_0      
 CLMS_198_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_198_133/Q0                   tco                   0.182      24.519 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.601      25.120         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMA_174_69/D4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.120         Logic Levels: 0  
                                                                                   Logic: 0.182ns(23.244%), Route: 0.601ns(76.756%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.060      22.673         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306      22.367                          
 clock uncertainty                                       0.150      22.517                          

 Hold time                                              -0.038      22.479                          

 Data required time                                                 22.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.479                          
 Data arrival time                                                  25.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.641                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.684
  Launch Clock Delay      :  2.673
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.060       2.673         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_69/Q3                    tco                   0.220       2.893 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        4.833       7.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_118_68/D1                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.726         Logic Levels: 0  
                                                                                   Logic: 0.220ns(4.354%), Route: 4.833ns(95.646%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.074      12.457 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      12.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      12.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.987      13.684         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      13.990                          
 clock uncertainty                                      -0.150      13.840                          

 Setup time                                             -0.169      13.671                          

 Data required time                                                 13.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.671                          
 Data arrival time                                                   7.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.945                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.684
  Launch Clock Delay      :  2.680
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.067       2.680         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q2                    tco                   0.223       2.903 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        2.819       5.722         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_118_68/D3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.722         Logic Levels: 0  
                                                                                   Logic: 0.223ns(7.331%), Route: 2.819ns(92.669%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.074      12.457 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      12.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      12.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.987      13.684         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      13.990                          
 clock uncertainty                                      -0.150      13.840                          

 Setup time                                             -0.287      13.553                          

 Data required time                                                 13.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.553                          
 Data arrival time                                                   5.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.710  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.271
  Launch Clock Delay      :  2.255
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948       2.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_166_69/Q2                    tco                   0.183       2.438 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        2.141       4.579         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_118_68/D3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   4.579         Logic Levels: 0  
                                                                                   Logic: 0.183ns(7.874%), Route: 2.141ns(92.126%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.079       2.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       3.165         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       3.165 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.106       4.271         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       3.965                          
 clock uncertainty                                       0.150       4.115                          

 Hold time                                              -0.189       3.926                          

 Data required time                                                  3.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.926                          
 Data arrival time                                                   4.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.717  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.271
  Launch Clock Delay      :  2.248
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.941       2.248         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_69/Q3                    tco                   0.182       2.430 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        3.679       6.109         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_118_68/D1                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.109         Logic Levels: 0  
                                                                                   Logic: 0.182ns(4.714%), Route: 3.679ns(95.286%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.079       2.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       3.165         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       3.165 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.106       4.271         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       3.965                          
 clock uncertainty                                       0.150       4.115                          

 Hold time                                              -0.083       4.032                          

 Data required time                                                  4.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.032                          
 Data arrival time                                                   6.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.077                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CE
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.333
  Launch Clock Delay      :  3.697
  Clock Pessimism Removal :  0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739       6.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.145       7.697         ntclkbufg_1      
 CLMA_122_100/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/CLK

 CLMA_122_100/Q2                   tco                   0.223       7.920 f       u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/Q
                                   net (fanout=7)        0.262       8.182         u_eth_top/u_icmp/u_icmp_tx/total_num [1]
 CLMA_118_101/Y3                   td                    0.358       8.540 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux3/gateop_perm/Z
                                   net (fanout=1)        0.467       9.007         u_eth_top/u_icmp/u_icmp_tx/_N4241
 CLMA_118_101/Y0                   td                    0.378       9.385 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.376       9.761         u_eth_top/u_icmp/u_icmp_tx/N3
 CLMA_118_112/Y2                   td                    0.162       9.923 r       u_eth_top/u_icmp/u_icmp_tx/N5_0[15]/gateop_perm/Z
                                   net (fanout=1)        0.266      10.189         u_eth_top/u_icmp/u_icmp_tx/N348 [15]
 CLMA_118_104/Y3                   td                    0.468      10.657 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.238      10.895         _N13             
 CLMA_118_109/Y2                   td                    0.162      11.057 r       u_eth_top/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=3)        0.292      11.349         u_eth_top/u_icmp/u_icmp_tx/N1094
 CLMA_118_84/CECO                  td                    0.141      11.490 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.490         ntR1107          
 CLMA_118_88/CECO                  td                    0.141      11.631 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.631         ntR1106          
 CLMA_118_92/CECO                  td                    0.141      11.772 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.772         ntR1105          
 CLMA_118_96/CECI                                                          r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CE

 Data arrival time                                                  11.772         Logic Levels: 8  
                                                                                   Logic: 2.174ns(53.350%), Route: 1.901ns(46.650%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633      13.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.017      15.333         ntclkbufg_1      
 CLMA_118_96/CLK                                                           r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CLK
 clock pessimism                                         0.300      15.633                          
 clock uncertainty                                      -0.150      15.483                          

 Setup time                                             -0.563      14.920                          

 Data required time                                                 14.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.920                          
 Data arrival time                                                  11.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CE
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.064  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.333
  Launch Clock Delay      :  3.697
  Clock Pessimism Removal :  0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739       6.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.145       7.697         ntclkbufg_1      
 CLMA_122_100/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/CLK

 CLMA_122_100/Q2                   tco                   0.223       7.920 f       u_eth_top/u_icmp/u_icmp_tx/total_num[1]/opit_0/Q
                                   net (fanout=7)        0.262       8.182         u_eth_top/u_icmp/u_icmp_tx/total_num [1]
 CLMA_118_101/Y3                   td                    0.358       8.540 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux3/gateop_perm/Z
                                   net (fanout=1)        0.467       9.007         u_eth_top/u_icmp/u_icmp_tx/_N4241
 CLMA_118_101/Y0                   td                    0.378       9.385 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.376       9.761         u_eth_top/u_icmp/u_icmp_tx/N3
 CLMA_118_112/Y2                   td                    0.162       9.923 r       u_eth_top/u_icmp/u_icmp_tx/N5_0[15]/gateop_perm/Z
                                   net (fanout=1)        0.266      10.189         u_eth_top/u_icmp/u_icmp_tx/N348 [15]
 CLMA_118_104/Y3                   td                    0.468      10.657 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.238      10.895         _N13             
 CLMA_118_109/Y2                   td                    0.162      11.057 r       u_eth_top/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=3)        0.292      11.349         u_eth_top/u_icmp/u_icmp_tx/N1094
 CLMA_118_84/CECO                  td                    0.141      11.490 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.490         ntR1107          
 CLMA_118_88/CECO                  td                    0.141      11.631 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.631         ntR1106          
 CLMA_118_92/CECO                  td                    0.141      11.772 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.772         ntR1105          
 CLMA_118_96/CECI                                                          r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CE

 Data arrival time                                                  11.772         Logic Levels: 8  
                                                                                   Logic: 2.174ns(53.350%), Route: 1.901ns(46.650%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633      13.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.017      15.333         ntclkbufg_1      
 CLMA_118_96/CLK                                                           r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.300      15.633                          
 clock uncertainty                                      -0.150      15.483                          

 Setup time                                             -0.563      14.920                          

 Data required time                                                 14.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.920                          
 Data arrival time                                                  11.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_rx/icmp_data_length[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_rx/reply_checksum_add[25]/opit_0_L5Q_perm/CE
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.321
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739       6.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.139       7.691         ntclkbufg_1      
 CLMS_126_105/CLK                                                          r       u_eth_top/u_icmp/u_icmp_rx/icmp_data_length[2]/opit_0_L5Q_perm/CLK

 CLMS_126_105/Q0                   tco                   0.221       7.912 f       u_eth_top/u_icmp/u_icmp_rx/icmp_data_length[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.349       8.261         u_eth_top/u_icmp/u_icmp_rx/icmp_data_length [2]
                                   td                    0.365       8.626 f       u_eth_top/u_icmp/u_icmp_rx/N360_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.626         u_eth_top/u_icmp/u_icmp_rx/N360_1.co [2]
 CLMS_134_101/COUT                 td                    0.044       8.670 r       u_eth_top/u_icmp/u_icmp_rx/N360_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.670         u_eth_top/u_icmp/u_icmp_rx/N360_1.co [4]
                                   td                    0.044       8.714 r       u_eth_top/u_icmp/u_icmp_rx/N360_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.714         u_eth_top/u_icmp/u_icmp_rx/N360_1.co [6]
 CLMS_134_105/Y2                   td                    0.202       8.916 f       u_eth_top/u_icmp/u_icmp_rx/N360_1.fsub_7/gateop_A2/Y0
                                   net (fanout=2)        0.455       9.371         u_eth_top/u_icmp/u_icmp_rx/N360 [7]
 CLMA_130_105/COUT                 td                    0.397       9.768 r       u_eth_top/u_icmp/u_icmp_rx/N361.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.768         u_eth_top/u_icmp/u_icmp_rx/N361.co [6]
                                   td                    0.044       9.812 r       u_eth_top/u_icmp/u_icmp_rx/N361.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.812         u_eth_top/u_icmp/u_icmp_rx/N361.co [10]
 CLMA_130_109/COUT                 td                    0.044       9.856 r       u_eth_top/u_icmp/u_icmp_rx/N361.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.856         u_eth_top/u_icmp/u_icmp_rx/N361.co [14]
 CLMA_130_113/Y0                   td                    0.206      10.062 r       u_eth_top/u_icmp/u_icmp_rx/N361.eq_8/gateop/Y
                                   net (fanout=11)       0.308      10.370         u_eth_top/u_icmp/u_icmp_rx/N361
 CLMS_138_121/Y3                   td                    0.360      10.730 r       u_eth_top/u_icmp/u_icmp_rx/N1128_3/gateop_perm/Z
                                   net (fanout=12)       0.160      10.890         u_eth_top/u_icmp/u_icmp_rx/N1128
 CLMS_138_125/CECO                 td                    0.141      11.031 r       u_eth_top/u_icmp/u_icmp_rx/reply_checksum_add[9]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      11.031         ntR1087          
 CLMS_138_129/CECO                 td                    0.141      11.172 r       u_eth_top/u_icmp/u_icmp_rx/reply_checksum_add[10]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      11.172         ntR1086          
 CLMS_138_133/CECO                 td                    0.141      11.313 r       u_eth_top/u_icmp/u_icmp_rx/reply_checksum_add[19]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      11.313         ntR1085          
 CLMS_138_137/CECO                 td                    0.141      11.454 r       u_eth_top/u_icmp/u_icmp_rx/reply_checksum_add[18]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      11.454         ntR1084          
 CLMS_138_141/CECO                 td                    0.141      11.595 r       u_eth_top/u_icmp/u_icmp_rx/reply_checksum_add[23]/opit_0_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      11.595         ntR1083          
 CLMS_138_145/CECI                                                         r       u_eth_top/u_icmp/u_icmp_rx/reply_checksum_add[25]/opit_0_L5Q_perm/CE

 Data arrival time                                                  11.595         Logic Levels: 11 
                                                                                   Logic: 2.632ns(67.418%), Route: 1.272ns(32.582%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633      13.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.005      15.321         ntclkbufg_1      
 CLMS_138_145/CLK                                                          r       u_eth_top/u_icmp/u_icmp_rx/reply_checksum_add[25]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.236      15.557                          
 clock uncertainty                                      -0.150      15.407                          

 Setup time                                             -0.563      14.844                          

 Data required time                                                 14.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.844                          
 Data arrival time                                                  11.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_arp/u_arp_rx/src_ip_t[28]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_arp/u_arp_rx/src_ip[28]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.654
  Launch Clock Delay      :  3.298
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633       5.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     0.982       7.298         ntclkbufg_1      
 CLMS_134_169/CLK                                                          r       u_eth_top/u_arp/u_arp_rx/src_ip_t[28]/opit_0_L5Q_perm/CLK

 CLMS_134_169/Q3                   tco                   0.178       7.476 f       u_eth_top/u_arp/u_arp_rx/src_ip_t[28]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.130       7.606         u_eth_top/u_arp/u_arp_rx/src_ip_t [28]
 CLMA_134_168/CD                                                           f       u_eth_top/u_arp/u_arp_rx/src_ip[28]/opit_0/D

 Data arrival time                                                   7.606         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739       6.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.102       7.654         ntclkbufg_1      
 CLMA_134_168/CLK                                                          r       u_eth_top/u_arp/u_arp_rx/src_ip[28]/opit_0/CLK
 clock pessimism                                        -0.340       7.314                          
 clock uncertainty                                       0.000       7.314                          

 Hold time                                               0.040       7.354                          

 Data required time                                                  7.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.354                          
 Data arrival time                                                   7.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_tx/check_buffer_icmp[11]/opit_0_A2Q21/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/ip_head[5][10]/opit_0_L5Q_perm/L4
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.701
  Launch Clock Delay      :  3.345
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633       5.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.029       7.345         ntclkbufg_1      
 CLMA_130_129/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/check_buffer_icmp[11]/opit_0_A2Q21/CLK

 CLMA_130_129/Q2                   tco                   0.180       7.525 f       u_eth_top/u_icmp/u_icmp_tx/check_buffer_icmp[11]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.059       7.584         u_eth_top/u_icmp/u_icmp_tx/check_buffer_icmp [10]
 CLMA_130_128/A4                                                           f       u_eth_top/u_icmp/u_icmp_tx/ip_head[5][10]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.584         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739       6.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.149       7.701         ntclkbufg_1      
 CLMA_130_128/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/ip_head[5][10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.341       7.360                          
 clock uncertainty                                       0.000       7.360                          

 Hold time                                              -0.029       7.331                          

 Data required time                                                  7.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.331                          
 Data arrival time                                                   7.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_rx/des_ip[14]/opit_0/CLK
Endpoint    : u_eth_top/u_udp/u_udp_rx/des_ip[22]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.656
  Launch Clock Delay      :  3.300
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633       5.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     0.984       7.300         ntclkbufg_1      
 CLMA_126_172/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/des_ip[14]/opit_0/CLK

 CLMA_126_172/Q3                   tco                   0.178       7.478 f       u_eth_top/u_udp/u_udp_rx/des_ip[14]/opit_0/Q
                                   net (fanout=2)        0.131       7.609         u_eth_top/u_udp/u_udp_rx/des_ip [14]
 CLMS_126_173/CD                                                           f       u_eth_top/u_udp/u_udp_rx/des_ip[22]/opit_0/D

 Data arrival time                                                   7.609         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.605%), Route: 0.131ns(42.395%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739       6.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.104       7.656         ntclkbufg_1      
 CLMS_126_173/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/des_ip[22]/opit_0/CLK
 clock pessimism                                        -0.340       7.316                          
 clock uncertainty                                       0.000       7.316                          

 Hold time                                               0.040       7.356                          

 Data required time                                                  7.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.356                          
 Data arrival time                                                   7.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.333
  Launch Clock Delay      :  5.021
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.137      15.021         ntclkbufg_0      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_150_120/Q1                   tco                   0.223      15.244 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.353      15.597         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMS_150_121/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  15.597         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.715%), Route: 0.353ns(61.285%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633      13.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.017      15.333         ntclkbufg_1      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      15.333                          
 clock uncertainty                                      -0.150      15.183                          

 Setup time                                              0.024      15.207                          

 Data required time                                                 15.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.207                          
 Data arrival time                                                  15.597                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.691  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.318
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.125      15.009         ntclkbufg_0      
 CLMA_154_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_154_112/Q2                   tco                   0.223      15.232 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.167      15.399         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMA_158_112/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  15.399         Logic Levels: 0  
                                                                                   Logic: 0.223ns(57.179%), Route: 0.167ns(42.821%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633      13.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.002      15.318         ntclkbufg_1      
 CLMA_158_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      15.318                          
 clock uncertainty                                      -0.150      15.168                          

 Setup time                                              0.024      15.192                          

 Data required time                                                 15.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.192                          
 Data arrival time                                                  15.399                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.309
  Launch Clock Delay      :  4.997
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.113      14.997         ntclkbufg_0      
 CLMA_158_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_158_104/Q0                   tco                   0.221      15.218 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.079      15.297         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_158_105/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  15.297         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.667%), Route: 0.079ns(26.333%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633      13.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     0.993      15.309         ntclkbufg_1      
 CLMA_158_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      15.309                          
 clock uncertainty                                      -0.150      15.159                          

 Setup time                                             -0.068      15.091                          

 Data required time                                                 15.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.091                          
 Data arrival time                                                  15.297                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.665
  Launch Clock Delay      :  4.322
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.993      24.322         ntclkbufg_0      
 CLMA_158_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_158_104/Q2                   tco                   0.180      24.502 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      24.560         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0]
 CLMA_158_105/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                  24.560         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      21.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      21.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739      22.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      22.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      22.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.113      23.665         ntclkbufg_1      
 CLMA_158_105/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.000      23.665                          
 clock uncertainty                                       0.150      23.815                          

 Hold time                                               0.040      23.855                          

 Data required time                                                 23.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.855                          
 Data arrival time                                                  24.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.667
  Launch Clock Delay      :  4.324
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.995      24.324         ntclkbufg_0      
 CLMA_150_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_150_100/Q2                   tco                   0.180      24.504 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      24.562         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMS_150_101/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  24.562         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      21.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      21.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739      22.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      22.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      22.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.115      23.667         ntclkbufg_1      
 CLMS_150_101/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      23.667                          
 clock uncertainty                                       0.150      23.817                          

 Hold time                                               0.040      23.857                          

 Data required time                                                 23.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.857                          
 Data arrival time                                                  24.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.682
  Launch Clock Delay      :  4.339
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.010      24.339         ntclkbufg_0      
 CLMA_158_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_158_121/Q2                   tco                   0.180      24.519 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      24.577         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_158_120/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  24.577         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      21.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      21.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739      22.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      22.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      22.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.130      23.682         ntclkbufg_1      
 CLMA_158_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      23.682                          
 clock uncertainty                                       0.150      23.832                          

 Hold time                                               0.040      23.872                          

 Data required time                                                 23.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.872                          
 Data arrival time                                                  24.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.705                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.319
  Launch Clock Delay      :  5.004
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.120       5.004         ntclkbufg_0      
 CLMS_194_137/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_194_137/Q2                   tco                   0.223       5.227 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=18)       0.390       5.617         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/coarse_slip_step [3]
 CLMA_186_125/Y2                   td                    0.376       5.993 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.075       6.068         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_186_125/Y0                   td                    0.162       6.230 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.264       6.494         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11330
 CLMA_194_124/Y0                   td                    0.162       6.656 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.073       6.729         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMA_194_124/Y3                   td                    0.360       7.089 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.407       7.496         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMA_186_145/Y1                   td                    0.162       7.658 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_3/gateop_perm/Z
                                   net (fanout=10)       0.263       7.921         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMA_194_144/Y0                   td                    0.162       8.083 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.265       8.348         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11264
 CLMA_186_145/Y3                   td                    0.162       8.510 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.267       8.777         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11295
 CLMA_186_137/COUT                 td                    0.397       9.174 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.174         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_186_141/Y1                   td                    0.383       9.557 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.154       9.711         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11303
 CLMA_186_141/D4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.711         Logic Levels: 9  
                                                                                   Logic: 2.549ns(54.153%), Route: 2.158ns(45.847%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.990      14.319         ntclkbufg_0      
 CLMA_186_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.938                          
 clock uncertainty                                      -0.150      14.788                          

 Setup time                                             -0.092      14.696                          

 Data required time                                                 14.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.696                          
 Data arrival time                                                   9.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.985                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.332
  Launch Clock Delay      :  5.029
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.145       5.029         ntclkbufg_0      
 CLMA_218_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/CLK

 CLMA_218_112/Q0                   tco                   0.221       5.250 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_vld/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.448       5.698         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_gate_vld
 CLMA_202_128/Y3                   td                    0.221       5.919 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22_10[2]/gateop_perm/Z
                                   net (fanout=2)        0.073       5.992         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N22 [2]
 CLMA_202_128/Y1                   td                    0.224       6.216 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_7[2]/gateop_perm/Z
                                   net (fanout=1)        0.255       6.471         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11411
 CLMA_202_133/Y3                   td                    0.162       6.633 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N52_9[2]_2/gateop_perm/Z
                                   net (fanout=4)        0.073       6.706         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_next [2]
 CLMA_202_132/Y3                   td                    0.151       6.857 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139/gateop_perm/Z
                                   net (fanout=9)        0.254       7.111         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N139
 CLMA_202_136/Y1                   td                    0.162       7.273 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396_2/gateop_perm/Z
                                   net (fanout=10)       0.075       7.348         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N396
 CLMA_202_136/Y0                   td                    0.378       7.726 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_26/gateop_perm/Z
                                   net (fanout=11)       0.263       7.989         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11345
 CLMA_202_140/Y0                   td                    0.150       8.139 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_49[1]_1/gateop_perm/Z
                                   net (fanout=1)        0.350       8.489         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11374
                                   td                    0.368       8.857 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_0/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.857         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [1]
 CLMA_202_145/COUT                 td                    0.044       8.901 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.901         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.co [3]
 CLMA_202_149/Y1                   td                    0.383       9.284 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/N389_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.252       9.536         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/_N11384
 CLMA_202_141/D4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.536         Logic Levels: 9  
                                                                                   Logic: 2.464ns(54.671%), Route: 2.043ns(45.329%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.003      14.332         ntclkbufg_0      
 CLMA_202_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.887                          
 clock uncertainty                                      -0.150      14.737                          

 Setup time                                             -0.092      14.645                          

 Data required time                                                 14.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.645                          
 Data arrival time                                                   9.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.350
  Launch Clock Delay      :  4.990
  Clock Pessimism Removal :  0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.106       4.990         ntclkbufg_0      
 CLMA_198_92/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_198_92/Q1                    tco                   0.223       5.213 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.265       5.478         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/cnt [0]
 CLMA_194_96/Y1                    td                    0.244       5.722 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_5/gateop_perm/Z
                                   net (fanout=1)        0.369       6.091         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N47450
 CLMA_194_96/Y2                    td                    0.264       6.355 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39_8/gateop_perm/Z
                                   net (fanout=2)        0.349       6.704         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N39
 CLMA_198_88/Y1                    td                    0.162       6.866 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_14[2]/gateop_perm/Z
                                   net (fanout=1)        0.156       7.022         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10948
 CLMA_198_88/Y0                    td                    0.233       7.255 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=6)        0.408       7.663         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [2]
 CLMS_198_61/Y1                    td                    0.151       7.814 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N431/gateop_perm/Z
                                   net (fanout=2)        0.276       8.090         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N431
 CLMA_202_68/Y0                    td                    0.150       8.240 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=125)      0.757       8.997         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_108/CECO                 td                    0.132       9.129 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[101]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.129         ntR962           
 CLMA_214_112/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.129         Logic Levels: 7  
                                                                                   Logic: 1.559ns(37.666%), Route: 2.580ns(62.334%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.021      14.350         ntclkbufg_0      
 CLMA_214_112/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.619      14.969                          
 clock uncertainty                                      -0.150      14.819                          

 Setup time                                             -0.576      14.243                          

 Data required time                                                 14.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.243                          
 Data arrival time                                                   9.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_9/ram16x1d/WADM0
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  4.298
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.969       4.298         ntclkbufg_0      
 CLMA_166_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_166_156/Q0                   tco                   0.179       4.477 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=38)       0.277       4.754         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_178_161/M0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_9/ram16x1d/WADM0

 Data arrival time                                                   4.754         Logic Levels: 0  
                                                                                   Logic: 0.179ns(39.254%), Route: 0.277ns(60.746%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.081       4.965         ntclkbufg_0      
 CLMS_178_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_9/ram16x1d/WCLK
 clock pessimism                                        -0.619       4.346                          
 clock uncertainty                                       0.000       4.346                          

 Hold time                                               0.293       4.639                          

 Data required time                                                  4.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.639                          
 Data arrival time                                                   4.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WADM1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.946
  Launch Clock Delay      :  4.272
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.943       4.272         ntclkbufg_0      
 CLMA_166_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_166_180/Q1                   tco                   0.180       4.452 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=37)       0.284       4.736         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [1]
 CLMS_182_181/M1                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WADM1

 Data arrival time                                                   4.736         Logic Levels: 0  
                                                                                   Logic: 0.180ns(38.793%), Route: 0.284ns(61.207%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.062       4.946         ntclkbufg_0      
 CLMS_182_181/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/ram16x1d/WCLK
 clock pessimism                                        -0.619       4.327                          
 clock uncertainty                                       0.000       4.327                          

 Hold time                                               0.293       4.620                          

 Data required time                                                  4.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.620                          
 Data arrival time                                                   4.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_34/ram16x1d/WADM1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.946
  Launch Clock Delay      :  4.272
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.943       4.272         ntclkbufg_0      
 CLMA_166_180/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_166_180/Q1                   tco                   0.180       4.452 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=37)       0.284       4.736         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [1]
 CLMS_182_181/M1                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_34/ram16x1d/WADM1

 Data arrival time                                                   4.736         Logic Levels: 0  
                                                                                   Logic: 0.180ns(38.793%), Route: 0.284ns(61.207%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.062       4.946         ntclkbufg_0      
 CLMS_182_181/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_34/ram16x1d/WCLK
 clock pessimism                                        -0.619       4.327                          
 clock uncertainty                                       0.000       4.327                          

 Hold time                                               0.293       4.620                          

 Data required time                                                  4.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.620                          
 Data arrival time                                                   4.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.654  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.325
  Launch Clock Delay      :  3.671
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      29.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      29.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739      30.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      30.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      30.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      30.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.119      31.671         ntclkbufg_1      
 CLMA_150_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_150_104/Q3                   tco                   0.220      31.891 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        4.516      36.407         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_70_68/Y6AB                   td                    0.101      36.508 f       CLKROUTE_22/Z    
                                   net (fanout=1)        1.531      38.039         ntR1761          
 CLMA_154_104/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  38.039         Logic Levels: 1  
                                                                                   Logic: 0.321ns(5.041%), Route: 6.047ns(94.959%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      33.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.996      34.325         ntclkbufg_0      
 CLMA_154_104/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      34.325                          
 clock uncertainty                                      -0.150      34.175                          

 Setup time                                              0.024      34.199                          

 Data required time                                                 34.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.199                          
 Data arrival time                                                  38.039                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.662  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.342
  Launch Clock Delay      :  3.680
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      29.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      29.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739      30.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      30.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      30.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      30.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.128      31.680         ntclkbufg_1      
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK

 CLMS_150_113/Q0                   tco                   0.221      31.901 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        6.146      38.047         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8]
 CLMS_150_117/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D

 Data arrival time                                                  38.047         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.471%), Route: 6.146ns(96.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      33.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.013      34.342         ntclkbufg_0      
 CLMS_150_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      34.342                          
 clock uncertainty                                      -0.150      34.192                          

 Setup time                                              0.024      34.216                          

 Data required time                                                 34.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.216                          
 Data arrival time                                                  38.047                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.652  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.340
  Launch Clock Delay      :  3.688
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      29.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      29.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.739      30.200         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      30.283 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      30.552         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      30.552 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.136      31.688         ntclkbufg_1      
 CLMA_146_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_146_117/Q3                   tco                   0.220      31.908 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.537      33.445         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_66_193/Y6AB                  td                    0.101      33.546 f       CLKROUTE_35/Z    
                                   net (fanout=1)        0.414      33.960         ntR1774          
 CLMS_66_193/Y6CD                  td                    0.103      34.063 f       CLKROUTE_34/Z    
                                   net (fanout=1)        0.489      34.552         ntR1773          
 CLMA_74_192/Y6CD                  td                    0.103      34.655 f       CLKROUTE_33/Z    
                                   net (fanout=1)        0.179      34.834         ntR1772          
 CLMS_70_193/Y6CD                  td                    0.103      34.937 f       CLKROUTE_32/Z    
                                   net (fanout=1)        1.491      36.428         ntR1771          
 CLMS_66_177/Y6AB                  td                    0.101      36.529 f       CLKROUTE_31/Z    
                                   net (fanout=1)        1.399      37.928         ntR1770          
 CLMA_146_113/M2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  37.928         Logic Levels: 5  
                                                                                   Logic: 0.731ns(11.715%), Route: 5.509ns(88.285%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      33.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.011      34.340         ntclkbufg_0      
 CLMA_146_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      34.340                          
 clock uncertainty                                      -0.150      34.190                          

 Setup time                                             -0.068      34.122                          

 Data required time                                                 34.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.122                          
 Data arrival time                                                  37.928                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.806                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.684  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.013
  Launch Clock Delay      :  3.329
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      21.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      21.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633      21.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      22.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      22.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.013      23.329         ntclkbufg_1      
 CLMA_150_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_150_116/Q1                   tco                   0.184      23.513 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        3.330      26.843         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_70_81/Y6CD                   td                    0.093      26.936 r       CLKROUTE_30/Z    
                                   net (fanout=1)        1.017      27.953         ntR1769          
 CLMA_154_116/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  27.953         Logic Levels: 1  
                                                                                   Logic: 0.277ns(5.990%), Route: 4.347ns(94.010%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      22.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      22.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      23.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      23.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      23.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      23.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.129      25.013         ntclkbufg_0      
 CLMA_154_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      25.013                          
 clock uncertainty                                       0.150      25.163                          

 Hold time                                              -0.011      25.152                          

 Data required time                                                 25.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.152                          
 Data arrival time                                                  27.953                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.801                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  3.324
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      21.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      21.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633      21.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      22.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      22.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.008      23.324         ntclkbufg_1      
 CLMS_150_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK

 CLMS_150_113/Q2                   tco                   0.183      23.507 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.233      25.740         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [11]
 CLMA_230_32/Y6AB                  td                    0.092      25.832 r       CLKROUTE_5/Z     
                                   net (fanout=1)        0.152      25.984         ntR1744          
 CLMA_214_32/Y6AB                  td                    0.092      26.076 r       CLKROUTE_4/Z     
                                   net (fanout=1)        0.533      26.609         ntR1743          
 CLMA_206_32/Y6AB                  td                    0.092      26.701 r       CLKROUTE_3/Z     
                                   net (fanout=1)        0.133      26.834         ntR1742          
 CLMA_202_33/Y6AB                  td                    0.092      26.926 r       CLKROUTE_2/Z     
                                   net (fanout=1)        1.076      28.002         ntR1741          
 CLMA_150_112/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D

 Data arrival time                                                  28.002         Logic Levels: 4  
                                                                                   Logic: 0.551ns(11.779%), Route: 4.127ns(88.221%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      22.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      22.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      23.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      23.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      23.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      23.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.128      25.012         ntclkbufg_0      
 CLMA_150_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.000      25.012                          
 clock uncertainty                                       0.150      25.162                          

 Hold time                                              -0.011      25.151                          

 Data required time                                                 25.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.151                          
 Data arrival time                                                  28.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.851                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.688  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.021
  Launch Clock Delay      :  3.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      21.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      21.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.633      21.998         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      22.076 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      22.316         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.316 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1571)     1.017      23.333         ntclkbufg_1      
 CLMS_150_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK

 CLMS_150_121/Q1                   tco                   0.184      23.517 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.964      25.481         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [13]
 CLMS_226_197/Y6CD                 td                    0.093      25.574 r       CLKROUTE_1/Z     
                                   net (fanout=1)        2.530      28.104         ntR1740          
 CLMA_150_120/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/D

 Data arrival time                                                  28.104         Logic Levels: 1  
                                                                                   Logic: 0.277ns(5.806%), Route: 4.494ns(94.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      22.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      22.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      23.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      23.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      23.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      23.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.137      25.021         ntclkbufg_0      
 CLMA_150_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0/CLK
 clock pessimism                                         0.000      25.021                          
 clock uncertainty                                       0.150      25.171                          

 Hold time                                               0.034      25.205                          

 Data required time                                                 25.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.205                          
 Data arrival time                                                  28.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.899                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.134       2.747         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.223       2.970 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      6.441       9.411         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.411         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.346%), Route: 6.441ns(96.654%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.625                          
 clock uncertainty                                      -0.150      22.475                          

 Recovery time                                          -0.476      21.999                          

 Data required time                                                 21.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.999                          
 Data arrival time                                                   9.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.134       2.747         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.223       2.970 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      6.441       9.411         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.411         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.346%), Route: 6.441ns(96.654%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.625                          
 clock uncertainty                                      -0.150      22.475                          

 Recovery time                                          -0.476      21.999                          

 Data required time                                                 21.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.999                          
 Data arrival time                                                   9.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.134       2.747         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.223       2.970 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      6.441       9.411         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_69/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.411         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.346%), Route: 6.441ns(96.654%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_166_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.370      22.625                          
 clock uncertainty                                      -0.150      22.475                          

 Recovery time                                          -0.476      21.999                          

 Data required time                                                 21.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.999                          
 Data arrival time                                                   9.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.676
  Launch Clock Delay      :  2.253
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946       2.253         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q0                    tco                   0.182       2.435 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.292       2.727         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_178_60/RSCO                  td                    0.092       2.819 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       2.819         ntR411           
 CLMA_178_68/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.819         Logic Levels: 1  
                                                                                   Logic: 0.274ns(48.410%), Route: 0.292ns(51.590%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.063       2.676         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.306                          
 clock uncertainty                                       0.000       2.306                          

 Removal time                                            0.000       2.306                          

 Data required time                                                  2.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.306                          
 Data arrival time                                                   2.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.676
  Launch Clock Delay      :  2.253
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946       2.253         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q0                    tco                   0.182       2.435 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.292       2.727         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_178_60/RSCO                  td                    0.092       2.819 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       2.819         ntR411           
 CLMA_178_68/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.819         Logic Levels: 1  
                                                                                   Logic: 0.274ns(48.410%), Route: 0.292ns(51.590%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.063       2.676         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.306                          
 clock uncertainty                                       0.000       2.306                          

 Removal time                                            0.000       2.306                          

 Data required time                                                  2.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.306                          
 Data arrival time                                                   2.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.676
  Launch Clock Delay      :  2.253
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.946       2.253         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_174_72/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_174_72/Q0                    tco                   0.182       2.435 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.292       2.727         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_178_60/RSCO                  td                    0.092       2.819 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       2.819         ntR411           
 CLMA_178_68/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.819         Logic Levels: 1  
                                                                                   Logic: 0.274ns(48.410%), Route: 0.292ns(51.590%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.063       2.676         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_178_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.306                          
 clock uncertainty                                       0.000       2.306                          

 Removal time                                            0.000       2.306                          

 Data required time                                                  2.306                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.306                          
 Data arrival time                                                   2.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.684
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.134       2.747         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.223       2.970 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      3.909       6.879         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.879         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.397%), Route: 3.909ns(94.603%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.074      12.457 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      12.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      12.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.987      13.684         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      13.990                          
 clock uncertainty                                      -0.150      13.840                          

 Recovery time                                          -0.476      13.364                          

 Data required time                                                 13.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.364                          
 Data arrival time                                                   6.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.644  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.271
  Launch Clock Delay      :  2.321
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.014       2.321         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.184       2.505 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      2.899       5.404         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_68/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.404         Logic Levels: 0  
                                                                                   Logic: 0.184ns(5.968%), Route: 2.899ns(94.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.079       2.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       3.165         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       3.165 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.106       4.271         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       3.965                          
 clock uncertainty                                       0.150       4.115                          

 Removal time                                           -0.187       3.928                          

 Data required time                                                  3.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.928                          
 Data arrival time                                                   5.404                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.476                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.014
  Launch Clock Delay      :  2.699
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.086       2.699         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.221       2.920 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        1.981       4.901         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.103       5.004 f       CLKROUTE_45/Z    
                                   net (fanout=1)        0.361       5.365         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.103       5.468 f       CLKROUTE_44/Z    
                                   net (fanout=50)       4.436       9.904         ntR1783          
 DQSL_242_56/RST_DQS                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST

 Data arrival time                                                   9.904         Logic Levels: 2  
                                                                                   Logic: 0.427ns(5.926%), Route: 6.778ns(94.074%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.784       2.078 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.078         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       2.116 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.171       2.287         _N22             
 PLL_122_55/CLK_OUT0               td                    0.076       2.363 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       2.603         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       3.674         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.087       3.761 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.267       4.028         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       4.228 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.036       4.264         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_56/CLK_IO                                                        f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.260       4.524                          
 clock uncertainty                                      -0.150       4.374                          

 Recovery time                                          -0.279       4.095                          

 Data required time                                                  4.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.095                          
 Data arrival time                                                   9.904                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.014
  Launch Clock Delay      :  2.699
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.086       2.699         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.221       2.920 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        1.981       4.901         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.103       5.004 f       CLKROUTE_45/Z    
                                   net (fanout=1)        0.361       5.365         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.103       5.468 f       CLKROUTE_44/Z    
                                   net (fanout=50)       4.258       9.726         ntR1783          
 DQSL_242_100/RST_DQS                                                      f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST

 Data arrival time                                                   9.726         Logic Levels: 2  
                                                                                   Logic: 0.427ns(6.077%), Route: 6.600ns(93.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.784       2.078 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.078         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       2.116 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.171       2.287         _N22             
 PLL_122_55/CLK_OUT0               td                    0.076       2.363 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       2.603         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       3.674         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.087       3.761 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.267       4.028         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       4.228 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.036       4.264         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.260       4.524                          
 clock uncertainty                                      -0.150       4.374                          

 Recovery time                                          -0.279       4.095                          

 Data required time                                                  4.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.095                          
 Data arrival time                                                   9.726                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.014
  Launch Clock Delay      :  2.699
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.086       2.699         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.221       2.920 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        1.981       4.901         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.103       5.004 f       CLKROUTE_45/Z    
                                   net (fanout=1)        0.361       5.365         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.103       5.468 f       CLKROUTE_44/Z    
                                   net (fanout=50)       3.856       9.324         ntR1783          
 DQSL_242_152/RST_DQS                                                      f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST

 Data arrival time                                                   9.324         Logic Levels: 2  
                                                                                   Logic: 0.427ns(6.445%), Route: 6.198ns(93.555%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.784       2.078 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.078         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       2.116 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.171       2.287         _N22             
 PLL_122_55/CLK_OUT0               td                    0.076       2.363 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       2.603         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       3.674         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.087       3.761 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.267       4.028         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.200       4.228 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.036       4.264         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_152/CLK_IO                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                         0.260       4.524                          
 clock uncertainty                                      -0.150       4.374                          

 Recovery time                                          -0.279       4.095                          

 Data required time                                                  4.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.095                          
 Data arrival time                                                   9.324                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.937  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.967       2.274         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.182       2.456 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        1.501       3.957         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.093       4.050 r       CLKROUTE_45/Z    
                                   net (fanout=1)        0.259       4.309         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.093       4.402 r       CLKROUTE_44/Z    
                                   net (fanout=50)       2.704       7.106         ntR1783          
 DQSL_242_224/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST

 Data arrival time                                                   7.106         Logic Levels: 2  
                                                                                   Logic: 0.368ns(7.616%), Route: 4.464ns(92.384%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_224/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.306       3.211                          
 clock uncertainty                                       0.150       3.361                          

 Removal time                                            0.732       4.093                          

 Data required time                                                  4.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.093                          
 Data arrival time                                                   7.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.013                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.937  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.967       2.274         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.182       2.456 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        1.501       3.957         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.093       4.050 r       CLKROUTE_45/Z    
                                   net (fanout=1)        0.259       4.309         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.093       4.402 r       CLKROUTE_44/Z    
                                   net (fanout=50)       3.024       7.426         ntR1783          
 DQSL_242_180/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST

 Data arrival time                                                   7.426         Logic Levels: 2  
                                                                                   Logic: 0.368ns(7.143%), Route: 4.784ns(92.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.306       3.211                          
 clock uncertainty                                       0.150       3.361                          

 Removal time                                            0.732       4.093                          

 Data required time                                                  4.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.093                          
 Data arrival time                                                   7.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.937  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.967       2.274         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_206_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMS_206_69/Q0                    tco                   0.182       2.456 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=2)        1.501       3.957         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 CLMA_198_244/Y6CD                 td                    0.093       4.050 r       CLKROUTE_45/Z    
                                   net (fanout=1)        0.259       4.309         ntR1784          
 CLMS_178_241/Y6CD                 td                    0.093       4.402 r       CLKROUTE_44/Z    
                                   net (fanout=50)       3.031       7.433         ntR1783          
 DQSL_242_152/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST

 Data arrival time                                                   7.433         Logic Levels: 2  
                                                                                   Logic: 0.368ns(7.133%), Route: 4.791ns(92.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_152/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.306       3.211                          
 clock uncertainty                                       0.150       3.361                          

 Removal time                                            0.732       4.093                          

 Data required time                                                  4.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.093                          
 Data arrival time                                                   7.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.983
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.112       4.996         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.223       5.219 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.380       6.599         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_224/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.599         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.911%), Route: 1.380ns(86.089%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.037       5.483         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_224/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                         0.439       5.922                          
 clock uncertainty                                      -0.150       5.772                          

 Recovery time                                           0.085       5.857                          

 Data required time                                                  5.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.857                          
 Data arrival time                                                   6.599                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.983
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.112       4.996         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.223       5.219 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.997       6.216         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_180/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.216         Logic Levels: 0  
                                                                                   Logic: 0.223ns(18.279%), Route: 0.997ns(81.721%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.037       5.483         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                         0.439       5.922                          
 clock uncertainty                                      -0.150       5.772                          

 Recovery time                                           0.085       5.857                          

 Data required time                                                  5.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.857                          
 Data arrival time                                                   6.216                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.983
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.112       4.996         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.223       5.219 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.950       6.169         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_56/RST_TRAINING_N                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.169         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.011%), Route: 0.950ns(80.989%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       5.483         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_56/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.439       5.922                          
 clock uncertainty                                      -0.150       5.772                          

 Recovery time                                           0.085       5.857                          

 Data required time                                                  5.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.857                          
 Data arrival time                                                   6.169                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  4.321
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.992       4.321         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.183       4.504 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.524       5.028         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   5.028         Logic Levels: 0  
                                                                                   Logic: 0.183ns(25.884%), Route: 0.524ns(74.116%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                        -0.439       3.078                          
 clock uncertainty                                       0.150       3.228                          

 Removal time                                            0.176       3.404                          

 Data required time                                                  3.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.404                          
 Data arrival time                                                   5.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  4.321
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.992       4.321         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.183       4.504 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.678       5.182         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_152/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   5.182         Logic Levels: 0  
                                                                                   Logic: 0.183ns(21.254%), Route: 0.678ns(78.746%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_152/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.439       3.078                          
 clock uncertainty                                       0.150       3.228                          

 Removal time                                            0.176       3.404                          

 Data required time                                                  3.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.404                          
 Data arrival time                                                   5.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.243  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  4.321
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.992       4.321         ntclkbufg_0      
 CLMA_194_100/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_194_100/Q2                   tco                   0.183       4.504 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.702       5.206         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_56/RST_TRAINING_N                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   5.206         Logic Levels: 0  
                                                                                   Logic: 0.183ns(20.678%), Route: 0.702ns(79.322%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_56/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                        -0.439       3.078                          
 clock uncertainty                                       0.150       3.228                          

 Removal time                                            0.176       3.404                          

 Data required time                                                  3.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.404                          
 Data arrival time                                                   5.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.802                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.319
  Launch Clock Delay      :  4.944
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.060       4.944         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.223       5.167 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      1.619       6.786         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_234_192/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.786         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.106%), Route: 1.619ns(87.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.990      14.319         ntclkbufg_0      
 CLMA_234_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.555      14.874                          
 clock uncertainty                                      -0.150      14.724                          

 Recovery time                                          -0.476      14.248                          

 Data required time                                                 14.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.248                          
 Data arrival time                                                   6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.319
  Launch Clock Delay      :  4.944
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.060       4.944         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.223       5.167 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      1.619       6.786         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_234_192/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.786         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.106%), Route: 1.619ns(87.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.990      14.319         ntclkbufg_0      
 CLMA_234_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.555      14.874                          
 clock uncertainty                                      -0.150      14.724                          

 Recovery time                                          -0.476      14.248                          

 Data required time                                                 14.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.248                          
 Data arrival time                                                   6.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cke_r[3]/opit_0_inv/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.331
  Launch Clock Delay      :  4.944
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.060       4.944         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.223       5.167 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      1.631       6.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_238_201/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cke_r[3]/opit_0_inv/RS

 Data arrival time                                                   6.798         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.028%), Route: 1.631ns(87.972%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.002      14.331         ntclkbufg_0      
 CLMS_238_201/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cke_r[3]/opit_0_inv/CLK
 clock pessimism                                         0.555      14.886                          
 clock uncertainty                                      -0.150      14.736                          

 Recovery time                                          -0.476      14.260                          

 Data required time                                                 14.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.260                          
 Data arrival time                                                   6.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.951
  Launch Clock Delay      :  4.270
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.941       4.270         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.184       4.454 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      0.302       4.756         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_182_60/RSCO                  td                    0.092       4.848 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.848         ntR867           
 CLMA_182_68/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.848         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.751%), Route: 0.302ns(52.249%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.067       4.951         ntclkbufg_0      
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.332                          
 clock uncertainty                                       0.000       4.332                          

 Removal time                                            0.000       4.332                          

 Data required time                                                  4.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.332                          
 Data arrival time                                                   4.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.951
  Launch Clock Delay      :  4.270
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.941       4.270         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.184       4.454 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      0.302       4.756         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_182_60/RSCO                  td                    0.092       4.848 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.848         ntR867           
 CLMA_182_68/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.848         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.751%), Route: 0.302ns(52.249%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.067       4.951         ntclkbufg_0      
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.332                          
 clock uncertainty                                       0.000       4.332                          

 Removal time                                            0.000       4.332                          

 Data required time                                                  4.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.332                          
 Data arrival time                                                   4.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.951
  Launch Clock Delay      :  4.270
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.941       4.270         ntclkbufg_0      
 CLMA_174_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_174_68/Q1                    tco                   0.184       4.454 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=684)      0.302       4.756         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMA_182_60/RSCO                  td                    0.092       4.848 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[120]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.848         ntR867           
 CLMA_182_68/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.848         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.751%), Route: 0.302ns(52.249%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.067       4.951         ntclkbufg_0      
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[120]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.332                          
 clock uncertainty                                       0.000       4.332                          

 Removal time                                            0.000       4.332                          

 Data required time                                                  4.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.332                          
 Data arrival time                                                   4.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_done/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.892  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.333
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.134       2.747         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.223       2.970 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      6.994       9.964         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_182_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_done/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.964         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.090%), Route: 6.994ns(96.910%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.004      14.333         ntclkbufg_0      
 CLMS_182_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/ddr_init_done/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.639                          
 clock uncertainty                                      -0.150      14.489                          

 Recovery time                                          -0.476      14.013                          

 Data required time                                                 14.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.013                          
 Data arrival time                                                   9.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.049                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.885  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.326
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.134       2.747         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.223       2.970 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      6.919       9.889         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.889         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.122%), Route: 6.919ns(96.878%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.997      14.326         ntclkbufg_0      
 CLMA_174_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.632                          
 clock uncertainty                                      -0.150      14.482                          

 Recovery time                                          -0.476      14.006                          

 Data required time                                                 14.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.006                          
 Data arrival time                                                   9.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[23]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.885  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.326
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.134       2.747         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.223       2.970 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      6.919       9.889         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_174_121/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[23]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.889         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.122%), Route: 6.919ns(96.878%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     0.997      14.326         ntclkbufg_0      
 CLMA_174_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.632                          
 clock uncertainty                                      -0.150      14.482                          

 Recovery time                                          -0.476      14.006                          

 Data required time                                                 14.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.006                          
 Data arrival time                                                   9.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.995
  Launch Clock Delay      :  2.321
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.014       2.321         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.184       2.505 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      0.684       3.189         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_198_221/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.189         Logic Levels: 0  
                                                                                   Logic: 0.184ns(21.198%), Route: 0.684ns(78.802%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.111       4.995         ntclkbufg_0      
 CLMS_198_221/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_almost_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.689                          
 clock uncertainty                                       0.150       4.839                          

 Removal time                                           -0.187       4.652                          

 Data required time                                                  4.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.652                          
 Data arrival time                                                   3.189                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_pass/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.995
  Launch Clock Delay      :  2.321
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.014       2.321         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.184       2.505 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      0.684       3.189         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_198_221/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.189         Logic Levels: 0  
                                                                                   Logic: 0.184ns(21.198%), Route: 0.684ns(78.802%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.111       4.995         ntclkbufg_0      
 CLMS_198_221/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.689                          
 clock uncertainty                                       0.150       4.839                          

 Removal time                                           -0.187       4.652                          

 Data required time                                                  4.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.652                          
 Data arrival time                                                   3.189                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.995
  Launch Clock Delay      :  2.321
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N22             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.014       2.321         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_120/Q1                   tco                   0.184       2.505 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=524)      0.684       3.189         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_198_220/RS                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.189         Logic Levels: 0  
                                                                                   Logic: 0.184ns(21.198%), Route: 0.684ns(78.802%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.111       4.995         ntclkbufg_0      
 CLMA_198_220/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       4.689                          
 clock uncertainty                                       0.150       4.839                          

 Removal time                                           -0.187       4.652                          

 Data required time                                                  4.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.652                          
 Data arrival time                                                   3.189                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.463                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3418)     1.141       5.025         ntclkbufg_0      
 CLMA_214_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_214_132/Q2                   tco                   0.223       5.248 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.878       6.126         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_230_201/Y0                   td                    0.264       6.390 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.386       6.776         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.106       6.882 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.882         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    2.406       9.288 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041       9.329         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                   9.329         Logic Levels: 3  
                                                                                   Logic: 2.999ns(69.679%), Route: 1.305ns(30.321%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0/CLK
Endpoint    : lcd_pclk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N22             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=2)        1.073       2.686         ntR1785          
 CLMA_158_69/CLK                                                           r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0/CLK

 CLMA_158_69/Q1                    tco                   0.223       2.909 f       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0/Q
                                   net (fanout=3)        0.160       3.069         lcd_id[2]        
 CLMA_158_69/Y1                    td                    0.244       3.313 f       u_lcd_rgb_top/u_clk_div/lcd_pclk_1/gateop_perm/Z
                                   net (fanout=82)       1.647       4.960         lcd_clk          
 IOL_7_133/DO                      td                    0.106       5.066 f       lcd_pclk_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.066         lcd_pclk_obuf/ntO
 IOBS_0_132/PAD                    td                    2.358       7.424 f       lcd_pclk_obuf/opit_0/O
                                   net (fanout=1)        0.046       7.470         lcd_pclk         
 L5                                                                        f       lcd_pclk (port)  

 Data arrival time                                                   7.470         Logic Levels: 3  
                                                                                   Logic: 2.931ns(61.267%), Route: 1.853ns(38.733%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : eth_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.052       0.052         rst_n            
 IOBR_17_252/DIN                   td                    1.284       1.336 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.336         rst_n_ibuf/ntD   
 IOL_19_249/RX_DATA_DD             td                    0.097       1.433 f       rst_n_ibuf/opit_1/OUT
                                   net (fanout=6)        1.407       2.840         nt_rst_n         
 CLMA_82_132/Y2                    td                    0.379       3.219 f       N0/gateop_perm/Z 
                                   net (fanout=3)        1.006       4.225         sys_rst_n        
 IOL_67_250/DO                     td                    0.106       4.331 f       eth_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       4.331         eth_rst_n_obuf/ntO
 IOBD_64_252/PAD                   td                    2.395       6.726 f       eth_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.040       6.766         eth_rst_n        
 B6                                                                        f       eth_rst_n (port) 

 Data arrival time                                                   6.766         Logic Levels: 5  
                                                                                   Logic: 4.261ns(62.977%), Route: 2.505ns(37.023%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A16                                                     0.000       0.000 f       eth_rxd[1] (port)
                                   net (fanout=1)        0.043       0.043         eth_rxd[1]       
 IOBS_225_252/DIN                  td                    1.206       1.249 f       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.249         eth_rxd_ibuf[1]/ntD
 IOL_227_249/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.249         Logic Levels: 1  
                                                                                   Logic: 1.206ns(96.557%), Route: 0.043ns(3.443%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D11                                                     0.000       0.000 f       eth_rx_ctl (port)
                                   net (fanout=1)        0.049       0.049         eth_rx_ctl       
 IOBD_124_252/DIN                  td                    1.206       1.255 f       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.255         eth_rx_ctl_ibuf/ntD
 IOL_127_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.255         Logic Levels: 1  
                                                                                   Logic: 1.206ns(96.096%), Route: 0.049ns(3.904%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B16                                                     0.000       0.000 f       eth_rxd[0] (port)
                                   net (fanout=1)        0.056       0.056         eth_rxd[0]       
 IOBD_224_252/DIN                  td                    1.206       1.262 f       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.262         eth_rxd_ibuf[0]/ntD
 IOL_227_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.262         Logic Levels: 1  
                                                                                   Logic: 1.206ns(95.563%), Route: 0.056ns(4.437%)
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_178_69/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_178_69/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_178_69/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_227_249/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_194_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_194_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_178_173/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                           
+---------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/place_route/eth_ddr3_lcd_pnr.adf       
| Output     | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/report_timing/eth_ddr3_lcd_rtp.adf     
|            | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/report_timing/eth_ddr3_lcd.rtr         
|            | C:/Users/Admin/Desktop/25G/5_eth_ddr_lcd/prj/report_timing/rtr.db                   
+---------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 954 MB
Total CPU time to report_timing completion : 0h:0m:6s
Process Total CPU time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:8s
