Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 26 12:47:01 2023
| Host         : DESKTOP-AD5K116 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (492)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (492)
--------------------------------
 There are 492 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.826        0.000                      0                 1241        0.020        0.000                      0                 1241        4.500        0.000                       0                   498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out_clk_wiz_0           0.826        0.000                      0                 1241        0.262        0.000                      0                 1241        4.500        0.000                       0                   494  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1         0.843        0.000                      0                 1241        0.262        0.000                      0                 1241        4.500        0.000                       0                   494  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          0.826        0.000                      0                 1241        0.020        0.000                      0                 1241  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        0.826        0.000                      0                 1241        0.020        0.000                      0                 1241  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out_clk_wiz_0                           
(none)                clk_out_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out_clk_wiz_0     
(none)                                      clk_out_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/curState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 4.321ns (48.797%)  route 4.534ns (51.203%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.606    -0.887    cmdProc1/clk
    SLICE_X0Y74          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDSE (Prop_fdse_C_Q)         0.456    -0.431 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=8, routed)           0.863     0.432    dataConsume1/numWords_bcd[2][0]
    SLICE_X1Y74          LUT3 (Prop_lut3_I0_O)        0.124     0.556 r  dataConsume1/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.556    dataConsume1/i___0_carry_i_4_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.196 r  dataConsume1/numWords2_inferred__0/i___0_carry/O[3]
                         net (fo=2, routed)           0.830     2.026    dataConsume1/PCOUT[8]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     2.593 r  dataConsume1/nextState3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.593    dataConsume1/nextState3__0_carry__0_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.927 f  dataConsume1/nextState3__0_carry__1/O[1]
                         net (fo=2, routed)           0.714     3.641    dataConsume1/numWords0[10]
    SLICE_X1Y78          LUT1 (Prop_lut1_I0_O)        0.303     3.944 r  dataConsume1/nextState3__27_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.944    dataConsume1/nextState3__27_carry__1_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.524 r  dataConsume1/nextState3__27_carry__1/O[2]
                         net (fo=22, routed)          0.618     5.142    dataConsume1/nextState3[11]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.302     5.444 r  dataConsume1/nextState2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.444    dataConsume1/nextState2_carry__0_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.977 r  dataConsume1/nextState2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.977    dataConsume1/nextState2_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  dataConsume1/nextState2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.094    dataConsume1/nextState2_carry__1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.211 f  dataConsume1/nextState2_carry__2/CO[3]
                         net (fo=1, routed)           0.607     6.817    dataConsume1/nextState2
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  dataConsume1/curState[0]_i_2/O
                         net (fo=1, routed)           0.425     7.366    dataConsume1/curState[0]_i_2_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  dataConsume1/curState[0]_i_1/O
                         net (fo=1, routed)           0.477     7.968    dataConsume1/curState[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.499     8.523    dataConsume1/clk_out
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/C
                         clock pessimism              0.561     9.084    
                         clock uncertainty           -0.242     8.841    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)       -0.047     8.794    dataConsume1/curState_reg[0]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 3.067ns (43.452%)  route 3.991ns (56.548%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.631 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.482     6.113    dataConsume1/indexCount.hundred_reg[3]_i_1_n_4
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.454    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][3]/C
                         clock pessimism              0.575     9.029    
                         clock uncertainty           -0.242     8.786    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.223     8.563    dataConsume1/indexCount.indexVar_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 3.003ns (42.629%)  route 4.042ns (57.371%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.567 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.532     6.099    dataConsume1/indexCount.hundred_reg[3]_i_1_n_5
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.454    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][2]/C
                         clock pessimism              0.575     9.029    
                         clock uncertainty           -0.242     8.786    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.220     8.566    dataConsume1/indexCount.indexVar_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.886ns (41.995%)  route 3.986ns (58.005%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.450 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.477     5.927    dataConsume1/indexCount.hundred_reg[3]_i_1_n_6
    SLICE_X10Y80         FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.454    dataConsume1/clk_out
    SLICE_X10Y80         FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][1]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.242     8.772    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)       -0.227     8.545    dataConsume1/indexCount.indexVar_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.ten_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 2.488ns (37.213%)  route 4.198ns (62.787%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.950     4.969    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X9Y89          LUT4 (Prop_lut4_I2_O)        0.153     5.122 r  dataConsume1/indexCount.ten[30]_i_1/O
                         net (fo=1, routed)           0.618     5.741    dataConsume1/indexCount.ten[30]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  dataConsume1/indexCount.ten_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.438     8.462    dataConsume1/clk_out
    SLICE_X9Y89          FDRE                                         r  dataConsume1/indexCount.ten_reg[30]/C
                         clock pessimism              0.575     9.037    
                         clock uncertainty           -0.242     8.794    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)       -0.250     8.544    dataConsume1/indexCount.ten_reg[30]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 2.711ns (41.312%)  route 3.851ns (58.688%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.275 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.342     5.617    dataConsume1/indexCount.hundred_reg[3]_i_1_n_7
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.454    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][0]/C
                         clock pessimism              0.575     9.029    
                         clock uncertainty           -0.242     8.786    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.233     8.553    dataConsume1/indexCount.indexVar_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.unit_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.459ns (37.083%)  route 4.172ns (62.917%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 r  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 r  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 f  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.668     4.687    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.124     4.811 r  dataConsume1/indexCount.unit[30]_i_1/O
                         net (fo=1, routed)           0.874     5.686    dataConsume1/indexCount.unit[30]_i_1_n_0
    SLICE_X6Y90          FDSE                                         r  dataConsume1/indexCount.unit_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.505     8.529    dataConsume1/clk_out
    SLICE_X6Y90          FDSE                                         r  dataConsume1/indexCount.unit_reg[30]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.847    
    SLICE_X6Y90          FDSE (Setup_fdse_C_D)       -0.058     8.789    dataConsume1/indexCount.unit_reg[30]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.hundred_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 3.067ns (46.637%)  route 3.509ns (53.363%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.631 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000     5.631    dataConsume1/indexCount.hundred_reg[3]_i_1_n_4
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.431     8.455    dataConsume1/clk_out
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[3]/C
                         clock pessimism              0.561     9.016    
                         clock uncertainty           -0.242     8.773    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.099     8.872    dataConsume1/indexCount.hundred_reg[3]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.ten_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 2.459ns (37.748%)  route 4.055ns (62.252%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          1.426     5.445    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.569 r  dataConsume1/indexCount.ten[0]_i_1/O
                         net (fo=1, routed)           0.000     5.569    dataConsume1/indexCount.ten[0]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  dataConsume1/indexCount.ten_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.454    dataConsume1/clk_out
    SLICE_X8Y81          FDRE                                         r  dataConsume1/indexCount.ten_reg[0]/C
                         clock pessimism              0.575     9.029    
                         clock uncertainty           -0.242     8.786    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.077     8.863    dataConsume1/indexCount.ten_reg[0]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.hundred_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 3.003ns (46.113%)  route 3.509ns (53.887%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.567 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     5.567    dataConsume1/indexCount.hundred_reg[3]_i_1_n_5
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.431     8.455    dataConsume1/clk_out
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[2]/C
                         clock pessimism              0.561     9.016    
                         clock uncertainty           -0.242     8.773    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.099     8.872    dataConsume1/indexCount.hundred_reg[2]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  3.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dataConsume1/dataMax_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.143%)  route 0.163ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    dataConsume1/clk_out
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  dataConsume1/dataMax_reg[3][4]/Q
                         net (fo=3, routed)           0.163    -0.285    cmdProc1/dataResults[3][4]
    SLICE_X12Y76         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    cmdProc1/clk
    SLICE_X12Y76         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X12Y76         FDSE (Hold_fdse_C_D)         0.052    -0.547    cmdProc1/reg_dataResults_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.593    -0.571    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  rx/bitTmr_reg[7]/Q
                         net (fo=6, routed)           0.187    -0.219    rx/bitTmr[7]
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.043    -0.176 r  rx/bitTmr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    rx/bitTmr_0[8]
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.863    -0.807    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[8]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.131    -0.440    rx/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    dataConsume1/clk_out
    SLICE_X8Y80          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  dataConsume1/maxIndex_reg[2][2]/Q
                         net (fo=1, routed)           0.170    -0.273    cmdProc1/maxIndex[2][2]
    SLICE_X8Y79          FDRE                                         r  cmdProc1/reg_maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.848    cmdProc1/clk
    SLICE_X8Y79          FDRE                                         r  cmdProc1/reg_maxIndex_reg[2][2]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.052    -0.543    cmdProc1/reg_maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_maxIndex_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    dataConsume1/clk_out
    SLICE_X8Y80          FDRE                                         r  dataConsume1/maxIndex_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  dataConsume1/maxIndex_reg[0][0]/Q
                         net (fo=1, routed)           0.164    -0.280    cmdProc1/maxIndex[0][0]
    SLICE_X9Y78          FDRE                                         r  cmdProc1/reg_maxIndex_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.849    cmdProc1/clk
    SLICE_X9Y78          FDRE                                         r  cmdProc1/reg_maxIndex_reg[0][0]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.046    -0.550    cmdProc1/reg_maxIndex_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    dataConsume1/clk_out
    SLICE_X10Y78         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  dataConsume1/dataShift.dataTemp_reg[5][5]/Q
                         net (fo=2, routed)           0.183    -0.262    dataConsume1/dataShift.dataTemp_reg[5][5]
    SLICE_X10Y79         FDRE                                         r  dataConsume1/dataMax_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.848    dataConsume1/clk_out
    SLICE_X10Y79         FDRE                                         r  dataConsume1/dataMax_reg[5][5]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.059    -0.536    dataConsume1/dataMax_reg[5][5]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.593    -0.571    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  rx/bitTmr_reg[7]/Q
                         net (fo=6, routed)           0.187    -0.219    rx/bitTmr[7]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.045    -0.174 r  rx/bitTmr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    rx/bitTmr_0[7]
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.863    -0.807    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120    -0.451    rx/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.560    -0.604    dataGen1/CLK
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.190    -0.250    dataGen1/index[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  dataGen1/index[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    dataGen1/index_0[3]
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.827    -0.843    dataGen1/CLK
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X14Y84         FDRE (Hold_fdre_C_D)         0.120    -0.484    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.172%)  route 0.176ns (57.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    dataConsume1/clk_out
    SLICE_X13Y76         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  dataConsume1/dataShift.dataTemp_reg[3][3]/Q
                         net (fo=4, routed)           0.176    -0.308    dataConsume1/dataShift.dataTemp_reg[3][3]
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    dataConsume1/clk_out
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][3]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.006    -0.593    dataConsume1/dataMax_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cmdProc1/ctrlByteCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/ctrlByteCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    cmdProc1/clk
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  cmdProc1/ctrlByteCount_reg[0]/Q
                         net (fo=12, routed)          0.199    -0.249    cmdProc1/ctrlByteCount_reg_n_0_[0]
    SLICE_X8Y76          LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  cmdProc1/ctrlByteCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    cmdProc1/ctrlByteCount[0]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    cmdProc1/clk
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/C
                         clock pessimism              0.240    -0.612    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.120    -0.492    cmdProc1/ctrlByteCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.611%)  route 0.188ns (53.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    dataConsume1/clk_out
    SLICE_X10Y77         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  dataConsume1/dataShift.dataTemp_reg[3][5]/Q
                         net (fo=4, routed)           0.188    -0.258    dataConsume1/dataShift.dataTemp_reg[3][5]
    SLICE_X10Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    dataConsume1/clk_out
    SLICE_X10Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][5]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.052    -0.547    dataConsume1/dataMax_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y75      cmdProc1/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y75      cmdProc1/FSM_sequential_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y75      cmdProc1/FSM_sequential_curState_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y73     cmdProc1/byteCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y73     cmdProc1/byteCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y73     cmdProc1/byteCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75      cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75      cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      cmdProc1/FSM_sequential_curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75      cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75      cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      cmdProc1/FSM_sequential_curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/curState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 4.321ns (48.797%)  route 4.534ns (51.203%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.606    -0.887    cmdProc1/clk
    SLICE_X0Y74          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDSE (Prop_fdse_C_Q)         0.456    -0.431 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=8, routed)           0.863     0.432    dataConsume1/numWords_bcd[2][0]
    SLICE_X1Y74          LUT3 (Prop_lut3_I0_O)        0.124     0.556 r  dataConsume1/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.556    dataConsume1/i___0_carry_i_4_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.196 r  dataConsume1/numWords2_inferred__0/i___0_carry/O[3]
                         net (fo=2, routed)           0.830     2.026    dataConsume1/PCOUT[8]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     2.593 r  dataConsume1/nextState3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.593    dataConsume1/nextState3__0_carry__0_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.927 f  dataConsume1/nextState3__0_carry__1/O[1]
                         net (fo=2, routed)           0.714     3.641    dataConsume1/numWords0[10]
    SLICE_X1Y78          LUT1 (Prop_lut1_I0_O)        0.303     3.944 r  dataConsume1/nextState3__27_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.944    dataConsume1/nextState3__27_carry__1_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.524 r  dataConsume1/nextState3__27_carry__1/O[2]
                         net (fo=22, routed)          0.618     5.142    dataConsume1/nextState3[11]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.302     5.444 r  dataConsume1/nextState2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.444    dataConsume1/nextState2_carry__0_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.977 r  dataConsume1/nextState2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.977    dataConsume1/nextState2_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  dataConsume1/nextState2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.094    dataConsume1/nextState2_carry__1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.211 f  dataConsume1/nextState2_carry__2/CO[3]
                         net (fo=1, routed)           0.607     6.817    dataConsume1/nextState2
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  dataConsume1/curState[0]_i_2/O
                         net (fo=1, routed)           0.425     7.366    dataConsume1/curState[0]_i_2_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  dataConsume1/curState[0]_i_1/O
                         net (fo=1, routed)           0.477     7.968    dataConsume1/curState[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.499     8.522    dataConsume1/clk_out
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/C
                         clock pessimism              0.561     9.083    
                         clock uncertainty           -0.226     8.858    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)       -0.047     8.811    dataConsume1/curState_reg[0]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 3.067ns (43.452%)  route 3.991ns (56.548%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.631 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.482     6.113    dataConsume1/indexCount.hundred_reg[3]_i_1_n_4
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.453    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][3]/C
                         clock pessimism              0.575     9.028    
                         clock uncertainty           -0.226     8.803    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.223     8.580    dataConsume1/indexCount.indexVar_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 3.003ns (42.629%)  route 4.042ns (57.371%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.567 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.532     6.099    dataConsume1/indexCount.hundred_reg[3]_i_1_n_5
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.453    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][2]/C
                         clock pessimism              0.575     9.028    
                         clock uncertainty           -0.226     8.803    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.220     8.583    dataConsume1/indexCount.indexVar_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.886ns (41.995%)  route 3.986ns (58.005%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.450 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.477     5.927    dataConsume1/indexCount.hundred_reg[3]_i_1_n_6
    SLICE_X10Y80         FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.453    dataConsume1/clk_out
    SLICE_X10Y80         FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][1]/C
                         clock pessimism              0.561     9.014    
                         clock uncertainty           -0.226     8.789    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)       -0.227     8.562    dataConsume1/indexCount.indexVar_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.ten_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 2.488ns (37.213%)  route 4.198ns (62.787%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.950     4.969    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X9Y89          LUT4 (Prop_lut4_I2_O)        0.153     5.122 r  dataConsume1/indexCount.ten[30]_i_1/O
                         net (fo=1, routed)           0.618     5.741    dataConsume1/indexCount.ten[30]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  dataConsume1/indexCount.ten_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.438     8.461    dataConsume1/clk_out
    SLICE_X9Y89          FDRE                                         r  dataConsume1/indexCount.ten_reg[30]/C
                         clock pessimism              0.575     9.036    
                         clock uncertainty           -0.226     8.811    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)       -0.250     8.561    dataConsume1/indexCount.ten_reg[30]
  -------------------------------------------------------------------
                         required time                          8.561    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 2.711ns (41.312%)  route 3.851ns (58.688%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.275 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.342     5.617    dataConsume1/indexCount.hundred_reg[3]_i_1_n_7
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.453    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][0]/C
                         clock pessimism              0.575     9.028    
                         clock uncertainty           -0.226     8.803    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.233     8.570    dataConsume1/indexCount.indexVar_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.unit_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.459ns (37.083%)  route 4.172ns (62.917%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 r  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 r  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 f  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.668     4.687    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.124     4.811 r  dataConsume1/indexCount.unit[30]_i_1/O
                         net (fo=1, routed)           0.874     5.686    dataConsume1/indexCount.unit[30]_i_1_n_0
    SLICE_X6Y90          FDSE                                         r  dataConsume1/indexCount.unit_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.505     8.528    dataConsume1/clk_out
    SLICE_X6Y90          FDSE                                         r  dataConsume1/indexCount.unit_reg[30]/C
                         clock pessimism              0.561     9.089    
                         clock uncertainty           -0.226     8.864    
    SLICE_X6Y90          FDSE (Setup_fdse_C_D)       -0.058     8.806    dataConsume1/indexCount.unit_reg[30]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.hundred_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 3.067ns (46.637%)  route 3.509ns (53.363%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.631 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000     5.631    dataConsume1/indexCount.hundred_reg[3]_i_1_n_4
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.431     8.454    dataConsume1/clk_out
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[3]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.226     8.790    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.099     8.889    dataConsume1/indexCount.hundred_reg[3]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.ten_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 2.459ns (37.748%)  route 4.055ns (62.252%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          1.426     5.445    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.569 r  dataConsume1/indexCount.ten[0]_i_1/O
                         net (fo=1, routed)           0.000     5.569    dataConsume1/indexCount.ten[0]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  dataConsume1/indexCount.ten_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.453    dataConsume1/clk_out
    SLICE_X8Y81          FDRE                                         r  dataConsume1/indexCount.ten_reg[0]/C
                         clock pessimism              0.575     9.028    
                         clock uncertainty           -0.226     8.803    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.077     8.880    dataConsume1/indexCount.ten_reg[0]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.hundred_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 3.003ns (46.113%)  route 3.509ns (53.887%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.567 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     5.567    dataConsume1/indexCount.hundred_reg[3]_i_1_n_5
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.431     8.454    dataConsume1/clk_out
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[2]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.226     8.790    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.099     8.889    dataConsume1/indexCount.hundred_reg[2]
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  3.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dataConsume1/dataMax_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.143%)  route 0.163ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    dataConsume1/clk_out
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  dataConsume1/dataMax_reg[3][4]/Q
                         net (fo=3, routed)           0.163    -0.285    cmdProc1/dataResults[3][4]
    SLICE_X12Y76         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    cmdProc1/clk
    SLICE_X12Y76         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X12Y76         FDSE (Hold_fdse_C_D)         0.052    -0.547    cmdProc1/reg_dataResults_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.593    -0.571    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  rx/bitTmr_reg[7]/Q
                         net (fo=6, routed)           0.187    -0.219    rx/bitTmr[7]
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.043    -0.176 r  rx/bitTmr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    rx/bitTmr_0[8]
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.863    -0.807    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[8]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.131    -0.440    rx/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    dataConsume1/clk_out
    SLICE_X8Y80          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  dataConsume1/maxIndex_reg[2][2]/Q
                         net (fo=1, routed)           0.170    -0.273    cmdProc1/maxIndex[2][2]
    SLICE_X8Y79          FDRE                                         r  cmdProc1/reg_maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.848    cmdProc1/clk
    SLICE_X8Y79          FDRE                                         r  cmdProc1/reg_maxIndex_reg[2][2]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.052    -0.543    cmdProc1/reg_maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_maxIndex_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    dataConsume1/clk_out
    SLICE_X8Y80          FDRE                                         r  dataConsume1/maxIndex_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  dataConsume1/maxIndex_reg[0][0]/Q
                         net (fo=1, routed)           0.164    -0.280    cmdProc1/maxIndex[0][0]
    SLICE_X9Y78          FDRE                                         r  cmdProc1/reg_maxIndex_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.849    cmdProc1/clk
    SLICE_X9Y78          FDRE                                         r  cmdProc1/reg_maxIndex_reg[0][0]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.046    -0.550    cmdProc1/reg_maxIndex_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    dataConsume1/clk_out
    SLICE_X10Y78         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  dataConsume1/dataShift.dataTemp_reg[5][5]/Q
                         net (fo=2, routed)           0.183    -0.262    dataConsume1/dataShift.dataTemp_reg[5][5]
    SLICE_X10Y79         FDRE                                         r  dataConsume1/dataMax_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.848    dataConsume1/clk_out
    SLICE_X10Y79         FDRE                                         r  dataConsume1/dataMax_reg[5][5]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.059    -0.536    dataConsume1/dataMax_reg[5][5]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.593    -0.571    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  rx/bitTmr_reg[7]/Q
                         net (fo=6, routed)           0.187    -0.219    rx/bitTmr[7]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.045    -0.174 r  rx/bitTmr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    rx/bitTmr_0[7]
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.863    -0.807    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
                         clock pessimism              0.236    -0.571    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120    -0.451    rx/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.560    -0.604    dataGen1/CLK
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.190    -0.250    dataGen1/index[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  dataGen1/index[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    dataGen1/index_0[3]
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.827    -0.843    dataGen1/CLK
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X14Y84         FDRE (Hold_fdre_C_D)         0.120    -0.484    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.172%)  route 0.176ns (57.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    dataConsume1/clk_out
    SLICE_X13Y76         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  dataConsume1/dataShift.dataTemp_reg[3][3]/Q
                         net (fo=4, routed)           0.176    -0.308    dataConsume1/dataShift.dataTemp_reg[3][3]
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    dataConsume1/clk_out
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][3]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.006    -0.593    dataConsume1/dataMax_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 cmdProc1/ctrlByteCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/ctrlByteCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    cmdProc1/clk
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  cmdProc1/ctrlByteCount_reg[0]/Q
                         net (fo=12, routed)          0.199    -0.249    cmdProc1/ctrlByteCount_reg_n_0_[0]
    SLICE_X8Y76          LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  cmdProc1/ctrlByteCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    cmdProc1/ctrlByteCount[0]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    cmdProc1/clk
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/C
                         clock pessimism              0.240    -0.612    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.120    -0.492    cmdProc1/ctrlByteCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.611%)  route 0.188ns (53.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    dataConsume1/clk_out
    SLICE_X10Y77         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  dataConsume1/dataShift.dataTemp_reg[3][5]/Q
                         net (fo=4, routed)           0.188    -0.258    dataConsume1/dataShift.dataTemp_reg[3][5]
    SLICE_X10Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    dataConsume1/clk_out
    SLICE_X10Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][5]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.052    -0.547    dataConsume1/dataMax_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y75      cmdProc1/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y75      cmdProc1/FSM_sequential_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y75      cmdProc1/FSM_sequential_curState_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y73     cmdProc1/byteCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y73     cmdProc1/byteCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y73     cmdProc1/byteCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75      cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75      cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      cmdProc1/FSM_sequential_curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75      cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y75      cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y74      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y75      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y75      cmdProc1/FSM_sequential_curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/curState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 4.321ns (48.797%)  route 4.534ns (51.203%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.606    -0.887    cmdProc1/clk
    SLICE_X0Y74          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDSE (Prop_fdse_C_Q)         0.456    -0.431 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=8, routed)           0.863     0.432    dataConsume1/numWords_bcd[2][0]
    SLICE_X1Y74          LUT3 (Prop_lut3_I0_O)        0.124     0.556 r  dataConsume1/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.556    dataConsume1/i___0_carry_i_4_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.196 r  dataConsume1/numWords2_inferred__0/i___0_carry/O[3]
                         net (fo=2, routed)           0.830     2.026    dataConsume1/PCOUT[8]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     2.593 r  dataConsume1/nextState3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.593    dataConsume1/nextState3__0_carry__0_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.927 f  dataConsume1/nextState3__0_carry__1/O[1]
                         net (fo=2, routed)           0.714     3.641    dataConsume1/numWords0[10]
    SLICE_X1Y78          LUT1 (Prop_lut1_I0_O)        0.303     3.944 r  dataConsume1/nextState3__27_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.944    dataConsume1/nextState3__27_carry__1_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.524 r  dataConsume1/nextState3__27_carry__1/O[2]
                         net (fo=22, routed)          0.618     5.142    dataConsume1/nextState3[11]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.302     5.444 r  dataConsume1/nextState2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.444    dataConsume1/nextState2_carry__0_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.977 r  dataConsume1/nextState2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.977    dataConsume1/nextState2_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  dataConsume1/nextState2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.094    dataConsume1/nextState2_carry__1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.211 f  dataConsume1/nextState2_carry__2/CO[3]
                         net (fo=1, routed)           0.607     6.817    dataConsume1/nextState2
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  dataConsume1/curState[0]_i_2/O
                         net (fo=1, routed)           0.425     7.366    dataConsume1/curState[0]_i_2_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  dataConsume1/curState[0]_i_1/O
                         net (fo=1, routed)           0.477     7.968    dataConsume1/curState[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.499     8.523    dataConsume1/clk_out
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/C
                         clock pessimism              0.561     9.084    
                         clock uncertainty           -0.242     8.841    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)       -0.047     8.794    dataConsume1/curState_reg[0]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 3.067ns (43.452%)  route 3.991ns (56.548%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.631 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.482     6.113    dataConsume1/indexCount.hundred_reg[3]_i_1_n_4
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.454    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][3]/C
                         clock pessimism              0.575     9.029    
                         clock uncertainty           -0.242     8.786    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.223     8.563    dataConsume1/indexCount.indexVar_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 3.003ns (42.629%)  route 4.042ns (57.371%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.567 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.532     6.099    dataConsume1/indexCount.hundred_reg[3]_i_1_n_5
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.454    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][2]/C
                         clock pessimism              0.575     9.029    
                         clock uncertainty           -0.242     8.786    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.220     8.566    dataConsume1/indexCount.indexVar_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.886ns (41.995%)  route 3.986ns (58.005%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.450 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.477     5.927    dataConsume1/indexCount.hundred_reg[3]_i_1_n_6
    SLICE_X10Y80         FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.454    dataConsume1/clk_out
    SLICE_X10Y80         FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][1]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.242     8.772    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)       -0.227     8.545    dataConsume1/indexCount.indexVar_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.ten_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 2.488ns (37.213%)  route 4.198ns (62.787%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.950     4.969    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X9Y89          LUT4 (Prop_lut4_I2_O)        0.153     5.122 r  dataConsume1/indexCount.ten[30]_i_1/O
                         net (fo=1, routed)           0.618     5.741    dataConsume1/indexCount.ten[30]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  dataConsume1/indexCount.ten_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.438     8.462    dataConsume1/clk_out
    SLICE_X9Y89          FDRE                                         r  dataConsume1/indexCount.ten_reg[30]/C
                         clock pessimism              0.575     9.037    
                         clock uncertainty           -0.242     8.794    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)       -0.250     8.544    dataConsume1/indexCount.ten_reg[30]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 2.711ns (41.312%)  route 3.851ns (58.688%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.275 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.342     5.617    dataConsume1/indexCount.hundred_reg[3]_i_1_n_7
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.454    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][0]/C
                         clock pessimism              0.575     9.029    
                         clock uncertainty           -0.242     8.786    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.233     8.553    dataConsume1/indexCount.indexVar_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.unit_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.459ns (37.083%)  route 4.172ns (62.917%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.529 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 r  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 r  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 f  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.668     4.687    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.124     4.811 r  dataConsume1/indexCount.unit[30]_i_1/O
                         net (fo=1, routed)           0.874     5.686    dataConsume1/indexCount.unit[30]_i_1_n_0
    SLICE_X6Y90          FDSE                                         r  dataConsume1/indexCount.unit_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.505     8.529    dataConsume1/clk_out
    SLICE_X6Y90          FDSE                                         r  dataConsume1/indexCount.unit_reg[30]/C
                         clock pessimism              0.561     9.090    
                         clock uncertainty           -0.242     8.847    
    SLICE_X6Y90          FDSE (Setup_fdse_C_D)       -0.058     8.789    dataConsume1/indexCount.unit_reg[30]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.hundred_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 3.067ns (46.637%)  route 3.509ns (53.363%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.631 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000     5.631    dataConsume1/indexCount.hundred_reg[3]_i_1_n_4
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.431     8.455    dataConsume1/clk_out
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[3]/C
                         clock pessimism              0.561     9.016    
                         clock uncertainty           -0.242     8.773    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.099     8.872    dataConsume1/indexCount.hundred_reg[3]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.ten_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 2.459ns (37.748%)  route 4.055ns (62.252%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          1.426     5.445    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.569 r  dataConsume1/indexCount.ten[0]_i_1/O
                         net (fo=1, routed)           0.000     5.569    dataConsume1/indexCount.ten[0]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  dataConsume1/indexCount.ten_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.454    dataConsume1/clk_out
    SLICE_X8Y81          FDRE                                         r  dataConsume1/indexCount.ten_reg[0]/C
                         clock pessimism              0.575     9.029    
                         clock uncertainty           -0.242     8.786    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.077     8.863    dataConsume1/indexCount.ten_reg[0]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.hundred_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 3.003ns (46.113%)  route 3.509ns (53.887%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.567 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     5.567    dataConsume1/indexCount.hundred_reg[3]_i_1_n_5
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.431     8.455    dataConsume1/clk_out
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[2]/C
                         clock pessimism              0.561     9.016    
                         clock uncertainty           -0.242     8.773    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.099     8.872    dataConsume1/indexCount.hundred_reg[2]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  3.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dataConsume1/dataMax_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.143%)  route 0.163ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    dataConsume1/clk_out
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  dataConsume1/dataMax_reg[3][4]/Q
                         net (fo=3, routed)           0.163    -0.285    cmdProc1/dataResults[3][4]
    SLICE_X12Y76         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    cmdProc1/clk
    SLICE_X12Y76         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X12Y76         FDSE (Hold_fdse_C_D)         0.052    -0.304    cmdProc1/reg_dataResults_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.593    -0.571    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  rx/bitTmr_reg[7]/Q
                         net (fo=6, routed)           0.187    -0.219    rx/bitTmr[7]
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.043    -0.176 r  rx/bitTmr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    rx/bitTmr_0[8]
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.863    -0.807    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[8]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.242    -0.328    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.131    -0.197    rx/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    dataConsume1/clk_out
    SLICE_X8Y80          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  dataConsume1/maxIndex_reg[2][2]/Q
                         net (fo=1, routed)           0.170    -0.273    cmdProc1/maxIndex[2][2]
    SLICE_X8Y79          FDRE                                         r  cmdProc1/reg_maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.848    cmdProc1/clk
    SLICE_X8Y79          FDRE                                         r  cmdProc1/reg_maxIndex_reg[2][2]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.052    -0.300    cmdProc1/reg_maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_maxIndex_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    dataConsume1/clk_out
    SLICE_X8Y80          FDRE                                         r  dataConsume1/maxIndex_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  dataConsume1/maxIndex_reg[0][0]/Q
                         net (fo=1, routed)           0.164    -0.280    cmdProc1/maxIndex[0][0]
    SLICE_X9Y78          FDRE                                         r  cmdProc1/reg_maxIndex_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.849    cmdProc1/clk
    SLICE_X9Y78          FDRE                                         r  cmdProc1/reg_maxIndex_reg[0][0]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.242    -0.353    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.046    -0.307    cmdProc1/reg_maxIndex_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    dataConsume1/clk_out
    SLICE_X10Y78         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  dataConsume1/dataShift.dataTemp_reg[5][5]/Q
                         net (fo=2, routed)           0.183    -0.262    dataConsume1/dataShift.dataTemp_reg[5][5]
    SLICE_X10Y79         FDRE                                         r  dataConsume1/dataMax_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.848    dataConsume1/clk_out
    SLICE_X10Y79         FDRE                                         r  dataConsume1/dataMax_reg[5][5]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.059    -0.293    dataConsume1/dataMax_reg[5][5]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.593    -0.571    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  rx/bitTmr_reg[7]/Q
                         net (fo=6, routed)           0.187    -0.219    rx/bitTmr[7]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.045    -0.174 r  rx/bitTmr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    rx/bitTmr_0[7]
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.863    -0.807    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.242    -0.328    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120    -0.208    rx/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.560    -0.604    dataGen1/CLK
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.190    -0.250    dataGen1/index[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  dataGen1/index[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    dataGen1/index_0[3]
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.827    -0.843    dataGen1/CLK
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X14Y84         FDRE (Hold_fdre_C_D)         0.120    -0.241    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.172%)  route 0.176ns (57.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    dataConsume1/clk_out
    SLICE_X13Y76         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  dataConsume1/dataShift.dataTemp_reg[3][3]/Q
                         net (fo=4, routed)           0.176    -0.308    dataConsume1/dataShift.dataTemp_reg[3][3]
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    dataConsume1/clk_out
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][3]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.006    -0.350    dataConsume1/dataMax_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cmdProc1/ctrlByteCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/ctrlByteCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    cmdProc1/clk
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  cmdProc1/ctrlByteCount_reg[0]/Q
                         net (fo=12, routed)          0.199    -0.249    cmdProc1/ctrlByteCount_reg_n_0_[0]
    SLICE_X8Y76          LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  cmdProc1/ctrlByteCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    cmdProc1/ctrlByteCount[0]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    cmdProc1/clk
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/C
                         clock pessimism              0.240    -0.612    
                         clock uncertainty            0.242    -0.369    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.120    -0.249    cmdProc1/ctrlByteCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.611%)  route 0.188ns (53.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    dataConsume1/clk_out
    SLICE_X10Y77         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  dataConsume1/dataShift.dataTemp_reg[3][5]/Q
                         net (fo=4, routed)           0.188    -0.258    dataConsume1/dataShift.dataTemp_reg[3][5]
    SLICE_X10Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    dataConsume1/clk_out
    SLICE_X10Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][5]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.052    -0.304    dataConsume1/dataMax_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/curState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 4.321ns (48.797%)  route 4.534ns (51.203%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.522 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.606    -0.887    cmdProc1/clk
    SLICE_X0Y74          FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDSE (Prop_fdse_C_Q)         0.456    -0.431 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=8, routed)           0.863     0.432    dataConsume1/numWords_bcd[2][0]
    SLICE_X1Y74          LUT3 (Prop_lut3_I0_O)        0.124     0.556 r  dataConsume1/i___0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.556    dataConsume1/i___0_carry_i_4_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.196 r  dataConsume1/numWords2_inferred__0/i___0_carry/O[3]
                         net (fo=2, routed)           0.830     2.026    dataConsume1/PCOUT[8]
    SLICE_X0Y76          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     2.593 r  dataConsume1/nextState3__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.593    dataConsume1/nextState3__0_carry__0_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.927 f  dataConsume1/nextState3__0_carry__1/O[1]
                         net (fo=2, routed)           0.714     3.641    dataConsume1/numWords0[10]
    SLICE_X1Y78          LUT1 (Prop_lut1_I0_O)        0.303     3.944 r  dataConsume1/nextState3__27_carry__1_i_1/O
                         net (fo=1, routed)           0.000     3.944    dataConsume1/nextState3__27_carry__1_i_1_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.524 r  dataConsume1/nextState3__27_carry__1/O[2]
                         net (fo=22, routed)          0.618     5.142    dataConsume1/nextState3[11]
    SLICE_X2Y78          LUT4 (Prop_lut4_I2_O)        0.302     5.444 r  dataConsume1/nextState2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.444    dataConsume1/nextState2_carry__0_i_7_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.977 r  dataConsume1/nextState2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.977    dataConsume1/nextState2_carry__0_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.094 r  dataConsume1/nextState2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.094    dataConsume1/nextState2_carry__1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.211 f  dataConsume1/nextState2_carry__2/CO[3]
                         net (fo=1, routed)           0.607     6.817    dataConsume1/nextState2
    SLICE_X2Y81          LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  dataConsume1/curState[0]_i_2/O
                         net (fo=1, routed)           0.425     7.366    dataConsume1/curState[0]_i_2_n_0
    SLICE_X2Y81          LUT4 (Prop_lut4_I0_O)        0.124     7.490 r  dataConsume1/curState[0]_i_1/O
                         net (fo=1, routed)           0.477     7.968    dataConsume1/curState[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.499     8.522    dataConsume1/clk_out
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/C
                         clock pessimism              0.561     9.083    
                         clock uncertainty           -0.242     8.841    
    SLICE_X1Y81          FDRE (Setup_fdre_C_D)       -0.047     8.794    dataConsume1/curState_reg[0]
  -------------------------------------------------------------------
                         required time                          8.794    
                         arrival time                          -7.968    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 3.067ns (43.452%)  route 3.991ns (56.548%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.631 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.482     6.113    dataConsume1/indexCount.hundred_reg[3]_i_1_n_4
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.453    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][3]/C
                         clock pessimism              0.575     9.028    
                         clock uncertainty           -0.242     8.786    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.223     8.563    dataConsume1/indexCount.indexVar_reg[2][3]
  -------------------------------------------------------------------
                         required time                          8.563    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 3.003ns (42.629%)  route 4.042ns (57.371%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.567 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.532     6.099    dataConsume1/indexCount.hundred_reg[3]_i_1_n_5
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.453    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][2]/C
                         clock pessimism              0.575     9.028    
                         clock uncertainty           -0.242     8.786    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.220     8.566    dataConsume1/indexCount.indexVar_reg[2][2]
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.872ns  (logic 2.886ns (41.995%)  route 3.986ns (58.005%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.450 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.477     5.927    dataConsume1/indexCount.hundred_reg[3]_i_1_n_6
    SLICE_X10Y80         FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.453    dataConsume1/clk_out
    SLICE_X10Y80         FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][1]/C
                         clock pessimism              0.561     9.014    
                         clock uncertainty           -0.242     8.772    
    SLICE_X10Y80         FDRE (Setup_fdre_C_D)       -0.227     8.545    dataConsume1/indexCount.indexVar_reg[2][1]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.ten_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 2.488ns (37.213%)  route 4.198ns (62.787%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.950     4.969    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X9Y89          LUT4 (Prop_lut4_I2_O)        0.153     5.122 r  dataConsume1/indexCount.ten[30]_i_1/O
                         net (fo=1, routed)           0.618     5.741    dataConsume1/indexCount.ten[30]_i_1_n_0
    SLICE_X9Y89          FDRE                                         r  dataConsume1/indexCount.ten_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.438     8.461    dataConsume1/clk_out
    SLICE_X9Y89          FDRE                                         r  dataConsume1/indexCount.ten_reg[30]/C
                         clock pessimism              0.575     9.036    
                         clock uncertainty           -0.242     8.794    
    SLICE_X9Y89          FDRE (Setup_fdre_C_D)       -0.250     8.544    dataConsume1/indexCount.ten_reg[30]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.indexVar_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 2.711ns (41.312%)  route 3.851ns (58.688%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.275 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.342     5.617    dataConsume1/indexCount.hundred_reg[3]_i_1_n_7
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.453    dataConsume1/clk_out
    SLICE_X9Y81          FDRE                                         r  dataConsume1/indexCount.indexVar_reg[2][0]/C
                         clock pessimism              0.575     9.028    
                         clock uncertainty           -0.242     8.786    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.233     8.553    dataConsume1/indexCount.indexVar_reg[2][0]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.unit_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.459ns (37.083%)  route 4.172ns (62.917%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 8.528 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 r  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 r  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 f  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.668     4.687    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X7Y90          LUT2 (Prop_lut2_I1_O)        0.124     4.811 r  dataConsume1/indexCount.unit[30]_i_1/O
                         net (fo=1, routed)           0.874     5.686    dataConsume1/indexCount.unit[30]_i_1_n_0
    SLICE_X6Y90          FDSE                                         r  dataConsume1/indexCount.unit_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.505     8.528    dataConsume1/clk_out
    SLICE_X6Y90          FDSE                                         r  dataConsume1/indexCount.unit_reg[30]/C
                         clock pessimism              0.561     9.089    
                         clock uncertainty           -0.242     8.847    
    SLICE_X6Y90          FDSE (Setup_fdse_C_D)       -0.058     8.789    dataConsume1/indexCount.unit_reg[30]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.hundred_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 3.067ns (46.637%)  route 3.509ns (53.363%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.631 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000     5.631    dataConsume1/indexCount.hundred_reg[3]_i_1_n_4
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.431     8.454    dataConsume1/clk_out
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[3]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.242     8.773    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.099     8.872    dataConsume1/indexCount.hundred_reg[3]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.ten_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 2.459ns (37.748%)  route 4.055ns (62.252%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.453 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          1.426     5.445    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X8Y81          LUT3 (Prop_lut3_I1_O)        0.124     5.569 r  dataConsume1/indexCount.ten[0]_i_1/O
                         net (fo=1, routed)           0.000     5.569    dataConsume1/indexCount.ten[0]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  dataConsume1/indexCount.ten_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.430     8.453    dataConsume1/clk_out
    SLICE_X8Y81          FDRE                                         r  dataConsume1/indexCount.ten_reg[0]/C
                         clock pessimism              0.575     9.028    
                         clock uncertainty           -0.242     8.786    
    SLICE_X8Y81          FDRE (Setup_fdre_C_D)        0.077     8.863    dataConsume1/indexCount.ten_reg[0]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 dataConsume1/indexCount.unit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/indexCount.hundred_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 3.003ns (46.113%)  route 3.509ns (53.887%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.548    -0.945    dataConsume1/clk_out
    SLICE_X9Y82          FDRE                                         r  dataConsume1/indexCount.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  dataConsume1/indexCount.unit_reg[1]/Q
                         net (fo=2, routed)           0.851     0.325    dataConsume1/unit[1]
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.137 r  dataConsume1/hundred2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.137    dataConsume1/hundred2_carry_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.254 r  dataConsume1/hundred2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.254    dataConsume1/hundred2_carry__0_n_0
    SLICE_X6Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.371 r  dataConsume1/hundred2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.371    dataConsume1/hundred2_carry__1_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.488 r  dataConsume1/hundred2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.488    dataConsume1/hundred2_carry__2_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.811 f  dataConsume1/hundred2_carry__3/O[1]
                         net (fo=2, routed)           0.971     2.781    dataConsume1/p_1_in[18]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.306     3.087 f  dataConsume1/indexCount.unit[1]_i_5/O
                         net (fo=1, routed)           0.808     3.895    dataConsume1/indexCount.unit[1]_i_5_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     4.019 r  dataConsume1/indexCount.unit[1]_i_2/O
                         net (fo=73, routed)          0.880     4.899    dataConsume1/indexCount.unit[1]_i_2_n_0
    SLICE_X10Y81         LUT4 (Prop_lut4_I1_O)        0.124     5.023 r  dataConsume1/indexCount.hundred[3]_i_2/O
                         net (fo=1, routed)           0.000     5.023    dataConsume1/indexCount.hundred[3]_i_2_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     5.567 r  dataConsume1/indexCount.hundred_reg[3]_i_1/O[2]
                         net (fo=2, routed)           0.000     5.567    dataConsume1/indexCount.hundred_reg[3]_i_1_n_5
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.431     8.454    dataConsume1/clk_out
    SLICE_X10Y81         FDRE                                         r  dataConsume1/indexCount.hundred_reg[2]/C
                         clock pessimism              0.561     9.015    
                         clock uncertainty           -0.242     8.773    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.099     8.872    dataConsume1/indexCount.hundred_reg[2]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  3.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dataConsume1/dataMax_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[3][4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.143%)  route 0.163ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    dataConsume1/clk_out
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  dataConsume1/dataMax_reg[3][4]/Q
                         net (fo=3, routed)           0.163    -0.285    cmdProc1/dataResults[3][4]
    SLICE_X12Y76         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    cmdProc1/clk
    SLICE_X12Y76         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X12Y76         FDSE (Hold_fdse_C_D)         0.052    -0.304    cmdProc1/reg_dataResults_reg[3][4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.593    -0.571    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  rx/bitTmr_reg[7]/Q
                         net (fo=6, routed)           0.187    -0.219    rx/bitTmr[7]
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.043    -0.176 r  rx/bitTmr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    rx/bitTmr_0[8]
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.863    -0.807    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[8]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.242    -0.328    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.131    -0.197    rx/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    dataConsume1/clk_out
    SLICE_X8Y80          FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  dataConsume1/maxIndex_reg[2][2]/Q
                         net (fo=1, routed)           0.170    -0.273    cmdProc1/maxIndex[2][2]
    SLICE_X8Y79          FDRE                                         r  cmdProc1/reg_maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.848    cmdProc1/clk
    SLICE_X8Y79          FDRE                                         r  cmdProc1/reg_maxIndex_reg[2][2]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.052    -0.300    cmdProc1/reg_maxIndex_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dataConsume1/maxIndex_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_maxIndex_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.993%)  route 0.164ns (50.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.556    -0.608    dataConsume1/clk_out
    SLICE_X8Y80          FDRE                                         r  dataConsume1/maxIndex_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  dataConsume1/maxIndex_reg[0][0]/Q
                         net (fo=1, routed)           0.164    -0.280    cmdProc1/maxIndex[0][0]
    SLICE_X9Y78          FDRE                                         r  cmdProc1/reg_maxIndex_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.849    cmdProc1/clk
    SLICE_X9Y78          FDRE                                         r  cmdProc1/reg_maxIndex_reg[0][0]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.242    -0.353    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.046    -0.307    cmdProc1/reg_maxIndex_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.201%)  route 0.183ns (52.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    dataConsume1/clk_out
    SLICE_X10Y78         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  dataConsume1/dataShift.dataTemp_reg[5][5]/Q
                         net (fo=2, routed)           0.183    -0.262    dataConsume1/dataShift.dataTemp_reg[5][5]
    SLICE_X10Y79         FDRE                                         r  dataConsume1/dataMax_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.822    -0.848    dataConsume1/clk_out
    SLICE_X10Y79         FDRE                                         r  dataConsume1/dataMax_reg[5][5]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.242    -0.352    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.059    -0.293    dataConsume1/dataMax_reg[5][5]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rx/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.593    -0.571    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  rx/bitTmr_reg[7]/Q
                         net (fo=6, routed)           0.187    -0.219    rx/bitTmr[7]
    SLICE_X2Y95          LUT4 (Prop_lut4_I0_O)        0.045    -0.174 r  rx/bitTmr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    rx/bitTmr_0[7]
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.863    -0.807    rx/CLK
    SLICE_X2Y95          FDRE                                         r  rx/bitTmr_reg[7]/C
                         clock pessimism              0.236    -0.571    
                         clock uncertainty            0.242    -0.328    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120    -0.208    rx/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.560    -0.604    dataGen1/CLK
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  dataGen1/index_reg[3]/Q
                         net (fo=5, routed)           0.190    -0.250    dataGen1/index[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.045    -0.205 r  dataGen1/index[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    dataGen1/index_0[3]
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.827    -0.843    dataGen1/CLK
    SLICE_X14Y84         FDRE                                         r  dataGen1/index_reg[3]/C
                         clock pessimism              0.239    -0.604    
                         clock uncertainty            0.242    -0.361    
    SLICE_X14Y84         FDRE (Hold_fdre_C_D)         0.120    -0.241    dataGen1/index_reg[3]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.172%)  route 0.176ns (57.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    dataConsume1/clk_out
    SLICE_X13Y76         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.128    -0.484 r  dataConsume1/dataShift.dataTemp_reg[3][3]/Q
                         net (fo=4, routed)           0.176    -0.308    dataConsume1/dataShift.dataTemp_reg[3][3]
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    dataConsume1/clk_out
    SLICE_X14Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][3]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.006    -0.350    dataConsume1/dataMax_reg[3][3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cmdProc1/ctrlByteCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/ctrlByteCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.552    -0.612    cmdProc1/clk
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  cmdProc1/ctrlByteCount_reg[0]/Q
                         net (fo=12, routed)          0.199    -0.249    cmdProc1/ctrlByteCount_reg_n_0_[0]
    SLICE_X8Y76          LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  cmdProc1/ctrlByteCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    cmdProc1/ctrlByteCount[0]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    cmdProc1/clk
    SLICE_X8Y76          FDRE                                         r  cmdProc1/ctrlByteCount_reg[0]/C
                         clock pessimism              0.240    -0.612    
                         clock uncertainty            0.242    -0.369    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.120    -0.249    cmdProc1/ctrlByteCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dataConsume1/dataShift.dataTemp_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataMax_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.611%)  route 0.188ns (53.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.554    -0.610    dataConsume1/clk_out
    SLICE_X10Y77         FDRE                                         r  dataConsume1/dataShift.dataTemp_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  dataConsume1/dataShift.dataTemp_reg[3][5]/Q
                         net (fo=4, routed)           0.188    -0.258    dataConsume1/dataShift.dataTemp_reg[3][5]
    SLICE_X10Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.818    -0.852    dataConsume1/clk_out
    SLICE_X10Y76         FDRE                                         r  dataConsume1/dataMax_reg[3][5]/C
                         clock pessimism              0.253    -0.599    
                         clock uncertainty            0.242    -0.356    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.052    -0.304    dataConsume1/dataMax_reg[3][5]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.046    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.043ns (55.151%)  route 3.288ns (44.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.609    -0.884    tx/clk_out
    SLICE_X6Y78          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDSE (Prop_fdse_C_Q)         0.518    -0.366 r  tx/txBit_reg/Q
                         net (fo=1, routed)           3.288     2.921    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.446 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     6.446    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.390ns (57.825%)  route 1.014ns (42.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.581    -0.583    tx/clk_out
    SLICE_X6Y78          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDSE (Prop_fdse_C_Q)         0.164    -0.419 r  tx/txBit_reg/Q
                         net (fo=1, routed)           1.014     0.595    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.820 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     1.820    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.330ns  (logic 4.043ns (55.151%)  route 3.288ns (44.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.609    -0.884    tx/clk_out
    SLICE_X6Y78          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDSE (Prop_fdse_C_Q)         0.518    -0.366 r  tx/txBit_reg/Q
                         net (fo=1, routed)           3.288     2.921    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.446 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     6.446    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.390ns (57.825%)  route 1.014ns (42.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.581    -0.583    tx/clk_out
    SLICE_X6Y78          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDSE (Prop_fdse_C_Q)         0.164    -0.419 r  tx/txBit_reg/Q
                         net (fo=1, routed)           1.014     0.595    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.820 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     1.820    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 1.587ns (22.192%)  route 5.564ns (77.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.221     7.151    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.497    -1.479    cmdProc1/clk
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 1.587ns (22.192%)  route 5.564ns (77.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.221     7.151    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.497    -1.479    cmdProc1/clk
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 1.587ns (22.192%)  route 5.564ns (77.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.221     7.151    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.497    -1.479    cmdProc1/clk
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 1.587ns (22.192%)  route 5.564ns (77.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.221     7.151    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.497    -1.479    cmdProc1/clk
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.076ns  (logic 1.587ns (22.426%)  route 5.489ns (77.574%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.146     7.076    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y77          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.495    -1.481    cmdProc1/clk
    SLICE_X1Y77          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[1][3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.944ns  (logic 1.587ns (22.854%)  route 5.357ns (77.146%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.014     6.944    cmdProc1/byteNum_reg[0]0
    SLICE_X4Y76          FDSE                                         r  cmdProc1/byteNum_reg[1][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.492    -1.484    cmdProc1/clk
    SLICE_X4Y76          FDSE                                         r  cmdProc1/byteNum_reg[1][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.926ns  (logic 1.587ns (22.914%)  route 5.339ns (77.086%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          1.995     6.926    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[0][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.494    -1.482    cmdProc1/clk
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[0][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.926ns  (logic 1.587ns (22.914%)  route 5.339ns (77.086%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          1.995     6.926    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[0][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.494    -1.482    cmdProc1/clk
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[0][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[1][1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.926ns  (logic 1.587ns (22.914%)  route 5.339ns (77.086%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          1.995     6.926    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[1][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.494    -1.482    cmdProc1/clk
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[1][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.777ns  (logic 1.587ns (23.418%)  route 5.190ns (76.582%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          1.846     6.777    cmdProc1/byteNum_reg[0]0
    SLICE_X3Y75          FDSE                                         r  cmdProc1/byteNum_reg[0][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.492    -1.484    cmdProc1/clk
    SLICE_X3Y75          FDSE                                         r  cmdProc1/byteNum_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.231ns (22.865%)  route 0.779ns (77.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.779     1.010    rx/reset_IBUF
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.858    -0.812    rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.231ns (22.865%)  route 0.779ns (77.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.779     1.010    rx/reset_IBUF
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.858    -0.812    rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.231ns (22.865%)  route 0.779ns (77.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.779     1.010    rx/reset_IBUF
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.858    -0.812    rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/curState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.231ns (20.455%)  route 0.898ns (79.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.898     1.129    dataConsume1/reset_IBUF
    SLICE_X2Y82          FDRE                                         r  dataConsume1/curState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.855    -0.815    dataConsume1/clk_out
    SLICE_X2Y82          FDRE                                         r  dataConsume1/curState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/regFull_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.231ns (20.455%)  route 0.898ns (79.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.898     1.129    rx/reset_IBUF
    SLICE_X2Y82          FDRE                                         r  rx/regFull_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.855    -0.815    rx/CLK
    SLICE_X2Y82          FDRE                                         r  rx/regFull_reg/C

Slack:                    inf
  Source:                 rxData
                            (input port)
  Destination:            rx/RxD_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.234ns (20.463%)  route 0.910ns (79.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  rxData (IN)
                         net (fo=0)                   0.000     0.000    rxData
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rxData_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.144    rx/rxData_IBUF
    SLICE_X1Y81          FDSE                                         r  rx/RxD_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.854    -0.816    rx/CLK
    SLICE_X1Y81          FDSE                                         r  rx/RxD_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.231ns (19.048%)  route 0.982ns (80.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.982     1.213    rx/reset_IBUF
    SLICE_X2Y81          FDSE                                         r  rx/rcvDataReg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.854    -0.816    rx/CLK
    SLICE_X2Y81          FDSE                                         r  rx/rcvDataReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/curState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.231ns (18.884%)  route 0.992ns (81.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.992     1.223    dataConsume1/reset_IBUF
    SLICE_X5Y81          FDRE                                         r  dataConsume1/curState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.853    -0.818    dataConsume1/clk_out
    SLICE_X5Y81          FDRE                                         r  dataConsume1/curState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/curState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.231ns (18.555%)  route 1.014ns (81.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         1.014     1.245    dataConsume1/reset_IBUF
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.854    -0.816    dataConsume1/clk_out
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/curState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.231ns (18.555%)  route 1.014ns (81.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         1.014     1.245    dataConsume1/reset_IBUF
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.854    -0.816    dataConsume1/clk_out
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0_1

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 1.587ns (22.192%)  route 5.564ns (77.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.221     7.151    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.497    -1.479    cmdProc1/clk
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 1.587ns (22.192%)  route 5.564ns (77.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.221     7.151    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.497    -1.479    cmdProc1/clk
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 1.587ns (22.192%)  route 5.564ns (77.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.221     7.151    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.497    -1.479    cmdProc1/clk
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.151ns  (logic 1.587ns (22.192%)  route 5.564ns (77.808%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.221     7.151    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.497    -1.479    cmdProc1/clk
    SLICE_X1Y78          FDSE                                         r  cmdProc1/byteNum_reg[0][7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.076ns  (logic 1.587ns (22.426%)  route 5.489ns (77.574%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.146     7.076    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y77          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.495    -1.481    cmdProc1/clk
    SLICE_X1Y77          FDSE                                         r  cmdProc1/byteNum_reg[0][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[1][3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.944ns  (logic 1.587ns (22.854%)  route 5.357ns (77.146%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          2.014     6.944    cmdProc1/byteNum_reg[0]0
    SLICE_X4Y76          FDSE                                         r  cmdProc1/byteNum_reg[1][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.492    -1.484    cmdProc1/clk
    SLICE_X4Y76          FDSE                                         r  cmdProc1/byteNum_reg[1][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.926ns  (logic 1.587ns (22.914%)  route 5.339ns (77.086%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          1.995     6.926    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[0][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.494    -1.482    cmdProc1/clk
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[0][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.926ns  (logic 1.587ns (22.914%)  route 5.339ns (77.086%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          1.995     6.926    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[0][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.494    -1.482    cmdProc1/clk
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[0][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[1][1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.926ns  (logic 1.587ns (22.914%)  route 5.339ns (77.086%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          1.995     6.926    cmdProc1/byteNum_reg[0]0
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[1][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.494    -1.482    cmdProc1/clk
    SLICE_X1Y76          FDSE                                         r  cmdProc1/byteNum_reg[1][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/byteNum_reg[0][0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.777ns  (logic 1.587ns (23.418%)  route 5.190ns (76.582%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=147, routed)         3.343     4.806    cmdProc1/reset
    SLICE_X4Y73          LUT6 (Prop_lut6_I0_O)        0.124     4.930 r  cmdProc1/byteNum[0][7]_i_1/O
                         net (fo=31, routed)          1.846     6.777    cmdProc1/byteNum_reg[0]0
    SLICE_X3Y75          FDSE                                         r  cmdProc1/byteNum_reg[0][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         1.492    -1.484    cmdProc1/clk
    SLICE_X3Y75          FDSE                                         r  cmdProc1/byteNum_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.231ns (22.865%)  route 0.779ns (77.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.779     1.010    rx/reset_IBUF
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.858    -0.812    rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.231ns (22.865%)  route 0.779ns (77.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.779     1.010    rx/reset_IBUF
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.858    -0.812    rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/FSM_sequential_currentState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.231ns (22.865%)  route 0.779ns (77.135%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.779     1.010    rx/reset_IBUF
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.858    -0.812    rx/CLK
    SLICE_X0Y85          FDRE                                         r  rx/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/curState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.231ns (20.455%)  route 0.898ns (79.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.898     1.129    dataConsume1/reset_IBUF
    SLICE_X2Y82          FDRE                                         r  dataConsume1/curState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.855    -0.815    dataConsume1/clk_out
    SLICE_X2Y82          FDRE                                         r  dataConsume1/curState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/regFull_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.231ns (20.455%)  route 0.898ns (79.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.898     1.129    rx/reset_IBUF
    SLICE_X2Y82          FDRE                                         r  rx/regFull_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.855    -0.815    rx/CLK
    SLICE_X2Y82          FDRE                                         r  rx/regFull_reg/C

Slack:                    inf
  Source:                 rxData
                            (input port)
  Destination:            rx/RxD_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.234ns (20.463%)  route 0.910ns (79.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  rxData (IN)
                         net (fo=0)                   0.000     0.000    rxData
    J17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  rxData_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.144    rx/rxData_IBUF
    SLICE_X1Y81          FDSE                                         r  rx/RxD_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.854    -0.816    rx/CLK
    SLICE_X1Y81          FDSE                                         r  rx/RxD_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rx/rcvDataReg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.213ns  (logic 0.231ns (19.048%)  route 0.982ns (80.952%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.982     1.213    rx/reset_IBUF
    SLICE_X2Y81          FDSE                                         r  rx/rcvDataReg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.854    -0.816    rx/CLK
    SLICE_X2Y81          FDSE                                         r  rx/rcvDataReg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/curState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.231ns (18.884%)  route 0.992ns (81.116%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         0.992     1.223    dataConsume1/reset_IBUF
    SLICE_X5Y81          FDRE                                         r  dataConsume1/curState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.853    -0.818    dataConsume1/clk_out
    SLICE_X5Y81          FDRE                                         r  dataConsume1/curState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/curState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.231ns (18.555%)  route 1.014ns (81.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         1.014     1.245    dataConsume1/reset_IBUF
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.854    -0.816    dataConsume1/clk_out
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dataConsume1/curState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.231ns (18.555%)  route 1.014ns (81.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=147, routed)         1.014     1.245    dataConsume1/reset_IBUF
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=492, routed)         0.854    -0.816    dataConsume1/clk_out
    SLICE_X1Y81          FDRE                                         r  dataConsume1/curState_reg[3]/C





