// Seed: 86023850
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(1 == 1'd0 or posedge 1) id_2 = 1 == (id_11 == id_10);
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    output tri   id_2,
    output wire  id_3,
    output tri   id_4,
    input  tri0  id_5,
    output wand  id_6,
    input  tri0  id_7,
    output tri0  id_8
);
  wire id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
