/* ========================================================================== */
/*  Project  : cafe                                                           */
/*  Module   : zv_flat_defines                                                */
/*  File     : zv_flat_defines.h                                              */
/*                                                                            */
/*  Author   : reggen 1.55                                                    */
/*  Created  :                                                                */
/* -------------------------------------------------------------------------- */
/*  Comments :      !! AUTO-GENERATED-FILE - DO NOT EDIT !!                   */
/*                                                                            */
/*  COPYRIGHT:     Zenverge Inc. Proprietary and Confidential                 */
/*                      Copyright (c) 2015, Zenverge Inc.                     */
/*                            All rights reserved.                            */
/*                                                                            */
/*         Permission to use, modify or copy this code is prohibited          */
/*           without the express written consent of Zenverge Inc.             */
/*                                                                            */
/* ========================================================================== */

#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_INT_SPU_ENBL_SET                                                                        0x00210100
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_INT_SPU_ENBL_CLR                                                                        0x00210104
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_INT_SPU_STAT_SET                                                                        0x00210108
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_INT_SPU_STAT_CLR                                                                        0x0021010C
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_INT_CTRL_DEBUG_EN                                                                       0x00210110
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_OTP_STATUS                                                                              0x00210800
#define MED_XREG_ARB_SPU_SLV_SECURITY_REG_JTAG_SEC_ENABLE                                                                         0x00210820
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_SET_XMEM_TAG                                                                            0x00220300
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_OUTSTANDING_XMEM_WR_COUNT                                                               0x00220304
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_ECO_REGISTER                                                                            0x00220308
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_BOOT_ADDRESS                                                                            0x0022030C
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_ENABLE_NMI_FROM_IOL                                                                     0x00220310
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_TRACE_PORT_CTRL                                                                         0x00220380
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_SPU_CPU_CONTROL_SET                                                                     0x00221000
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_SPU_CPU_CONTROL_CLR                                                                     0x00221004
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_SPU_CPU_STATUS                                                                          0x0022100C
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_REGS_SPU_XMEM_PRIORITY                                                                       0x00221010
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_START                                                                                        0x00230000
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_STATUS                                                                                       0x00230004
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_COMMAND                                                                                      0x00230008
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_ADDRESS                                                                                      0x0023000C
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_WRITE_DATA                                                                                   0x00230010
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_READ_DATA                                                                                    0x00230014
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_DEST_ADDRESS                                                                                 0x00230018
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_CONTROL                                                                                      0x00230020
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_SHA1_DATA                                                                                    0x00230024
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_SHA1_MSDATA                                                                                  0x00230028
#define MED_XREG_ARB_SPU_SLV_OTP_MISC_STS                                                                                         0x00230030
#define MED_XREG_ARB_SPU_SLV_OTP_WR_BIT_ERR_STS_REG0                                                                              0x00230034
#define MED_XREG_ARB_SPU_SLV_OTP_WR_BIT_ERR_STS_REG1                                                                              0x00230038
#define MED_XREG_ARB_SPU_SLV_OTP_WR_BIT_ERR_STS_REG2                                                                              0x0023003C
#define MED_XREG_ARB_SPU_SLV_OTP_WR_BIT_ERR_STS_REG3                                                                              0x00230040
#define MED_XREG_ARB_SPU_SLV_OTP_ID_LOG                                                                                           0x00230050
#define MED_XREG_ARB_SPU_SLV_OTP_CMD_LOG                                                                                          0x00230054
#define MED_XREG_ARB_SPU_SLV_OTP_ADDR_LOG                                                                                         0x00230058
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_INTR_ENBL_SET                                                                                0x00230070
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_INTR_ENBL_CLR                                                                                0x00230074
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_INTR_STAT_SET                                                                                0x00230078
#define MED_XREG_ARB_SPU_SLV_OTP_OTP_INTR_STAT_CLR                                                                                0x0023007C
#define MED_XREG_ARB_SPU_SLV_OTP_CTEXT0                                                                                           0x00230100
#define MED_XREG_ARB_SPU_SLV_OTP_CTEXT1                                                                                           0x00230104
#define MED_XREG_ARB_SPU_SLV_OTP_CTEXT2                                                                                           0x00230108
#define MED_XREG_ARB_SPU_SLV_OTP_CTEXT3                                                                                           0x0023010C
#define MED_XREG_ARB_SPU_SLV_OTP_PTEXT0                                                                                           0x00230200
#define MED_XREG_ARB_SPU_SLV_OTP_PTEXT1                                                                                           0x00230204
#define MED_XREG_ARB_SPU_SLV_OTP_PTEXT2                                                                                           0x00230208
#define MED_XREG_ARB_SPU_SLV_OTP_PTEXT3                                                                                           0x0023020C
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_CSRST                                                                                        0x00230300
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_RW                                                                                           0x00230304
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_RS                                                                                           0x00230308
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_RD_ADDR                                                                                      0x0023030C
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_AS                                                                                        0x00230310
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_DS                                                                                        0x00230314
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_WWL                                                                                       0x00230318
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_DPD                                                                                       0x0023031C
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_WWH                                                                                       0x00230320
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PW                                                                                        0x00230324
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_CPPW                                                                                      0x00230328
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PGDIS                                                                                     0x0023032C
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PES                                                                                       0x00230330
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PEH                                                                                       0x00230334
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PGMDD                                                                                     0x00230338
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_DLEH                                                                                      0x0023033C
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_CPH                                                                                       0x00230340
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_DLES                                                                                      0x00230344
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_CPS                                                                                       0x00230348
#define MED_XREG_ARB_SPU_SLV_OTP_TIM_WR_PGMAS                                                                                     0x0023034C
#define MED_XREG_ARB_SPU_SLV_RSA_ECC_RSA_ECC_LOCKDOWN                                                                             0x00248000
#define MED_XREG_ARB_SPU_SLV_RSA_ECC_RSA_ECC_HIDDEN                                                                               0x00248004
#define MED_XREG_ARB_SPU_SLV_RSA_ECC_RSA_ECC_STATUS                                                                               0x00248008
#define MED_XREG_ARB_SPU_SLV_SEC_REG_SECURITY_CTRL_SEC_ENBL                                                                       0x002E0000
#define MED_XREG_ARB_SPU_SLV_SEC_REG_SECURITY_CTRL_SEC_STAT                                                                       0x002E0004
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_SECURITY_CTRL_SEC_ENBL                                                                       0x002E0010
#define MED_XREG_ARB_SPU_SLV_SPU_CPU_SECURITY_CTRL_SEC_STAT                                                                       0x002E0014
#define MED_XREG_ARB_SPU_SLV_OTP_SECURITY_CTRL_SEC_ENBL                                                                           0x002E0020
#define MED_XREG_ARB_SPU_SLV_OTP_SECURITY_CTRL_SEC_STAT                                                                           0x002E0024
#define MED_XREG_ARB_SPU_SLV_RSA_ECC_SECURITY_CTRL_SEC_ENBL                                                                       0x002E0030
#define MED_XREG_ARB_SPU_SLV_RSA_ECC_SECURITY_CTRL_SEC_STAT                                                                       0x002E0034
#define MED_XREG_ARB_SPU_SLV_SCRATCH_SECURITY_CTRL_SEC_ENBL                                                                       0x002E0040
#define MED_XREG_ARB_SPU_SLV_SCRATCH_SECURITY_CTRL_SEC_STAT                                                                       0x002E0044
#define MED_XREG_ARB_SPU_SLV_BLK_CTRL_SECURITY_CTRL_SEC_ENBL                                                                      0x002E0050
#define MED_XREG_ARB_SPU_SLV_BLK_CTRL_SECURITY_CTRL_SEC_STAT                                                                      0x002E0054
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_RESET_SET                                                                           0x002F0000
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_RESET_CLR                                                                           0x002F0004
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_RESET                                                                               0x002F0008
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_CLOCK_ENABLE_SET                                                                    0x002F0100
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_CLOCK_ENABLE_CLR                                                                    0x002F0104
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_SPU_CLOCK_ENABLE                                                                        0x002F0108
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                   0x002F0200
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                   0x002F0204
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                   0x002F0208
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                   0x002F020C
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_TIMEOUT_EN                                                                         0x002F0300
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                     0x002F0304
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                      0x002F0308
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                     0x002F0310
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                       0x002F0314
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_MASTERTIMEOUT_EN                                                                   0x002F0380
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_MASTERTIMEOUT_RELOAD                                                               0x002F0384
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_MASTERTIMEOUT_COUNT                                                                0x002F0388
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_MASTERTIMEOUT_STATUS                                                               0x002F0390
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_MASTERTIMEOUT_ADDR                                                                 0x002F0394
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_COHERENCY_0                                                                        0x002F0400
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                   0x002F0404
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                             0x002F0500
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                             0x002F0504
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_ECO_REG                                                                                 0x002F0E00
#define MED_XREG_ARB_SPU_SLV_SPU_BLK_CTRL_MEM_ADJ_OUT                                                                             0x002F0E10
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_CORE_AUDPU_CPU0_PROC_CTRL_REG                                                                0x00300000
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_CORE_AUDPU_CPU0_AUDPU_PIF_SLV_BASE_ADDR                                                      0x00300004
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_CORE_AUDPU_CPU1_PROC_CTRL_REG                                                                0x00320000
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_CORE_AUDPU_CPU1_AUDPU_PIF_SLV_BASE_ADDR                                                      0x00320004
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_CORE_AUDPU_CPU2_PROC_CTRL_REG                                                                0x00340000
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_CORE_AUDPU_CPU2_AUDPU_PIF_SLV_BASE_ADDR                                                      0x00340004
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_RESET_SET                                                                     0x00380000
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_RESET_CLR                                                                     0x00380004
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_RESET                                                                         0x00380008
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_CLKEN_SET                                                                     0x00380100
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_CLKEN_CLR                                                                     0x00380104
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_CLKEN                                                                         0x00380108
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                               0x00380200
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                               0x00380204
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                               0x00380208
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                               0x0038020C
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_XREG_TIMEOUT_EN                                                                     0x00380300
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                 0x00380304
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                  0x00380308
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                 0x00380310
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                   0x00380314
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_EN0                                                        0x00380380
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_RELOAD0                                                    0x00380384
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_COUNT0                                                     0x00380388
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_STATUS0                                                    0x00380390
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_ADDR0                                                      0x00380394
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_EN1                                                        0x003803A0
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_RELOAD1                                                    0x003803A4
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_COUNT1                                                     0x003803A8
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_STATUS1                                                    0x003803B0
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_ADDR1                                                      0x003803B4
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_EN2                                                        0x003803C0
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_RELOAD2                                                    0x003803C4
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_COUNT2                                                     0x003803C8
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_STATUS2                                                    0x003803D0
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_AUDPU_XREG_MASTERTIMEOUT_ADDR2                                                      0x003803D4
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_XREG_COHERENCY_0                                                                    0x00380400
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                               0x00380404
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_XREG_COHERENCY_1                                                                    0x00380410
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                               0x00380414
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_XREG_COHERENCY_2                                                                    0x00380420
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_XREG_COHERENCY_2_ADDR                                                               0x00380424
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                         0x00380500
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                         0x00380504
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_ECO_REG                                                                             0x00380E00
#define MED_XREG_ARB_AUDPU_SLV_AUDPU_BLK_CTRL_MEM_ADJ_OUT                                                                         0x00380E10
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_XMEM_OVERRIDE_ADDR                                                                      0x00400000
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_SET_XMEM_TAG                                                                            0x00400300
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_OUTSTANDING_XMEM_WR_COUNT                                                               0x00400304
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_ECO_REGISTER                                                                            0x00400308
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_POWER_UP_CONTROL_SET                                                                    0x00400310
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_POWER_UP_CONTROL_CLR                                                                    0x00400314
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE0_COLD_PWR_STATE                                                                    0x00400318
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE1_COLD_PWR_STATE                                                                    0x0040031C
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_MIPS_POWER_UP_STATUS                                                                    0x00400320
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_ENABLE_NMI_FROM_IOL                                                                     0x00400324
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_TRACE_PORT_CTRL                                                                         0x00400380
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_HPU_CPU_CONTROL_SET                                                                     0x00401000
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_HPU_CPU_CONTROL_CLR                                                                     0x00401004
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE0_CPU_CONTROL_SET                                                                   0x00401010
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE0_CPU_CONTROL_CLR                                                                   0x00401014
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE1_CPU_CONTROL_SET                                                                   0x00401020
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE1_CPU_CONTROL_CLR                                                                   0x00401024
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_HPU_CPU_STATUS                                                                          0x00401030
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE0_CPU_STATUS                                                                        0x00401034
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE1_CPU_STATUS                                                                        0x00401038
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_IOCU_XMEM_PRIORITY                                                                      0x00408000
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_IOCU_XREG_PRIORITY                                                                      0x00408004
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_XREG_REQ_INFO                                                                           0x00408020
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_XMEM_GMAC_REQ_INFO                                                                      0x00408024
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_XMEM_PCIE_REQ_INFO                                                                      0x0040802C
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_XMEM_USB_REQ_INFO                                                                       0x00408030
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_XREG_UPPER_ADDR_BITS_REG                                                                0x00408034
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_XREG_IOCU_REQ_INFO_REG                                                                  0x00408338
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_SI0_REG                                                                                 0x0040833C
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_SI1_REG                                                                                 0x00408340
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_SI_CMP_IOC                                                                              0x00408344
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_HPU_XMEM_PRIORITY                                                                       0x00408348
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE0_PM_SYS_SIZE                                                                       0x00408350
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE0_PM_SYS_AVAIL                                                                      0x00408354
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE1_PM_SYS_SIZE                                                                       0x00408358
#define MED_XREG_ARB_HPU_SLV_HPU_CPU_REGS_CORE1_PM_SYS_AVAIL                                                                      0x0040835C
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_SET_XMEM_TAG                                                                          0x00600300
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_OUTSTANDING_XMEM_WR_COUNT                                                             0x00600304
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_ECO_REGISTER                                                                          0x00600308
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_BOOT_ADDRESS                                                                          0x0060030C
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_ENABLE_NMI_FROM_IOL                                                                   0x00600310
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_TRACE_PORT_CTRL                                                                       0x00600380
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_SPU_CPU_CONTROL_SET                                                                   0x00601000
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_SPU_CPU_CONTROL_CLR                                                                   0x00601004
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_SPU_CPU_STATUS                                                                        0x0060100C
#define MED_XREG_ARB_FWPU_SLV_FWPU_CPU_REGS_SPU_XMEM_PRIORITY                                                                     0x00601010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_00                                                  0x00800000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_01                                                  0x00800004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_02                                                  0x00800008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_03                                                  0x0080000C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_04                                                  0x00800010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_05                                                  0x00800014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_06                                                  0x00800018
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_07                                                  0x0080001C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_08                                                  0x00800020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_09                                                  0x00800024
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_10                                                  0x00800028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_11                                                  0x0080002C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_12                                                  0x00800030
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_13                                                  0x00800034
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_14                                                  0x00800038
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_15                                                  0x0080003C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_00_PUSH                                             0x00800100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_01_PUSH                                             0x00800104
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_02_PUSH                                             0x00800108
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_03_PUSH                                             0x0080010C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_04_PUSH                                             0x00800110
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_05_PUSH                                             0x00800114
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_06_PUSH                                             0x00800118
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_07_PUSH                                             0x0080011C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_08_PUSH                                             0x00800120
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_09_PUSH                                             0x00800124
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_10_PUSH                                             0x00800128
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_11_PUSH                                             0x0080012C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_12_PUSH                                             0x00800130
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_13_PUSH                                             0x00800134
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_14_PUSH                                             0x00800138
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_15_PUSH                                             0x0080013C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_00                                                 0x00800800
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_01                                                 0x00800804
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_02                                                 0x00800808
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_03                                                 0x0080080C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_04                                                 0x00800810
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_05                                                 0x00800814
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_06                                                 0x00800818
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_07                                                 0x0080081C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_08                                                 0x00800820
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_09                                                 0x00800824
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_10                                                 0x00800828
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_11                                                 0x0080082C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_12                                                 0x00800830
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_13                                                 0x00800834
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_14                                                 0x00800838
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_15                                                 0x0080083C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_16                                                 0x00800840
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_17                                                 0x00800844
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_18                                                 0x00800848
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_19                                                 0x0080084C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_20                                                 0x00800850
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_21                                                 0x00800854
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_00_PUSH                                            0x00800900
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_01_PUSH                                            0x00800904
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_02_PUSH                                            0x00800908
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_03_PUSH                                            0x0080090C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_04_PUSH                                            0x00800910
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_05_PUSH                                            0x00800914
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_06_PUSH                                            0x00800918
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_07_PUSH                                            0x0080091C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_08_PUSH                                            0x00800920
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_09_PUSH                                            0x00800924
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_10_PUSH                                            0x00800928
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_11_PUSH                                            0x0080092C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_12_PUSH                                            0x00800930
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_13_PUSH                                            0x00800934
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_14_PUSH                                            0x00800938
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_15_PUSH                                            0x0080093C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_16_PUSH                                            0x00800940
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_17_PUSH                                            0x00800944
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_18_PUSH                                            0x00800948
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_19_PUSH                                            0x0080094C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_20_PUSH                                            0x00800950
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_21_PUSH                                            0x00800954
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_00                                                 0x00801000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_01                                                 0x00801004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_02                                                 0x00801008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_03                                                 0x0080100C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_04                                                 0x00801010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_00_PUSH                                            0x00801100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_01_PUSH                                            0x00801104
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_02_PUSH                                            0x00801108
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_03_PUSH                                            0x0080110C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_04_PUSH                                            0x00801110
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_ACCESS_COMMON_WORD_00_PUSH                                            0x00801FFC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_COEF_BUSY_COUNT                                                            0x008025F0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_INTER_BUSY_COUNT                                                           0x008025F4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_INTRA_BUSY_COUNT                                                           0x008025F8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_FULL_STATUS                                                           0x008025FC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_DEBUG_CONTROL                                                              0x00803000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_DEBUG_STATUS                                                               0x00803004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_CONCAT_MB_CHK                                                              0x00803008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_CONCAT_MB_CHK_SET                                                          0x0080300C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_CUR_MB                                                                     0x00803010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_CONCAT_MB_CHK_EN                                                           0x00803014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_GET_BITS_STATUS                                                           0x00808000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_STORED_BITS                                                               0x00808004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_BIT_COUNT_LOWER                                                           0x0080800C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_USED_COUNT                                                                0x00808010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_CODE_A                                                                    0x00808014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_CODE_MASK_A                                                               0x00808018
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_CODE_B                                                                    0x0080801C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_CODE_MASK_B                                                               0x00808020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_CODE_C                                                                    0x00808024
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_CODE_MASK_C                                                               0x00808028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_CODE_D                                                                    0x0080802C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_CODE_MASK_D                                                               0x00808030
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_SEARCH                                                                    0x00808034
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_ENDIAN_SWAP                                                               0x00808038
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_BIT_COUNT_LATCH_UPPER                                                     0x0080803C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GETBITS_XREG_BITS_TO_FLUSH                                                        0x00808040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_NEW                                                                     0x00809000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_SLICEQP                                                                 0x00809004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_NUM_REF_IDX_L0                                                          0x00809008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_NUM_REF_IDX_L1                                                          0x0080900C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_BITSTREAM                                                               0x00809010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_TRANSFORM_8X8_MODE                                                      0x00809014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_CHROMA_FORMAT                                                           0x00809018
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_SLICE_MB                                                                0x00809020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_DBG_CURRENT_MB                                                          0x00809028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_DBG                                                                     0x0080902C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_EOS_MB                                                                  0x00809030
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_CLK_STATS0                                                              0x00809040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_CLK_STATS1                                                              0x00809044
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_CLK_STATS2                                                              0x00809048
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_CLK_STATS3                                                              0x0080904C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_ED_INTRA_LUMA_COEFF                                                     0x00809100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_ED_INTRA_CHROMA_COEFF                                                   0x00809108
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_ED_INTER_LUMA_COEFF                                                     0x00809110
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_ED_INTER_CHROMA_COEFF                                                   0x00809118
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_ED_MVD_L0                                                               0x00809120
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_ED_MVD_L1                                                               0x00809128
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_ED_REF_IDX_L0                                                           0x00809130
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_ED_REF_IDX_L1                                                           0x00809138
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_ED_INTER_MB_TOTAL                                                       0x00809140
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_ED_INTRA_MB_TOTAL                                                       0x00809148
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CAVLC_DEC_ED_SLICE_DATA                                                           0x00809150
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_NEW                                                                     0x0080A000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_SLICEQP                                                                 0x0080A004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_NUM_REF_IDX_L0                                                          0x0080A008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_NUM_REF_IDX_L1                                                          0x0080A00C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_CABAC_INIT                                                              0x0080A010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_TRANSFORM_8X8_MODE                                                      0x0080A014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_CHROMA_FORMAT                                                           0x0080A018
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_SLICE_MB                                                                0x0080A020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_DBG_CURRENT_MB                                                          0x0080A028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_DBG                                                                     0x0080A02C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_EOS_MB                                                                  0x0080A030
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_CLK_STATS0                                                              0x0080A040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_CLK_STATS1                                                              0x0080A044
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_CLK_STATS2                                                              0x0080A048
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_CLK_STATS3                                                              0x0080A04C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_ED_INTRA_LUMA_COEFF                                                     0x0080A100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_ED_INTRA_CHROMA_COEFF                                                   0x0080A108
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_ED_INTER_LUMA_COEFF                                                     0x0080A110
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_ED_INTER_CHROMA_COEFF                                                   0x0080A118
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_ED_MVD_L0                                                               0x0080A120
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_ED_MVD_L1                                                               0x0080A128
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_ED_REF_IDX_L0                                                           0x0080A130
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_ED_REF_IDX_L1                                                           0x0080A138
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_ED_INTER_MB_TOTAL                                                       0x0080A140
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_ED_INTRA_MB_TOTAL                                                       0x0080A148
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CABAC_DEC_ED_SLICE_DATA                                                           0x0080A150
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_SLICE_Y_ADDRESS_AND_MB_X_ADDR                                            0x0080B020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_VLD_MB_ADDRESS                                                           0x0080B028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_MB_TYPE_DECODE_BITS                                                      0x0080B03C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_CONCEALMENT_MOTION_VECTORS                                               0x0080B040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_VLD_SLICE_DECODE_CONTROL                                                 0x0080B080
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_VLD_DEBUG_CONTROL                                                        0x0080B084
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_VLD_NON_LATCHED_INTERNAL_SINGALS                                         0x0080B088
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_SLICE_STATE_CONTROL                                                      0x0080B08C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_VLD_ERROR_FLAGS                                                          0x0080B090
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_VLD_DC_DECODE_CONTROL                                                    0x0080B094
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_GB_BUSY_COUNTER                                                          0x0080B098
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_CONCAT_BUSY_COUNTER                                                      0x0080B09C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_CYCLES_USED_COUNTER                                                      0x0080B100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_CLK_STATS0                                                               0x0080B140
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_CLK_STATS1                                                               0x0080B144
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_CLK_STATS2                                                               0x0080B148
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_CLK_STATS3                                                               0x0080B14C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_ED_INTRA_LUMA_COEFF_BITS                                                 0x0080B200
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_ED_INTRA_CHROMA_COEFF_BITS                                               0x0080B208
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_ED_INTER_LUMA_COEFF_BITS                                                 0x0080B210
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_ED_INTER_CHROMA_COEFF_BITS                                               0x0080B218
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_ED_MVD_L0_BITS                                                           0x0080B220
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_ED_MVD_L1_BITS                                                           0x0080B228
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_ED_INTER_MB_TOTAL_BITS                                                   0x0080B230
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_ED_INTRA_MB_TOTAL_BITS                                                   0x0080B238
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_MPEG_DEC_ED_PICTURE_DATA_BITS                                                     0x0080B240
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_IF_ED_GETBITS_FIFO_WRITE                                                       0x0080C000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_IF_ED_GETBITS_FIFO_ENABLE                                                      0x0080C008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_IF_ED_GETBITS_FIFO_STATUS                                                      0x0080C00C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_IF_PUTBITS_MON                                                                 0x0080C040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_IF_PUTBITS_FLAGS                                                               0x0080C044
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_IF_PUTBITS_POP                                                                 0x0080C0C0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_IF_ED_PUTBITS_CTRL                                                             0x0080C0E0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_RESET_STATS                                                      0x0080D000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTRA_TOTAL                                                      0x0080D008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_TOTAL                                                      0x0080D010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_8X8                                                        0x0080D018
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_16X16                                                      0x0080D020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_L0_REF_IDX_0                                               0x0080D028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_L0_TOTAL                                                   0x0080D030
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_L1_REF_IDX_0                                               0x0080D038
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_L1_TOTAL                                                   0x0080D040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_BI_REF_IDX_0_0                                             0x0080D048
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_BI_TOTAL                                                   0x0080D050
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_B_DIRECT_16X16                                             0x0080D058
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_SKIP                                                       0x0080D060
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTER_FIELD                                                      0x0080D068
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTRA_FIELD                                                      0x0080D070
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTRA_TOTAL_NZCOEFFICIENTS                                       0x0080D078
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_TOTAL_NZCOEFFICIENTS                                             0x0080D080
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_INTRA_TOTAL_LUMA_NZCOEFFICIENTS                                  0x0080D088
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_TOTAL_LUMA_NZCOEFFICIENTS                                        0x0080D090
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_SUM_QP                                                           0x0080D098
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_MAX_QP                                                           0x0080D0A0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_ED_STATS_REGS_ED_MIN_QP                                                           0x0080D0A8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_0                                                    0x0080E000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_1                                                    0x0080E004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_2                                                    0x0080E008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_3                                                    0x0080E00C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_4                                                    0x0080E010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_5                                                    0x0080E014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_SLICE_CONFIG                                                       0x0080E044
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_NEW_SLICE                                                          0x0080E050
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_STATUS_0                                                           0x0080E100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_CABAC_ERROR_ENBL_SET                                               0x0080E150
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_CABAC_ERROR_ENBL_CLR                                               0x0080E154
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_CABAC_ERROR_STAT_SET                                               0x0080E158
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_CABAC_ERROR_STAT_CLR                                               0x0080E15C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_CABAC_STATUS_ENBL_SET                                              0x0080E160
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_CABAC_STATUS_ENBL_CLR                                              0x0080E164
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_CABAC_STATUS_STAT_SET                                              0x0080E168
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_CABAC_STATUS_STAT_CLR                                              0x0080E16C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_HEVC_CABAC_DEC_TEMP_REG                                                           0x0080E200
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_REGS_ED_BRG_SCRATCH                                                   0x0080F000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_REGS_INT_ED                                                           0x0080F010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_REGS_INT_ED_ENABLE                                                    0x0080F020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_REGS_FORCE_PULL                                                       0x0080F030
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_REGS_CONCAT_COEF_FIFO_COUNT                                           0x0080F034
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_REGS_CONCAT_INTRA_FIFO_COUNT                                          0x0080F038
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_CONCAT_FIFO_REGS_CONCAT_INTER_FIFO_COUNT                                          0x0080F03C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_PIPE_CONFIG                                                            0x0080FF00
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_PIPE                                                             0x0080FF10
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_PIXEL_SIZE                                                       0x0080FF14
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_MB_SIZE                                                          0x0080FF18
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_H264                                                             0x0080FF24
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_MPEG2                                                            0x0080FF28
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_MPEG2_4_PARAM1                                                   0x0080FF34
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_H264_PARAM1                                                      0x0080FF38
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_ECO_REGISTER                                                           0x0080FF6C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_COL_BD_REG_0_1                                              0x0080FF80
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_COL_BD_REG_2_3                                              0x0080FF84
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_COL_BD_REG_4_5                                              0x0080FF88
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_COL_BD_REG_6_7                                              0x0080FF8C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_COL_BD_REG_8_9                                              0x0080FF90
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_0_1                                              0x0080FF94
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_2_3                                              0x0080FF98
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_4_5                                              0x0080FF9C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_6_7                                              0x0080FFA0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_8_9                                              0x0080FFA4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_10                                               0x0080FFA8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_SLICE_CONFIG_0                                              0x0080FFAC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_BLOCK_CONFIG_0                                              0x0080FFB0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_LT                                                          0x0080FFB4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC0                                                        0x0080FFB8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC1                                                        0x0080FFBC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC2                                                        0x0080FFC0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC3                                                        0x0080FFC4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC4                                                        0x0080FFC8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC5                                                        0x0080FFCC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC6                                                        0x0080FFD0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC7                                                        0x0080FFD4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC8                                                        0x0080FFD8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC9                                                        0x0080FFDC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC10                                                       0x0080FFE0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC11                                                       0x0080FFE4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC12                                                       0x0080FFE8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC13                                                       0x0080FFEC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC14                                                       0x0080FFF0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VPIPE_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC                                                         0x0080FFF4
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_LUMA_Q_MATRIX                                                                             0x00810000
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_CHROMA_Q_MATRIX                                                                           0x00810200
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_MPEG2_MSSG_COMPATIBILITY                                                                  0x00810400
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_MPEG2_DC_PRECISION                                                                        0x00810404
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_MPEG2_QSCALE_TYPE                                                                         0x00810408
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_MPEG2_ALTERNATE_SCAN                                                                      0x0081040C
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_RESET_PIPE                                                                                0x00810418
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_FORCE_IPCM                                                                                0x0081041C
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_LAST_MB_X_Y_LOCATION                                                                      0x00810420
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_X_IRQ_LOCATION                                                                            0x0081042C
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_Y_IRQ_LOCATION                                                                            0x00810440
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_BLOCK_LEVEL_HALT                                                                          0x00810444
#define MED_XREG_ARB_VDEC_SLV_INV_QUANT_DEC_ERROR                                                                                 0x00810460
#define MED_XREG_ARB_VDEC_SLV_INV_XFM_IT_DEC_CFG_REG                                                                              0x00820000
#define MED_XREG_ARB_VDEC_SLV_INV_XFM_IT_ENC_CFG_REG                                                                              0x00820004
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG00                                                                           0x00831800
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG04                                                                           0x00831804
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG08                                                                           0x00831808
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG0C                                                                           0x0083180C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG10                                                                           0x00831810
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG14                                                                           0x00831814
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG18                                                                           0x00831818
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1C                                                                           0x0083181C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG20                                                                           0x00831820
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG24                                                                           0x00831824
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG28                                                                           0x00831828
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2C                                                                           0x0083182C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG30                                                                           0x00831830
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG34                                                                           0x00831834
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG38                                                                           0x00831838
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG3C                                                                           0x0083183C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG40                                                                           0x00831840
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG44                                                                           0x00831844
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG48                                                                           0x00831848
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG4C                                                                           0x0083184C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG50                                                                           0x00831850
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG54                                                                           0x00831854
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG58                                                                           0x00831858
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG5C                                                                           0x0083185C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG60                                                                           0x00831860
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG64                                                                           0x00831864
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG68                                                                           0x00831868
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG6C                                                                           0x0083186C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG70                                                                           0x00831870
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG74                                                                           0x00831874
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG78                                                                           0x00831878
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG7C                                                                           0x0083187C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG80                                                                           0x00831880
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG84                                                                           0x00831884
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG88                                                                           0x00831888
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG8C                                                                           0x0083188C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG90                                                                           0x00831890
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG94                                                                           0x00831894
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG98                                                                           0x00831898
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG9C                                                                           0x0083189C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGA0                                                                           0x008318A0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGA4                                                                           0x008318A4
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGA8                                                                           0x008318A8
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGAC                                                                           0x008318AC
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGB0                                                                           0x008318B0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGB4                                                                           0x008318B4
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGB8                                                                           0x008318B8
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGBC                                                                           0x008318BC
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGC0                                                                           0x008318C0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGC4                                                                           0x008318C4
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGC8                                                                           0x008318C8
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGCC                                                                           0x008318CC
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGD0                                                                           0x008318D0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGD4                                                                           0x008318D4
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGD8                                                                           0x008318D8
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGDC                                                                           0x008318DC
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREGE0                                                                           0x008318E0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1B0                                                                          0x008319B0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1B4                                                                          0x008319B4
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1B8                                                                          0x008319B8
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1BC                                                                          0x008319BC
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1C0                                                                          0x008319C0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1C4                                                                          0x008319C4
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1C8                                                                          0x008319C8
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1CC                                                                          0x008319CC
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1D0                                                                          0x008319D0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1D4                                                                          0x008319D4
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1D8                                                                          0x008319D8
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1DC                                                                          0x008319DC
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG1E0                                                                          0x008319E0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2B0                                                                          0x00831AB0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2B4                                                                          0x00831AB4
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2B8                                                                          0x00831AB8
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2BC                                                                          0x00831ABC
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2C0                                                                          0x00831AC0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2C4                                                                          0x00831AC4
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2C8                                                                          0x00831AC8
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2CC                                                                          0x00831ACC
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2D0                                                                          0x00831AD0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2D4                                                                          0x00831AD4
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2D8                                                                          0x00831AD8
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2DC                                                                          0x00831ADC
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_REG_BASE_IREG2E0                                                                          0x00831AE0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_PIPE_CONFIG                                                                        0x0083FF00
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_PIPE                                                                         0x0083FF10
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_PIXEL_SIZE                                                                   0x0083FF14
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_MB_SIZE                                                                      0x0083FF18
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_H264                                                                         0x0083FF24
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_MPEG2                                                                        0x0083FF28
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_MPEG2_4_PARAM1                                                               0x0083FF34
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_H264_PARAM1                                                                  0x0083FF38
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_OUTPUT_PIPE                                                                        0x0083FF40
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_OUTPUT_PIXEL_SIZE                                                                  0x0083FF44
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_OUTPUT_MB_SIZE                                                                     0x0083FF48
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_OUTPUT_SIDE_CROP                                                                   0x0083FF4C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_OUTPUT_VERT_CROP                                                                   0x0083FF50
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_OUTPUT_H264                                                                        0x0083FF54
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_OUTPUT_MPEG2                                                                       0x0083FF58
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_OUTPUT_MPEG2_4_PARAM1                                                              0x0083FF64
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_OUTPUT_H264_PARAM1                                                                 0x0083FF68
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_COL_BD_REG_0_1                                                          0x0083FF80
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_COL_BD_REG_2_3                                                          0x0083FF84
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_COL_BD_REG_4_5                                                          0x0083FF88
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_COL_BD_REG_6_7                                                          0x0083FF8C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_COL_BD_REG_8_9                                                          0x0083FF90
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_ROW_BD_REG_0_1                                                          0x0083FF94
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_ROW_BD_REG_2_3                                                          0x0083FF98
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_ROW_BD_REG_4_5                                                          0x0083FF9C
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_ROW_BD_REG_6_7                                                          0x0083FFA0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_ROW_BD_REG_8_9                                                          0x0083FFA4
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_ROW_BD_REG_10                                                           0x0083FFA8
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_SLICE_CONFIG_0                                                          0x0083FFAC
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_INPUT_HEVC_BLOCK_CONFIG_0                                                          0x0083FFB0
#define MED_XREG_ARB_VDEC_SLV_INTRA_DEC_GLOBAL_ECO_REGISTER                                                                       0x0083FFFC
#define MED_XREG_ARB_VDEC_SLV_REC_DEC                                                                                             0x00840000
#define MED_XREG_ARB_VDEC_SLV_REC_ENC                                                                                             0x00840004
#define MED_XREG_ARB_VDEC_SLV_REC_DEBUG                                                                                           0x00840008
#define MED_XREG_ARB_VDEC_SLV_REC_DEC_DEBUG_SET                                                                                   0x0084000C
#define MED_XREG_ARB_VDEC_SLV_REC_ENC_DEBUG_SET                                                                                   0x00840010
#define MED_XREG_ARB_VDEC_SLV_REC_SW_PS                                                                                           0x00840014
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG00                                                                                 0x00850000
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG01                                                                                 0x00850004
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG02                                                                                 0x00850008
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG03                                                                                 0x0085000C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG04                                                                                 0x00850010
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG05                                                                                 0x00850014
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG06                                                                                 0x00850018
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG07                                                                                 0x0085001C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG08                                                                                 0x00850020
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG09                                                                                 0x00850024
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG12                                                                                 0x00850030
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG13                                                                                 0x00850034
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG14                                                                                 0x00850038
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG15                                                                                 0x0085003C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG16                                                                                 0x00850040
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG17                                                                                 0x00850044
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG18                                                                                 0x00850048
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG19                                                                                 0x0085004C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG20                                                                                 0x00850050
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG21                                                                                 0x00850054
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG22                                                                                 0x00850058
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG23                                                                                 0x0085005C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG24                                                                                 0x00850060
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG25                                                                                 0x00850064
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG26                                                                                 0x00850068
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG27                                                                                 0x0085006C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG28                                                                                 0x00850070
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG29                                                                                 0x00850074
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG30                                                                                 0x00850078
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG31                                                                                 0x0085007C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG32                                                                                 0x00850080
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_XREG33                                                                                 0x00850084
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_00_01                                                                             0x00850090
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_02_03                                                                             0x00850094
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_04_05                                                                             0x00850098
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_06_07                                                                             0x0085009C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_08_09                                                                             0x008500A0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_10_11                                                                             0x008500A4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_12_13                                                                             0x008500A8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_14_15                                                                             0x008500AC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_16_17                                                                             0x008500B0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_18_19                                                                             0x008500B4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_20_21                                                                             0x008500B8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_22_23                                                                             0x008500BC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_24_25                                                                             0x008500C0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_26_27                                                                             0x008500C4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_28_29                                                                             0x008500C8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_30_31                                                                             0x008500CC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_32_33                                                                             0x008500D0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_34_35                                                                             0x008500D4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_36_37                                                                             0x008500D8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_38_39                                                                             0x008500DC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_40_41                                                                             0x008500E0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_42_43                                                                             0x008500E4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_44_45                                                                             0x008500E8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_46_47                                                                             0x008500EC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_48_49                                                                             0x008500F0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_50_51                                                                             0x008500F4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_52_53                                                                             0x008500F8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_54_55                                                                             0x008500FC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_56_57                                                                             0x00850100
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_58_59                                                                             0x00850104
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_60_61                                                                             0x00850108
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN0_62_63                                                                             0x0085010C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_00_01                                                                             0x00850110
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_02_03                                                                             0x00850114
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_04_05                                                                             0x00850118
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_06_07                                                                             0x0085011C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_08_09                                                                             0x00850120
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_10_11                                                                             0x00850124
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_12_13                                                                             0x00850128
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_14_15                                                                             0x0085012C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_16_17                                                                             0x00850130
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_18_19                                                                             0x00850134
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_20_21                                                                             0x00850138
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_22_23                                                                             0x0085013C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_24_25                                                                             0x00850140
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_26_27                                                                             0x00850144
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_28_29                                                                             0x00850148
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_30_31                                                                             0x0085014C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_32_33                                                                             0x00850150
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_34_35                                                                             0x00850154
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_36_37                                                                             0x00850158
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_38_39                                                                             0x0085015C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_40_41                                                                             0x00850160
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_42_43                                                                             0x00850164
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_44_45                                                                             0x00850168
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_46_47                                                                             0x0085016C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_48_49                                                                             0x00850170
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_50_51                                                                             0x00850174
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_52_53                                                                             0x00850178
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_54_55                                                                             0x0085017C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_56_57                                                                             0x00850180
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_58_59                                                                             0x00850184
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_60_61                                                                             0x00850188
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_BIN1_62_63                                                                             0x0085018C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R00                                                                              0x00850190
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R01                                                                              0x00850194
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R02                                                                              0x00850198
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R03                                                                              0x0085019C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R10                                                                              0x008501A0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R11                                                                              0x008501A4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R12                                                                              0x008501A8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R13                                                                              0x008501AC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R20                                                                              0x008501B0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R21                                                                              0x008501B4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R22                                                                              0x008501B8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R23                                                                              0x008501BC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R30                                                                              0x008501C0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R31                                                                              0x008501C4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R32                                                                              0x008501C8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SUM_R33                                                                              0x008501CC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R00                                                                              0x008501D0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R01                                                                              0x008501D4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R02                                                                              0x008501D8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R03                                                                              0x008501DC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R10                                                                              0x008501E0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R11                                                                              0x008501E4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R12                                                                              0x008501E8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R13                                                                              0x008501EC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R20                                                                              0x008501F0
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R21                                                                              0x008501F4
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R22                                                                              0x008501F8
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R23                                                                              0x008501FC
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R30                                                                              0x00850200
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R31                                                                              0x00850204
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R32                                                                              0x00850208
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_Y_SOS_R33                                                                              0x0085020C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R00                                                                              0x00850210
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R01                                                                              0x00850214
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R02                                                                              0x00850218
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R03                                                                              0x0085021C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R10                                                                              0x00850220
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R11                                                                              0x00850224
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R12                                                                              0x00850228
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R13                                                                              0x0085022C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R20                                                                              0x00850230
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R21                                                                              0x00850234
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R22                                                                              0x00850238
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R23                                                                              0x0085023C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R30                                                                              0x00850240
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R31                                                                              0x00850244
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R32                                                                              0x00850248
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_U_SUM_R33                                                                              0x0085024C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R00                                                                              0x00850250
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R01                                                                              0x00850254
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R02                                                                              0x00850258
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R03                                                                              0x0085025C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R10                                                                              0x00850260
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R11                                                                              0x00850264
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R12                                                                              0x00850268
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R13                                                                              0x0085026C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R20                                                                              0x00850270
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R21                                                                              0x00850274
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R22                                                                              0x00850278
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R23                                                                              0x0085027C
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R30                                                                              0x00850280
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R31                                                                              0x00850284
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R32                                                                              0x00850288
#define MED_XREG_ARB_VDEC_SLV_MPEG_REF_DMW_V_SUM_R33                                                                              0x0085028C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_SLICE_PARAM                                                                                 0x00860000
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBLOCK_OUTPUT_CONFIG                                                                       0x00860008
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_MV_FRM_VALID                                                                                0x00860024
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_MV_TOP_VALID                                                                                0x00860028
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_MV_BOT_VALID                                                                                0x0086002C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_MV_PROC                                                                                     0x00860040
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_MPEG_NEW_PIC                                                                                0x00860048
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_MPEG_HMIX                                                                                   0x0086004C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_QP_LUT_0                                                                                    0x00860300
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_QP_LUT_1                                                                                    0x00860304
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_QP_LUT_2                                                                                    0x00860308
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_QP_LUT_3                                                                                    0x0086030C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_QP_LUT_4                                                                                    0x00860310
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_QP_LUT_5                                                                                    0x00860314
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_QP_LUT_6                                                                                    0x00860318
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_QP_LUT_7                                                                                    0x0086031C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_00_63_32                                                              0x0086D000
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_01_63_32                                                              0x0086D004
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_02_63_32                                                              0x0086D008
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_03_63_32                                                              0x0086D00C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_04_63_32                                                              0x0086D010
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_05_63_32                                                              0x0086D014
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_06_63_32                                                              0x0086D018
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_07_63_32                                                              0x0086D01C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_08_63_32                                                              0x0086D020
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_09_63_32                                                              0x0086D024
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0A_63_32                                                              0x0086D028
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0B_63_32                                                              0x0086D02C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0C_63_32                                                              0x0086D030
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0D_63_32                                                              0x0086D034
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0E_63_32                                                              0x0086D038
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0F_63_32                                                              0x0086D03C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_10_63_32                                                              0x0086D040
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_11_63_32                                                              0x0086D044
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_12_63_32                                                              0x0086D048
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_13_63_32                                                              0x0086D04C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_14_63_32                                                              0x0086D050
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_15_63_32                                                              0x0086D054
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_16_63_32                                                              0x0086D058
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_17_63_32                                                              0x0086D05C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_18_63_32                                                              0x0086D060
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_19_63_32                                                              0x0086D064
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1A_63_32                                                              0x0086D068
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1B_63_32                                                              0x0086D06C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1C_63_32                                                              0x0086D070
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1D_63_32                                                              0x0086D074
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1E_63_32                                                              0x0086D078
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1F_63_32                                                              0x0086D07C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_20_63_32                                                              0x0086D080
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_21_63_32                                                              0x0086D084
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_22_63_32                                                              0x0086D088
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_23_63_32                                                              0x0086D08C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_24_63_32                                                              0x0086D090
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_25_63_32                                                              0x0086D094
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_26_63_32                                                              0x0086D098
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_27_63_32                                                              0x0086D09C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_28_63_32                                                              0x0086D0A0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_29_63_32                                                              0x0086D0A4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2A_63_32                                                              0x0086D0A8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2B_63_32                                                              0x0086D0AC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2C_63_32                                                              0x0086D0B0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2D_63_32                                                              0x0086D0B4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2E_63_32                                                              0x0086D0B8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2F_63_32                                                              0x0086D0BC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_00_31_00                                                              0x0086D0C0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_01_31_00                                                              0x0086D0C4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_02_31_00                                                              0x0086D0C8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_03_31_00                                                              0x0086D0CC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_04_31_00                                                              0x0086D0D0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_05_31_00                                                              0x0086D0D4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_06_31_00                                                              0x0086D0D8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_07_31_00                                                              0x0086D0DC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_08_31_00                                                              0x0086D0E0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_09_31_00                                                              0x0086D0E4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0A_31_00                                                              0x0086D0E8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0B_31_00                                                              0x0086D0EC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0C_31_00                                                              0x0086D0F0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0D_31_00                                                              0x0086D0F4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0E_31_00                                                              0x0086D0F8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0F_31_00                                                              0x0086D0FC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_10_31_00                                                              0x0086D100
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_11_31_00                                                              0x0086D104
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_12_31_00                                                              0x0086D108
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_13_31_00                                                              0x0086D10C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_14_31_00                                                              0x0086D110
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_15_31_00                                                              0x0086D114
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_16_31_00                                                              0x0086D118
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_17_31_00                                                              0x0086D11C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_18_31_00                                                              0x0086D120
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_19_31_00                                                              0x0086D124
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1A_31_00                                                              0x0086D128
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1B_31_00                                                              0x0086D12C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1C_31_00                                                              0x0086D130
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1D_31_00                                                              0x0086D134
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1E_31_00                                                              0x0086D138
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1F_31_00                                                              0x0086D13C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_20_31_00                                                              0x0086D140
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_21_31_00                                                              0x0086D144
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_22_31_00                                                              0x0086D148
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_23_31_00                                                              0x0086D14C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_24_31_00                                                              0x0086D150
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_25_31_00                                                              0x0086D154
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_26_31_00                                                              0x0086D158
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_27_31_00                                                              0x0086D15C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_28_31_00                                                              0x0086D160
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_29_31_00                                                              0x0086D164
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2A_31_00                                                              0x0086D168
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2B_31_00                                                              0x0086D16C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2C_31_00                                                              0x0086D170
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2D_31_00                                                              0x0086D174
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2E_31_00                                                              0x0086D178
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2F_31_00                                                              0x0086D17C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_00_63_32                                                              0x0086D200
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_01_63_32                                                              0x0086D204
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_02_63_32                                                              0x0086D208
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_03_63_32                                                              0x0086D20C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_04_63_32                                                              0x0086D210
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_05_63_32                                                              0x0086D214
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_06_63_32                                                              0x0086D218
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_07_63_32                                                              0x0086D21C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_08_63_32                                                              0x0086D220
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_09_63_32                                                              0x0086D224
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0A_63_32                                                              0x0086D228
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0B_63_32                                                              0x0086D22C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0C_63_32                                                              0x0086D230
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0D_63_32                                                              0x0086D234
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0E_63_32                                                              0x0086D238
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0F_63_32                                                              0x0086D23C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_10_63_32                                                              0x0086D240
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_11_63_32                                                              0x0086D244
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_12_63_32                                                              0x0086D248
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_13_63_32                                                              0x0086D24C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_14_63_32                                                              0x0086D250
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_15_63_32                                                              0x0086D254
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_16_63_32                                                              0x0086D258
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_17_63_32                                                              0x0086D25C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_18_63_32                                                              0x0086D260
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_19_63_32                                                              0x0086D264
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1A_63_32                                                              0x0086D268
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1B_63_32                                                              0x0086D26C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1C_63_32                                                              0x0086D270
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1D_63_32                                                              0x0086D274
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1E_63_32                                                              0x0086D278
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1F_63_32                                                              0x0086D27C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_20_63_32                                                              0x0086D280
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_21_63_32                                                              0x0086D284
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_22_63_32                                                              0x0086D288
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_23_63_32                                                              0x0086D28C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_24_63_32                                                              0x0086D290
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_25_63_32                                                              0x0086D294
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_26_63_32                                                              0x0086D298
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_27_63_32                                                              0x0086D29C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_28_63_32                                                              0x0086D2A0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_29_63_32                                                              0x0086D2A4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2A_63_32                                                              0x0086D2A8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2B_63_32                                                              0x0086D2AC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2C_63_32                                                              0x0086D2B0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2D_63_32                                                              0x0086D2B4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2E_63_32                                                              0x0086D2B8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2F_63_32                                                              0x0086D2BC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_00_31_00                                                              0x0086D2C0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_01_31_00                                                              0x0086D2C4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_02_31_00                                                              0x0086D2C8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_03_31_00                                                              0x0086D2CC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_04_31_00                                                              0x0086D2D0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_05_31_00                                                              0x0086D2D4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_06_31_00                                                              0x0086D2D8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_07_31_00                                                              0x0086D2DC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_08_31_00                                                              0x0086D2E0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_09_31_00                                                              0x0086D2E4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0A_31_00                                                              0x0086D2E8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0B_31_00                                                              0x0086D2EC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0C_31_00                                                              0x0086D2F0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0D_31_00                                                              0x0086D2F4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0E_31_00                                                              0x0086D2F8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0F_31_00                                                              0x0086D2FC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_10_31_00                                                              0x0086D300
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_11_31_00                                                              0x0086D304
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_12_31_00                                                              0x0086D308
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_13_31_00                                                              0x0086D30C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_14_31_00                                                              0x0086D310
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_15_31_00                                                              0x0086D314
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_16_31_00                                                              0x0086D318
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_17_31_00                                                              0x0086D31C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_18_31_00                                                              0x0086D320
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_19_31_00                                                              0x0086D324
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1A_31_00                                                              0x0086D328
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1B_31_00                                                              0x0086D32C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1C_31_00                                                              0x0086D330
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1D_31_00                                                              0x0086D334
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1E_31_00                                                              0x0086D338
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1F_31_00                                                              0x0086D33C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_20_31_00                                                              0x0086D340
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_21_31_00                                                              0x0086D344
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_22_31_00                                                              0x0086D348
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_23_31_00                                                              0x0086D34C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_24_31_00                                                              0x0086D350
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_25_31_00                                                              0x0086D354
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_26_31_00                                                              0x0086D358
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_27_31_00                                                              0x0086D35C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_28_31_00                                                              0x0086D360
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_29_31_00                                                              0x0086D364
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2A_31_00                                                              0x0086D368
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2B_31_00                                                              0x0086D36C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2C_31_00                                                              0x0086D370
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2D_31_00                                                              0x0086D374
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2E_31_00                                                              0x0086D378
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2F_31_00                                                              0x0086D37C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_00_63_32                                                          0x0086D400
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_01_63_32                                                          0x0086D404
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_02_63_32                                                          0x0086D408
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_03_63_32                                                          0x0086D40C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_04_63_32                                                          0x0086D410
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_05_63_32                                                          0x0086D414
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_06_63_32                                                          0x0086D418
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_07_63_32                                                          0x0086D41C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_08_63_32                                                          0x0086D420
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_09_63_32                                                          0x0086D424
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0A_63_32                                                          0x0086D428
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0B_63_32                                                          0x0086D42C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0C_63_32                                                          0x0086D430
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0D_63_32                                                          0x0086D434
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0E_63_32                                                          0x0086D438
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0F_63_32                                                          0x0086D43C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_10_63_32                                                          0x0086D440
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_11_63_32                                                          0x0086D444
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_12_63_32                                                          0x0086D448
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_13_63_32                                                          0x0086D44C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_14_63_32                                                          0x0086D450
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_15_63_32                                                          0x0086D454
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_16_63_32                                                          0x0086D458
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_17_63_32                                                          0x0086D45C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_18_63_32                                                          0x0086D460
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_19_63_32                                                          0x0086D464
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1A_63_32                                                          0x0086D468
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1B_63_32                                                          0x0086D46C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1C_63_32                                                          0x0086D470
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1D_63_32                                                          0x0086D474
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1E_63_32                                                          0x0086D478
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1F_63_32                                                          0x0086D47C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_20_63_32                                                          0x0086D480
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_21_63_32                                                          0x0086D484
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_22_63_32                                                          0x0086D488
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_23_63_32                                                          0x0086D48C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_24_63_32                                                          0x0086D490
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_25_63_32                                                          0x0086D494
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_26_63_32                                                          0x0086D498
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_27_63_32                                                          0x0086D49C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_28_63_32                                                          0x0086D4A0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_29_63_32                                                          0x0086D4A4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2A_63_32                                                          0x0086D4A8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2B_63_32                                                          0x0086D4AC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2C_63_32                                                          0x0086D4B0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2D_63_32                                                          0x0086D4B4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2E_63_32                                                          0x0086D4B8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2F_63_32                                                          0x0086D4BC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_00_31_00                                                          0x0086D4C0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_01_31_00                                                          0x0086D4C4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_02_31_00                                                          0x0086D4C8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_03_31_00                                                          0x0086D4CC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_04_31_00                                                          0x0086D4D0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_05_31_00                                                          0x0086D4D4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_06_31_00                                                          0x0086D4D8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_07_31_00                                                          0x0086D4DC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_08_31_00                                                          0x0086D4E0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_09_31_00                                                          0x0086D4E4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0A_31_00                                                          0x0086D4E8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0B_31_00                                                          0x0086D4EC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0C_31_00                                                          0x0086D4F0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0D_31_00                                                          0x0086D4F4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0E_31_00                                                          0x0086D4F8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0F_31_00                                                          0x0086D4FC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_10_31_00                                                          0x0086D500
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_11_31_00                                                          0x0086D504
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_12_31_00                                                          0x0086D508
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_13_31_00                                                          0x0086D50C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_14_31_00                                                          0x0086D510
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_15_31_00                                                          0x0086D514
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_16_31_00                                                          0x0086D518
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_17_31_00                                                          0x0086D51C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_18_31_00                                                          0x0086D520
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_19_31_00                                                          0x0086D524
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1A_31_00                                                          0x0086D528
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1B_31_00                                                          0x0086D52C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1C_31_00                                                          0x0086D530
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1D_31_00                                                          0x0086D534
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1E_31_00                                                          0x0086D538
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1F_31_00                                                          0x0086D53C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_20_31_00                                                          0x0086D540
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_21_31_00                                                          0x0086D544
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_22_31_00                                                          0x0086D548
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_23_31_00                                                          0x0086D54C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_24_31_00                                                          0x0086D550
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_25_31_00                                                          0x0086D554
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_26_31_00                                                          0x0086D558
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_27_31_00                                                          0x0086D55C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_28_31_00                                                          0x0086D560
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_29_31_00                                                          0x0086D564
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2A_31_00                                                          0x0086D568
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2B_31_00                                                          0x0086D56C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2C_31_00                                                          0x0086D570
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2D_31_00                                                          0x0086D574
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2E_31_00                                                          0x0086D578
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2F_31_00                                                          0x0086D57C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_00_63_32                                                          0x0086D600
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_01_63_32                                                          0x0086D604
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_02_63_32                                                          0x0086D608
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_03_63_32                                                          0x0086D60C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_04_63_32                                                          0x0086D610
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_05_63_32                                                          0x0086D614
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_06_63_32                                                          0x0086D618
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_07_63_32                                                          0x0086D61C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_08_63_32                                                          0x0086D620
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_09_63_32                                                          0x0086D624
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0A_63_32                                                          0x0086D628
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0B_63_32                                                          0x0086D62C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0C_63_32                                                          0x0086D630
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0D_63_32                                                          0x0086D634
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0E_63_32                                                          0x0086D638
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0F_63_32                                                          0x0086D63C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_10_63_32                                                          0x0086D640
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_11_63_32                                                          0x0086D644
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_12_63_32                                                          0x0086D648
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_13_63_32                                                          0x0086D64C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_14_63_32                                                          0x0086D650
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_15_63_32                                                          0x0086D654
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_16_63_32                                                          0x0086D658
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_17_63_32                                                          0x0086D65C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_18_63_32                                                          0x0086D660
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_19_63_32                                                          0x0086D664
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1A_63_32                                                          0x0086D668
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1B_63_32                                                          0x0086D66C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1C_63_32                                                          0x0086D670
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1D_63_32                                                          0x0086D674
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1E_63_32                                                          0x0086D678
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1F_63_32                                                          0x0086D67C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_20_63_32                                                          0x0086D680
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_21_63_32                                                          0x0086D684
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_22_63_32                                                          0x0086D688
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_23_63_32                                                          0x0086D68C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_24_63_32                                                          0x0086D690
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_25_63_32                                                          0x0086D694
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_26_63_32                                                          0x0086D698
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_27_63_32                                                          0x0086D69C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_28_63_32                                                          0x0086D6A0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_29_63_32                                                          0x0086D6A4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2A_63_32                                                          0x0086D6A8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2B_63_32                                                          0x0086D6AC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2C_63_32                                                          0x0086D6B0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2D_63_32                                                          0x0086D6B4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2E_63_32                                                          0x0086D6B8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2F_63_32                                                          0x0086D6BC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_00_31_00                                                          0x0086D6C0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_01_31_00                                                          0x0086D6C4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_02_31_00                                                          0x0086D6C8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_03_31_00                                                          0x0086D6CC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_04_31_00                                                          0x0086D6D0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_05_31_00                                                          0x0086D6D4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_06_31_00                                                          0x0086D6D8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_07_31_00                                                          0x0086D6DC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_08_31_00                                                          0x0086D6E0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_09_31_00                                                          0x0086D6E4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0A_31_00                                                          0x0086D6E8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0B_31_00                                                          0x0086D6EC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0C_31_00                                                          0x0086D6F0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0D_31_00                                                          0x0086D6F4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0E_31_00                                                          0x0086D6F8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0F_31_00                                                          0x0086D6FC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_10_31_00                                                          0x0086D700
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_11_31_00                                                          0x0086D704
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_12_31_00                                                          0x0086D708
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_13_31_00                                                          0x0086D70C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_14_31_00                                                          0x0086D710
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_15_31_00                                                          0x0086D714
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_16_31_00                                                          0x0086D718
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_17_31_00                                                          0x0086D71C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_18_31_00                                                          0x0086D720
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_19_31_00                                                          0x0086D724
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1A_31_00                                                          0x0086D728
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1B_31_00                                                          0x0086D72C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1C_31_00                                                          0x0086D730
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1D_31_00                                                          0x0086D734
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1E_31_00                                                          0x0086D738
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1F_31_00                                                          0x0086D73C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_20_31_00                                                          0x0086D740
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_21_31_00                                                          0x0086D744
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_22_31_00                                                          0x0086D748
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_23_31_00                                                          0x0086D74C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_24_31_00                                                          0x0086D750
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_25_31_00                                                          0x0086D754
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_26_31_00                                                          0x0086D758
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_27_31_00                                                          0x0086D75C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_28_31_00                                                          0x0086D760
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_29_31_00                                                          0x0086D764
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2A_31_00                                                          0x0086D768
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2B_31_00                                                          0x0086D76C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2C_31_00                                                          0x0086D770
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2D_31_00                                                          0x0086D774
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2E_31_00                                                          0x0086D778
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2F_31_00                                                          0x0086D77C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_00_63_32                                                          0x0086D800
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_01_63_32                                                          0x0086D804
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_02_63_32                                                          0x0086D808
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_03_63_32                                                          0x0086D80C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_04_63_32                                                          0x0086D810
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_05_63_32                                                          0x0086D814
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_06_63_32                                                          0x0086D818
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_07_63_32                                                          0x0086D81C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_08_63_32                                                          0x0086D820
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_09_63_32                                                          0x0086D824
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0A_63_32                                                          0x0086D828
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0B_63_32                                                          0x0086D82C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0C_63_32                                                          0x0086D830
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0D_63_32                                                          0x0086D834
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0E_63_32                                                          0x0086D838
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0F_63_32                                                          0x0086D83C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_10_63_32                                                          0x0086D840
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_11_63_32                                                          0x0086D844
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_12_63_32                                                          0x0086D848
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_13_63_32                                                          0x0086D84C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_14_63_32                                                          0x0086D850
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_15_63_32                                                          0x0086D854
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_16_63_32                                                          0x0086D858
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_17_63_32                                                          0x0086D85C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_18_63_32                                                          0x0086D860
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_19_63_32                                                          0x0086D864
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1A_63_32                                                          0x0086D868
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1B_63_32                                                          0x0086D86C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1C_63_32                                                          0x0086D870
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1D_63_32                                                          0x0086D874
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1E_63_32                                                          0x0086D878
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1F_63_32                                                          0x0086D87C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_20_63_32                                                          0x0086D880
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_21_63_32                                                          0x0086D884
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_22_63_32                                                          0x0086D888
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_23_63_32                                                          0x0086D88C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_24_63_32                                                          0x0086D890
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_25_63_32                                                          0x0086D894
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_26_63_32                                                          0x0086D898
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_27_63_32                                                          0x0086D89C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_28_63_32                                                          0x0086D8A0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_29_63_32                                                          0x0086D8A4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2A_63_32                                                          0x0086D8A8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2B_63_32                                                          0x0086D8AC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2C_63_32                                                          0x0086D8B0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2D_63_32                                                          0x0086D8B4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2E_63_32                                                          0x0086D8B8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2F_63_32                                                          0x0086D8BC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_00_31_00                                                          0x0086D8C0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_01_31_00                                                          0x0086D8C4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_02_31_00                                                          0x0086D8C8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_03_31_00                                                          0x0086D8CC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_04_31_00                                                          0x0086D8D0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_05_31_00                                                          0x0086D8D4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_06_31_00                                                          0x0086D8D8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_07_31_00                                                          0x0086D8DC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_08_31_00                                                          0x0086D8E0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_09_31_00                                                          0x0086D8E4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0A_31_00                                                          0x0086D8E8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0B_31_00                                                          0x0086D8EC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0C_31_00                                                          0x0086D8F0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0D_31_00                                                          0x0086D8F4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0E_31_00                                                          0x0086D8F8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0F_31_00                                                          0x0086D8FC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_10_31_00                                                          0x0086D900
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_11_31_00                                                          0x0086D904
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_12_31_00                                                          0x0086D908
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_13_31_00                                                          0x0086D90C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_14_31_00                                                          0x0086D910
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_15_31_00                                                          0x0086D914
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_16_31_00                                                          0x0086D918
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_17_31_00                                                          0x0086D91C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_18_31_00                                                          0x0086D920
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_19_31_00                                                          0x0086D924
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1A_31_00                                                          0x0086D928
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1B_31_00                                                          0x0086D92C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1C_31_00                                                          0x0086D930
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1D_31_00                                                          0x0086D934
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1E_31_00                                                          0x0086D938
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1F_31_00                                                          0x0086D93C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_20_31_00                                                          0x0086D940
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_21_31_00                                                          0x0086D944
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_22_31_00                                                          0x0086D948
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_23_31_00                                                          0x0086D94C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_24_31_00                                                          0x0086D950
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_25_31_00                                                          0x0086D954
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_26_31_00                                                          0x0086D958
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_27_31_00                                                          0x0086D95C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_28_31_00                                                          0x0086D960
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_29_31_00                                                          0x0086D964
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2A_31_00                                                          0x0086D968
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2B_31_00                                                          0x0086D96C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2C_31_00                                                          0x0086D970
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2D_31_00                                                          0x0086D974
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2E_31_00                                                          0x0086D978
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2F_31_00                                                          0x0086D97C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_00_63_32                                                          0x0086DA00
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_01_63_32                                                          0x0086DA04
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_02_63_32                                                          0x0086DA08
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_03_63_32                                                          0x0086DA0C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_04_63_32                                                          0x0086DA10
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_05_63_32                                                          0x0086DA14
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_06_63_32                                                          0x0086DA18
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_07_63_32                                                          0x0086DA1C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_08_63_32                                                          0x0086DA20
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_09_63_32                                                          0x0086DA24
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0A_63_32                                                          0x0086DA28
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0B_63_32                                                          0x0086DA2C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0C_63_32                                                          0x0086DA30
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0D_63_32                                                          0x0086DA34
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0E_63_32                                                          0x0086DA38
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0F_63_32                                                          0x0086DA3C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_10_63_32                                                          0x0086DA40
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_11_63_32                                                          0x0086DA44
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_12_63_32                                                          0x0086DA48
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_13_63_32                                                          0x0086DA4C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_14_63_32                                                          0x0086DA50
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_15_63_32                                                          0x0086DA54
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_16_63_32                                                          0x0086DA58
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_17_63_32                                                          0x0086DA5C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_18_63_32                                                          0x0086DA60
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_19_63_32                                                          0x0086DA64
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1A_63_32                                                          0x0086DA68
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1B_63_32                                                          0x0086DA6C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1C_63_32                                                          0x0086DA70
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1D_63_32                                                          0x0086DA74
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1E_63_32                                                          0x0086DA78
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1F_63_32                                                          0x0086DA7C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_20_63_32                                                          0x0086DA80
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_21_63_32                                                          0x0086DA84
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_22_63_32                                                          0x0086DA88
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_23_63_32                                                          0x0086DA8C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_24_63_32                                                          0x0086DA90
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_25_63_32                                                          0x0086DA94
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_26_63_32                                                          0x0086DA98
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_27_63_32                                                          0x0086DA9C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_28_63_32                                                          0x0086DAA0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_29_63_32                                                          0x0086DAA4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2A_63_32                                                          0x0086DAA8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2B_63_32                                                          0x0086DAAC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2C_63_32                                                          0x0086DAB0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2D_63_32                                                          0x0086DAB4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2E_63_32                                                          0x0086DAB8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2F_63_32                                                          0x0086DABC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_00_31_00                                                          0x0086DAC0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_01_31_00                                                          0x0086DAC4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_02_31_00                                                          0x0086DAC8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_03_31_00                                                          0x0086DACC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_04_31_00                                                          0x0086DAD0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_05_31_00                                                          0x0086DAD4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_06_31_00                                                          0x0086DAD8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_07_31_00                                                          0x0086DADC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_08_31_00                                                          0x0086DAE0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_09_31_00                                                          0x0086DAE4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0A_31_00                                                          0x0086DAE8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0B_31_00                                                          0x0086DAEC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0C_31_00                                                          0x0086DAF0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0D_31_00                                                          0x0086DAF4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0E_31_00                                                          0x0086DAF8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0F_31_00                                                          0x0086DAFC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_10_31_00                                                          0x0086DB00
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_11_31_00                                                          0x0086DB04
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_12_31_00                                                          0x0086DB08
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_13_31_00                                                          0x0086DB0C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_14_31_00                                                          0x0086DB10
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_15_31_00                                                          0x0086DB14
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_16_31_00                                                          0x0086DB18
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_17_31_00                                                          0x0086DB1C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_18_31_00                                                          0x0086DB20
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_19_31_00                                                          0x0086DB24
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1A_31_00                                                          0x0086DB28
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1B_31_00                                                          0x0086DB2C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1C_31_00                                                          0x0086DB30
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1D_31_00                                                          0x0086DB34
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1E_31_00                                                          0x0086DB38
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1F_31_00                                                          0x0086DB3C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_20_31_00                                                          0x0086DB40
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_21_31_00                                                          0x0086DB44
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_22_31_00                                                          0x0086DB48
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_23_31_00                                                          0x0086DB4C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_24_31_00                                                          0x0086DB50
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_25_31_00                                                          0x0086DB54
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_26_31_00                                                          0x0086DB58
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_27_31_00                                                          0x0086DB5C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_28_31_00                                                          0x0086DB60
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_29_31_00                                                          0x0086DB64
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2A_31_00                                                          0x0086DB68
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2B_31_00                                                          0x0086DB6C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2C_31_00                                                          0x0086DB70
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2D_31_00                                                          0x0086DB74
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2E_31_00                                                          0x0086DB78
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2F_31_00                                                          0x0086DB7C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_14_63_32                                                              0x0086DC50
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_15_63_32                                                              0x0086DC54
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_16_63_32                                                              0x0086DC58
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_17_63_32                                                              0x0086DC5C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1C_63_32                                                              0x0086DC70
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1D_63_32                                                              0x0086DC74
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1E_63_32                                                              0x0086DC78
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1F_63_32                                                              0x0086DC7C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_24_63_32                                                              0x0086DC90
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_25_63_32                                                              0x0086DC94
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_26_63_32                                                              0x0086DC98
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_27_63_32                                                              0x0086DC9C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2C_63_32                                                              0x0086DCB0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2D_63_32                                                              0x0086DCB4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2E_63_32                                                              0x0086DCB8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2F_63_32                                                              0x0086DCBC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_14_31_00                                                              0x0086DD10
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_15_31_00                                                              0x0086DD14
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_16_31_00                                                              0x0086DD18
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_17_31_00                                                              0x0086DD1C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1C_31_00                                                              0x0086DD30
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1D_31_00                                                              0x0086DD34
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1E_31_00                                                              0x0086DD38
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1F_31_00                                                              0x0086DD3C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_24_31_00                                                              0x0086DD50
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_25_31_00                                                              0x0086DD54
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_26_31_00                                                              0x0086DD58
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_27_31_00                                                              0x0086DD5C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2C_31_00                                                              0x0086DD70
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2D_31_00                                                              0x0086DD74
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2E_31_00                                                              0x0086DD78
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2F_31_00                                                              0x0086DD7C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_10_63_32                                                              0x0086DE40
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_11_63_32                                                              0x0086DE44
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_12_63_32                                                              0x0086DE48
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_13_63_32                                                              0x0086DE4C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_14_63_32                                                              0x0086DE50
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_15_63_32                                                              0x0086DE54
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_16_63_32                                                              0x0086DE58
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_17_63_32                                                              0x0086DE5C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_18_63_32                                                              0x0086DE60
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_19_63_32                                                              0x0086DE64
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1A_63_32                                                              0x0086DE68
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1B_63_32                                                              0x0086DE6C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1C_63_32                                                              0x0086DE70
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1D_63_32                                                              0x0086DE74
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1E_63_32                                                              0x0086DE78
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1F_63_32                                                              0x0086DE7C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_24_63_32                                                              0x0086DE90
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_25_63_32                                                              0x0086DE94
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_26_63_32                                                              0x0086DE98
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_27_63_32                                                              0x0086DE9C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2C_63_32                                                              0x0086DEB0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2D_63_32                                                              0x0086DEB4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2E_63_32                                                              0x0086DEB8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2F_63_32                                                              0x0086DEBC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_10_31_00                                                              0x0086DF00
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_11_31_00                                                              0x0086DF04
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_12_31_00                                                              0x0086DF08
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_13_31_00                                                              0x0086DF0C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_14_31_00                                                              0x0086DF10
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_15_31_00                                                              0x0086DF14
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_16_31_00                                                              0x0086DF18
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_17_31_00                                                              0x0086DF1C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_18_31_00                                                              0x0086DF20
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_19_31_00                                                              0x0086DF24
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1A_31_00                                                              0x0086DF28
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1B_31_00                                                              0x0086DF2C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1C_31_00                                                              0x0086DF30
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1D_31_00                                                              0x0086DF34
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1E_31_00                                                              0x0086DF38
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1F_31_00                                                              0x0086DF3C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_24_31_00                                                              0x0086DF50
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_25_31_00                                                              0x0086DF54
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_26_31_00                                                              0x0086DF58
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_27_31_00                                                              0x0086DF5C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2C_31_00                                                              0x0086DF70
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2D_31_00                                                              0x0086DF74
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2E_31_00                                                              0x0086DF78
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2F_31_00                                                              0x0086DF7C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_00                                                                     0x0086E000
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_01                                                                     0x0086E004
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_02                                                                     0x0086E008
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_03                                                                     0x0086E00C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_04                                                                     0x0086E010
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_05                                                                     0x0086E014
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_06                                                                     0x0086E018
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_07                                                                     0x0086E01C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_08                                                                     0x0086E020
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_09                                                                     0x0086E024
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_10                                                                     0x0086E028
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_11                                                                     0x0086E02C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_12                                                                     0x0086E030
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_13                                                                     0x0086E034
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_14                                                                     0x0086E038
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_15                                                                     0x0086E03C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_00                                                                     0x0086E040
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_01                                                                     0x0086E044
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_02                                                                     0x0086E048
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_03                                                                     0x0086E04C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_04                                                                     0x0086E050
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_05                                                                     0x0086E054
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_06                                                                     0x0086E058
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_07                                                                     0x0086E05C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_08                                                                     0x0086E060
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_09                                                                     0x0086E064
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_10                                                                     0x0086E068
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_11                                                                     0x0086E06C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_12                                                                     0x0086E070
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_13                                                                     0x0086E074
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_14                                                                     0x0086E078
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_15                                                                     0x0086E07C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_REG_32                                                                     0x0086E080
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_REG_33                                                                     0x0086E084
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_REG_34                                                                     0x0086E088
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_00                                                                     0x0086E100
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_01                                                                     0x0086E104
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_02                                                                     0x0086E108
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_03                                                                     0x0086E10C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_04                                                                     0x0086E110
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_05                                                                     0x0086E114
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_06                                                                     0x0086E118
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_07                                                                     0x0086E11C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_08                                                                     0x0086E120
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_09                                                                     0x0086E124
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_10                                                                     0x0086E128
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_11                                                                     0x0086E12C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_12                                                                     0x0086E130
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_13                                                                     0x0086E134
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_14                                                                     0x0086E138
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_15                                                                     0x0086E13C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_00                                                                     0x0086E140
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_01                                                                     0x0086E144
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_02                                                                     0x0086E148
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_03                                                                     0x0086E14C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_04                                                                     0x0086E150
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_05                                                                     0x0086E154
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_06                                                                     0x0086E158
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_07                                                                     0x0086E15C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_08                                                                     0x0086E160
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_09                                                                     0x0086E164
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_10                                                                     0x0086E168
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_11                                                                     0x0086E16C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_12                                                                     0x0086E170
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_13                                                                     0x0086E174
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_14                                                                     0x0086E178
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_15                                                                     0x0086E17C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_REG_32                                                                     0x0086E180
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_REG_33                                                                     0x0086E184
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_REG_34                                                                     0x0086E188
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_00                                                                 0x0086E200
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_01                                                                 0x0086E204
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_02                                                                 0x0086E208
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_03                                                                 0x0086E20C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_04                                                                 0x0086E210
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_05                                                                 0x0086E214
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_06                                                                 0x0086E218
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_07                                                                 0x0086E21C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_08                                                                 0x0086E220
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_09                                                                 0x0086E224
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_10                                                                 0x0086E228
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_11                                                                 0x0086E22C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_12                                                                 0x0086E230
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_13                                                                 0x0086E234
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_14                                                                 0x0086E238
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_15                                                                 0x0086E23C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_00                                                                 0x0086E240
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_01                                                                 0x0086E244
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_02                                                                 0x0086E248
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_03                                                                 0x0086E24C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_04                                                                 0x0086E250
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_05                                                                 0x0086E254
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_06                                                                 0x0086E258
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_07                                                                 0x0086E25C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_08                                                                 0x0086E260
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_09                                                                 0x0086E264
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_10                                                                 0x0086E268
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_11                                                                 0x0086E26C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_12                                                                 0x0086E270
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_13                                                                 0x0086E274
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_14                                                                 0x0086E278
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_15                                                                 0x0086E27C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_32                                                                 0x0086E280
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_33                                                                 0x0086E284
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_34                                                                 0x0086E288
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_00                                                                 0x0086E2C0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_01                                                                 0x0086E2C4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_02                                                                 0x0086E2C8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_03                                                                 0x0086E2CC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_04                                                                 0x0086E2D0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_05                                                                 0x0086E2D4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_06                                                                 0x0086E2D8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_07                                                                 0x0086E2DC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_00                                                                 0x0086E300
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_01                                                                 0x0086E304
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_02                                                                 0x0086E308
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_03                                                                 0x0086E30C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_04                                                                 0x0086E310
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_05                                                                 0x0086E314
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_06                                                                 0x0086E318
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_07                                                                 0x0086E31C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_08                                                                 0x0086E320
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_09                                                                 0x0086E324
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_10                                                                 0x0086E328
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_11                                                                 0x0086E32C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_12                                                                 0x0086E330
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_13                                                                 0x0086E334
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_14                                                                 0x0086E338
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_15                                                                 0x0086E33C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_00                                                                 0x0086E340
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_01                                                                 0x0086E344
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_02                                                                 0x0086E348
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_03                                                                 0x0086E34C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_04                                                                 0x0086E350
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_05                                                                 0x0086E354
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_06                                                                 0x0086E358
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_07                                                                 0x0086E35C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_08                                                                 0x0086E360
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_09                                                                 0x0086E364
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_10                                                                 0x0086E368
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_11                                                                 0x0086E36C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_12                                                                 0x0086E370
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_13                                                                 0x0086E374
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_14                                                                 0x0086E378
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_15                                                                 0x0086E37C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_32                                                                 0x0086E380
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_33                                                                 0x0086E384
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_34                                                                 0x0086E388
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_00                                                                 0x0086E3C0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_01                                                                 0x0086E3C4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_02                                                                 0x0086E3C8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_03                                                                 0x0086E3CC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_04                                                                 0x0086E3D0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_05                                                                 0x0086E3D4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_06                                                                 0x0086E3D8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_07                                                                 0x0086E3DC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_00                                                                 0x0086E400
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_01                                                                 0x0086E404
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_02                                                                 0x0086E408
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_03                                                                 0x0086E40C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_04                                                                 0x0086E410
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_05                                                                 0x0086E414
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_06                                                                 0x0086E418
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_07                                                                 0x0086E41C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_08                                                                 0x0086E420
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_09                                                                 0x0086E424
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_10                                                                 0x0086E428
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_11                                                                 0x0086E42C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_12                                                                 0x0086E430
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_13                                                                 0x0086E434
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_14                                                                 0x0086E438
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_15                                                                 0x0086E43C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_00                                                                 0x0086E440
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_01                                                                 0x0086E444
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_02                                                                 0x0086E448
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_03                                                                 0x0086E44C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_04                                                                 0x0086E450
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_05                                                                 0x0086E454
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_06                                                                 0x0086E458
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_07                                                                 0x0086E45C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_08                                                                 0x0086E460
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_09                                                                 0x0086E464
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_10                                                                 0x0086E468
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_11                                                                 0x0086E46C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_12                                                                 0x0086E470
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_13                                                                 0x0086E474
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_14                                                                 0x0086E478
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_15                                                                 0x0086E47C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_REG_32                                                                 0x0086E480
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_REG_33                                                                 0x0086E484
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_REG_34                                                                 0x0086E488
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_00                                                                 0x0086E500
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_01                                                                 0x0086E504
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_02                                                                 0x0086E508
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_03                                                                 0x0086E50C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_04                                                                 0x0086E510
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_05                                                                 0x0086E514
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_06                                                                 0x0086E518
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_07                                                                 0x0086E51C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_08                                                                 0x0086E520
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_09                                                                 0x0086E524
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_10                                                                 0x0086E528
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_11                                                                 0x0086E52C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_12                                                                 0x0086E530
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_13                                                                 0x0086E534
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_14                                                                 0x0086E538
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_15                                                                 0x0086E53C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_00                                                                 0x0086E540
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_01                                                                 0x0086E544
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_02                                                                 0x0086E548
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_03                                                                 0x0086E54C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_04                                                                 0x0086E550
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_05                                                                 0x0086E554
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_06                                                                 0x0086E558
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_07                                                                 0x0086E55C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_08                                                                 0x0086E560
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_09                                                                 0x0086E564
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_10                                                                 0x0086E568
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_11                                                                 0x0086E56C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_12                                                                 0x0086E570
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_13                                                                 0x0086E574
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_14                                                                 0x0086E578
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_15                                                                 0x0086E57C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_REG_32                                                                 0x0086E580
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_REG_33                                                                 0x0086E584
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_REG_34                                                                 0x0086E588
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_10                                                                     0x0086E628
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_11                                                                     0x0086E62C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_14                                                                     0x0086E638
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_15                                                                     0x0086E63C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_10                                                                     0x0086E668
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_11                                                                     0x0086E66C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_14                                                                     0x0086E678
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_15                                                                     0x0086E67C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_REG_32                                                                     0x0086E680
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_REG_33                                                                     0x0086E684
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_REG_34                                                                     0x0086E688
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_10                                                                     0x0086E728
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_11                                                                     0x0086E72C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_14                                                                     0x0086E738
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_15                                                                     0x0086E73C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_10                                                                     0x0086E768
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_11                                                                     0x0086E76C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_14                                                                     0x0086E778
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_15                                                                     0x0086E77C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_REG_32                                                                     0x0086E780
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_REG_33                                                                     0x0086E784
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_REG_34                                                                     0x0086E788
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_OUTPUT_CTRL                                                                0x0086E800
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE0                                                                    0x0086E810
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE1                                                                    0x0086E814
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE2                                                                    0x0086E818
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE3                                                                    0x0086E81C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE4                                                                    0x0086E820
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE5                                                                    0x0086E824
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MPEG0                                                                      0x0086E828
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV0                                                                        0x0086E82C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV1                                                                        0x0086E830
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV2                                                                        0x0086E834
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV7                                                                        0x0086E848
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE5                                                                    0x0086E84C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE6                                                                    0x0086E850
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE0                                                                    0x0086E854
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE1                                                                    0x0086E858
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE2                                                                    0x0086E85C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE3                                                                    0x0086E860
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE4                                                                    0x0086E864
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE7                                                                    0x0086E87C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DEC_QP_LUT_ENABLE                                                          0x0086EA80
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_00                                                                  0x0086EA84
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_01                                                                  0x0086EA88
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_02                                                                  0x0086EA8C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_03                                                                  0x0086EA90
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_04                                                                  0x0086EA94
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_05                                                                  0x0086EA98
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_06                                                                  0x0086EA9C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_07                                                                  0x0086EAA0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_08                                                                  0x0086EAA4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_09                                                                  0x0086EAA8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_10                                                                  0x0086EAAC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_11                                                                  0x0086EAB0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_12                                                                  0x0086EAB4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_13                                                                  0x0086EAB8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_14                                                                  0x0086EABC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_15                                                                  0x0086EAC0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_16                                                                  0x0086EAC4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_17                                                                  0x0086EAC8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_18                                                                  0x0086EACC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_19                                                                  0x0086EAD0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_20                                                                  0x0086EAD4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_21                                                                  0x0086EAD8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_22                                                                  0x0086EADC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_23                                                                  0x0086EAE0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_24                                                                  0x0086EAE4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_25                                                                  0x0086EAE8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_26                                                                  0x0086EAEC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_27                                                                  0x0086EAF0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_28                                                                  0x0086EAF4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_29                                                                  0x0086EAF8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_30                                                                  0x0086EAFC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_31                                                                  0x0086EB00
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_RPTR                                                                    0x0086F000
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_WPTR                                                                    0x0086F004
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_READY                                                                   0x0086F008
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MEM_CTRL_LFT_TOP_PTR                                                                  0x0086F00C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MEM_CTRL_LFT_BOT_PTR                                                                  0x0086F010
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MEM_CTRL_UPP_TOP_PTR                                                                  0x0086F014
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MEM_CTRL_UPP_BOT_PTR                                                                  0x0086F018
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MEM_CTRL_OUT_PTR                                                                      0x0086F01C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MEM_CTRL_STALL_AND_OUT                                                                0x0086F020
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_DEC_USED_CNT                                                            0x0086F024
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_ENC_USED_CNT                                                            0x0086F028
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_OUTPUT_DEC_OUT_MB_X                                                                   0x0086F040
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_OUTPUT_DEC_OUT_MB_Y                                                                   0x0086F044
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_OUTPUT_ENC_OUT_MB_X                                                                   0x0086F048
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_OUTPUT_ENC_OUT_MB_Y                                                                   0x0086F04C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_DEI_DEBUG0                                                                            0x0086F080
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DEBUG_DEI_DEBUG1                                                                            0x0086F084
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DBG_DEC_STATUS                                                                              0x0086FED8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DBG_ENC_STATUS                                                                              0x0086FEDC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DBG_SM0                                                                                     0x0086FEE0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DBG_SM1                                                                                     0x0086FEE4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DBG_SM2                                                                                     0x0086FEE8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_INTERRUPT_LOCATION                                                                          0x0086FEEC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DBG_DEBLOCK_DEC_CURRENT_MB                                                                  0x0086FEF0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DBG_DEBLOCK_ENC_CURRENT_MB                                                                  0x0086FEF4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DBG_DEC_CONTROL                                                                             0x0086FEF8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_DBG_ENC_CONTROL                                                                             0x0086FEFC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_PIPE_CONFIG                                                                         0x0086FF00
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_PIPE                                                                          0x0086FF10
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_PIXEL_SIZE                                                                    0x0086FF14
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_MB_SIZE                                                                       0x0086FF18
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_H264                                                                          0x0086FF24
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_MPEG2                                                                         0x0086FF28
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_MPEG2_4_PARAM1                                                                0x0086FF34
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_H264_PARAM1                                                                   0x0086FF38
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_OUTPUT_PIPE                                                                         0x0086FF40
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_OUTPUT_PIXEL_SIZE                                                                   0x0086FF44
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_OUTPUT_MB_SIZE                                                                      0x0086FF48
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_OUTPUT_SIDE_CROP                                                                    0x0086FF4C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_OUTPUT_VERT_CROP                                                                    0x0086FF50
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_OUTPUT_H264                                                                         0x0086FF54
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_OUTPUT_MPEG2                                                                        0x0086FF58
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_OUTPUT_MPEG2_4_PARAM1                                                               0x0086FF64
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_OUTPUT_H264_PARAM1                                                                  0x0086FF68
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_0_1                                                           0x0086FF80
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_2_3                                                           0x0086FF84
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_4_5                                                           0x0086FF88
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_6_7                                                           0x0086FF8C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_8_9                                                           0x0086FF90
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_0_1                                                           0x0086FF94
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_2_3                                                           0x0086FF98
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_4_5                                                           0x0086FF9C
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_6_7                                                           0x0086FFA0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_8_9                                                           0x0086FFA4
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_10                                                            0x0086FFA8
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_SLICE_CONFIG_0                                                           0x0086FFAC
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_BLOCK_CONFIG_0                                                           0x0086FFB0
#define MED_XREG_ARB_VDEC_SLV_DEBLOCK_GLOBALS_ECO_REGISTER                                                                        0x0086FFFC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG00                                                                                 0x00870000
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG01                                                                                 0x00870004
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG02                                                                                 0x00870008
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG03                                                                                 0x0087000C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG04                                                                                 0x00870010
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG05                                                                                 0x00870014
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG06                                                                                 0x00870018
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG07                                                                                 0x0087001C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG08                                                                                 0x00870020
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG09                                                                                 0x00870024
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG12                                                                                 0x00870030
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG13                                                                                 0x00870034
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG14                                                                                 0x00870038
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG15                                                                                 0x0087003C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG16                                                                                 0x00870040
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG17                                                                                 0x00870044
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG18                                                                                 0x00870048
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG19                                                                                 0x0087004C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG20                                                                                 0x00870050
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG21                                                                                 0x00870054
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG22                                                                                 0x00870058
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG23                                                                                 0x0087005C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG24                                                                                 0x00870060
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG25                                                                                 0x00870064
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG26                                                                                 0x00870068
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG27                                                                                 0x0087006C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG28                                                                                 0x00870070
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG29                                                                                 0x00870074
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG30                                                                                 0x00870078
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG31                                                                                 0x0087007C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG32                                                                                 0x00870080
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_XREG33                                                                                 0x00870084
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_00_01                                                                             0x00870090
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_02_03                                                                             0x00870094
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_04_05                                                                             0x00870098
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_06_07                                                                             0x0087009C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_08_09                                                                             0x008700A0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_10_11                                                                             0x008700A4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_12_13                                                                             0x008700A8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_14_15                                                                             0x008700AC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_16_17                                                                             0x008700B0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_18_19                                                                             0x008700B4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_20_21                                                                             0x008700B8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_22_23                                                                             0x008700BC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_24_25                                                                             0x008700C0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_26_27                                                                             0x008700C4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_28_29                                                                             0x008700C8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_30_31                                                                             0x008700CC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_32_33                                                                             0x008700D0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_34_35                                                                             0x008700D4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_36_37                                                                             0x008700D8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_38_39                                                                             0x008700DC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_40_41                                                                             0x008700E0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_42_43                                                                             0x008700E4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_44_45                                                                             0x008700E8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_46_47                                                                             0x008700EC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_48_49                                                                             0x008700F0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_50_51                                                                             0x008700F4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_52_53                                                                             0x008700F8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_54_55                                                                             0x008700FC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_56_57                                                                             0x00870100
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_58_59                                                                             0x00870104
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_60_61                                                                             0x00870108
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN0_62_63                                                                             0x0087010C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_00_01                                                                             0x00870110
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_02_03                                                                             0x00870114
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_04_05                                                                             0x00870118
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_06_07                                                                             0x0087011C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_08_09                                                                             0x00870120
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_10_11                                                                             0x00870124
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_12_13                                                                             0x00870128
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_14_15                                                                             0x0087012C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_16_17                                                                             0x00870130
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_18_19                                                                             0x00870134
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_20_21                                                                             0x00870138
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_22_23                                                                             0x0087013C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_24_25                                                                             0x00870140
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_26_27                                                                             0x00870144
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_28_29                                                                             0x00870148
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_30_31                                                                             0x0087014C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_32_33                                                                             0x00870150
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_34_35                                                                             0x00870154
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_36_37                                                                             0x00870158
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_38_39                                                                             0x0087015C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_40_41                                                                             0x00870160
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_42_43                                                                             0x00870164
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_44_45                                                                             0x00870168
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_46_47                                                                             0x0087016C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_48_49                                                                             0x00870170
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_50_51                                                                             0x00870174
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_52_53                                                                             0x00870178
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_54_55                                                                             0x0087017C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_56_57                                                                             0x00870180
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_58_59                                                                             0x00870184
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_60_61                                                                             0x00870188
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_BIN1_62_63                                                                             0x0087018C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R00                                                                              0x00870190
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R01                                                                              0x00870194
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R02                                                                              0x00870198
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R03                                                                              0x0087019C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R10                                                                              0x008701A0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R11                                                                              0x008701A4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R12                                                                              0x008701A8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R13                                                                              0x008701AC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R20                                                                              0x008701B0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R21                                                                              0x008701B4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R22                                                                              0x008701B8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R23                                                                              0x008701BC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R30                                                                              0x008701C0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R31                                                                              0x008701C4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R32                                                                              0x008701C8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SUM_R33                                                                              0x008701CC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R00                                                                              0x008701D0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R01                                                                              0x008701D4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R02                                                                              0x008701D8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R03                                                                              0x008701DC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R10                                                                              0x008701E0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R11                                                                              0x008701E4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R12                                                                              0x008701E8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R13                                                                              0x008701EC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R20                                                                              0x008701F0
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R21                                                                              0x008701F4
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R22                                                                              0x008701F8
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R23                                                                              0x008701FC
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R30                                                                              0x00870200
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R31                                                                              0x00870204
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R32                                                                              0x00870208
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_Y_SOS_R33                                                                              0x0087020C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R00                                                                              0x00870210
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R01                                                                              0x00870214
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R02                                                                              0x00870218
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R03                                                                              0x0087021C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R10                                                                              0x00870220
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R11                                                                              0x00870224
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R12                                                                              0x00870228
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R13                                                                              0x0087022C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R20                                                                              0x00870230
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R21                                                                              0x00870234
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R22                                                                              0x00870238
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R23                                                                              0x0087023C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R30                                                                              0x00870240
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R31                                                                              0x00870244
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R32                                                                              0x00870248
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_U_SUM_R33                                                                              0x0087024C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R00                                                                              0x00870250
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R01                                                                              0x00870254
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R02                                                                              0x00870258
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R03                                                                              0x0087025C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R10                                                                              0x00870260
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R11                                                                              0x00870264
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R12                                                                              0x00870268
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R13                                                                              0x0087026C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R20                                                                              0x00870270
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R21                                                                              0x00870274
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R22                                                                              0x00870278
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R23                                                                              0x0087027C
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R30                                                                              0x00870280
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R31                                                                              0x00870284
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R32                                                                              0x00870288
#define MED_XREG_ARB_VDEC_SLV_H264_REF_DMW_V_SUM_R33                                                                              0x0087028C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_00                                                  0x00880000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_01                                                  0x00880004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_02                                                  0x00880008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_03                                                  0x0088000C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_04                                                  0x00880010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_05                                                  0x00880014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_06                                                  0x00880018
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_07                                                  0x0088001C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_08                                                  0x00880020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_09                                                  0x00880024
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_10                                                  0x00880028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_11                                                  0x0088002C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_12                                                  0x00880030
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_13                                                  0x00880034
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_14                                                  0x00880038
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_15                                                  0x0088003C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_00_PUSH                                             0x00880100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_01_PUSH                                             0x00880104
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_02_PUSH                                             0x00880108
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_03_PUSH                                             0x0088010C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_04_PUSH                                             0x00880110
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_05_PUSH                                             0x00880114
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_06_PUSH                                             0x00880118
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_07_PUSH                                             0x0088011C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_08_PUSH                                             0x00880120
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_09_PUSH                                             0x00880124
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_10_PUSH                                             0x00880128
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_11_PUSH                                             0x0088012C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_12_PUSH                                             0x00880130
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_13_PUSH                                             0x00880134
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_14_PUSH                                             0x00880138
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COEF_FIELD_15_PUSH                                             0x0088013C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_00                                                 0x00880800
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_01                                                 0x00880804
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_02                                                 0x00880808
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_03                                                 0x0088080C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_04                                                 0x00880810
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_05                                                 0x00880814
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_06                                                 0x00880818
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_07                                                 0x0088081C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_08                                                 0x00880820
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_09                                                 0x00880824
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_10                                                 0x00880828
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_11                                                 0x0088082C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_12                                                 0x00880830
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_13                                                 0x00880834
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_14                                                 0x00880838
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_15                                                 0x0088083C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_16                                                 0x00880840
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_17                                                 0x00880844
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_18                                                 0x00880848
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_19                                                 0x0088084C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_20                                                 0x00880850
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_21                                                 0x00880854
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_00_PUSH                                            0x00880900
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_01_PUSH                                            0x00880904
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_02_PUSH                                            0x00880908
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_03_PUSH                                            0x0088090C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_04_PUSH                                            0x00880910
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_05_PUSH                                            0x00880914
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_06_PUSH                                            0x00880918
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_07_PUSH                                            0x0088091C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_08_PUSH                                            0x00880920
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_09_PUSH                                            0x00880924
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_10_PUSH                                            0x00880928
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_11_PUSH                                            0x0088092C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_12_PUSH                                            0x00880930
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_13_PUSH                                            0x00880934
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_14_PUSH                                            0x00880938
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_15_PUSH                                            0x0088093C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_16_PUSH                                            0x00880940
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_17_PUSH                                            0x00880944
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_18_PUSH                                            0x00880948
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_19_PUSH                                            0x0088094C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_20_PUSH                                            0x00880950
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTER_FIELD_21_PUSH                                            0x00880954
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_00                                                 0x00881000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_01                                                 0x00881004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_02                                                 0x00881008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_03                                                 0x0088100C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_04                                                 0x00881010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_00_PUSH                                            0x00881100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_01_PUSH                                            0x00881104
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_02_PUSH                                            0x00881108
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_03_PUSH                                            0x0088110C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_INTRA_FIELD_04_PUSH                                            0x00881110
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_ACCESS_COMMON_WORD_00_PUSH                                            0x00881FFC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_COEF_BUSY_COUNT                                                            0x008825F0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_INTER_BUSY_COUNT                                                           0x008825F4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_INTRA_BUSY_COUNT                                                           0x008825F8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_FIFO_FULL_STATUS                                                           0x008825FC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_DEBUG_CONTROL                                                              0x00883000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_DEBUG_STATUS                                                               0x00883004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_CONCAT_MB_CHK                                                              0x00883008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_CONCAT_MB_CHK_SET                                                          0x0088300C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_CUR_MB                                                                     0x00883010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CONCAT_CONCAT_MB_CHK_EN                                                           0x00883014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_GET_BITS_STATUS                                                           0x00888000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_STORED_BITS                                                               0x00888004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_BIT_COUNT_LOWER                                                           0x0088800C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_USED_COUNT                                                                0x00888010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_CODE_A                                                                    0x00888014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_CODE_MASK_A                                                               0x00888018
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_CODE_B                                                                    0x0088801C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_CODE_MASK_B                                                               0x00888020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_CODE_C                                                                    0x00888024
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_CODE_MASK_C                                                               0x00888028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_CODE_D                                                                    0x0088802C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_CODE_MASK_D                                                               0x00888030
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_SEARCH                                                                    0x00888034
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_ENDIAN_SWAP                                                               0x00888038
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_BIT_COUNT_LATCH_UPPER                                                     0x0088803C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GETBITS_XREG_BITS_TO_FLUSH                                                        0x00888040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_NEW                                                                     0x00889000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_SLICEQP                                                                 0x00889004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_NUM_REF_IDX_L0                                                          0x00889008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_NUM_REF_IDX_L1                                                          0x0088900C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_BITSTREAM                                                               0x00889010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_TRANSFORM_8X8_MODE                                                      0x00889014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_CHROMA_FORMAT                                                           0x00889018
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_SLICE_MB                                                                0x00889020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_DBG_CURRENT_MB                                                          0x00889028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_DBG                                                                     0x0088902C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_EOS_MB                                                                  0x00889030
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_CLK_STATS0                                                              0x00889040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_CLK_STATS1                                                              0x00889044
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_CLK_STATS2                                                              0x00889048
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_CLK_STATS3                                                              0x0088904C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_ED_INTRA_LUMA_COEFF                                                     0x00889100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_ED_INTRA_CHROMA_COEFF                                                   0x00889108
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_ED_INTER_LUMA_COEFF                                                     0x00889110
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_ED_INTER_CHROMA_COEFF                                                   0x00889118
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_ED_MVD_L0                                                               0x00889120
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_ED_MVD_L1                                                               0x00889128
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_ED_REF_IDX_L0                                                           0x00889130
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_ED_REF_IDX_L1                                                           0x00889138
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_ED_INTER_MB_TOTAL                                                       0x00889140
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_ED_INTRA_MB_TOTAL                                                       0x00889148
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_DEC_ED_SLICE_DATA                                                           0x00889150
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_EN                                                                0x00889800
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_ICR                                                               0x00889804
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_ISR                                                               0x00889808
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_0                                                           0x00889810
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_1                                                           0x00889814
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_2                                                           0x00889818
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_3                                                           0x0088981C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_4                                                           0x00889820
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_5                                                           0x00889824
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_6                                                           0x00889828
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_7                                                           0x0088982C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_8                                                           0x00889830
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_9                                                           0x00889834
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_10                                                          0x00889838
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_11                                                          0x0088983C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_12                                                          0x00889840
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_13                                                          0x00889844
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CAVLC_PARAM_14                                                          0x00889848
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_INTRA_16X16_STAT                                                        0x008898C0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_INTRA_8X8_STAT                                                          0x008898C4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_INTRA_4X4_STAT                                                          0x008898C8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_INTRA_CHMA_STAT                                                         0x008898CC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_INTER_LUMA_STAT                                                         0x008898D0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_INTER_LUMA_8X8_STAT                                                     0x008898D4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_INTER_CHMA_STAT                                                         0x008898D8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_MVD_L0_STAT                                                             0x008898DC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_MVD_L1_STAT                                                             0x008898E0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_REF_IDX_L0_STAT                                                         0x008898E4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_REF_IDX_L1_STAT                                                         0x008898E8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_INTRA_MB_TOTAL                                                          0x008898EC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_INTER_MB_TOTAL                                                          0x008898F0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_SLICE_DATA_STAT                                                         0x008898F4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CAVLC_ENC_CLEAR_STAT                                                              0x008898FC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_NEW                                                                     0x0088A000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_SLICEQP                                                                 0x0088A004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_NUM_REF_IDX_L0                                                          0x0088A008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_NUM_REF_IDX_L1                                                          0x0088A00C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_CABAC_INIT                                                              0x0088A010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_TRANSFORM_8X8_MODE                                                      0x0088A014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_CHROMA_FORMAT                                                           0x0088A018
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_SLICE_MB                                                                0x0088A020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_DBG_CURRENT_MB                                                          0x0088A028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_DBG                                                                     0x0088A02C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_EOS_MB                                                                  0x0088A030
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_CLK_STATS0                                                              0x0088A040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_CLK_STATS1                                                              0x0088A044
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_CLK_STATS2                                                              0x0088A048
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_CLK_STATS3                                                              0x0088A04C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_ED_INTRA_LUMA_COEFF                                                     0x0088A100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_ED_INTRA_CHROMA_COEFF                                                   0x0088A108
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_ED_INTER_LUMA_COEFF                                                     0x0088A110
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_ED_INTER_CHROMA_COEFF                                                   0x0088A118
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_ED_MVD_L0                                                               0x0088A120
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_ED_MVD_L1                                                               0x0088A128
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_ED_REF_IDX_L0                                                           0x0088A130
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_ED_REF_IDX_L1                                                           0x0088A138
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_ED_INTER_MB_TOTAL                                                       0x0088A140
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_ED_INTRA_MB_TOTAL                                                       0x0088A148
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_CABAC_DEC_ED_SLICE_DATA                                                           0x0088A150
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_STATUS                                                           0x0088A800
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_USED_BITS_POINTER                                                0x0088A804
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_TOTAL_BIT_COUNTER                                                0x0088A808
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_BUFFER_A                                                         0x0088A80C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_BUFFER_B                                                         0x0088A810
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_RESET_CONTROL                                                    0x0088A814
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_EMULATION_PREVENTION_ENABLE                                      0x0088A818
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_EMULATION_BYTES_INSERTED                                         0x0088A81C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_EMULATION_BYTE                                                   0x0088A820
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_RATE_CONTROL_COUNTER                                             0x0088A824
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_MB_GROUP_SIZE                                                    0x0088A828
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_ENTROPY_ENCODE_MODE                                              0x0088A830
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_INT_PUTBITS_DONE                                                 0x0088A834
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_INT_PUTBITS_ENABLE                                               0x0088A838
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_ENABLE_HW_FLUSH                                                  0x0088A83C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_FLUSH_PUTBITS_HW                                                 0x0088A840
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_CURR_MB_COUNT                                                             0x0088A844
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_TOTAL_MBS_IN_FRAME                                                        0x0088A848
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT1_BIT                                                         0x0088A880
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT2_BITS                                                        0x0088A884
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT3_BITS                                                        0x0088A888
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT4_BITS                                                        0x0088A88C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT5_BITS                                                        0x0088A890
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT6_BITS                                                        0x0088A894
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT7_BITS                                                        0x0088A898
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT8_BITS                                                        0x0088A89C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT9_BITS                                                        0x0088A8A0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT10_BITS                                                       0x0088A8A4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT11_BITS                                                       0x0088A8A8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT12_BITS                                                       0x0088A8AC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT13_BITS                                                       0x0088A8B0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT14_BITS                                                       0x0088A8B4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT15_BITS                                                       0x0088A8B8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT16_BITS                                                       0x0088A8BC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT17_BITS                                                       0x0088A8C0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT18_BITS                                                       0x0088A8C4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT19_BITS                                                       0x0088A8C8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT20_BITS                                                       0x0088A8CC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT21_BITS                                                       0x0088A8D0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT22_BITS                                                       0x0088A8D4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT23_BITS                                                       0x0088A8D8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT24_BITS                                                       0x0088A8DC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT25_BITS                                                       0x0088A8E0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT26_BITS                                                       0x0088A8E4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT27_BITS                                                       0x0088A8E8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT28_BITS                                                       0x0088A8EC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT29_BITS                                                       0x0088A8F0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT30_BITS                                                       0x0088A8F4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT31_BITS                                                       0x0088A8F8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_PUTBITS_PUT_BITS_PUT32_BITS                                                       0x0088A8FC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_SLICE_Y_ADDRESS_AND_MB_X_ADDR                                            0x0088B020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_VLD_MB_ADDRESS                                                           0x0088B028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_MB_TYPE_DECODE_BITS                                                      0x0088B03C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_CONCEALMENT_MOTION_VECTORS                                               0x0088B040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_VLD_SLICE_DECODE_CONTROL                                                 0x0088B080
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_VLD_DEBUG_CONTROL                                                        0x0088B084
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_VLD_NON_LATCHED_INTERNAL_SINGALS                                         0x0088B088
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_SLICE_STATE_CONTROL                                                      0x0088B08C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_VLD_ERROR_FLAGS                                                          0x0088B090
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_VLD_DC_DECODE_CONTROL                                                    0x0088B094
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_GB_BUSY_COUNTER                                                          0x0088B098
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_CONCAT_BUSY_COUNTER                                                      0x0088B09C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_CYCLES_USED_COUNTER                                                      0x0088B100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_CLK_STATS0                                                               0x0088B140
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_CLK_STATS1                                                               0x0088B144
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_CLK_STATS2                                                               0x0088B148
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_CLK_STATS3                                                               0x0088B14C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_ED_INTRA_LUMA_COEFF_BITS                                                 0x0088B200
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_ED_INTRA_CHROMA_COEFF_BITS                                               0x0088B208
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_ED_INTER_LUMA_COEFF_BITS                                                 0x0088B210
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_ED_INTER_CHROMA_COEFF_BITS                                               0x0088B218
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_ED_MVD_L0_BITS                                                           0x0088B220
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_ED_MVD_L1_BITS                                                           0x0088B228
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_ED_INTER_MB_TOTAL_BITS                                                   0x0088B230
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_ED_INTRA_MB_TOTAL_BITS                                                   0x0088B238
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_MPEG_DEC_ED_PICTURE_DATA_BITS                                                     0x0088B240
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_SM                                                               0x0088B800
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_XFER                                                             0x0088B804
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_00                                                 0x0088B808
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_01                                                 0x0088B80C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_02                                                 0x0088B810
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_03                                                 0x0088B814
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_04                                                 0x0088B818
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_05                                                 0x0088B81C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_06                                                 0x0088B820
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_07                                                 0x0088B824
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_08                                                 0x0088B828
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_09                                                 0x0088B82C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_10                                                 0x0088B830
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_11                                                 0x0088B834
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_12                                                 0x0088B838
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_13                                                 0x0088B83C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_14                                                 0x0088B840
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_17                                                 0x0088B844
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_18                                                 0x0088B848
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_19                                                 0x0088B84C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_21                                                 0x0088B850
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_22                                                 0x0088B854
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_23                                                 0x0088B858
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_25                                                 0x0088B85C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_26                                                 0x0088B860
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_27                                                 0x0088B864
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_29                                                 0x0088B868
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_30                                                 0x0088B86C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_31                                                 0x0088B870
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_33                                                 0x0088B874
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_34                                                 0x0088B878
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_35                                                 0x0088B87C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_37                                                 0x0088B880
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_38                                                 0x0088B884
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_39                                                 0x0088B888
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_41                                                 0x0088B88C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_42                                                 0x0088B890
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_43                                                 0x0088B894
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_45                                                 0x0088B898
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_46                                                 0x0088B89C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ENT_FORMAT_DEBUG_ENC_PARAM_REG_47                                                 0x0088B8A0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_IF_ED_GETBITS_FIFO_WRITE                                                       0x0088C000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_IF_ED_GETBITS_FIFO_ENABLE                                                      0x0088C008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_IF_ED_GETBITS_FIFO_STATUS                                                      0x0088C00C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_IF_PUTBITS_MON                                                                 0x0088C040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_IF_PUTBITS_FLAGS                                                               0x0088C044
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_IF_PUTBITS_POP                                                                 0x0088C0C0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_IF_ED_PUTBITS_CTRL                                                             0x0088C0E0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_RESET_STATS                                                      0x0088D000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTRA_TOTAL                                                      0x0088D008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_TOTAL                                                      0x0088D010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_8X8                                                        0x0088D018
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_16X16                                                      0x0088D020
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_L0_REF_IDX_0                                               0x0088D028
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_L0_TOTAL                                                   0x0088D030
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_L1_REF_IDX_0                                               0x0088D038
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_L1_TOTAL                                                   0x0088D040
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_BI_REF_IDX_0_0                                             0x0088D048
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_BI_TOTAL                                                   0x0088D050
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_B_DIRECT_16X16                                             0x0088D058
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_SKIP                                                       0x0088D060
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTER_FIELD                                                      0x0088D068
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTRA_FIELD                                                      0x0088D070
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTRA_TOTAL_NZCOEFFICIENTS                                       0x0088D078
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_TOTAL_NZCOEFFICIENTS                                             0x0088D080
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_INTRA_TOTAL_LUMA_NZCOEFFICIENTS                                  0x0088D088
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_TOTAL_LUMA_NZCOEFFICIENTS                                        0x0088D090
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_SUM_QP                                                           0x0088D098
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_MAX_QP                                                           0x0088D0A0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_ED_STATS_REGS_ED_MIN_QP                                                           0x0088D0A8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_0                                                    0x0088E000
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_1                                                    0x0088E004
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_2                                                    0x0088E008
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_3                                                    0x0088E00C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_4                                                    0x0088E010
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_HEADER_CONFIG_5                                                    0x0088E014
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_SLICE_CONFIG                                                       0x0088E044
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_NEW_SLICE                                                          0x0088E050
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_STATUS_0                                                           0x0088E100
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_CABAC_ERROR_ENBL_SET                                               0x0088E150
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_CABAC_ERROR_ENBL_CLR                                               0x0088E154
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_CABAC_ERROR_STAT_SET                                               0x0088E158
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_CABAC_ERROR_STAT_CLR                                               0x0088E15C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_CABAC_STATUS_ENBL_SET                                              0x0088E160
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_CABAC_STATUS_ENBL_CLR                                              0x0088E164
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_CABAC_STATUS_STAT_SET                                              0x0088E168
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_CABAC_STATUS_STAT_CLR                                              0x0088E16C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_HEVC_CABAC_DEC_TEMP_REG                                                           0x0088E200
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_VSTAT_CONTROL_XREG_ED_XCODE1                                                      0x0088F200
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_VSTAT_CONTROL_XREG_ED_XCODE2                                                      0x0088F210
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_VSTAT_CONTROL_XREG_ED_XCODE3                                                      0x0088F214
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_VSTAT_CONTROL_XREG_ED_XCODE_EOS_MB                                                0x0088F218
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_VSTAT_CONTROL_XREG_ED_VSTAT_ENABLE                                                0x0088F220
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_ERR_ENBL_SET                                                           0x0088F300
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_ERR_ENBL_CLR                                                           0x0088F304
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_ERR_STAT_SET                                                           0x0088F308
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_ERR_STAT_CLR                                                           0x0088F30C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_DEBUG_ENBL_SET                                                         0x0088F310
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_DEBUG_ENBL_CLR                                                         0x0088F314
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_DEBUG_STAT_SET                                                         0x0088F318
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_DEBUG_STAT_CLR                                                         0x0088F31C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_STATUS_ENBL_SET                                                        0x0088F320
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_STATUS_ENBL_CLR                                                        0x0088F324
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_STATUS_STAT_SET                                                        0x0088F328
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_INT_ACC_ED_STATUS_STAT_CLR                                                        0x0088F32C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_PIPE_CONFIG                                                            0x0088FF00
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_PIPE                                                             0x0088FF10
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_PIXEL_SIZE                                                       0x0088FF14
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_MB_SIZE                                                          0x0088FF18
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_H264                                                             0x0088FF24
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_MPEG2                                                            0x0088FF28
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_MPEG2_4_PARAM1                                                   0x0088FF34
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_H264_PARAM1                                                      0x0088FF38
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_ECO_REGISTER                                                           0x0088FF6C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_COL_BD_REG_0_1                                              0x0088FF80
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_COL_BD_REG_2_3                                              0x0088FF84
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_COL_BD_REG_4_5                                              0x0088FF88
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_COL_BD_REG_6_7                                              0x0088FF8C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_COL_BD_REG_8_9                                              0x0088FF90
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_0_1                                              0x0088FF94
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_2_3                                              0x0088FF98
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_4_5                                              0x0088FF9C
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_6_7                                              0x0088FFA0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_8_9                                              0x0088FFA4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_ROW_BD_REG_10                                               0x0088FFA8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_SLICE_CONFIG_0                                              0x0088FFAC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_BLOCK_CONFIG_0                                              0x0088FFB0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_LT                                                          0x0088FFB4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC0                                                        0x0088FFB8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC1                                                        0x0088FFBC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC2                                                        0x0088FFC0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC3                                                        0x0088FFC4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC4                                                        0x0088FFC8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC5                                                        0x0088FFCC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC6                                                        0x0088FFD0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC7                                                        0x0088FFD4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC8                                                        0x0088FFD8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC9                                                        0x0088FFDC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC10                                                       0x0088FFE0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC11                                                       0x0088FFE4
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC12                                                       0x0088FFE8
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC13                                                       0x0088FFEC
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC14                                                       0x0088FFF0
#define MED_XREG_ARB_VDEC_SLV_EDRD_VSTAT_ED_BRG_GLOBAL_DEC_INPUT_HEVC_POC                                                         0x0088FFF4
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_DEBLOCK_CONTROL_STATUS                                                                     0x00890000
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_DEBLOCK_BETA_TC_OFFSET_PARAMS                                                              0x00890004
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_DEBLOCK_POC_IDS_LIST0_REG0                                                                 0x00890008
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_DEBLOCK_POC_IDS_LIST0_REG1                                                                 0x0089000C
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_DEBLOCK_POC_IDS_LIST1_REG0                                                                 0x00890010
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_DEBLOCK_POC_IDS_LIST1_REG1                                                                 0x00890014
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_SAO_XREG_SAO_CFG                                                                0x008A0000
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_SAO_XREG_REC_LUMA_F0                                                            0x008A0004
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_SAO_XREG_REC_CHROMA_F0                                                          0x008A0008
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_SAO_XREG_REC_LUMA_F1                                                            0x008A000C
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_SAO_XREG_REC_CHROMA_F1                                                          0x008A0010
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_SAO_XREG_COL_MV                                                                 0x008A0014
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_SAO_XREG_DMA_CFG                                                                0x008A0018
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_SAO_XREG_SAO_INTERRUPT_CTRL_ENBL_SET                                            0x008A001C
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_SAO_XREG_SAO_INTERRUPT_CTRL_ENBL_CLR                                            0x008A0020
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_SAO_XREG_SAO_INTERRUPT_CTRL_STAT_SET                                            0x008A0024
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_SAO_XREG_SAO_INTERRUPT_CTRL_STAT_CLR                                            0x008A0028
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_SCLR_CFG                                                         0x008A8000
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_LUMA_FLTBY2_HORZ_0                                               0x008A8004
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_LUMA_FLTBY2_HORZ_1                                               0x008A8008
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_LUMA_FLTBY2_VERT_0                                               0x008A800C
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_LUMA_FLTBY2_VERT_1                                               0x008A8010
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_CHROMA_FLTBY2_HORZ_0                                             0x008A8014
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_CHROMA_FLTBY2_HORZ_1                                             0x008A8018
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_CHROMA_FLTBY2_VERT_0                                             0x008A801C
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_CHROMA_FLTBY2_VERT_1                                             0x008A8020
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_LUMA_FLTBY4_HORZ_0                                               0x008A8024
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_LUMA_FLTBY4_HORZ_1                                               0x008A8028
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_LUMA_FLTBY4_VERT_0                                               0x008A802C
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_LUMA_FLTBY4_VERT_1                                               0x008A8030
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_CHROMA_FLTBY4_HORZ_0                                             0x008A8034
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_CHROMA_FLTBY4_HORZ_1                                             0x008A8038
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_CHROMA_FLTBY4_VERT_0                                             0x008A803C
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_CHROMA_FLTBY4_VERT_1                                             0x008A8040
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_REC_LUMA_F0                                                      0x008A8044
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_REC_CHROMA_F0                                                    0x008A8048
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_ENC_LUMA_F0                                                      0x008A804C
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_ENC_CHROMA_F0                                                    0x008A8050
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_ENC_FP_LUMA_F0                                                   0x008A8054
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_ENC_FP_CHROMA_F0                                                 0x008A8058
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_REC_LUMA_F1                                                      0x008A805C
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_REC_CHROMA_F1                                                    0x008A8060
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_ENC_LUMA_F1                                                      0x008A8064
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_ENC_CHROMA_F1                                                    0x008A8068
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_ENC_FP_LUMA_F1                                                   0x008A806C
#define MED_XREG_ARB_VDEC_SLV_HEVC_DEC_SAO_SCALER_HEVC_SCLR_XREG_ENC_FP_CHROMA_F1                                                 0x008A8070
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_RESET_SET                                                                        0x008F0000
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_RESET_CLR                                                                        0x008F0004
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_RESET                                                                            0x008F0008
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_RESET1_SET                                                                       0x008F0010
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_RESET1_CLR                                                                       0x008F0014
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_RESET1                                                                           0x008F0018
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_CLOCK_ENABLE_SET                                                                 0x008F0100
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_CLOCK_ENABLE_CLR                                                                 0x008F0104
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_CLOCK_ENABLE                                                                     0x008F0108
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_CLOCK_ENABLE1_SET                                                                0x008F0110
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_CLOCK_ENABLE1_CLR                                                                0x008F0114
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_VDEC_CLOCK_ENABLE1                                                                    0x008F0118
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                 0x008F0200
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                 0x008F0204
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                 0x008F0208
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                 0x008F020C
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_XREG_TIMEOUT_EN                                                                       0x008F0300
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                   0x008F0304
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                    0x008F0308
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                   0x008F0310
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                     0x008F0314
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_XREG_COHERENCY_0                                                                      0x008F0400
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                 0x008F0404
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_XREG_COHERENCY_1                                                                      0x008F0410
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                                 0x008F0414
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                           0x008F0500
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                           0x008F0504
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_ECO_REG                                                                               0x008F0E00
#define MED_XREG_ARB_VDEC_SLV_VDEC_BLK_CTRL_MEM_ADJ_OUT                                                                           0x008F0E10
#define MED_XREG_ARB_MC_SLV_MC_XREG_F_CODE_MINUS_1                                                                                0x00900000
#define MED_XREG_ARB_MC_SLV_MC_XREG_LUMA_L0_TOP_FIELD_PTR0                                                                        0x00900004
#define MED_XREG_ARB_MC_SLV_MC_XREG_LUMA_L0_BOTTOM_FIELD_PTR0                                                                     0x00900008
#define MED_XREG_ARB_MC_SLV_MC_XREG_LUMA_L1_TOP_FIELD_PTR0                                                                        0x0090000C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LUMA_L1_BOTTOM_FIELD_PTR0                                                                     0x00900010
#define MED_XREG_ARB_MC_SLV_MC_XREG_CHROMA_L0_TOP_FIELD_PTR0                                                                      0x00900014
#define MED_XREG_ARB_MC_SLV_MC_XREG_CHROMA_L0_BOTTOM_FIELD_PTR0                                                                   0x00900018
#define MED_XREG_ARB_MC_SLV_MC_XREG_CHROMA_L1_TOP_FIELD_PTR0                                                                      0x0090001C
#define MED_XREG_ARB_MC_SLV_MC_XREG_CHROMA_L1_BOTTOM_FIELD_PTR0                                                                   0x00900020
#define MED_XREG_ARB_MC_SLV_MC_XREG_MC_PREFETCH                                                                                   0x00900024
#define MED_XREG_ARB_MC_SLV_MC_XREG_MC_DMA_SETTINGS                                                                               0x00900028
#define MED_XREG_ARB_MC_SLV_MC_XREG_MC_DMA_STATUS                                                                                 0x0090002C
#define MED_XREG_ARB_MC_SLV_MC_XREG_MC_DMA_DEBUG                                                                                  0x00900030
#define MED_XREG_ARB_MC_SLV_MC_XREG_MC_REPORT_CURRENT_MB                                                                          0x00900034
#define MED_XREG_ARB_MC_SLV_MC_XREG_MC_STOP_PROG_MB                                                                               0x00900038
#define MED_XREG_ARB_MC_SLV_MC_XREG_H264_CONFIG0                                                                                  0x0090003C
#define MED_XREG_ARB_MC_SLV_MC_XREG_H264_AGEMASK_L0                                                                               0x00900040
#define MED_XREG_ARB_MC_SLV_MC_XREG_H264_AGEMASK_L1                                                                               0x00900044
#define MED_XREG_ARB_MC_SLV_MC_XREG_CURR_POC_TOP                                                                                  0x00900048
#define MED_XREG_ARB_MC_SLV_MC_XREG_CURR_POC_BOT                                                                                  0x0090004C
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_BASE0                                                                                0x00900050
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_BASE1                                                                                0x00900054
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_TOP                                                                               0x00900058
#define MED_XREG_ARB_MC_SLV_MC_XREG_MC_REPORT_MV_DECODED_MB                                                                       0x0090005C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX_ODD_NOT_EVEN                                                                     0x00900060
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX_ODD_NOT_EVEN                                                                     0x00900064
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX00_LUMA                                                                           0x00900100
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX00_CHROMA                                                                         0x00900104
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_00                                                                            0x00900108
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_00                                                                              0x0090010C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_00                                                                          0x00900110
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_00                                                                          0x00900114
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_00                                                                     0x00900118
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_00                                                                     0x0090011C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_00                                                                     0x00900120
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_00                                                                     0x00900124
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX01_LUMA                                                                           0x00900128
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX01_CHROMA                                                                         0x0090012C
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_01                                                                            0x00900130
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_01                                                                              0x00900134
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_01                                                                          0x00900138
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_01                                                                          0x0090013C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_01                                                                     0x00900140
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_01                                                                     0x00900144
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_01                                                                     0x00900148
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_01                                                                     0x0090014C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX00_LUMA                                                                           0x00900150
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX00_CHROMA                                                                         0x00900154
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_00                                                                              0x0090015C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_00                                                                          0x00900160
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_00                                                                          0x00900164
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_00                                                                     0x00900168
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_00                                                                     0x0090016C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_00                                                                     0x00900170
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_00                                                                     0x00900174
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX01_LUMA                                                                           0x00900178
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX01_CHROMA                                                                         0x0090017C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_01                                                                              0x00900184
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_01                                                                          0x00900188
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_01                                                                          0x0090018C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_01                                                                     0x00900190
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_01                                                                     0x00900194
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_01                                                                     0x00900198
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_01                                                                     0x0090019C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX02_LUMA                                                                           0x009001A0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX02_CHROMA                                                                         0x009001A4
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_02                                                                            0x009001A8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_02                                                                              0x009001AC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_02                                                                          0x009001B0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_02                                                                          0x009001B4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_02                                                                     0x009001B8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_02                                                                     0x009001BC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_02                                                                     0x009001C0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_02                                                                     0x009001C4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX03_LUMA                                                                           0x009001C8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX03_CHROMA                                                                         0x009001CC
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_03                                                                            0x009001D0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_03                                                                              0x009001D4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_03                                                                          0x009001D8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_03                                                                          0x009001DC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_03                                                                     0x009001E0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_03                                                                     0x009001E4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_03                                                                     0x009001E8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_03                                                                     0x009001EC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX02_LUMA                                                                           0x009001F0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX02_CHROMA                                                                         0x009001F4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_02                                                                              0x009001FC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_02                                                                          0x00900200
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_02                                                                          0x00900204
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_02                                                                     0x00900208
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_02                                                                     0x0090020C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_02                                                                     0x00900210
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_02                                                                     0x00900214
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX03_LUMA                                                                           0x00900218
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX03_CHROMA                                                                         0x0090021C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_03                                                                              0x00900224
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_03                                                                          0x00900228
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_03                                                                          0x0090022C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_03                                                                     0x00900230
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_03                                                                     0x00900234
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_03                                                                     0x00900238
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_03                                                                     0x0090023C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX04_LUMA                                                                           0x00900240
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX04_CHROMA                                                                         0x00900244
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_04                                                                            0x00900248
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_04                                                                              0x0090024C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_04                                                                          0x00900250
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_04                                                                          0x00900254
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_04                                                                     0x00900258
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_04                                                                     0x0090025C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_04                                                                     0x00900260
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_04                                                                     0x00900264
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX05_LUMA                                                                           0x00900268
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX05_CHROMA                                                                         0x0090026C
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_05                                                                            0x00900270
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_05                                                                              0x00900274
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_05                                                                          0x00900278
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_05                                                                          0x0090027C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_05                                                                     0x00900280
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_05                                                                     0x00900284
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_05                                                                     0x00900288
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_05                                                                     0x0090028C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX04_LUMA                                                                           0x00900290
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX04_CHROMA                                                                         0x00900294
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_04                                                                              0x0090029C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_04                                                                          0x009002A0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_04                                                                          0x009002A4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_04                                                                     0x009002A8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_04                                                                     0x009002AC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_04                                                                     0x009002B0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_04                                                                     0x009002B4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX05_LUMA                                                                           0x009002B8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX05_CHROMA                                                                         0x009002BC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_05                                                                              0x009002C4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_05                                                                          0x009002C8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_05                                                                          0x009002CC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_05                                                                     0x009002D0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_05                                                                     0x009002D4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_05                                                                     0x009002D8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_05                                                                     0x009002DC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX06_LUMA                                                                           0x009002E0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX06_CHROMA                                                                         0x009002E4
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_06                                                                            0x009002E8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_06                                                                              0x009002EC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_06                                                                          0x009002F0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_06                                                                          0x009002F4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_06                                                                     0x009002F8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_06                                                                     0x009002FC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_06                                                                     0x00900300
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_06                                                                     0x00900304
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX07_LUMA                                                                           0x00900308
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX07_CHROMA                                                                         0x0090030C
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_07                                                                            0x00900310
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_07                                                                              0x00900314
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_07                                                                          0x00900318
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_07                                                                          0x0090031C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_07                                                                     0x00900320
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_07                                                                     0x00900324
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_07                                                                     0x00900328
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_07                                                                     0x0090032C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX06_LUMA                                                                           0x00900330
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX06_CHROMA                                                                         0x00900334
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_06                                                                              0x0090033C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_06                                                                          0x00900340
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_06                                                                          0x00900344
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_06                                                                     0x00900348
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_06                                                                     0x0090034C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_06                                                                     0x00900350
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_06                                                                     0x00900354
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX07_LUMA                                                                           0x00900358
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX07_CHROMA                                                                         0x0090035C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_07                                                                              0x00900364
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_07                                                                          0x00900368
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_07                                                                          0x0090036C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_07                                                                     0x00900370
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_07                                                                     0x00900374
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_07                                                                     0x00900378
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_07                                                                     0x0090037C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX08_LUMA                                                                           0x00900380
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX08_CHROMA                                                                         0x00900384
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_08                                                                            0x00900388
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_08                                                                              0x0090038C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_08                                                                          0x00900390
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_08                                                                          0x00900394
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_08                                                                     0x00900398
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_08                                                                     0x0090039C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_08                                                                     0x009003A0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_08                                                                     0x009003A4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX09_LUMA                                                                           0x009003A8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX09_CHROMA                                                                         0x009003AC
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_09                                                                            0x009003B0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_09                                                                              0x009003B4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_09                                                                          0x009003B8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_09                                                                          0x009003BC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_09                                                                     0x009003C0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_09                                                                     0x009003C4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_09                                                                     0x009003C8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_09                                                                     0x009003CC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX08_LUMA                                                                           0x009003D0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX08_CHROMA                                                                         0x009003D4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_08                                                                              0x009003DC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_08                                                                          0x009003E0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_08                                                                          0x009003E4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_08                                                                     0x009003E8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_08                                                                     0x009003EC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_08                                                                     0x009003F0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_08                                                                     0x009003F4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX09_LUMA                                                                           0x009003F8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX09_CHROMA                                                                         0x009003FC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_09                                                                              0x00900404
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_09                                                                          0x00900408
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_09                                                                          0x0090040C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_09                                                                     0x00900410
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_09                                                                     0x00900414
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_09                                                                     0x00900418
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_09                                                                     0x0090041C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX10_LUMA                                                                           0x00900420
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX10_CHROMA                                                                         0x00900424
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_10                                                                            0x00900428
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_10                                                                              0x0090042C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_10                                                                          0x00900430
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_10                                                                          0x00900434
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_10                                                                     0x00900438
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_10                                                                     0x0090043C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_10                                                                     0x00900440
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_10                                                                     0x00900444
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX11_LUMA                                                                           0x00900448
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX11_CHROMA                                                                         0x0090044C
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_11                                                                            0x00900450
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_11                                                                              0x00900454
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_11                                                                          0x00900458
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_11                                                                          0x0090045C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_11                                                                     0x00900460
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_11                                                                     0x00900464
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_11                                                                     0x00900468
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_11                                                                     0x0090046C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX10_LUMA                                                                           0x00900470
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX10_CHROMA                                                                         0x00900474
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_10                                                                              0x0090047C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_10                                                                          0x00900480
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_10                                                                          0x00900484
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_10                                                                     0x00900488
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_10                                                                     0x0090048C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_10                                                                     0x00900490
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_10                                                                     0x00900494
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX11_LUMA                                                                           0x00900498
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX11_CHROMA                                                                         0x0090049C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_11                                                                              0x009004A4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_11                                                                          0x009004A8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_11                                                                          0x009004AC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_11                                                                     0x009004B0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_11                                                                     0x009004B4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_11                                                                     0x009004B8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_11                                                                     0x009004BC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX12_LUMA                                                                           0x009004C0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX12_CHROMA                                                                         0x009004C4
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_12                                                                            0x009004C8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_12                                                                              0x009004CC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_12                                                                          0x009004D0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_12                                                                          0x009004D4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_12                                                                     0x009004D8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_12                                                                     0x009004DC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_12                                                                     0x009004E0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_12                                                                     0x009004E4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX13_LUMA                                                                           0x009004E8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX13_CHROMA                                                                         0x009004EC
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_13                                                                            0x009004F0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_13                                                                              0x009004F4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_13                                                                          0x009004F8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_13                                                                          0x009004FC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_13                                                                     0x00900500
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_13                                                                     0x00900504
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_13                                                                     0x00900508
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_13                                                                     0x0090050C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX12_LUMA                                                                           0x00900510
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX12_CHROMA                                                                         0x00900514
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_12                                                                              0x0090051C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_12                                                                          0x00900520
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_12                                                                          0x00900524
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_12                                                                     0x00900528
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_12                                                                     0x0090052C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_12                                                                     0x00900530
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_12                                                                     0x00900534
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX13_LUMA                                                                           0x00900538
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX13_CHROMA                                                                         0x0090053C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_13                                                                              0x00900544
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_13                                                                          0x00900548
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_13                                                                          0x0090054C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_13                                                                     0x00900550
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_13                                                                     0x00900554
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_13                                                                     0x00900558
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_13                                                                     0x0090055C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX14_LUMA                                                                           0x00900560
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX14_CHROMA                                                                         0x00900564
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_14                                                                            0x00900568
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_14                                                                              0x0090056C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_14                                                                          0x00900570
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_14                                                                          0x00900574
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_14                                                                     0x00900578
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_14                                                                     0x0090057C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_14                                                                     0x00900580
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_14                                                                     0x00900584
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX15_LUMA                                                                           0x00900588
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX15_CHROMA                                                                         0x0090058C
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_15                                                                            0x00900590
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_15                                                                              0x00900594
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_15                                                                          0x00900598
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_15                                                                          0x0090059C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_15                                                                     0x009005A0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_15                                                                     0x009005A4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_15                                                                     0x009005A8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_15                                                                     0x009005AC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX14_LUMA                                                                           0x009005B0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX14_CHROMA                                                                         0x009005B4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_14                                                                              0x009005BC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_14                                                                          0x009005C0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_14                                                                          0x009005C4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_14                                                                     0x009005C8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_14                                                                     0x009005CC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_14                                                                     0x009005D0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_14                                                                     0x009005D4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX15_LUMA                                                                           0x009005D8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX15_CHROMA                                                                         0x009005DC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_15                                                                              0x009005E4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_15                                                                          0x009005E8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_15                                                                          0x009005EC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_15                                                                     0x009005F0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_15                                                                     0x009005F4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_15                                                                     0x009005F8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_15                                                                     0x009005FC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX16_LUMA                                                                           0x00900600
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX16_CHROMA                                                                         0x00900604
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_16                                                                            0x00900608
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_16                                                                              0x0090060C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_16                                                                          0x00900610
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_16                                                                          0x00900614
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_16                                                                     0x00900618
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_16                                                                     0x0090061C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_16                                                                     0x00900620
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_16                                                                     0x00900624
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX17_LUMA                                                                           0x00900628
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX17_CHROMA                                                                         0x0090062C
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_17                                                                            0x00900630
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_17                                                                              0x00900634
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_17                                                                          0x00900638
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_17                                                                          0x0090063C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_17                                                                     0x00900640
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_17                                                                     0x00900644
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_17                                                                     0x00900648
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_17                                                                     0x0090064C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX16_LUMA                                                                           0x00900650
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX16_CHROMA                                                                         0x00900654
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_16                                                                              0x0090065C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_16                                                                          0x00900660
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_16                                                                          0x00900664
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_16                                                                     0x00900668
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_16                                                                     0x0090066C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_16                                                                     0x00900670
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_16                                                                     0x00900674
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX17_LUMA                                                                           0x00900678
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX17_CHROMA                                                                         0x0090067C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_17                                                                              0x00900684
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_17                                                                          0x00900688
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_17                                                                          0x0090068C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_17                                                                     0x00900690
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_17                                                                     0x00900694
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_17                                                                     0x00900698
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_17                                                                     0x0090069C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX18_LUMA                                                                           0x009006A0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX18_CHROMA                                                                         0x009006A4
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_18                                                                            0x009006A8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_18                                                                              0x009006AC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_18                                                                          0x009006B0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_18                                                                          0x009006B4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_18                                                                     0x009006B8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_18                                                                     0x009006BC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_18                                                                     0x009006C0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_18                                                                     0x009006C4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX19_LUMA                                                                           0x009006C8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX19_CHROMA                                                                         0x009006CC
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_19                                                                            0x009006D0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_19                                                                              0x009006D4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_19                                                                          0x009006D8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_19                                                                          0x009006DC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_19                                                                     0x009006E0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_19                                                                     0x009006E4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_19                                                                     0x009006E8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_19                                                                     0x009006EC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX18_LUMA                                                                           0x009006F0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX18_CHROMA                                                                         0x009006F4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_18                                                                              0x009006FC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_18                                                                          0x00900700
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_18                                                                          0x00900704
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_18                                                                     0x00900708
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_18                                                                     0x0090070C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_18                                                                     0x00900710
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_18                                                                     0x00900714
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX19_LUMA                                                                           0x00900718
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX19_CHROMA                                                                         0x0090071C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_19                                                                              0x00900724
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_19                                                                          0x00900728
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_19                                                                          0x0090072C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_19                                                                     0x00900730
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_19                                                                     0x00900734
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_19                                                                     0x00900738
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_19                                                                     0x0090073C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX20_LUMA                                                                           0x00900740
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX20_CHROMA                                                                         0x00900744
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_20                                                                            0x00900748
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_20                                                                              0x0090074C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_20                                                                          0x00900750
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_20                                                                          0x00900754
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_20                                                                     0x00900758
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_20                                                                     0x0090075C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_20                                                                     0x00900760
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_20                                                                     0x00900764
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX21_LUMA                                                                           0x00900768
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX21_CHROMA                                                                         0x0090076C
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_21                                                                            0x00900770
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_21                                                                              0x00900774
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_21                                                                          0x00900778
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_21                                                                          0x0090077C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_21                                                                     0x00900780
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_21                                                                     0x00900784
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_21                                                                     0x00900788
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_21                                                                     0x0090078C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX20_LUMA                                                                           0x00900790
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX20_CHROMA                                                                         0x00900794
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_20                                                                              0x0090079C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_20                                                                          0x009007A0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_20                                                                          0x009007A4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_20                                                                     0x009007A8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_20                                                                     0x009007AC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_20                                                                     0x009007B0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_20                                                                     0x009007B4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX21_LUMA                                                                           0x009007B8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX21_CHROMA                                                                         0x009007BC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_21                                                                              0x009007C4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_21                                                                          0x009007C8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_21                                                                          0x009007CC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_21                                                                     0x009007D0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_21                                                                     0x009007D4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_21                                                                     0x009007D8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_21                                                                     0x009007DC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX22_LUMA                                                                           0x009007E0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX22_CHROMA                                                                         0x009007E4
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_22                                                                            0x009007E8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_22                                                                              0x009007EC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_22                                                                          0x009007F0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_22                                                                          0x009007F4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_22                                                                     0x009007F8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_22                                                                     0x009007FC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_22                                                                     0x00900800
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_22                                                                     0x00900804
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX23_LUMA                                                                           0x00900808
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX23_CHROMA                                                                         0x0090080C
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_23                                                                            0x00900810
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_23                                                                              0x00900814
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_23                                                                          0x00900818
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_23                                                                          0x0090081C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_23                                                                     0x00900820
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_23                                                                     0x00900824
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_23                                                                     0x00900828
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_23                                                                     0x0090082C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX22_LUMA                                                                           0x00900830
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX22_CHROMA                                                                         0x00900834
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_22                                                                              0x0090083C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_22                                                                          0x00900840
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_22                                                                          0x00900844
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_22                                                                     0x00900848
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_22                                                                     0x0090084C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_22                                                                     0x00900850
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_22                                                                     0x00900854
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX23_LUMA                                                                           0x00900858
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX23_CHROMA                                                                         0x0090085C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_23                                                                              0x00900864
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_23                                                                          0x00900868
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_23                                                                          0x0090086C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_23                                                                     0x00900870
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_23                                                                     0x00900874
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_23                                                                     0x00900878
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_23                                                                     0x0090087C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX24_LUMA                                                                           0x00900880
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX24_CHROMA                                                                         0x00900884
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_24                                                                            0x00900888
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_24                                                                              0x0090088C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_24                                                                          0x00900890
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_24                                                                          0x00900894
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_24                                                                     0x00900898
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_24                                                                     0x0090089C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_24                                                                     0x009008A0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_24                                                                     0x009008A4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX25_LUMA                                                                           0x009008A8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX25_CHROMA                                                                         0x009008AC
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_25                                                                            0x009008B0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_25                                                                              0x009008B4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_25                                                                          0x009008B8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_25                                                                          0x009008BC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_25                                                                     0x009008C0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_25                                                                     0x009008C4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_25                                                                     0x009008C8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_25                                                                     0x009008CC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX24_LUMA                                                                           0x009008D0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX24_CHROMA                                                                         0x009008D4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_24                                                                              0x009008DC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_24                                                                          0x009008E0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_24                                                                          0x009008E4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_24                                                                     0x009008E8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_24                                                                     0x009008EC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_24                                                                     0x009008F0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_24                                                                     0x009008F4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX25_LUMA                                                                           0x009008F8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX25_CHROMA                                                                         0x009008FC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_25                                                                              0x00900904
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_25                                                                          0x00900908
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_25                                                                          0x0090090C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_25                                                                     0x00900910
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_25                                                                     0x00900914
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_25                                                                     0x00900918
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_25                                                                     0x0090091C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX26_LUMA                                                                           0x00900920
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX26_CHROMA                                                                         0x00900924
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_26                                                                            0x00900928
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_26                                                                              0x0090092C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_26                                                                          0x00900930
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_26                                                                          0x00900934
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_26                                                                     0x00900938
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_26                                                                     0x0090093C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_26                                                                     0x00900940
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_26                                                                     0x00900944
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX27_LUMA                                                                           0x00900948
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX27_CHROMA                                                                         0x0090094C
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_27                                                                            0x00900950
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_27                                                                              0x00900954
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_27                                                                          0x00900958
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_27                                                                          0x0090095C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_27                                                                     0x00900960
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_27                                                                     0x00900964
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_27                                                                     0x00900968
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_27                                                                     0x0090096C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX26_LUMA                                                                           0x00900970
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX26_CHROMA                                                                         0x00900974
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_26                                                                              0x0090097C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_26                                                                          0x00900980
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_26                                                                          0x00900984
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_26                                                                     0x00900988
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_26                                                                     0x0090098C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_26                                                                     0x00900990
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_26                                                                     0x00900994
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX27_LUMA                                                                           0x00900998
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX27_CHROMA                                                                         0x0090099C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_27                                                                              0x009009A4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_27                                                                          0x009009A8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_27                                                                          0x009009AC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_27                                                                     0x009009B0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_27                                                                     0x009009B4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_27                                                                     0x009009B8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_27                                                                     0x009009BC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX28_LUMA                                                                           0x009009C0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX28_CHROMA                                                                         0x009009C4
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_28                                                                            0x009009C8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_28                                                                              0x009009CC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_28                                                                          0x009009D0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_28                                                                          0x009009D4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_28                                                                     0x009009D8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_28                                                                     0x009009DC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_28                                                                     0x009009E0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_28                                                                     0x009009E4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX29_LUMA                                                                           0x009009E8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX29_CHROMA                                                                         0x009009EC
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_29                                                                            0x009009F0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_29                                                                              0x009009F4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_29                                                                          0x009009F8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_29                                                                          0x009009FC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_29                                                                     0x00900A00
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_29                                                                     0x00900A04
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_29                                                                     0x00900A08
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_29                                                                     0x00900A0C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX28_LUMA                                                                           0x00900A10
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX28_CHROMA                                                                         0x00900A14
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_28                                                                              0x00900A1C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_28                                                                          0x00900A20
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_28                                                                          0x00900A24
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_28                                                                     0x00900A28
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_28                                                                     0x00900A2C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_28                                                                     0x00900A30
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_28                                                                     0x00900A34
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX29_LUMA                                                                           0x00900A38
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX29_CHROMA                                                                         0x00900A3C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_29                                                                              0x00900A44
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_29                                                                          0x00900A48
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_29                                                                          0x00900A4C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_29                                                                     0x00900A50
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_29                                                                     0x00900A54
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_29                                                                     0x00900A58
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_29                                                                     0x00900A5C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX30_LUMA                                                                           0x00900A60
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX30_CHROMA                                                                         0x00900A64
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_30                                                                            0x00900A68
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_30                                                                              0x00900A6C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_30                                                                          0x00900A70
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_30                                                                          0x00900A74
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_30                                                                     0x00900A78
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_30                                                                     0x00900A7C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_30                                                                     0x00900A80
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_30                                                                     0x00900A84
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX31_LUMA                                                                           0x00900A88
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_REFIDX31_CHROMA                                                                         0x00900A8C
#define MED_XREG_ARB_MC_SLV_MC_XREG_BDIR_COL_TD_LUT_31                                                                            0x00900A90
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_POC_LUT_31                                                                              0x00900A94
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_OFFSET_31                                                                          0x00900A98
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_LUMA_WEIGHT_31                                                                          0x00900A9C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_OFFSET_31                                                                     0x00900AA0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CR_WEIGHT_31                                                                     0x00900AA4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_OFFSET_31                                                                     0x00900AA8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_CHROMA_CB_WEIGHT_31                                                                     0x00900AAC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX30_LUMA                                                                           0x00900AB0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX30_CHROMA                                                                         0x00900AB4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_30                                                                              0x00900ABC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_30                                                                          0x00900AC0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_30                                                                          0x00900AC4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_30                                                                     0x00900AC8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_30                                                                     0x00900ACC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_30                                                                     0x00900AD0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_30                                                                     0x00900AD4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX31_LUMA                                                                           0x00900AD8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_REFIDX31_CHROMA                                                                         0x00900ADC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_POC_LUT_31                                                                              0x00900AE4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_OFFSET_31                                                                          0x00900AE8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_LUMA_WEIGHT_31                                                                          0x00900AEC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_OFFSET_31                                                                     0x00900AF0
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CR_WEIGHT_31                                                                     0x00900AF4
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_OFFSET_31                                                                     0x00900AF8
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_CHROMA_CB_WEIGHT_31                                                                     0x00900AFC
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_IDX2ID_REG_A                                                                            0x00900B00
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_IDX2ID_REG_B                                                                            0x00900B04
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_IDX2ID_REG_C                                                                            0x00900B08
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_IDX2ID_REG_D                                                                            0x00900B0C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_IDX2ID_REG_E                                                                            0x00900B10
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_IDX2ID_REG_F                                                                            0x00900B14
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_IDX2ID_REG_G                                                                            0x00900B18
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST0_IDX2ID_REG_H                                                                            0x00900B1C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_IDX2ID_REG_A                                                                            0x00900B20
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_IDX2ID_REG_B                                                                            0x00900B24
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_IDX2ID_REG_C                                                                            0x00900B28
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_IDX2ID_REG_D                                                                            0x00900B2C
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_IDX2ID_REG_E                                                                            0x00900B30
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_IDX2ID_REG_F                                                                            0x00900B34
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_IDX2ID_REG_G                                                                            0x00900B38
#define MED_XREG_ARB_MC_SLV_MC_XREG_LIST1_IDX2ID_REG_H                                                                            0x00900B3C
#define MED_XREG_ARB_MC_SLV_MC_XREG_FDMA_CTRL                                                                                     0x00901000
#define MED_XREG_ARB_MC_SLV_MC_XREG_END_OF_SLICE                                                                                  0x00901004
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_PIPE_CONFIG                                                                            0x0090FF00
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_PIPE                                                                             0x0090FF10
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_PIXEL_SIZE                                                                       0x0090FF14
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_MB_SIZE                                                                          0x0090FF18
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_H264                                                                             0x0090FF24
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_MPEG2                                                                            0x0090FF28
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_MPEG2_4_PARAM1                                                                   0x0090FF34
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_H264_PARAM1                                                                      0x0090FF38
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_OUTPUT_PIPE                                                                            0x0090FF40
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_OUTPUT_PIXEL_SIZE                                                                      0x0090FF44
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_OUTPUT_MB_SIZE                                                                         0x0090FF48
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_OUTPUT_SIDE_CROP                                                                       0x0090FF4C
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_OUTPUT_VERT_CROP                                                                       0x0090FF50
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_OUTPUT_H264                                                                            0x0090FF54
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_OUTPUT_MPEG2                                                                           0x0090FF58
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_OUTPUT_MPEG2_4_PARAM1                                                                  0x0090FF64
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_OUTPUT_H264_PARAM1                                                                     0x0090FF68
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_COL_BD_REG_0_1                                                              0x0090FF80
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_COL_BD_REG_2_3                                                              0x0090FF84
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_COL_BD_REG_4_5                                                              0x0090FF88
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_COL_BD_REG_6_7                                                              0x0090FF8C
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_COL_BD_REG_8_9                                                              0x0090FF90
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_ROW_BD_REG_0_1                                                              0x0090FF94
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_ROW_BD_REG_2_3                                                              0x0090FF98
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_ROW_BD_REG_4_5                                                              0x0090FF9C
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_ROW_BD_REG_6_7                                                              0x0090FFA0
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_ROW_BD_REG_8_9                                                              0x0090FFA4
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_ROW_BD_REG_10                                                               0x0090FFA8
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_SLICE_CONFIG_0                                                              0x0090FFAC
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_INPUT_HEVC_BLOCK_CONFIG_0                                                              0x0090FFB0
#define MED_XREG_ARB_MC_SLV_MC_XREG_GLOBAL_ECO_REGISTER                                                                           0x0090FFFC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ME_INTERRUPT_CTRL_ENBL_SET                                                             0x00910000
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ME_INTERRUPT_CTRL_ENBL_CLR                                                             0x00910004
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ME_INTERRUPT_CTRL_STAT_SET                                                             0x00910008
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ME_INTERRUPT_CTRL_STAT_CLR                                                             0x0091000C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_WP_PIC_CONTROL_REG                                                                     0x00910000
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_WP_SLICE_CONTROL_REG                                                                   0x00910004
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_WP_LUMA_CONTROL_REG                                                                    0x00910008
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_WP_CHROMA_CONTROL_REG                                                                  0x0091000C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_4                                                                                0x00910010
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_5                                                                                0x00910014
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_6                                                                                0x00910018
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_7                                                                                0x0091001C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_8                                                                                0x00910020
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_9                                                                                0x00910024
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_10                                                                               0x00910028
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_11                                                                               0x0091002C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_12                                                                               0x00910030
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_13                                                                               0x00910034
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_14                                                                               0x00910038
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_15                                                                               0x0091003C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_16                                                                               0x00910040
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_17                                                                               0x00910044
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_18                                                                               0x00910048
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_19                                                                               0x0091004C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_20                                                                               0x00910050
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_21                                                                               0x00910054
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_22                                                                               0x00910058
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_23                                                                               0x0091005C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_24                                                                               0x00910060
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_25                                                                               0x00910064
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_26                                                                               0x00910068
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_27                                                                               0x0091006C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_28                                                                               0x00910070
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_29                                                                               0x00910074
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_30                                                                               0x00910078
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_ENTRY_31                                                                               0x0091007C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX0_LUMA_WP                                                                    0x00910080
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX0_CR_WP                                                                      0x00910084
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX0_CB_WP                                                                      0x00910088
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX1_LUMA_WP                                                                    0x0091008C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX1_CR_WP                                                                      0x00910090
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX1_CB_WP                                                                      0x00910094
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX2_LUMA_WP                                                                    0x00910098
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX2_CR_WP                                                                      0x0091009C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX2_CB_WP                                                                      0x009100A0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX3_LUMA_WP                                                                    0x009100A4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX3_CR_WP                                                                      0x009100A8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX3_CB_WP                                                                      0x009100AC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX4_LUMA_WP                                                                    0x009100B0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX4_CR_WP                                                                      0x009100B4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX4_CB_WP                                                                      0x009100B8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX5_LUMA_WP                                                                    0x009100BC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX5_CR_WP                                                                      0x009100C0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX5_CB_WP                                                                      0x009100C4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX6_LUMA_WP                                                                    0x009100C8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX6_CR_WP                                                                      0x009100CC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX6_CB_WP                                                                      0x009100D0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX7_LUMA_WP                                                                    0x009100D4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX7_CR_WP                                                                      0x009100D8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX7_CB_WP                                                                      0x009100DC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX8_LUMA_WP                                                                    0x009100E0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX8_CR_WP                                                                      0x009100E4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX8_CB_WP                                                                      0x009100E8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX9_LUMA_WP                                                                    0x009100EC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX9_CR_WP                                                                      0x009100F0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX9_CB_WP                                                                      0x009100F4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX10_LUMA_WP                                                                   0x009100F8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX10_CR_WP                                                                     0x009100FC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX10_CB_WP                                                                     0x00910100
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX11_LUMA_WP                                                                   0x00910104
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX11_CR_WP                                                                     0x00910108
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX11_CB_WP                                                                     0x0091010C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX12_LUMA_WP                                                                   0x00910110
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX12_CR_WP                                                                     0x00910114
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX12_CB_WP                                                                     0x00910118
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX13_LUMA_WP                                                                   0x0091011C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX13_CR_WP                                                                     0x00910120
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX13_CB_WP                                                                     0x00910124
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX14_LUMA_WP                                                                   0x00910128
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX14_CR_WP                                                                     0x0091012C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX14_CB_WP                                                                     0x00910130
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX15_LUMA_WP                                                                   0x00910134
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX15_CR_WP                                                                     0x00910138
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L0_REF_IDX15_CB_WP                                                                     0x0091013C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX0_LUMA_WP                                                                    0x00910140
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX0_CR_WP                                                                      0x00910144
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX0_CB_WP                                                                      0x00910148
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX1_LUMA_WP                                                                    0x0091014C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX1_CR_WP                                                                      0x00910150
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX1_CB_WP                                                                      0x00910154
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX2_LUMA_WP                                                                    0x00910158
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX2_CR_WP                                                                      0x0091015C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX2_CB_WP                                                                      0x00910160
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX3_LUMA_WP                                                                    0x00910164
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX3_CR_WP                                                                      0x00910168
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX3_CB_WP                                                                      0x0091016C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX4_LUMA_WP                                                                    0x00910170
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX4_CR_WP                                                                      0x00910174
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX4_CB_WP                                                                      0x00910178
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX5_LUMA_WP                                                                    0x0091017C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX5_CR_WP                                                                      0x00910180
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX5_CB_WP                                                                      0x00910184
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX6_LUMA_WP                                                                    0x00910188
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX6_CR_WP                                                                      0x0091018C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX6_CB_WP                                                                      0x00910190
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX7_LUMA_WP                                                                    0x00910194
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX7_CR_WP                                                                      0x00910198
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX7_CB_WP                                                                      0x0091019C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX8_LUMA_WP                                                                    0x009101A0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX8_CR_WP                                                                      0x009101A4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX8_CB_WP                                                                      0x009101A8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX9_LUMA_WP                                                                    0x009101AC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX9_CR_WP                                                                      0x009101B0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX9_CB_WP                                                                      0x009101B4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX10_LUMA_WP                                                                   0x009101B8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX10_CR_WP                                                                     0x009101BC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX10_CB_WP                                                                     0x009101C0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX11_LUMA_WP                                                                   0x009101C4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX11_CR_WP                                                                     0x009101C8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX11_CB_WP                                                                     0x009101CC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX12_LUMA_WP                                                                   0x009101D0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX12_CR_WP                                                                     0x009101D4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX12_CB_WP                                                                     0x009101D8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX13_LUMA_WP                                                                   0x009101DC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX13_CR_WP                                                                     0x009101E0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX13_CB_WP                                                                     0x009101E4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX14_LUMA_WP                                                                   0x009101E8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX14_CR_WP                                                                     0x009101EC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX14_CB_WP                                                                     0x009101F0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX15_LUMA_WP                                                                   0x009101F4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX15_CR_WP                                                                     0x009101F8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTER_L1_REF_IDX15_CB_WP                                                                     0x009101FC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_CONFIG                                                                          0x00920000
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_REF_EN_1                                                                        0x00920004
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_REF_EN_2                                                                        0x00920008
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_REF_EN_3                                                                        0x0092000C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_REF_EN_4                                                                        0x00920010
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_CONTROL                                                                         0x00920014
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_STATUS                                                                          0x00920018
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_CACHE_0_PART0_CFG                                                               0x0092001C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_CACHE_0_PART1_CFG                                                               0x00920020
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_CACHE_0_PART2_CFG                                                               0x00920024
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_CACHE_0_PART3_CFG                                                               0x00920028
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_CACHE_1_PART0_CFG                                                               0x0092002C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_CACHE_1_PART1_CFG                                                               0x00920030
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_0_00                                                     0x00920034
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_1_01                                                     0x00920038
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_2_02                                                     0x0092003C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_3_03                                                     0x00920040
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_4_04                                                     0x00920044
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_5_05                                                     0x00920048
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_6_06                                                     0x0092004C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_7_07                                                     0x00920050
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_8_08                                                     0x00920054
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_9_09                                                     0x00920058
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_A_10                                                     0x0092005C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_B_11                                                     0x00920060
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_C_12                                                     0x00920064
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_D_13                                                     0x00920068
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_E_14                                                     0x0092006C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_LUMA___REF_F_15                                                     0x00920070
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_0_16                                                     0x00920074
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_1_17                                                     0x00920078
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_2_18                                                     0x0092007C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_3_19                                                     0x00920080
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_4_20                                                     0x00920084
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_5_21                                                     0x00920088
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_6_22                                                     0x0092008C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_7_23                                                     0x00920090
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_8_24                                                     0x00920094
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_9_25                                                     0x00920098
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_A_26                                                     0x0092009C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_B_27                                                     0x009200A0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_C_28                                                     0x009200A4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_D_29                                                     0x009200A8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_E_30                                                     0x009200AC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L0_CHROMA_REF_F_31                                                     0x009200B0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_0_32                                                     0x009200B4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_1_33                                                     0x009200B8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_2_34                                                     0x009200BC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_3_35                                                     0x009200C0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_4_36                                                     0x009200C4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_5_37                                                     0x009200C8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_6_38                                                     0x009200CC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_7_39                                                     0x009200D0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_8_40                                                     0x009200D4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_9_41                                                     0x009200D8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_A_42                                                     0x009200DC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_B_43                                                     0x009200E0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_C_44                                                     0x009200E4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_D_45                                                     0x009200E8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_E_46                                                     0x009200EC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_LUMA___REF_F_47                                                     0x009200F0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_0_48                                                     0x009200F4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_1_49                                                     0x009200F8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_2_50                                                     0x009200FC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_3_51                                                     0x00920100
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_4_52                                                     0x00920104
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_5_53                                                     0x00920108
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_6_54                                                     0x0092010C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_7_55                                                     0x00920110
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_8_56                                                     0x00920114
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_9_57                                                     0x00920118
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_A_58                                                     0x0092011C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_B_59                                                     0x00920120
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_C_60                                                     0x00920124
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_D_61                                                     0x00920128
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_E_62                                                     0x0092012C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_BOT_L1_CHROMA_REF_F_63                                                     0x00920130
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_0_64                                                     0x00920134
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_1_65                                                     0x00920138
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_2_66                                                     0x0092013C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_3_67                                                     0x00920140
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_4_68                                                     0x00920144
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_5_69                                                     0x00920148
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_6_70                                                     0x0092014C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_7_71                                                     0x00920150
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_8_72                                                     0x00920154
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_9_73                                                     0x00920158
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_A_74                                                     0x0092015C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_B_75                                                     0x00920160
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_C_76                                                     0x00920164
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_D_77                                                     0x00920168
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_E_78                                                     0x0092016C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_LUMA___REF_F_79                                                     0x00920170
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_0_80                                                     0x00920174
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_1_81                                                     0x00920178
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_2_82                                                     0x0092017C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_3_83                                                     0x00920180
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_4_84                                                     0x00920184
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_5_85                                                     0x00920188
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_6_86                                                     0x0092018C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_7_87                                                     0x00920190
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_8_88                                                     0x00920194
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_9_89                                                     0x00920198
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_A_90                                                     0x0092019C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_B_91                                                     0x009201A0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_C_92                                                     0x009201A4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_D_93                                                     0x009201A8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_E_94                                                     0x009201AC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L0_CHROMA_REF_F_95                                                     0x009201B0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_0_96                                                     0x009201B4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_1_97                                                     0x009201B8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_2_98                                                     0x009201BC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_3_99                                                     0x009201C0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_4_100                                                    0x009201C4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_5_101                                                    0x009201C8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_6_102                                                    0x009201CC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_7_103                                                    0x009201D0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_8_104                                                    0x009201D4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_9_105                                                    0x009201D8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_A_106                                                    0x009201DC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_B_107                                                    0x009201E0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_C_108                                                    0x009201E4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_D_109                                                    0x009201E8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_E_110                                                    0x009201EC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_LUMA___REF_F_111                                                    0x009201F0
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_0_112                                                    0x009201F4
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_1_113                                                    0x009201F8
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_2_114                                                    0x009201FC
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_3_115                                                    0x00920200
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_4_116                                                    0x00920204
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_5_117                                                    0x00920208
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_6_118                                                    0x0092020C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_7_119                                                    0x00920210
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_8_120                                                    0x00920214
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_9_121                                                    0x00920218
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_A_122                                                    0x0092021C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_B_123                                                    0x00920220
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_C_124                                                    0x00920224
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_D_125                                                    0x00920228
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_E_126                                                    0x0092022C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_BASE_TOP_L1_CHROMA_REF_F_127                                                    0x00920230
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_COUNT_HIT                                                                       0x00920234
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_COUNT_MISS                                                                      0x00920238
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_COUNT_TOTAL                                                                     0x0092023C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_HRU_ADDRESS                                                                     0x00920240
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_HRU_RDATA                                                                       0x00920244
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_HRU_WDATA                                                                       0x00920248
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_VRU_ADDRESS                                                                     0x0092024C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_VRU_RDATA                                                                       0x00920250
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_VRU_WDATA                                                                       0x00920254
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MC_CACHE_MCC_DDR_STRIDE                                                                      0x00920258
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_ENABLE_CRB                                                                 0x00940000
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INIT_CLIENT_BUFFER_STATUS                                                  0x00940800
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_RES_CLIENT_BUFFER_STATUS                                                   0x00940804
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INTER_CLIENT_BUFFER_STATUS                                                 0x00940808
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INTRA_CLIENT_BUFFER_STATUS                                                 0x0094080C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_DEBLOCK_CLIENT_BUFFER_STATUS                                               0x00940810
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INIT_CLIENT_CURRENT_CTU_ADDR_TS                                            0x00940820
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_RES_CLIENT_CURRENT_CTU_ADDR_TS                                             0x00940824
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INTER_CLIENT_CURRENT_CTU_ADDR_TS                                           0x00940828
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INTRA_CLIENT_CURRENT_CTU_ADDR_TS                                           0x0094082C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_DEBLOCK_CLIENT_CURRENT_CTU_ADDR_TS                                         0x00940830
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_CLIENT_TRACKER_CTU_ADDR_TS                                                 0x00940880
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_CLIENT_DEBUG_CTU_ADDR_TS                                                   0x00940900
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_SELECT_BUFFER                                                              0x00940980
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_XREG_HAS_ACCESS_TO_BUFFER                                                  0x00940984
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_CLIENT_FORCE_DONE                                                          0x00940990
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_ERROR_ENBL_SET                                                     0x00940A00
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_ERROR_ENBL_CLR                                                     0x00940A04
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_ERROR_STAT_SET                                                     0x00940A08
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_ERROR_STAT_CLR                                                     0x00940A0C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_DEBUG_ENBL_SET                                                     0x00940A10
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_DEBUG_ENBL_CLR                                                     0x00940A14
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_DEBUG_STAT_SET                                                     0x00940A18
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_DEBUG_STAT_CLR                                                     0x00940A1C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_TRACKER_ENBL_SET                                                   0x00940A20
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_TRACKER_ENBL_CLR                                                   0x00940A24
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_TRACKER_STAT_SET                                                   0x00940A28
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_TRACKER_STAT_CLR                                                   0x00940A2C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_CRB_CRB_XREG_REGS_INT_CRB_ERROR_STATUS                                                       0x00940B00
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_IQ_IT_IQ_REG_BIT_DEPTH_MINUS8                                                                0x00950000
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_IQ_IT_IQ_REG_PIC_SIZE                                                                        0x00950004
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_IQ_IT_IQ_REG_SLICE_SAO_FLAG                                                                  0x00950008
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_IQ_IT_IQ_REG_SLICE_QP_Y                                                                      0x0095000C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_IQ_IT_IQ_REG_EC_SYNC_ENABLE                                                                  0x00950010
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_IQ_IT_IQ_REG_CHROMA_QP_OFFSET                                                                0x00950014
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_IQ_IT_IQ_REG_CU_QP_DELTA                                                                     0x00950018
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_INTRA_INTRA_DECODE_ENABLE                                                                    0x00960000
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVP_HEVC_MVP_SLICE_CFG                                                                       0x00970000
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVP_LAST_CTU_IN_SLICE_POS                                                                    0x00970004
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_CONTROL                                                                              0x00980000
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_STATUS                                                                               0x00980004
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_BASE                                                                                 0x00980008
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_CTU_START_X_Y                                                                        0x0098000C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_LOADED_LEVEL                                                                         0x00980010
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_CONSUMED_LEVEL                                                                       0x00980014
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_CTU_WM_LEVEL                                                                         0x00980018
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_INTERRUPT_CTRL_ENBL_SET                                                              0x0098001C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_INTERRUPT_CTRL_ENBL_CLR                                                              0x00980020
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_INTERRUPT_CTRL_STAT_SET                                                              0x00980024
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_INTERRUPT_CTRL_STAT_CLR                                                              0x00980028
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_BUF0_START_X_Y                                                                       0x0098002C
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_BUF1_START_X_Y                                                                       0x00980030
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_BUF2_START_X_Y                                                                       0x00980034
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_BUF3_START_X_Y                                                                       0x00980038
#define MED_XREG_ARB_MC_SLV_HEVC_DEC_MVB_MVB_DMA_STRIDE                                                                           0x0098003C
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_MC_SYS_RESET_SET                                                                          0x009F0000
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_MC_SYS_RESET_CLR                                                                          0x009F0004
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_MC_SYS_RESET                                                                              0x009F0008
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_MC_SYS_CLOCK_ENABLE_SET                                                                   0x009F0100
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_MC_SYS_CLOCK_ENABLE_CLR                                                                   0x009F0104
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_MC_SYS_CLOCK_ENABLE                                                                       0x009F0108
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                     0x009F0200
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                     0x009F0204
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                     0x009F0208
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                     0x009F020C
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_XREG_TIMEOUT_EN                                                                           0x009F0300
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                       0x009F0304
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                        0x009F0308
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                       0x009F0310
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                         0x009F0314
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_XREG_COHERENCY_0                                                                          0x009F0400
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                     0x009F0404
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                               0x009F0500
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                               0x009F0504
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_ECO_REG                                                                                   0x009F0E00
#define MED_XREG_ARB_MC_SLV_MC_BLK_CTRL_MEM_ADJ_OUT                                                                               0x009F0E10
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_CONFIG                                                                       0x00A00000
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_MEM_INTF                                                                     0x00A00004
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_INTR_EN                                                                      0x00A00010
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_INTR_STATUS                                                                  0x00A00014
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBL_BUFF                                                                     0x00A0001C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_SRC_DIMENSION                                                                0x00A00020
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DEST_DIMENSION                                                               0x00A00024
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_INITIAL_PHASE                                                                0x00A00028
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PHASE_INCR                                                                   0x00A0002C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_Y_BUFF_BASE                                                                  0x00A00030
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_C_BUFF_BASE                                                                  0x00A00034
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PRM_BUFF_BASE                                                                0x00A00038
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBL_BUFF_OFFSET                                                              0x00A0003C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_LUMA_CROP                                                                    0x00A00040
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_ANAMORPHIC_REG                                                               0x00A00044
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_CHROMA_INITIAL_PHASE                                                         0x00A00048
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_CHROMA_PHASE_INCR                                                            0x00A0004C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_LUMA_INITIAL_PHASE                                                 0x00A00050
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_LUMA_PHASE_INCR                                                    0x00A00054
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_CHROMA_INITIAL_PHASE                                               0x00A00058
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_CHROMA_PHASE_INCR                                                  0x00A0005C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_Y_BUFF_BASE                                                        0x00A00060
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_BOT_FIELD_C_BUFF_BASE                                                        0x00A00064
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_CHROMA_CROP                                                                  0x00A00068
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PIX_MB_LOC                                                                   0x00A0006C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PRM_MB_LOC                                                                   0x00A00070
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PIX_FRM_CNT                                                                  0x00A00074
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PRM_FRM_CNT                                                                  0x00A00078
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBG_CTL                                                                      0x00A0007C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_ADDR_X_INIT                                                                  0x00A00090
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_ADDR_Y_INIT                                                                  0x00A00094
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_PRM_INIT_PHASE                                                               0x00A00098
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_OUT_PAD                                                                      0x00A0009C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBG_STAT                                                                     0x00A000A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBG_PIX_LOC                                                                  0x00A000A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_REG_HZ_DBG_PRM_LOC                                                                  0x00A000A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_CONFIG                                                                     0x00A00100
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_MEM_INTF                                                                   0x00A00104
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_INTR_EN                                                                    0x00A00110
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_INTR_STATUS                                                                0x00A00114
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBL_BUFF                                                                   0x00A0011C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_SRC_DIMENSION                                                              0x00A00120
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DEST_DIMENSION                                                             0x00A00124
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_INITIAL_PHASE                                                              0x00A00128
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PHASE_INCR                                                                 0x00A0012C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_Y_BUFF_BASE                                                                0x00A00130
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_C_BUFF_BASE                                                                0x00A00134
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PRM_BUFF_BASE                                                              0x00A00138
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBL_BUFF_OFFSET                                                            0x00A0013C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_LUMA_CROP                                                                  0x00A00140
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_CHROMA_CROP                                                                0x00A00144
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_CHROMA_INITIAL_PHASE                                                       0x00A00148
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_CHROMA_PHASE_INCR                                                          0x00A0014C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_LUMA_INITIAL_PHASE                                               0x00A00150
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_LUMA_PHASE_INCR                                                  0x00A00154
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_CHROMA_INITIAL_PHASE                                             0x00A00158
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_CHROMA_PHASE_INCR                                                0x00A0015C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_Y_BUFF_BASE                                                      0x00A00160
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_BOT_FIELD_C_BUFF_BASE                                                      0x00A00164
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PIX_MB_LOC                                                                 0x00A00168
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PRM_MB_LOC                                                                 0x00A0016C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PIX_FRM_CNT                                                                0x00A00170
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PRM_FRM_CNT                                                                0x00A00174
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBG_CTL                                                                    0x00A00178
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_NUM_REP                                                                    0x00A0018C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_REP_PIXELS                                                                 0x00A00190
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_ADDR_X_INIT                                                                0x00A00194
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_ADDR_Y_INIT                                                                0x00A00198
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_PRM_INIT_PHASE                                                             0x00A0019C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBG_STAT                                                                   0x00A001A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBG_PIX_LOC                                                                0x00A001A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_REG_VERT_DBG_PRM_LOC                                                                0x00A001A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR0                                                              0x00A1E000
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR1                                                              0x00A1E004
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR2                                                              0x00A1E008
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR3                                                              0x00A1E00C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR4                                                              0x00A1E010
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR5                                                              0x00A1E014
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR6                                                              0x00A1E018
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR7                                                              0x00A1E01C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR8                                                              0x00A1E020
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR9                                                              0x00A1E024
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR10                                                             0x00A1E028
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR11                                                             0x00A1E02C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR12                                                             0x00A1E030
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR13                                                             0x00A1E034
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR14                                                             0x00A1E038
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR15                                                             0x00A1E03C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR16                                                             0x00A1E040
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR17                                                             0x00A1E044
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR18                                                             0x00A1E048
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR19                                                             0x00A1E04C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR20                                                             0x00A1E050
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR21                                                             0x00A1E054
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR22                                                             0x00A1E058
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR23                                                             0x00A1E05C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR24                                                             0x00A1E060
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR25                                                             0x00A1E064
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR26                                                             0x00A1E068
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR27                                                             0x00A1E06C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR28                                                             0x00A1E070
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR29                                                             0x00A1E074
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR30                                                             0x00A1E078
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR31                                                             0x00A1E07C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR32                                                             0x00A1E080
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR33                                                             0x00A1E084
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR34                                                             0x00A1E088
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR35                                                             0x00A1E08C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR36                                                             0x00A1E090
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR37                                                             0x00A1E094
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR38                                                             0x00A1E098
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR39                                                             0x00A1E09C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR40                                                             0x00A1E0A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR41                                                             0x00A1E0A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR42                                                             0x00A1E0A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR43                                                             0x00A1E0AC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR44                                                             0x00A1E0B0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR45                                                             0x00A1E0B4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR46                                                             0x00A1E0B8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR47                                                             0x00A1E0BC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR48                                                             0x00A1E0C0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR49                                                             0x00A1E0C4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR50                                                             0x00A1E0C8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR51                                                             0x00A1E0CC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR52                                                             0x00A1E0D0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR53                                                             0x00A1E0D4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR54                                                             0x00A1E0D8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR55                                                             0x00A1E0DC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR56                                                             0x00A1E0E0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR57                                                             0x00A1E0E4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR58                                                             0x00A1E0E8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR59                                                             0x00A1E0EC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR60                                                             0x00A1E0F0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR61                                                             0x00A1E0F4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR62                                                             0x00A1E0F8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_GPR_GPR63                                                             0x00A1E0FC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_PREDICATE_BITS                                                    0x00A1E100
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_ALU_COND                                                          0x00A1E104
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MERGE_WINDOW                                                      0x00A1E108
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MB_COORD                                                          0x00A1E10C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MV_RANGE_X                                                        0x00A1E110
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MV_RANGE_Y                                                        0x00A1E114
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_PAGE                                                              0x00A1E118
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_PC_STACK                                                          0x00A1E11C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_CIRC_BUFF1_CNTL_STAT                                              0x00A1E120
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_PC_INITIAL                                                        0x00A1E124
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MVRP_CTRL_STATUS                                                  0x00A1E128
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MAILBOX_IN                                                        0x00A1E12C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_MAILBOX_OUT                                                       0x00A1E130
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_HW_CTRL_STATUS                                                    0x00A1E134
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_CIRC_BUFF2_CNTL_STAT                                              0x00A1E138
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_PSR_ALGORITHM_DONE                                                    0x00A1E13C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP0                                                 0x00A1E140
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP1                                                 0x00A1E144
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP2                                                 0x00A1E148
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_MBX_MBY_BP3                                                       0x00A1E14C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_MVRP_READ_ADDR_BP4                                                0x00A1E150
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_MVRP_WRITE_ADDR_BP5                                               0x00A1E154
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_BP_STATUS                                                         0x00A1E158
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_STEP_N                                                            0x00A1E15C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_DBG_STATUS                                                        0x00A1E160
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_DBG_CNTL                                                          0x00A1E164
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_DBG_BR_TRACE_CNTL                                                     0x00A1E168
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD00                                                    0x00A1E180
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD01                                                    0x00A1E184
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD02                                                    0x00A1E188
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD03                                                    0x00A1E18C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD04                                                    0x00A1E190
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD05                                                    0x00A1E194
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD06                                                    0x00A1E198
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD07                                                    0x00A1E19C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD08                                                    0x00A1E1A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD09                                                    0x00A1E1A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD10                                                    0x00A1E1A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD11                                                    0x00A1E1AC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD12                                                    0x00A1E1B0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD13                                                    0x00A1E1B4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD14                                                    0x00A1E1B8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD15                                                    0x00A1E1BC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD16                                                    0x00A1E1C0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD17                                                    0x00A1E1C4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD18                                                    0x00A1E1C8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD19                                                    0x00A1E1CC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD20                                                    0x00A1E1D0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD21                                                    0x00A1E1D4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD22                                                    0x00A1E1D8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD23                                                    0x00A1E1DC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD24                                                    0x00A1E1E0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD25                                                    0x00A1E1E4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD26                                                    0x00A1E1E8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD27                                                    0x00A1E1EC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD28                                                    0x00A1E1F0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD29                                                    0x00A1E1F4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD30                                                    0x00A1E1F8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_HSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD31                                                    0x00A1E1FC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR0                                                              0x00A2E000
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR1                                                              0x00A2E004
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR2                                                              0x00A2E008
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR3                                                              0x00A2E00C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR4                                                              0x00A2E010
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR5                                                              0x00A2E014
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR6                                                              0x00A2E018
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR7                                                              0x00A2E01C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR8                                                              0x00A2E020
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR9                                                              0x00A2E024
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR10                                                             0x00A2E028
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR11                                                             0x00A2E02C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR12                                                             0x00A2E030
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR13                                                             0x00A2E034
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR14                                                             0x00A2E038
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR15                                                             0x00A2E03C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR16                                                             0x00A2E040
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR17                                                             0x00A2E044
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR18                                                             0x00A2E048
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR19                                                             0x00A2E04C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR20                                                             0x00A2E050
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR21                                                             0x00A2E054
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR22                                                             0x00A2E058
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR23                                                             0x00A2E05C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR24                                                             0x00A2E060
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR25                                                             0x00A2E064
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR26                                                             0x00A2E068
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR27                                                             0x00A2E06C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR28                                                             0x00A2E070
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR29                                                             0x00A2E074
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR30                                                             0x00A2E078
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR31                                                             0x00A2E07C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR32                                                             0x00A2E080
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR33                                                             0x00A2E084
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR34                                                             0x00A2E088
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR35                                                             0x00A2E08C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR36                                                             0x00A2E090
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR37                                                             0x00A2E094
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR38                                                             0x00A2E098
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR39                                                             0x00A2E09C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR40                                                             0x00A2E0A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR41                                                             0x00A2E0A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR42                                                             0x00A2E0A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR43                                                             0x00A2E0AC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR44                                                             0x00A2E0B0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR45                                                             0x00A2E0B4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR46                                                             0x00A2E0B8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR47                                                             0x00A2E0BC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR48                                                             0x00A2E0C0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR49                                                             0x00A2E0C4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR50                                                             0x00A2E0C8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR51                                                             0x00A2E0CC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR52                                                             0x00A2E0D0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR53                                                             0x00A2E0D4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR54                                                             0x00A2E0D8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR55                                                             0x00A2E0DC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR56                                                             0x00A2E0E0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR57                                                             0x00A2E0E4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR58                                                             0x00A2E0E8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR59                                                             0x00A2E0EC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR60                                                             0x00A2E0F0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR61                                                             0x00A2E0F4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR62                                                             0x00A2E0F8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_GPR_GPR63                                                             0x00A2E0FC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_PREDICATE_BITS                                                    0x00A2E100
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_ALU_COND                                                          0x00A2E104
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MERGE_WINDOW                                                      0x00A2E108
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MB_COORD                                                          0x00A2E10C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MV_RANGE_X                                                        0x00A2E110
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MV_RANGE_Y                                                        0x00A2E114
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_PAGE                                                              0x00A2E118
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_PC_STACK                                                          0x00A2E11C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_CIRC_BUFF1_CNTL_STAT                                              0x00A2E120
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_PC_INITIAL                                                        0x00A2E124
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MVRP_CTRL_STATUS                                                  0x00A2E128
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MAILBOX_IN                                                        0x00A2E12C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_MAILBOX_OUT                                                       0x00A2E130
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_HW_CTRL_STATUS                                                    0x00A2E134
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_CIRC_BUFF2_CNTL_STAT                                              0x00A2E138
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_PSR_ALGORITHM_DONE                                                    0x00A2E13C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP0                                                 0x00A2E140
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP1                                                 0x00A2E144
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_PC_BREAKPOINT_BP2                                                 0x00A2E148
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_MBX_MBY_BP3                                                       0x00A2E14C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_MVRP_READ_ADDR_BP4                                                0x00A2E150
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_MVRP_WRITE_ADDR_BP5                                               0x00A2E154
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_BP_STATUS                                                         0x00A2E158
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_STEP_N                                                            0x00A2E15C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_DBG_STATUS                                                        0x00A2E160
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_DBG_CNTL                                                          0x00A2E164
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_DBG_BR_TRACE_CNTL                                                     0x00A2E168
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD00                                                    0x00A2E180
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD01                                                    0x00A2E184
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD02                                                    0x00A2E188
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD03                                                    0x00A2E18C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD04                                                    0x00A2E190
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD05                                                    0x00A2E194
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD06                                                    0x00A2E198
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD07                                                    0x00A2E19C
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD08                                                    0x00A2E1A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD09                                                    0x00A2E1A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD10                                                    0x00A2E1A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD11                                                    0x00A2E1AC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD12                                                    0x00A2E1B0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD13                                                    0x00A2E1B4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD14                                                    0x00A2E1B8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD15                                                    0x00A2E1BC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD16                                                    0x00A2E1C0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD17                                                    0x00A2E1C4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD18                                                    0x00A2E1C8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD19                                                    0x00A2E1CC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD20                                                    0x00A2E1D0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD21                                                    0x00A2E1D4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD22                                                    0x00A2E1D8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD23                                                    0x00A2E1DC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD24                                                    0x00A2E1E0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD25                                                    0x00A2E1E4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD26                                                    0x00A2E1E8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD27                                                    0x00A2E1EC
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD28                                                    0x00A2E1F0
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD29                                                    0x00A2E1F4
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD30                                                    0x00A2E1F8
#define MED_XREG_ARB_VBIB_SLV_SCALER_TOP_VSCL_MVRP_MVRP_SCL_BRT_BR_BUFF_WORD31                                                    0x00A2E1FC
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_PARTITION_ENABLE                 0x00A40000
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_NUM_OF_UNIT_ROWS                 0x00A40004
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_PIC_WIDTH                    0x00A40008
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_BUFFER_HEIGHT                    0x00A4000C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_BASE_ADDRESS                 0x00A40010
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_BASE_ODD_ADDRESS             0x00A40014
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_BUFFER_HEIGHT_REPLICATION        0x00A4001C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_PART_CONFIG                      0x00A40030
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_PIC_UPPER_LINE_IN_BUF        0x00A40080
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_PIC_LOWER_LINE_IN_BUF        0x00A40084
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00A40088
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x00A4008C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_0_PART_STATUS                      0x00A40090
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_PARTITION_ENABLE                 0x00A40100
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_NUM_OF_UNIT_ROWS                 0x00A40104
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_PIC_WIDTH                    0x00A40108
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_BUFFER_HEIGHT                    0x00A4010C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_BASE_ADDRESS                 0x00A40110
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_BASE_ODD_ADDRESS             0x00A40114
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_BUFFER_HEIGHT_REPLICATION        0x00A4011C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_PART_CONFIG                      0x00A40130
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_PIC_UPPER_LINE_IN_BUF        0x00A40180
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_PIC_LOWER_LINE_IN_BUF        0x00A40184
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00A40188
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x00A4018C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_1_PART_STATUS                      0x00A40190
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_PARTITION_ENABLE                 0x00A40200
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_NUM_OF_UNIT_ROWS                 0x00A40204
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_PIC_WIDTH                    0x00A40208
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_BUFFER_HEIGHT                    0x00A4020C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_BASE_ADDRESS                 0x00A40210
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_BASE_ODD_ADDRESS             0x00A40214
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_BUFFER_HEIGHT_REPLICATION        0x00A4021C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_PART_CONFIG                      0x00A40230
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_PIC_UPPER_LINE_IN_BUF        0x00A40280
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_PIC_LOWER_LINE_IN_BUF        0x00A40284
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00A40288
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x00A4028C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_2_PART_STATUS                      0x00A40290
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_PARTITION_ENABLE                 0x00A40300
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_NUM_OF_UNIT_ROWS                 0x00A40304
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_PIC_WIDTH                    0x00A40308
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_BUFFER_HEIGHT                    0x00A4030C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_BASE_ADDRESS                 0x00A40310
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_BASE_ODD_ADDRESS             0x00A40314
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_BUFFER_HEIGHT_REPLICATION        0x00A4031C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_PART_CONFIG                      0x00A40330
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_PIC_UPPER_LINE_IN_BUF        0x00A40380
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_PIC_LOWER_LINE_IN_BUF        0x00A40384
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00A40388
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x00A4038C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_3_PART_STATUS                      0x00A40390
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_PARTITION_ENABLE                 0x00A40400
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_NUM_OF_UNIT_ROWS                 0x00A40404
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_PIC_WIDTH                    0x00A40408
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_BUFFER_HEIGHT                    0x00A4040C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_BASE_ADDRESS                 0x00A40410
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_BASE_ODD_ADDRESS             0x00A40414
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_BUFFER_HEIGHT_REPLICATION        0x00A4041C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_PART_CONFIG                      0x00A40430
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_PIC_UPPER_LINE_IN_BUF        0x00A40480
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_PIC_LOWER_LINE_IN_BUF        0x00A40484
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00A40488
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x00A4048C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_4_PART_STATUS                      0x00A40490
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_PARTITION_ENABLE                 0x00A40500
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_NUM_OF_UNIT_ROWS                 0x00A40504
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_PIC_WIDTH                    0x00A40508
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_BUFFER_HEIGHT                    0x00A4050C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_BASE_ADDRESS                 0x00A40510
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_BASE_ODD_ADDRESS             0x00A40514
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_BUFFER_HEIGHT_REPLICATION        0x00A4051C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_PART_CONFIG                      0x00A40530
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_PIC_UPPER_LINE_IN_BUF        0x00A40580
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_PIC_LOWER_LINE_IN_BUF        0x00A40584
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00A40588
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x00A4058C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_5_PART_STATUS                      0x00A40590
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_PARTITION_ENABLE                 0x00A40600
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_NUM_OF_UNIT_ROWS                 0x00A40604
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_PIC_WIDTH                    0x00A40608
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_BUFFER_HEIGHT                    0x00A4060C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_BASE_ADDRESS                 0x00A40610
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_BASE_ODD_ADDRESS             0x00A40614
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_BUFFER_HEIGHT_REPLICATION        0x00A4061C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_PART_CONFIG                      0x00A40630
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_PIC_UPPER_LINE_IN_BUF        0x00A40680
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_PIC_LOWER_LINE_IN_BUF        0x00A40684
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00A40688
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x00A4068C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_6_PART_STATUS                      0x00A40690
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_PARTITION_ENABLE                 0x00A40700
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_NUM_OF_UNIT_ROWS                 0x00A40704
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_PIC_WIDTH                    0x00A40708
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_BUFFER_HEIGHT                    0x00A4070C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_BASE_ADDRESS                 0x00A40710
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_BASE_ODD_ADDRESS             0x00A40714
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_BUFFER_HEIGHT_REPLICATION        0x00A4071C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_PART_CONFIG                      0x00A40730
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_PIC_UPPER_LINE_IN_BUF        0x00A40780
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_PIC_LOWER_LINE_IN_BUF        0x00A40784
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00A40788
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x00A4078C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_7_PART_STATUS                      0x00A40790
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_PARTITION_ENABLE                 0x00A40800
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_NUM_OF_UNIT_ROWS                 0x00A40804
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_PIC_WIDTH                    0x00A40808
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_BUFFER_HEIGHT                    0x00A4080C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_BASE_ADDRESS                 0x00A40810
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_BASE_ODD_ADDRESS             0x00A40814
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_BUFFER_HEIGHT_REPLICATION        0x00A4081C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_PART_CONFIG                      0x00A40830
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_PIC_UPPER_LINE_IN_BUF        0x00A40880
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_PIC_LOWER_LINE_IN_BUF        0x00A40884
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00A40888
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x00A4088C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_8_PART_STATUS                      0x00A40890
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_PARTITION_ENABLE                 0x00A40900
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_NUM_OF_UNIT_ROWS                 0x00A40904
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_PIC_WIDTH                    0x00A40908
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_BUFFER_HEIGHT                    0x00A4090C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_BASE_ADDRESS                 0x00A40910
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_BASE_ODD_ADDRESS             0x00A40914
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_BUFFER_HEIGHT_REPLICATION        0x00A4091C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_PART_CONFIG                      0x00A40930
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_PIC_UPPER_LINE_IN_BUF        0x00A40980
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_PIC_LOWER_LINE_IN_BUF        0x00A40984
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_PIC_X_POS_UPPER_LINE_IN_BUF  0x00A40988
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_REF_PIC_X_POS_LOWER_LINE_IN_BUF  0x00A4098C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_9_PART_STATUS                      0x00A40990
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_PARTITION_ENABLE                0x00A40A00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_NUM_OF_UNIT_ROWS                0x00A40A04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_PIC_WIDTH                   0x00A40A08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_BUFFER_HEIGHT                   0x00A40A0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_BASE_ADDRESS                0x00A40A10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_BASE_ODD_ADDRESS            0x00A40A14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_BUFFER_HEIGHT_REPLICATION       0x00A40A1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_PART_CONFIG                     0x00A40A30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_PIC_UPPER_LINE_IN_BUF       0x00A40A80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_PIC_LOWER_LINE_IN_BUF       0x00A40A84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A40A88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A40A8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_10_PART_STATUS                     0x00A40A90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_PARTITION_ENABLE                0x00A40B00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_NUM_OF_UNIT_ROWS                0x00A40B04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_PIC_WIDTH                   0x00A40B08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_BUFFER_HEIGHT                   0x00A40B0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_BASE_ADDRESS                0x00A40B10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_BASE_ODD_ADDRESS            0x00A40B14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_BUFFER_HEIGHT_REPLICATION       0x00A40B1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_PART_CONFIG                     0x00A40B30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_PIC_UPPER_LINE_IN_BUF       0x00A40B80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_PIC_LOWER_LINE_IN_BUF       0x00A40B84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A40B88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A40B8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_11_PART_STATUS                     0x00A40B90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_PARTITION_ENABLE                0x00A40C00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_NUM_OF_UNIT_ROWS                0x00A40C04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_PIC_WIDTH                   0x00A40C08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_BUFFER_HEIGHT                   0x00A40C0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_BASE_ADDRESS                0x00A40C10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_BASE_ODD_ADDRESS            0x00A40C14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_BUFFER_HEIGHT_REPLICATION       0x00A40C1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_PART_CONFIG                     0x00A40C30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_PIC_UPPER_LINE_IN_BUF       0x00A40C80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_PIC_LOWER_LINE_IN_BUF       0x00A40C84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A40C88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A40C8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_12_PART_STATUS                     0x00A40C90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_PARTITION_ENABLE                0x00A40D00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_NUM_OF_UNIT_ROWS                0x00A40D04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_PIC_WIDTH                   0x00A40D08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_BUFFER_HEIGHT                   0x00A40D0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_BASE_ADDRESS                0x00A40D10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_BASE_ODD_ADDRESS            0x00A40D14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_BUFFER_HEIGHT_REPLICATION       0x00A40D1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_PART_CONFIG                     0x00A40D30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_PIC_UPPER_LINE_IN_BUF       0x00A40D80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_PIC_LOWER_LINE_IN_BUF       0x00A40D84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A40D88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A40D8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_13_PART_STATUS                     0x00A40D90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_PARTITION_ENABLE                0x00A40E00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_NUM_OF_UNIT_ROWS                0x00A40E04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_PIC_WIDTH                   0x00A40E08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_BUFFER_HEIGHT                   0x00A40E0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_BASE_ADDRESS                0x00A40E10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_BASE_ODD_ADDRESS            0x00A40E14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_BUFFER_HEIGHT_REPLICATION       0x00A40E1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_PART_CONFIG                     0x00A40E30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_PIC_UPPER_LINE_IN_BUF       0x00A40E80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_PIC_LOWER_LINE_IN_BUF       0x00A40E84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A40E88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A40E8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_14_PART_STATUS                     0x00A40E90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_PARTITION_ENABLE                0x00A40F00
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_NUM_OF_UNIT_ROWS                0x00A40F04
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_PIC_WIDTH                   0x00A40F08
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_BUFFER_HEIGHT                   0x00A40F0C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_BASE_ADDRESS                0x00A40F10
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_BASE_ODD_ADDRESS            0x00A40F14
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_BUFFER_HEIGHT_REPLICATION       0x00A40F1C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_PART_CONFIG                     0x00A40F30
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_PIC_UPPER_LINE_IN_BUF       0x00A40F80
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_PIC_LOWER_LINE_IN_BUF       0x00A40F84
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A40F88
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A40F8C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_15_PART_STATUS                     0x00A40F90
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_PARTITION_ENABLE                0x00A41000
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_NUM_OF_UNIT_ROWS                0x00A41004
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_PIC_WIDTH                   0x00A41008
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_BUFFER_HEIGHT                   0x00A4100C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_BASE_ADDRESS                0x00A41010
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_BASE_ODD_ADDRESS            0x00A41014
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_BUFFER_HEIGHT_REPLICATION       0x00A4101C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_PART_CONFIG                     0x00A41030
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_PIC_UPPER_LINE_IN_BUF       0x00A41080
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_PIC_LOWER_LINE_IN_BUF       0x00A41084
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A41088
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A4108C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_16_PART_STATUS                     0x00A41090
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_PARTITION_ENABLE                0x00A41100
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_NUM_OF_UNIT_ROWS                0x00A41104
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_PIC_WIDTH                   0x00A41108
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_BUFFER_HEIGHT                   0x00A4110C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_BASE_ADDRESS                0x00A41110
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_BASE_ODD_ADDRESS            0x00A41114
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_BUFFER_HEIGHT_REPLICATION       0x00A4111C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_PART_CONFIG                     0x00A41130
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_PIC_UPPER_LINE_IN_BUF       0x00A41180
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_PIC_LOWER_LINE_IN_BUF       0x00A41184
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A41188
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A4118C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_17_PART_STATUS                     0x00A41190
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_PARTITION_ENABLE                0x00A41200
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_NUM_OF_UNIT_ROWS                0x00A41204
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_PIC_WIDTH                   0x00A41208
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_BUFFER_HEIGHT                   0x00A4120C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_BASE_ADDRESS                0x00A41210
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_BASE_ODD_ADDRESS            0x00A41214
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_BUFFER_HEIGHT_REPLICATION       0x00A4121C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_PART_CONFIG                     0x00A41230
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_PIC_UPPER_LINE_IN_BUF       0x00A41280
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_PIC_LOWER_LINE_IN_BUF       0x00A41284
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A41288
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A4128C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_18_PART_STATUS                     0x00A41290
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_PARTITION_ENABLE                0x00A41300
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_NUM_OF_UNIT_ROWS                0x00A41304
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_PIC_WIDTH                   0x00A41308
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_BUFFER_HEIGHT                   0x00A4130C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_BASE_ADDRESS                0x00A41310
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_BASE_ODD_ADDRESS            0x00A41314
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_BUFFER_HEIGHT_REPLICATION       0x00A4131C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_PART_CONFIG                     0x00A41330
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_PIC_UPPER_LINE_IN_BUF       0x00A41380
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_PIC_LOWER_LINE_IN_BUF       0x00A41384
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A41388
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A4138C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_19_PART_STATUS                     0x00A41390
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_PARTITION_ENABLE                0x00A41400
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_NUM_OF_UNIT_ROWS                0x00A41404
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_PIC_WIDTH                   0x00A41408
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_BUFFER_HEIGHT                   0x00A4140C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_BASE_ADDRESS                0x00A41410
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_BASE_ODD_ADDRESS            0x00A41414
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_BUFFER_HEIGHT_REPLICATION       0x00A4141C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_PART_CONFIG                     0x00A41430
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_PIC_UPPER_LINE_IN_BUF       0x00A41480
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_PIC_LOWER_LINE_IN_BUF       0x00A41484
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A41488
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A4148C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_20_PART_STATUS                     0x00A41490
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_PARTITION_ENABLE                0x00A41500
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_NUM_OF_UNIT_ROWS                0x00A41504
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_PIC_WIDTH                   0x00A41508
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_BUFFER_HEIGHT                   0x00A4150C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_BASE_ADDRESS                0x00A41510
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_BASE_ODD_ADDRESS            0x00A41514
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_BUFFER_HEIGHT_REPLICATION       0x00A4151C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_PART_CONFIG                     0x00A41530
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_PIC_UPPER_LINE_IN_BUF       0x00A41580
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_PIC_LOWER_LINE_IN_BUF       0x00A41584
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A41588
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A4158C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_21_PART_STATUS                     0x00A41590
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_PARTITION_ENABLE                0x00A41600
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_NUM_OF_UNIT_ROWS                0x00A41604
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_PIC_WIDTH                   0x00A41608
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_BUFFER_HEIGHT                   0x00A4160C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_BASE_ADDRESS                0x00A41610
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_BASE_ODD_ADDRESS            0x00A41614
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_BUFFER_HEIGHT_REPLICATION       0x00A4161C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_PART_CONFIG                     0x00A41630
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_PIC_UPPER_LINE_IN_BUF       0x00A41680
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_PIC_LOWER_LINE_IN_BUF       0x00A41684
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_PIC_X_POS_UPPER_LINE_IN_BUF 0x00A41688
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_REF_PIC_X_POS_LOWER_LINE_IN_BUF 0x00A4168C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_VID_BUFFER_SCALER_PARTITION_22_PART_STATUS                     0x00A41690
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_SCALER_MODE                           0x00A48000
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_YUV0_CSS0_MODE                        0x00A48004
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_DEINT_MODE                            0x00A48008
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_YUV1_CSS1_MODE                        0x00A4800C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_ERROR_REQ_VDEC_DEINT_WR               0x00A48080
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_ERROR_REQ_DEINT_WR                    0x00A48084
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_ERROR_REQ_DEINT_RD                    0x00A48088
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_ERROR_REQ_YUV0_WR                     0x00A4808C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_VID_BUFFER_SCALER_VID_BUFFER_CONFIG_ERROR_REQ_CSS0_WR                     0x00A48090
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_CFG_FRAME_WIDTH                                       0x00A50000
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_CFG_FRAME_HEIGHT                                      0x00A50004
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_ROTATION_PARAMS                                       0x00A50008
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_RI_LUMA_TOP_ADDRESS                                   0x00A50010
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_RI_LUMA_BOT_ADDRESS                                   0x00A50014
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_RI_CHROMA_TOP_ADDRESS                                 0x00A50018
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_RI_CHROMA_BOT_ADDRESS                                 0x00A5001C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_BUFFER_REGS_DDR_DOM_TEMP_CHOOSE                                           0x00A50020
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_0                                                                    0x00A60000
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_1                                                                    0x00A60004
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_2                                                                    0x00A60008
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_3                                                                    0x00A6000C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_4                                                                    0x00A60010
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_5                                                                    0x00A60014
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_RD_NUM_6                                                                    0x00A60018
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WR_NUM_0                                                                    0x00A60020
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WR_NUM_1                                                                    0x00A60024
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WR_NUM_2                                                                    0x00A60028
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WR_NUM_3                                                                    0x00A6002C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WR_NUM_4                                                                    0x00A60030
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_MEM_DIRECT_PATH                                                             0x00A60034
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_READ_ENDIANESS                                                              0x00A60038
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WRITE_ENDIANESS                                                             0x00A6003C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_DINT_WRITE_FRAME_RESET                                                           0x00A60040
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WR_NUM_0                                                                    0x00A60060
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WR_NUM_1                                                                    0x00A60064
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WR_NUM_2                                                                    0x00A60068
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WR_NUM_3                                                                    0x00A6006C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WR_NUM_4                                                                    0x00A60070
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_WRITE_ENDIANESS                                                             0x00A60074
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SCALER_INPUT_VDEC                                                                0x00A60078
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_VDEC_FRAME_RESET                                                                 0x00A6007C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_CFG_FRAME_WIDTH                                                               0x00A600A0
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_CFG_FRAME_HEIGHT                                                              0x00A600A4
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_CURR_FRAME_FIELD                                                              0x00A600A8
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_READ_PARAM_BASE_ADDR                                                          0x00A600AC
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_READ_CHROMA_TOP_BASE_ADDR                                                     0x00A600B0
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_READ_CHROMA_BOT_BASE_ADDR                                                     0x00A600B4
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_SCALE_STEP                                                                    0x00A600B8
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_RESET_SCALER_FRAME                                                            0x00A600BC
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_OUTSTANDING_TRANS                                                                0x00A600C0
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_FREE_TWO_MB_PARAM                                                             0x00A600C4
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_SC_READ_FRAME_RESET                                                              0x00A600C8
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_CHANNEL_0_MODE                                                           0x00A60100
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_CHANNEL_0_RESET                                                          0x00A60104
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_CHANNEL_1_RESET                                                          0x00A60108
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_READ_ENDIANESS                                                           0x00A6010C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WRITE_ENDIANESS                                                          0x00A60110
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_CHROMA_DISP_PIC_WIDTH_IN_PELS                                                    0x00A60120
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_CHROMA_DISP_PIC_HEIGHT_IN_PELS                                                   0x00A60124
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_LUMA_DISP_PIC_WIDTH_IN_PELS                                                      0x00A60128
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_LUMA_DISP_PIC_HEIGHT_IN_PELS                                                     0x00A6012C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_ADDR_USED_INTERRUPT_COUNT_CH0                                                    0x00A60140
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_ADDR_USED_INTERRUPT_COUNT_CH1                                                    0x00A60144
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_ADDR_STATUS_CH0                                                                  0x00A60148
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_ADDR_STATUS_CH1                                                                  0x00A6014C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_CSS_0                                                         0x00A60200
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_CSS_1                                                         0x00A60204
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_0_PIC0                                                     0x00A60210
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_0_PIC0                                                     0x00A60214
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_0_PIC0                                                     0x00A60218
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_0_PIC0                                                     0x00A6021C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_1_PIC0                                                     0x00A60220
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_1_PIC0                                                     0x00A60224
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_1_PIC0                                                     0x00A60228
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_1_PIC0                                                     0x00A6022C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_0_PIC1                                                     0x00A60230
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_0_PIC1                                                     0x00A60234
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_0_PIC1                                                     0x00A60238
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_0_PIC1                                                     0x00A6023C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_1_PIC1                                                     0x00A60240
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_1_PIC1                                                     0x00A60244
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_1_PIC1                                                     0x00A60248
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_1_PIC1                                                     0x00A6024C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_0_PIC2                                                     0x00A60250
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_0_PIC2                                                     0x00A60254
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_0_PIC2                                                     0x00A60258
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_0_PIC2                                                     0x00A6025C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_1_PIC2                                                     0x00A60260
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_1_PIC2                                                     0x00A60264
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_1_PIC2                                                     0x00A60268
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_1_PIC2                                                     0x00A6026C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_0_PIC3                                                     0x00A60270
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_0_PIC3                                                     0x00A60274
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_0_PIC3                                                     0x00A60278
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_0_PIC3                                                     0x00A6027C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LT_1_PIC3                                                     0x00A60280
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_YUV_LB_1_PIC3                                                     0x00A60284
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CT_1_PIC3                                                     0x00A60288
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_WR_NUM_CSS_CB_1_PIC3                                                     0x00A6028C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_CSS                                                           0x00A60400
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LT_PIC0                                                       0x00A60410
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LB_PIC0                                                       0x00A60414
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CT_PIC0                                                       0x00A60418
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CB_PIC0                                                       0x00A6041C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LT_PIC1                                                       0x00A60420
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LB_PIC1                                                       0x00A60424
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CT_PIC1                                                       0x00A60428
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CB_PIC1                                                       0x00A6042C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LT_PIC2                                                       0x00A60430
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LB_PIC2                                                       0x00A60434
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CT_PIC2                                                       0x00A60438
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CB_PIC2                                                       0x00A6043C
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LT_PIC3                                                       0x00A60440
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_YUV_LB_PIC3                                                       0x00A60444
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CT_PIC3                                                       0x00A60448
#define MED_XREG_ARB_VBIB_SLV_SCALER_BUFFER_REGS_YUV_CSS_RD_NUM_CSS_CB_PIC3                                                       0x00A6044C
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_CONTROL_REG                                                                          0x00A80000
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_CONTROL_REG                                                                          0x00A80004
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_PACKING_CONTROL                                                                      0x00A80008
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_PACKING_CONTROL                                                                      0x00A8000C
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_PICTURE_SIZE                                                                         0x00A80010
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_PICTURE_SIZE                                                                         0x00A80014
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_STRIDE_SIZE                                                                          0x00A80018
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_STRIDE_SIZE                                                                          0x00A8001C
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_PICTURE_COUNT                                                                        0x00A80020
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_PICTURE_COUNT                                                                        0x00A80024
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_COUNT_REGISTERS                                                                      0x00A80028
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_COUNT_REGISTERS                                                                      0x00A8002C
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH0_NUM_BUF_LINES                                                                        0x00A80030
#define MED_XREG_ARB_VBIB_SLV_YUV_PACKER_CH1_NUM_BUF_LINES                                                                        0x00A80034
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_Y2Y                                                                            0x00AA0004
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_U2Y                                                                            0x00AA0008
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_V2Y                                                                            0x00AA000C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_Y2U                                                                            0x00AA0010
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_U2U                                                                            0x00AA0014
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_V2U                                                                            0x00AA0018
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_Y2V                                                                            0x00AA001C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_U2V                                                                            0x00AA0020
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_V2V                                                                            0x00AA0024
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID                                                                                    0x00AA0028
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CTL                                                                                0x00AA0030
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_DIM                                                                                0x00AA0038
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_ALPHA                                                                          0x00AA0040
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_CTL                                                                            0x00AA0044
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_MEM                                                                            0x00AA0048
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_MEM_UV                                                                         0x00AA004C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_MEM_ODD                                                                        0x00AA0050
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_MEM_UV_ODD                                                                     0x00AA0054
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_POS                                                                            0x00AA0058
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_DIM                                                                            0x00AA005C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_BRIGHTNESS                                                                     0x00AA0060
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_0_CONTRAST                                                                       0x00AA0064
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_ALPHA                                                                          0x00AA0080
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_CTL                                                                            0x00AA0084
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_MEM                                                                            0x00AA0088
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_MEM_UV                                                                         0x00AA008C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_MEM_ODD                                                                        0x00AA0090
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_MEM_UV_ODD                                                                     0x00AA0094
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_POS                                                                            0x00AA0098
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_DIM                                                                            0x00AA009C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_BRIGHTNESS                                                                     0x00AA00A0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_1_CONTRAST                                                                       0x00AA00A4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_ALPHA                                                                          0x00AA00C0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_CTL                                                                            0x00AA00C4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_MEM                                                                            0x00AA00C8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_MEM_UV                                                                         0x00AA00CC
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_MEM_ODD                                                                        0x00AA00D0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_MEM_UV_ODD                                                                     0x00AA00D4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_POS                                                                            0x00AA00D8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_DIM                                                                            0x00AA00DC
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_BRIGHTNESS                                                                     0x00AA00E0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_2_CONTRAST                                                                       0x00AA00E4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_ALPHA                                                                          0x00AA0100
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_CTL                                                                            0x00AA0104
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_MEM                                                                            0x00AA0108
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_MEM_UV                                                                         0x00AA010C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_MEM_ODD                                                                        0x00AA0110
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_MEM_UV_ODD                                                                     0x00AA0114
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_POS                                                                            0x00AA0118
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_DIM                                                                            0x00AA011C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_BRIGHTNESS                                                                     0x00AA0120
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_3_CONTRAST                                                                       0x00AA0124
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_ALPHA                                                                          0x00AA0140
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_CTL                                                                            0x00AA0144
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_MEM                                                                            0x00AA0148
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_MEM_UV                                                                         0x00AA014C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_MEM_ODD                                                                        0x00AA0150
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_MEM_UV_ODD                                                                     0x00AA0154
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_POS                                                                            0x00AA0158
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_DIM                                                                            0x00AA015C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_BRIGHTNESS                                                                     0x00AA0160
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_4_CONTRAST                                                                       0x00AA0164
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_ALPHA                                                                          0x00AA0180
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_CTL                                                                            0x00AA0184
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_MEM                                                                            0x00AA0188
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_MEM_UV                                                                         0x00AA018C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_MEM_ODD                                                                        0x00AA0190
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_MEM_UV_ODD                                                                     0x00AA0194
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_POS                                                                            0x00AA0198
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_DIM                                                                            0x00AA019C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_BRIGHTNESS                                                                     0x00AA01A0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_5_CONTRAST                                                                       0x00AA01A4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_ALPHA                                                                          0x00AA01C0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_CTL                                                                            0x00AA01C4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_MEM                                                                            0x00AA01C8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_MEM_UV                                                                         0x00AA01CC
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_MEM_ODD                                                                        0x00AA01D0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_MEM_UV_ODD                                                                     0x00AA01D4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_POS                                                                            0x00AA01D8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_DIM                                                                            0x00AA01DC
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_BRIGHTNESS                                                                     0x00AA01E0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_6_CONTRAST                                                                       0x00AA01E4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_ALPHA                                                                          0x00AA0200
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_CTL                                                                            0x00AA0204
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_MEM                                                                            0x00AA0208
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_MEM_UV                                                                         0x00AA020C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_MEM_ODD                                                                        0x00AA0210
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_MEM_UV_ODD                                                                     0x00AA0214
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_POS                                                                            0x00AA0218
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_DIM                                                                            0x00AA021C
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_BRIGHTNESS                                                                     0x00AA0220
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_PLANE_7_CONTRAST                                                                       0x00AA0224
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_DBG_STOP_MB                                                                                0x00AA0240
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_DBG_CURRENT_MB                                                                             0x00AA0244
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_DBG                                                                                        0x00AA0258
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_Y2Y                                                                      0x00AA0280
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_U2Y                                                                      0x00AA0284
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_V2Y                                                                      0x00AA0288
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_Y2U                                                                      0x00AA0290
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_U2U                                                                      0x00AA0294
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_V2U                                                                      0x00AA0298
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_Y2V                                                                      0x00AA02A0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_U2V                                                                      0x00AA02A4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_V2V                                                                      0x00AA02A8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_Y2Y                                                                      0x00AA02C0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_U2Y                                                                      0x00AA02C4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_V2Y                                                                      0x00AA02C8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_Y2U                                                                      0x00AA02D0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_U2U                                                                      0x00AA02D4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_V2U                                                                      0x00AA02D8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_Y2V                                                                      0x00AA02E0
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_U2V                                                                      0x00AA02E4
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_V2V                                                                      0x00AA02E8
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_PRE_Y                                                                          0x00AA0300
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_PRE_U                                                                          0x00AA0304
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_PRE_V                                                                          0x00AA0308
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_POST_Y                                                                         0x00AA0310
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_POST_U                                                                         0x00AA0314
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_VID_CSC_POST_V                                                                         0x00AA0318
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_PRE_Y                                                                    0x00AA0320
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_PRE_U                                                                    0x00AA0324
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_PRE_V                                                                    0x00AA0328
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_POST_Y                                                                   0x00AA0330
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_POST_U                                                                   0x00AA0334
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_1_POST_V                                                                   0x00AA0338
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_PRE_Y                                                                    0x00AA0340
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_PRE_U                                                                    0x00AA0344
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_PRE_V                                                                    0x00AA0348
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_POST_Y                                                                   0x00AA0350
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_POST_U                                                                   0x00AA0354
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OVERLAY_CSC_2_POST_V                                                                   0x00AA0358
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_CTL                                                                         0x00AA0360
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_PARAM                                                                       0x00AA0364
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_Y                                                                           0x00AA0370
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_UV                                                                          0x00AA0374
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_Y_ODD                                                                       0x00AA0378
#define MED_XREG_ARB_VBIB_SLV_OSD_REGS_OSD_OUTPUT_MEM_UV_ODD                                                                      0x00AA037C
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_CONTROL_STATUS                                                                           0x00AB0000
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_FINGER_MOTION_THRESHOLD                                                                  0x00AB0004
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_FINGER_PIXEL_COUNT                                                                       0x00AB0008
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_MOTION_PIXEL_COUNT                                                                       0x00AB0010
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_FIELD_SIZE_MBX                                                                           0x00AB0014
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_FIELD_SIZE_MBY                                                                           0x00AB0018
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_FIELD_COMPARE_CONTROL                                                                    0x00AB001C
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_TOP_FIELD_COMPARE_BLOCK_SADS                                                             0x00AB0020
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_TOP_FIELD_COMPARE_SUM_BLOCK_SAD                                                          0x00AB0024
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_TOP_FIELD_COMPARE_SUM_SQRD_BLOCK_MAD                                                     0x00AB0028
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_BOT_FIELD_COMPARE_BLOCK_SADS                                                             0x00AB0030
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_BOT_FIELD_COMPARE_SUM_BLOCK_SAD                                                          0x00AB0034
#define MED_XREG_ARB_VBIB_SLV_DEINT_REGS_BOT_FIELD_COMPARE_SUM_SQRD_BLOCK_MAD                                                     0x00AB0038
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_CONTROL0                                                                                   0x00AC0000
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_MAX_MBX0                                                                                   0x00AC0004
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_MAX_MBY0                                                                                   0x00AC0008
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_INPUT_FORMAT0                                                                              0x00AC000C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_OUTPUT_FORMAT0                                                                             0x00AC0010
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V0_COEF0_E                                                                                 0x00AC0014
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V1_COEF0_E                                                                                 0x00AC0018
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V2_COEF0_E                                                                                 0x00AC001C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V0_COEF0_O                                                                                 0x00AC0020
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V1_COEF0_O                                                                                 0x00AC0024
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V2_COEF0_O                                                                                 0x00AC0028
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H0_COEF0                                                                                   0x00AC002C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H1_COEF0                                                                                   0x00AC0030
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H2_COEF0                                                                                   0x00AC0034
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H3_COEF0                                                                                   0x00AC0038
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H4_COEF0                                                                                   0x00AC003C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_CONTROL1                                                                                   0x00AC0040
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_MAX_MBX1                                                                                   0x00AC0044
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_MAX_MBY1                                                                                   0x00AC0048
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_INPUT_FORMAT1                                                                              0x00AC004C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_OUTPUT_FORMAT1                                                                             0x00AC0050
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V0_COEF1_E                                                                                 0x00AC0054
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V1_COEF1_E                                                                                 0x00AC0058
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V2_COEF1_E                                                                                 0x00AC005C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V0_COEF1_O                                                                                 0x00AC0060
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V1_COEF1_O                                                                                 0x00AC0064
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_V2_COEF1_O                                                                                 0x00AC0068
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H0_COEF1                                                                                   0x00AC006C
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H1_COEF1                                                                                   0x00AC0070
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H2_COEF1                                                                                   0x00AC0074
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H3_COEF1                                                                                   0x00AC0078
#define MED_XREG_ARB_VBIB_SLV_CSS_REGS_H4_COEF1                                                                                   0x00AC007C
#define MED_XREG_ARB_VBIB_SLV_VBIB_GLUE_REGS_CONFIG                                                                               0x00AD0000
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_RESET_SET                                                                        0x00AE0000
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_RESET_CLR                                                                        0x00AE0004
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_RESET                                                                            0x00AE0008
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_CLOCK_ENABLE_SET                                                                 0x00AE0100
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_CLOCK_ENABLE_CLR                                                                 0x00AE0104
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_VBIB_CLOCK_ENABLE                                                                     0x00AE0108
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                 0x00AE0200
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                 0x00AE0204
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                 0x00AE0208
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                 0x00AE020C
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_TIMEOUT_EN                                                                       0x00AE0300
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                   0x00AE0304
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                    0x00AE0308
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                   0x00AE0310
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                     0x00AE0314
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_0                                                                      0x00AE0400
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                 0x00AE0404
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_1                                                                      0x00AE0410
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                                 0x00AE0414
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_2                                                                      0x00AE0420
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_2_ADDR                                                                 0x00AE0424
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_3                                                                      0x00AE0430
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_XREG_COHERENCY_3_ADDR                                                                 0x00AE0434
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                           0x00AE0500
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                           0x00AE0504
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_ECO_REG                                                                               0x00AE0E00
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_MEM_ADJ_OUT                                                                           0x00AE0E10
#define MED_XREG_ARB_VBIB_SLV_VBIB_BLK_CTRL_SBUF_MEM_ADJ_OUT                                                                      0x00AE0E14
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MB_LOC                                                                     0x00B08000
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL0_0                                                                     0x00B08004
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL0_1                                                                     0x00B08008
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL0_2                                                                     0x00B0800C
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL0_3                                                                     0x00B08010
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL1_0                                                                     0x00B08014
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL1_1                                                                     0x00B08018
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL1_2                                                                     0x00B0801C
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MVL1_3                                                                     0x00B08020
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_MB_TYPE                                                                    0x00B08024
#define MED_XREG_ARB_ME_TOP_SLV_ME_PG_RES_OUTPUT_PARAM_QP_CBP                                                                     0x00B08028
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR0                                                                            0x00B0E000
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR1                                                                            0x00B0E004
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR2                                                                            0x00B0E008
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR3                                                                            0x00B0E00C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR4                                                                            0x00B0E010
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR5                                                                            0x00B0E014
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR6                                                                            0x00B0E018
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR7                                                                            0x00B0E01C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR8                                                                            0x00B0E020
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR9                                                                            0x00B0E024
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR10                                                                           0x00B0E028
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR11                                                                           0x00B0E02C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR12                                                                           0x00B0E030
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR13                                                                           0x00B0E034
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR14                                                                           0x00B0E038
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR15                                                                           0x00B0E03C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR16                                                                           0x00B0E040
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR17                                                                           0x00B0E044
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR18                                                                           0x00B0E048
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR19                                                                           0x00B0E04C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR20                                                                           0x00B0E050
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR21                                                                           0x00B0E054
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR22                                                                           0x00B0E058
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR23                                                                           0x00B0E05C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR24                                                                           0x00B0E060
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR25                                                                           0x00B0E064
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR26                                                                           0x00B0E068
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR27                                                                           0x00B0E06C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR28                                                                           0x00B0E070
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR29                                                                           0x00B0E074
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR30                                                                           0x00B0E078
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR31                                                                           0x00B0E07C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR32                                                                           0x00B0E080
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR33                                                                           0x00B0E084
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR34                                                                           0x00B0E088
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR35                                                                           0x00B0E08C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR36                                                                           0x00B0E090
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR37                                                                           0x00B0E094
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR38                                                                           0x00B0E098
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR39                                                                           0x00B0E09C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR40                                                                           0x00B0E0A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR41                                                                           0x00B0E0A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR42                                                                           0x00B0E0A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR43                                                                           0x00B0E0AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR44                                                                           0x00B0E0B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR45                                                                           0x00B0E0B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR46                                                                           0x00B0E0B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR47                                                                           0x00B0E0BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR48                                                                           0x00B0E0C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR49                                                                           0x00B0E0C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR50                                                                           0x00B0E0C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR51                                                                           0x00B0E0CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR52                                                                           0x00B0E0D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR53                                                                           0x00B0E0D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR54                                                                           0x00B0E0D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR55                                                                           0x00B0E0DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR56                                                                           0x00B0E0E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR57                                                                           0x00B0E0E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR58                                                                           0x00B0E0E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR59                                                                           0x00B0E0EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR60                                                                           0x00B0E0F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR61                                                                           0x00B0E0F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR62                                                                           0x00B0E0F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_GPR_GPR63                                                                           0x00B0E0FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_PREDICATE_BITS                                                                  0x00B0E100
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_ALU_COND                                                                        0x00B0E104
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MERGE_WINDOW                                                                    0x00B0E108
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MB_COORD                                                                        0x00B0E10C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MV_RANGE_X                                                                      0x00B0E110
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MV_RANGE_Y                                                                      0x00B0E114
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_PAGE                                                                            0x00B0E118
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_PC_STACK                                                                        0x00B0E11C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_CIRC_BUFF1_CNTL_STAT                                                            0x00B0E120
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_PC_INITIAL                                                                      0x00B0E124
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MVRP_CTRL_STATUS                                                                0x00B0E128
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MAILBOX_IN                                                                      0x00B0E12C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_MAILBOX_OUT                                                                     0x00B0E130
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_HW_CTRL_STATUS                                                                  0x00B0E134
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_CIRC_BUFF2_CNTL_STAT                                                            0x00B0E138
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_PSR_ALGORITHM_DONE                                                                  0x00B0E13C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_PC_BREAKPOINT_BP0                                                               0x00B0E140
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_PC_BREAKPOINT_BP1                                                               0x00B0E144
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_PC_BREAKPOINT_BP2                                                               0x00B0E148
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_MBX_MBY_BP3                                                                     0x00B0E14C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_MVRP_READ_ADDR_BP4                                                              0x00B0E150
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_MVRP_WRITE_ADDR_BP5                                                             0x00B0E154
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_BP_STATUS                                                                       0x00B0E158
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_STEP_N                                                                          0x00B0E15C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_DBG_STATUS                                                                      0x00B0E160
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_DBG_CNTL                                                                        0x00B0E164
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_DBG_BR_TRACE_CNTL                                                                   0x00B0E168
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD00                                                                  0x00B0E180
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD01                                                                  0x00B0E184
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD02                                                                  0x00B0E188
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD03                                                                  0x00B0E18C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD04                                                                  0x00B0E190
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD05                                                                  0x00B0E194
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD06                                                                  0x00B0E198
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD07                                                                  0x00B0E19C
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD08                                                                  0x00B0E1A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD09                                                                  0x00B0E1A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD10                                                                  0x00B0E1A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD11                                                                  0x00B0E1AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD12                                                                  0x00B0E1B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD13                                                                  0x00B0E1B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD14                                                                  0x00B0E1B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD15                                                                  0x00B0E1BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD16                                                                  0x00B0E1C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD17                                                                  0x00B0E1C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD18                                                                  0x00B0E1C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD19                                                                  0x00B0E1CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD20                                                                  0x00B0E1D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD21                                                                  0x00B0E1D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD22                                                                  0x00B0E1D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD23                                                                  0x00B0E1DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD24                                                                  0x00B0E1E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD25                                                                  0x00B0E1E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD26                                                                  0x00B0E1E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD27                                                                  0x00B0E1EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD28                                                                  0x00B0E1F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD29                                                                  0x00B0E1F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD30                                                                  0x00B0E1F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVRP_L0_L1_BRT_BR_BUFF_WORD31                                                                  0x00B0E1FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_FP_CONTROL_STATUS                                                                0x00B10000
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_MVR_CONTROL_STATUS                                                                  0x00B10008
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PIPE_CONTROL_STATUS                                                              0x00B1000C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_ME_CNTL_STAT                                                                     0x00B10010
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_FE_CNTL_STAT                                                                     0x00B10014
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_SP_CONTROL_STATUS                                                                0x00B10018
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_INTERRUPT_REG                                                                    0x00B1001C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_SP_SEARCH_TYPE                                                                   0x00B10020
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PG_CONTROL_STATUS                                                                0x00B10024
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PG_RES_CONTROL_STATUS                                                            0x00B10028
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_TXCODE_CONTROL                                                                   0x00B1002C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_TB_CNTL_STAT                                                                     0x00B10030
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA0_CNTL_STAT                                                                   0x00B10034
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA1_CNTL_STAT                                                                   0x00B10038
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA2_CNTL_STAT                                                                   0x00B1003C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PIPE_START                                                                       0x00B10040
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA3_CNTL_STAT                                                                   0x00B10044
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA_ENDIANNESS_CNTL                                                              0x00B10048
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_ENCODE_1ST_PASS_CNTL                                                             0x00B10054
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_MVRP_AQUANT_CNTL_STAT                                                            0x00B10058
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_SP_HALF_PEL_RESULTS                                                              0x00B1005C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_SP_QRTR_PEL_L0_RESULTS                                                           0x00B10060
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_SP_QRTR_PEL_L1_RESULTS                                                           0x00B10064
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PTRFILE_RSVD_REG0                                                                0x00B10068
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PTRFILE_RSVD_REG1                                                                0x00B1006C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_PG_WEIGHTED_PRED_CNTL                                                               0x00B10070
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_MVR_DEBUG                                                                        0x00B10078
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_DMA_STRIDE                                                                       0x00B1007C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_LUMA_PER_REFID_WEIGHTS                                                        0x00B10080
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_LUMA_PER_REFID_OFFSETS                                                        0x00B10084
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_CR_PER_REFID_WEIGHTS                                                          0x00B10088
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_CR_PER_REFID_OFFSETS                                                          0x00B1008C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_CB_PER_REFID_WEIGHTS                                                          0x00B10090
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L0_CB_PER_REFID_OFFSETS                                                          0x00B10094
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_LUMA_PER_REFID_WEIGHTS                                                        0x00B10098
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_LUMA_PER_REFID_OFFSETS                                                        0x00B1009C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_CR_PER_REFID_WEIGHTS                                                          0x00B100A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_CR_PER_REFID_OFFSETS                                                          0x00B100A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_CB_PER_REFID_WEIGHTS                                                          0x00B100A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_L1_CB_PER_REFID_OFFSETS                                                          0x00B100AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_LUMA_LOGWD                                                                       0x00B100B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_CHROMA_LOGWD                                                                     0x00B100B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PTRFILE_SPACE_HOLDERE                                                            0x00B100B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_PTRFILE_SPACE_HOLDERF                                                            0x00B100BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_INTRPTS_ME_INTERRUPT_CTRL_ENBL_SET                                               0x00B100C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_INTRPTS_ME_INTERRUPT_CTRL_ENBL_CLR                                               0x00B100C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_INTRPTS_ME_INTERRUPT_CTRL_STAT_SET                                               0x00B100C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_REGFILE_ME_INTRPTS_ME_INTERRUPT_CTRL_STAT_CLR                                               0x00B100CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_0                                                                     0x00B10200
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_0                                                                0x00B10204
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_0                                                                     0x00B10208
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_0                                                                    0x00B1020C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_1                                                                     0x00B10210
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_1                                                                0x00B10214
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_1                                                                     0x00B10218
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_1                                                                    0x00B1021C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_2                                                                     0x00B10220
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_2                                                                0x00B10224
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_2                                                                     0x00B10228
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_2                                                                    0x00B1022C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_3                                                                     0x00B10230
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_3                                                                0x00B10234
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_3                                                                     0x00B10238
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_3                                                                    0x00B1023C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_4                                                                     0x00B10240
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_4                                                                0x00B10244
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_4                                                                     0x00B10248
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_4                                                                    0x00B1024C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_5                                                                     0x00B10250
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_5                                                                0x00B10254
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_5                                                                     0x00B10258
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_5                                                                    0x00B1025C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_6                                                                     0x00B10260
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_6                                                                0x00B10264
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_6                                                                     0x00B10268
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_6                                                                    0x00B1026C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_ADDR_7                                                                     0x00B10270
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_BASE_START_Y_X_7                                                                0x00B10274
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_RECTANGLE_7                                                                     0x00B10278
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA0_ME_DMA_CONFIG_REG_7                                                                    0x00B1027C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_0                                                                     0x00B10280
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_0                                                                0x00B10284
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_0                                                                     0x00B10288
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_0                                                                    0x00B1028C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_1                                                                     0x00B10290
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_1                                                                0x00B10294
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_1                                                                     0x00B10298
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_1                                                                    0x00B1029C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_2                                                                     0x00B102A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_2                                                                0x00B102A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_2                                                                     0x00B102A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_2                                                                    0x00B102AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_3                                                                     0x00B102B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_3                                                                0x00B102B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_3                                                                     0x00B102B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_3                                                                    0x00B102BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_4                                                                     0x00B102C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_4                                                                0x00B102C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_4                                                                     0x00B102C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_4                                                                    0x00B102CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_5                                                                     0x00B102D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_5                                                                0x00B102D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_5                                                                     0x00B102D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_5                                                                    0x00B102DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_6                                                                     0x00B102E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_6                                                                0x00B102E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_6                                                                     0x00B102E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_6                                                                    0x00B102EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_ADDR_7                                                                     0x00B102F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_BASE_START_Y_X_7                                                                0x00B102F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_RECTANGLE_7                                                                     0x00B102F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA1_ME_DMA_CONFIG_REG_7                                                                    0x00B102FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_0                                                                     0x00B10300
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_0                                                                0x00B10304
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_0                                                                     0x00B10308
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_0                                                                    0x00B1030C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_1                                                                     0x00B10310
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_1                                                                0x00B10314
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_1                                                                     0x00B10318
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_1                                                                    0x00B1031C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_2                                                                     0x00B10320
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_2                                                                0x00B10324
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_2                                                                     0x00B10328
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_2                                                                    0x00B1032C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_3                                                                     0x00B10330
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_3                                                                0x00B10334
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_3                                                                     0x00B10338
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_3                                                                    0x00B1033C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_4                                                                     0x00B10340
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_4                                                                0x00B10344
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_4                                                                     0x00B10348
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_4                                                                    0x00B1034C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_5                                                                     0x00B10350
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_5                                                                0x00B10354
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_5                                                                     0x00B10358
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_5                                                                    0x00B1035C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_6                                                                     0x00B10360
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_6                                                                0x00B10364
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_6                                                                     0x00B10368
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_6                                                                    0x00B1036C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_ADDR_7                                                                     0x00B10370
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_BASE_START_Y_X_7                                                                0x00B10374
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_RECTANGLE_7                                                                     0x00B10378
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA2_ME_DMA_CONFIG_REG_7                                                                    0x00B1037C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_0                                                                     0x00B10880
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_0                                                                0x00B10884
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_0                                                                     0x00B10888
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_0                                                                    0x00B1088C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_1                                                                     0x00B10890
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_1                                                                0x00B10894
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_1                                                                     0x00B10898
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_1                                                                    0x00B1089C
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_2                                                                     0x00B108A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_2                                                                0x00B108A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_2                                                                     0x00B108A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_2                                                                    0x00B108AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_3                                                                     0x00B108B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_3                                                                0x00B108B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_3                                                                     0x00B108B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_3                                                                    0x00B108BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_4                                                                     0x00B108C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_4                                                                0x00B108C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_4                                                                     0x00B108C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_4                                                                    0x00B108CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_5                                                                     0x00B108D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_5                                                                0x00B108D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_5                                                                     0x00B108D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_5                                                                    0x00B108DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_6                                                                     0x00B108E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_6                                                                0x00B108E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_6                                                                     0x00B108E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_6                                                                    0x00B108EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_ADDR_7                                                                     0x00B108F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_BASE_START_Y_X_7                                                                0x00B108F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_RECTANGLE_7                                                                     0x00B108F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_ME_DMA3_ME_DMA_CONFIG_REG_7                                                                    0x00B108FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_00                                                                            0x00B10900
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_01                                                                            0x00B10910
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_02                                                                            0x00B10920
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_03                                                                            0x00B10930
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_05                                                                            0x00B10950
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_08                                                                            0x00B10980
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_09                                                                            0x00B10990
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_0A                                                                            0x00B109A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_0B                                                                            0x00B109B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_RESULTS_ENTRY_0D                                                                            0x00B109D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_00                                                                            0x00B10A00
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_01                                                                            0x00B10A10
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_02                                                                            0x00B10A20
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_03                                                                            0x00B10A30
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_08                                                                            0x00B10A80
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_09                                                                            0x00B10A90
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_0A                                                                            0x00B10AA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_SP_RESULTS_ENTRY_0B                                                                            0x00B10AB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_00                                                                          0x00B10B00
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_01                                                                          0x00B10B10
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_02                                                                          0x00B10B20
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_03                                                                          0x00B10B30
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_04                                                                          0x00B10B40
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_05                                                                          0x00B10B50
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_06                                                                          0x00B10B60
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_07                                                                          0x00B10B70
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_08                                                                          0x00B10B80
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_09                                                                          0x00B10B90
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0A                                                                          0x00B10BA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0B                                                                          0x00B10BB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0C                                                                          0x00B10BC0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0D                                                                          0x00B10BD0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0E                                                                          0x00B10BE0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FILL_RESULTS_ENTRY_0F                                                                          0x00B10BF0
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_SD_MODEBITS_L0                                                                          0x00B10C00
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_SD_MODEBITS_L1                                                                          0x00B10C04
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_DD_MODEBITS_L0                                                                          0x00B10C08
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_DD_MODEBITS_L1                                                                          0x00B10C0C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_DD_MODEBITS_BI                                                                          0x00B10C10
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_SD_REFIDXBITS_FRAME_L0                                                                  0x00B10C14
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_SD_REFIDXBITS_FIELD_L0                                                                  0x00B10C18
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_DD_REFIDXBITS_FRAME_L0                                                                  0x00B10C1C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_DD_REFIDXBITS_FIELD_L0                                                                  0x00B10C20
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_ENCODE_1ST_PASS                                                                         0x00B10C24
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_REFIDX_FIELD_PARITY_L0                                                                  0x00B10C30
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_REFIDX_FIELD_PARITY_L1                                                                  0x00B10C34
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_0TO3                                                                    0x00B10C40
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_4TO7                                                                    0x00B10C44
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_8TO11                                                                   0x00B10C48
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_12TO15                                                                  0x00B10C4C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_16TO19                                                                  0x00B10C50
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_20TO23                                                                  0x00B10C54
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_24TO27                                                                  0x00B10C58
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_28TO31                                                                  0x00B10C5C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_32TO35                                                                  0x00B10C60
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_36TO39                                                                  0x00B10C64
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_40TO43                                                                  0x00B10C68
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_44TO47                                                                  0x00B10C6C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_REG_COST_MULTIPLIER_48TO51                                                                  0x00B10C70
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_FULL_16X16_MIN_COST                                                                     0x00B10C80
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_UPPER_16X8_MIN_COST                                                                     0x00B10C84
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_LOWER_16X8_MIN_COST                                                                     0x00B10C88
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_LEFT_8X16_MIN_COST                                                                      0x00B10C8C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_RIGHT_8X16_MIN_COST                                                                     0x00B10C90
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_UPPER_LEFT_8X8_MIN_COST                                                                 0x00B10C94
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_UPPER_RIGHT_8X8_MIN_COST                                                                0x00B10C98
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_LOWER_LEFT_8X8_MIN_COST                                                                 0x00B10C9C
#define MED_XREG_ARB_ME_TOP_SLV_ME_FP_SAD_LOWER_RIGHT_8X8_MIN_COST                                                                0x00B10CA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_0                                                                         0x00B10D00
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_1                                                                         0x00B10D04
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_2                                                                         0x00B10D08
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_3                                                                         0x00B10D0C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_4                                                                         0x00B10D10
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_5                                                                         0x00B10D14
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_6                                                                         0x00B10D18
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_7                                                                         0x00B10D1C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_8                                                                         0x00B10D20
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_9                                                                         0x00B10D24
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_10                                                                        0x00B10D28
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_11                                                                        0x00B10D2C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_12                                                                        0x00B10D30
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_13                                                                        0x00B10D34
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_14                                                                        0x00B10D38
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_15                                                                        0x00B10D3C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_16                                                                        0x00B10D40
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_17                                                                        0x00B10D44
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_18                                                                        0x00B10D48
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_19                                                                        0x00B10D4C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_20                                                                        0x00B10D50
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_21                                                                        0x00B10D54
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_22                                                                        0x00B10D58
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_23                                                                        0x00B10D5C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_24                                                                        0x00B10D60
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_25                                                                        0x00B10D64
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_26                                                                        0x00B10D68
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_27                                                                        0x00B10D6C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_28                                                                        0x00B10D70
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_29                                                                        0x00B10D74
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_30                                                                        0x00B10D78
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L0_REFIDX_ENTRY_31                                                                        0x00B10D7C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_0                                                                       0x00B10D80
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_1                                                                       0x00B10D84
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_2                                                                       0x00B10D88
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_3                                                                       0x00B10D8C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_4                                                                       0x00B10D90
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_5                                                                       0x00B10D94
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_6                                                                       0x00B10D98
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_7                                                                       0x00B10D9C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_8                                                                       0x00B10DA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_9                                                                       0x00B10DA4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_10                                                                      0x00B10DA8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_11                                                                      0x00B10DAC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_12                                                                      0x00B10DB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_13                                                                      0x00B10DB4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_14                                                                      0x00B10DB8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_15                                                                      0x00B10DBC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_16                                                                      0x00B10DC0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_17                                                                      0x00B10DC4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_18                                                                      0x00B10DC8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_19                                                                      0x00B10DCC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_20                                                                      0x00B10DD0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_21                                                                      0x00B10DD4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_22                                                                      0x00B10DD8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_23                                                                      0x00B10DDC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_24                                                                      0x00B10DE0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_25                                                                      0x00B10DE4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_26                                                                      0x00B10DE8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_27                                                                      0x00B10DEC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_28                                                                      0x00B10DF0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_29                                                                      0x00B10DF4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_30                                                                      0x00B10DF8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L0_REFIDX_ENTRY_31                                                                      0x00B10DFC
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_0                                                                         0x00B10E00
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_1                                                                         0x00B10E04
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_2                                                                         0x00B10E08
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_3                                                                         0x00B10E0C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_4                                                                         0x00B10E10
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_5                                                                         0x00B10E14
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_6                                                                         0x00B10E18
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_7                                                                         0x00B10E1C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_8                                                                         0x00B10E20
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_9                                                                         0x00B10E24
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_10                                                                        0x00B10E28
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_11                                                                        0x00B10E2C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_12                                                                        0x00B10E30
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_13                                                                        0x00B10E34
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_14                                                                        0x00B10E38
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_15                                                                        0x00B10E3C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_16                                                                        0x00B10E40
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_17                                                                        0x00B10E44
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_18                                                                        0x00B10E48
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_19                                                                        0x00B10E4C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_20                                                                        0x00B10E50
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_21                                                                        0x00B10E54
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_22                                                                        0x00B10E58
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_23                                                                        0x00B10E5C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_24                                                                        0x00B10E60
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_25                                                                        0x00B10E64
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_26                                                                        0x00B10E68
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_27                                                                        0x00B10E6C
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_28                                                                        0x00B10E70
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_29                                                                        0x00B10E74
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_30                                                                        0x00B10E78
#define MED_XREG_ARB_ME_TOP_SLV_ME_LUMA_L1_REFIDX_ENTRY_31                                                                        0x00B10E7C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_0                                                                       0x00B10E80
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_1                                                                       0x00B10E84
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_2                                                                       0x00B10E88
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_3                                                                       0x00B10E8C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_4                                                                       0x00B10E90
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_5                                                                       0x00B10E94
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_6                                                                       0x00B10E98
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_7                                                                       0x00B10E9C
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_8                                                                       0x00B10EA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_9                                                                       0x00B10EA4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_10                                                                      0x00B10EA8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_11                                                                      0x00B10EAC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_12                                                                      0x00B10EB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_13                                                                      0x00B10EB4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_14                                                                      0x00B10EB8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_15                                                                      0x00B10EBC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_16                                                                      0x00B10EC0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_17                                                                      0x00B10EC4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_18                                                                      0x00B10EC8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_19                                                                      0x00B10ECC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_20                                                                      0x00B10ED0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_21                                                                      0x00B10ED4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_22                                                                      0x00B10ED8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_23                                                                      0x00B10EDC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_24                                                                      0x00B10EE0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_25                                                                      0x00B10EE4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_26                                                                      0x00B10EE8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_27                                                                      0x00B10EEC
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_28                                                                      0x00B10EF0
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_29                                                                      0x00B10EF4
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_30                                                                      0x00B10EF8
#define MED_XREG_ARB_ME_TOP_SLV_ME_CHROMA_L1_REFIDX_ENTRY_31                                                                      0x00B10EFC
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_00                                                                           0x00B10F00
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_01                                                                           0x00B10F10
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_02                                                                           0x00B10F20
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_03                                                                           0x00B10F30
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_04                                                                           0x00B10F40
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_05                                                                           0x00B10F50
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_06                                                                           0x00B10F60
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_07                                                                           0x00B10F70
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_08                                                                           0x00B10F80
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_09                                                                           0x00B10F90
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0A                                                                           0x00B10FA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0B                                                                           0x00B10FB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0C                                                                           0x00B10FC0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0D                                                                           0x00B10FD0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0E                                                                           0x00B10FE0
#define MED_XREG_ARB_ME_TOP_SLV_ME_MVR_RESULTS_ENTRY_0F                                                                           0x00B10FF0
#define MED_XREG_ARB_ME_TOP_SLV_ME_COLOC_MEM_COL_CONFIG                                                                           0x00B15200
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR0                                                                            0x00B1E000
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR1                                                                            0x00B1E004
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR2                                                                            0x00B1E008
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR3                                                                            0x00B1E00C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR4                                                                            0x00B1E010
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR5                                                                            0x00B1E014
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR6                                                                            0x00B1E018
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR7                                                                            0x00B1E01C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR8                                                                            0x00B1E020
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR9                                                                            0x00B1E024
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR10                                                                           0x00B1E028
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR11                                                                           0x00B1E02C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR12                                                                           0x00B1E030
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR13                                                                           0x00B1E034
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR14                                                                           0x00B1E038
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR15                                                                           0x00B1E03C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR16                                                                           0x00B1E040
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR17                                                                           0x00B1E044
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR18                                                                           0x00B1E048
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR19                                                                           0x00B1E04C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR20                                                                           0x00B1E050
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR21                                                                           0x00B1E054
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR22                                                                           0x00B1E058
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR23                                                                           0x00B1E05C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR24                                                                           0x00B1E060
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR25                                                                           0x00B1E064
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR26                                                                           0x00B1E068
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR27                                                                           0x00B1E06C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR28                                                                           0x00B1E070
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR29                                                                           0x00B1E074
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR30                                                                           0x00B1E078
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR31                                                                           0x00B1E07C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR32                                                                           0x00B1E080
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR33                                                                           0x00B1E084
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR34                                                                           0x00B1E088
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR35                                                                           0x00B1E08C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR36                                                                           0x00B1E090
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR37                                                                           0x00B1E094
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR38                                                                           0x00B1E098
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR39                                                                           0x00B1E09C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR40                                                                           0x00B1E0A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR41                                                                           0x00B1E0A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR42                                                                           0x00B1E0A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR43                                                                           0x00B1E0AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR44                                                                           0x00B1E0B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR45                                                                           0x00B1E0B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR46                                                                           0x00B1E0B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR47                                                                           0x00B1E0BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR48                                                                           0x00B1E0C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR49                                                                           0x00B1E0C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR50                                                                           0x00B1E0C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR51                                                                           0x00B1E0CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR52                                                                           0x00B1E0D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR53                                                                           0x00B1E0D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR54                                                                           0x00B1E0D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR55                                                                           0x00B1E0DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR56                                                                           0x00B1E0E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR57                                                                           0x00B1E0E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR58                                                                           0x00B1E0E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR59                                                                           0x00B1E0EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR60                                                                           0x00B1E0F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR61                                                                           0x00B1E0F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR62                                                                           0x00B1E0F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_GPR_GPR63                                                                           0x00B1E0FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_PREDICATE_BITS                                                                  0x00B1E100
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_ALU_COND                                                                        0x00B1E104
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MERGE_WINDOW                                                                    0x00B1E108
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MB_COORD                                                                        0x00B1E10C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MV_RANGE_X                                                                      0x00B1E110
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MV_RANGE_Y                                                                      0x00B1E114
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_PAGE                                                                            0x00B1E118
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_PC_STACK                                                                        0x00B1E11C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_CIRC_BUFF1_CNTL_STAT                                                            0x00B1E120
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_PC_INITIAL                                                                      0x00B1E124
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MVRP_CTRL_STATUS                                                                0x00B1E128
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MAILBOX_IN                                                                      0x00B1E12C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_MAILBOX_OUT                                                                     0x00B1E130
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_HW_CTRL_STATUS                                                                  0x00B1E134
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_CIRC_BUFF2_CNTL_STAT                                                            0x00B1E138
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_PSR_ALGORITHM_DONE                                                                  0x00B1E13C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_PC_BREAKPOINT_BP0                                                               0x00B1E140
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_PC_BREAKPOINT_BP1                                                               0x00B1E144
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_PC_BREAKPOINT_BP2                                                               0x00B1E148
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_MBX_MBY_BP3                                                                     0x00B1E14C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_MVRP_READ_ADDR_BP4                                                              0x00B1E150
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_MVRP_WRITE_ADDR_BP5                                                             0x00B1E154
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_BP_STATUS                                                                       0x00B1E158
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_STEP_N                                                                          0x00B1E15C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_DBG_STATUS                                                                      0x00B1E160
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_DBG_CNTL                                                                        0x00B1E164
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_DBG_BR_TRACE_CNTL                                                                   0x00B1E168
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD00                                                                  0x00B1E180
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD01                                                                  0x00B1E184
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD02                                                                  0x00B1E188
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD03                                                                  0x00B1E18C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD04                                                                  0x00B1E190
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD05                                                                  0x00B1E194
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD06                                                                  0x00B1E198
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD07                                                                  0x00B1E19C
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD08                                                                  0x00B1E1A0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD09                                                                  0x00B1E1A4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD10                                                                  0x00B1E1A8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD11                                                                  0x00B1E1AC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD12                                                                  0x00B1E1B0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD13                                                                  0x00B1E1B4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD14                                                                  0x00B1E1B8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD15                                                                  0x00B1E1BC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD16                                                                  0x00B1E1C0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD17                                                                  0x00B1E1C4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD18                                                                  0x00B1E1C8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD19                                                                  0x00B1E1CC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD20                                                                  0x00B1E1D0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD21                                                                  0x00B1E1D4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD22                                                                  0x00B1E1D8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD23                                                                  0x00B1E1DC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD24                                                                  0x00B1E1E0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD25                                                                  0x00B1E1E4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD26                                                                  0x00B1E1E8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD27                                                                  0x00B1E1EC
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD28                                                                  0x00B1E1F0
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD29                                                                  0x00B1E1F4
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD30                                                                  0x00B1E1F8
#define MED_XREG_ARB_ME_TOP_SLV_ME_AQ_MVRP_AQ_BRT_BR_BUFF_WORD31                                                                  0x00B1E1FC
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_PIPE_CONFIG                                                                            0x00B1FF00
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_PIPE                                                                             0x00B1FF10
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_PIXEL_SIZE                                                                       0x00B1FF14
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_MB_SIZE                                                                          0x00B1FF18
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_H264                                                                             0x00B1FF24
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_MPEG2                                                                            0x00B1FF28
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_MPEG2_4_PARAM1                                                                   0x00B1FF34
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_H264_PARAM1                                                                      0x00B1FF38
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_PIPE                                                                            0x00B1FF40
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_PIXEL_SIZE                                                                      0x00B1FF44
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_MB_SIZE                                                                         0x00B1FF48
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_SIDE_CROP                                                                       0x00B1FF4C
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_VERT_CROP                                                                       0x00B1FF50
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_H264                                                                            0x00B1FF54
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_MPEG2                                                                           0x00B1FF58
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_MPEG2_4_PARAM1                                                                  0x00B1FF64
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_OUTPUT_H264_PARAM1                                                                     0x00B1FF68
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_COL_BD_REG_0_1                                                              0x00B1FF80
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_COL_BD_REG_2_3                                                              0x00B1FF84
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_COL_BD_REG_4_5                                                              0x00B1FF88
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_COL_BD_REG_6_7                                                              0x00B1FF8C
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_COL_BD_REG_8_9                                                              0x00B1FF90
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_0_1                                                              0x00B1FF94
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_2_3                                                              0x00B1FF98
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_4_5                                                              0x00B1FF9C
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_6_7                                                              0x00B1FFA0
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_8_9                                                              0x00B1FFA4
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_ROW_BD_REG_10                                                               0x00B1FFA8
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_SLICE_CONFIG_0                                                              0x00B1FFAC
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_INPUT_HEVC_BLOCK_CONFIG_0                                                              0x00B1FFB0
#define MED_XREG_ARB_ME_TOP_SLV_ME_GLOBALS_ECO_REGISTER                                                                           0x00B1FFFC
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_LUMA_TF                                                                       0x00B20000
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_LUMA_BF                                                                       0x00B20004
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_CHROMA_TF                                                                     0x00B20008
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_CHROMA_BF                                                                     0x00B2000C
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_PS                                                                            0x00B20010
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMA_CTRL_REG                                                                               0x00B20014
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_ENC_IN_CTRL_REG                                                                            0x00B20018
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_SLICE_CTRL_REG                                                                             0x00B2001C
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_ENC_IN_STATUS                                                                              0x00B20020
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DEBUG_CTRL_REG                                                                             0x00B20024
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DEBUG_STATUS                                                                               0x00B20028
#define MED_XREG_ARB_ME_TOP_SLV_ENC_IN_DMR_ADR_BASE_PS_BF                                                                         0x00B2002C
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_SET_XMEM_TAG                                                                        0x00B30300
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_OUTSTANDING_XMEM_WR_COUNT                                                           0x00B30304
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_ECO_REGISTER                                                                        0x00B30308
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_BOOT_ADDRESS                                                                        0x00B3030C
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_TRACE_PORT_CTRL                                                                     0x00B30380
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_MEPU_CPU_CONTROL_SET                                                                0x00B31000
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_MEPU_CPU_CONTROL_CLR                                                                0x00B31004
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_MEPU_CPU_STATUS                                                                     0x00B3100C
#define MED_XREG_ARB_ME_TOP_SLV_MEPU_CPU_REGS_MEPU_XMEM_PRIORITY                                                                  0x00B31010
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_PARTITION_ENABLE                                        0x00B40000
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_NUM_OF_UNIT_ROWS                                        0x00B40004
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_PIC_WIDTH                                           0x00B40008
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_BUFFER_HEIGHT                                           0x00B4000C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_BASE_ADDRESS                                        0x00B40010
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00B40014
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00B40018
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_DMA_STRIDE                                          0x00B4001C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_DMA_DDR_MODE                                        0x00B40020
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_PIC_MODE                                                0x00B40024
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_PIC_UPPER_LINE_IN_BUF                               0x00B40080
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_PIC_LOWER_LINE_IN_BUF                               0x00B40084
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00B40088
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x00B4008C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_PART_STATUS                                             0x00B40090
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA0_OUTSTANDING_DATA_STATUS                                 0x00B40094
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_PARTITION_ENABLE                                        0x00B40100
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_NUM_OF_UNIT_ROWS                                        0x00B40104
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_PIC_WIDTH                                           0x00B40108
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_BUFFER_HEIGHT                                           0x00B4010C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_BASE_ADDRESS                                        0x00B40110
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00B40114
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00B40118
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_DMA_STRIDE                                          0x00B4011C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_DMA_DDR_MODE                                        0x00B40120
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_PIC_MODE                                                0x00B40124
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_PIC_UPPER_LINE_IN_BUF                               0x00B40180
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_PIC_LOWER_LINE_IN_BUF                               0x00B40184
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00B40188
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x00B4018C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_PART_STATUS                                             0x00B40190
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA1_OUTSTANDING_DATA_STATUS                                 0x00B40194
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_PARTITION_ENABLE                                        0x00B40200
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_NUM_OF_UNIT_ROWS                                        0x00B40204
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_PIC_WIDTH                                           0x00B40208
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_BUFFER_HEIGHT                                           0x00B4020C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_BASE_ADDRESS                                        0x00B40210
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00B40214
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00B40218
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_DMA_STRIDE                                          0x00B4021C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_DMA_DDR_MODE                                        0x00B40220
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_PIC_MODE                                                0x00B40224
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_PIC_UPPER_LINE_IN_BUF                               0x00B40280
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_PIC_LOWER_LINE_IN_BUF                               0x00B40284
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00B40288
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x00B4028C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_PART_STATUS                                             0x00B40290
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA2_OUTSTANDING_DATA_STATUS                                 0x00B40294
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_PARTITION_ENABLE                                        0x00B40300
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_NUM_OF_UNIT_ROWS                                        0x00B40304
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_PIC_WIDTH                                           0x00B40308
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_BUFFER_HEIGHT                                           0x00B4030C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_BASE_ADDRESS                                        0x00B40310
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00B40314
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00B40318
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_DMA_STRIDE                                          0x00B4031C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_DMA_DDR_MODE                                        0x00B40320
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_PIC_MODE                                                0x00B40324
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_PIC_UPPER_LINE_IN_BUF                               0x00B40380
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_PIC_LOWER_LINE_IN_BUF                               0x00B40384
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00B40388
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x00B4038C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_PART_STATUS                                             0x00B40390
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA3_OUTSTANDING_DATA_STATUS                                 0x00B40394
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_PARTITION_ENABLE                                        0x00B40400
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_NUM_OF_UNIT_ROWS                                        0x00B40404
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_PIC_WIDTH                                           0x00B40408
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_BUFFER_HEIGHT                                           0x00B4040C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_BASE_ADDRESS                                        0x00B40410
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00B40414
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00B40418
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_DMA_STRIDE                                          0x00B4041C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_DMA_DDR_MODE                                        0x00B40420
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_PIC_MODE                                                0x00B40424
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_PIC_UPPER_LINE_IN_BUF                               0x00B40480
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_PIC_LOWER_LINE_IN_BUF                               0x00B40484
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00B40488
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x00B4048C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_PART_STATUS                                             0x00B40490
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA4_OUTSTANDING_DATA_STATUS                                 0x00B40494
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_PARTITION_ENABLE                                        0x00B40500
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_NUM_OF_UNIT_ROWS                                        0x00B40504
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_PIC_WIDTH                                           0x00B40508
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_BUFFER_HEIGHT                                           0x00B4050C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_BASE_ADDRESS                                        0x00B40510
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00B40514
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00B40518
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_DMA_STRIDE                                          0x00B4051C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_DMA_DDR_MODE                                        0x00B40520
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_PIC_MODE                                                0x00B40524
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_PIC_UPPER_LINE_IN_BUF                               0x00B40580
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_PIC_LOWER_LINE_IN_BUF                               0x00B40584
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00B40588
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x00B4058C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_PART_STATUS                                             0x00B40590
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA5_OUTSTANDING_DATA_STATUS                                 0x00B40594
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_PARTITION_ENABLE                                        0x00B40600
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_NUM_OF_UNIT_ROWS                                        0x00B40604
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_PIC_WIDTH                                           0x00B40608
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_BUFFER_HEIGHT                                           0x00B4060C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_BASE_ADDRESS                                        0x00B40610
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00B40614
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00B40618
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_DMA_STRIDE                                          0x00B4061C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_DMA_DDR_MODE                                        0x00B40620
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_PIC_MODE                                                0x00B40624
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_PIC_UPPER_LINE_IN_BUF                               0x00B40680
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_PIC_LOWER_LINE_IN_BUF                               0x00B40684
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00B40688
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x00B4068C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_PART_STATUS                                             0x00B40690
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA6_OUTSTANDING_DATA_STATUS                                 0x00B40694
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_PARTITION_ENABLE                                        0x00B40700
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_NUM_OF_UNIT_ROWS                                        0x00B40704
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_PIC_WIDTH                                           0x00B40708
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_BUFFER_HEIGHT                                           0x00B4070C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_BASE_ADDRESS                                        0x00B40710
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER               0x00B40714
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER                   0x00B40718
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_DMA_STRIDE                                          0x00B4071C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_DMA_DDR_MODE                                        0x00B40720
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_PIC_MODE                                                0x00B40724
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_PIC_UPPER_LINE_IN_BUF                               0x00B40780
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_PIC_LOWER_LINE_IN_BUF                               0x00B40784
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_PIC_X_POS_UPPER_LINE_IN_BUF                         0x00B40788
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_REF_PIC_X_POS_LOWER_LINE_IN_BUF                         0x00B4078C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_PART_STATUS                                             0x00B40790
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_VID_BUFFER_LUMA7_OUTSTANDING_DATA_STATUS                                 0x00B40794
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_ENBL_SET                              0x00B48000
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_ENBL_CLR                              0x00B48004
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_STAT_SET                              0x00B48008
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_LUMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_STAT_CLR                              0x00B4800C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_PARTITION_ENABLE                                    0x00B60000
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_NUM_OF_UNIT_ROWS                                    0x00B60004
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_PIC_WIDTH                                       0x00B60008
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_BUFFER_HEIGHT                                       0x00B6000C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_BASE_ADDRESS                                    0x00B60010
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00B60014
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00B60018
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_DMA_STRIDE                                      0x00B6001C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_DMA_DDR_MODE                                    0x00B60020
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_PIC_MODE                                            0x00B60024
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_PIC_UPPER_LINE_IN_BUF                           0x00B60080
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_PIC_LOWER_LINE_IN_BUF                           0x00B60084
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00B60088
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x00B6008C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_PART_STATUS                                         0x00B60090
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA0_OUTSTANDING_DATA_STATUS                             0x00B60094
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_PARTITION_ENABLE                                    0x00B60100
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_NUM_OF_UNIT_ROWS                                    0x00B60104
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_PIC_WIDTH                                       0x00B60108
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_BUFFER_HEIGHT                                       0x00B6010C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_BASE_ADDRESS                                    0x00B60110
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00B60114
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00B60118
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_DMA_STRIDE                                      0x00B6011C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_DMA_DDR_MODE                                    0x00B60120
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_PIC_MODE                                            0x00B60124
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_PIC_UPPER_LINE_IN_BUF                           0x00B60180
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_PIC_LOWER_LINE_IN_BUF                           0x00B60184
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00B60188
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x00B6018C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_PART_STATUS                                         0x00B60190
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA1_OUTSTANDING_DATA_STATUS                             0x00B60194
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_PARTITION_ENABLE                                    0x00B60200
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_NUM_OF_UNIT_ROWS                                    0x00B60204
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_PIC_WIDTH                                       0x00B60208
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_BUFFER_HEIGHT                                       0x00B6020C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_BASE_ADDRESS                                    0x00B60210
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00B60214
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00B60218
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_DMA_STRIDE                                      0x00B6021C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_DMA_DDR_MODE                                    0x00B60220
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_PIC_MODE                                            0x00B60224
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_PIC_UPPER_LINE_IN_BUF                           0x00B60280
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_PIC_LOWER_LINE_IN_BUF                           0x00B60284
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00B60288
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x00B6028C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_PART_STATUS                                         0x00B60290
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA2_OUTSTANDING_DATA_STATUS                             0x00B60294
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_PARTITION_ENABLE                                    0x00B60300
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_NUM_OF_UNIT_ROWS                                    0x00B60304
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_PIC_WIDTH                                       0x00B60308
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_BUFFER_HEIGHT                                       0x00B6030C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_BASE_ADDRESS                                    0x00B60310
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00B60314
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00B60318
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_DMA_STRIDE                                      0x00B6031C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_DMA_DDR_MODE                                    0x00B60320
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_PIC_MODE                                            0x00B60324
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_PIC_UPPER_LINE_IN_BUF                           0x00B60380
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_PIC_LOWER_LINE_IN_BUF                           0x00B60384
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00B60388
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x00B6038C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_PART_STATUS                                         0x00B60390
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA3_OUTSTANDING_DATA_STATUS                             0x00B60394
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_PARTITION_ENABLE                                    0x00B60400
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_NUM_OF_UNIT_ROWS                                    0x00B60404
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_PIC_WIDTH                                       0x00B60408
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_BUFFER_HEIGHT                                       0x00B6040C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_BASE_ADDRESS                                    0x00B60410
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00B60414
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00B60418
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_DMA_STRIDE                                      0x00B6041C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_DMA_DDR_MODE                                    0x00B60420
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_PIC_MODE                                            0x00B60424
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_PIC_UPPER_LINE_IN_BUF                           0x00B60480
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_PIC_LOWER_LINE_IN_BUF                           0x00B60484
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00B60488
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x00B6048C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_PART_STATUS                                         0x00B60490
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA4_OUTSTANDING_DATA_STATUS                             0x00B60494
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_PARTITION_ENABLE                                    0x00B60500
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_NUM_OF_UNIT_ROWS                                    0x00B60504
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_PIC_WIDTH                                       0x00B60508
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_BUFFER_HEIGHT                                       0x00B6050C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_BASE_ADDRESS                                    0x00B60510
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00B60514
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00B60518
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_DMA_STRIDE                                      0x00B6051C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_DMA_DDR_MODE                                    0x00B60520
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_PIC_MODE                                            0x00B60524
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_PIC_UPPER_LINE_IN_BUF                           0x00B60580
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_PIC_LOWER_LINE_IN_BUF                           0x00B60584
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00B60588
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x00B6058C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_PART_STATUS                                         0x00B60590
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA5_OUTSTANDING_DATA_STATUS                             0x00B60594
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_PARTITION_ENABLE                                    0x00B60600
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_NUM_OF_UNIT_ROWS                                    0x00B60604
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_PIC_WIDTH                                       0x00B60608
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_BUFFER_HEIGHT                                       0x00B6060C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_BASE_ADDRESS                                    0x00B60610
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00B60614
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00B60618
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_DMA_STRIDE                                      0x00B6061C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_DMA_DDR_MODE                                    0x00B60620
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_PIC_MODE                                            0x00B60624
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_PIC_UPPER_LINE_IN_BUF                           0x00B60680
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_PIC_LOWER_LINE_IN_BUF                           0x00B60684
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00B60688
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x00B6068C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_PART_STATUS                                         0x00B60690
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA6_OUTSTANDING_DATA_STATUS                             0x00B60694
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_PARTITION_ENABLE                                    0x00B60700
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_NUM_OF_UNIT_ROWS                                    0x00B60704
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_PIC_WIDTH                                       0x00B60708
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_BUFFER_HEIGHT                                       0x00B6070C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_BASE_ADDRESS                                    0x00B60710
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_SRC_MBY_UNIT_DIST_REQD_FROM_TOP_OF_BUFFER           0x00B60714
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_SRC_MBX_DIST_REQD_FROM_LEFT_OF_BUFFER               0x00B60718
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_DMA_STRIDE                                      0x00B6071C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_DMA_DDR_MODE                                    0x00B60720
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_PIC_MODE                                            0x00B60724
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_PIC_UPPER_LINE_IN_BUF                           0x00B60780
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_PIC_LOWER_LINE_IN_BUF                           0x00B60784
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_PIC_X_POS_UPPER_LINE_IN_BUF                     0x00B60788
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_REF_PIC_X_POS_LOWER_LINE_IN_BUF                     0x00B6078C
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_PART_STATUS                                         0x00B60790
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_VID_BUFFER_CHROMA7_OUTSTANDING_DATA_STATUS                             0x00B60794
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_ENBL_SET                            0x00B68000
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_ENBL_CLR                            0x00B68004
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_STAT_SET                            0x00B68008
#define MED_XREG_ARB_ME_TOP_SLV_ME_BUFFER_ME_BUFFER_CHROMA_ME_VID_BUFFER_INT_ME_BUFF_INT_CTRL_STAT_CLR                            0x00B6800C
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_RESET_SET                                                                  0x00BF0000
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_RESET_CLR                                                                  0x00BF0004
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_RESET                                                                      0x00BF0008
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_CLOCK_ENABLE_SET                                                           0x00BF0100
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_CLOCK_ENABLE_CLR                                                           0x00BF0104
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_TOP_CLOCK_ENABLE                                                               0x00BF0108
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                             0x00BF0200
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                             0x00BF0204
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                             0x00BF0208
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                             0x00BF020C
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_TIMEOUT_EN                                                                   0x00BF0300
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                               0x00BF0304
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                0x00BF0308
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_TIMEOUT_STATUS                                                               0x00BF0310
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                 0x00BF0314
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_MASTERTIMEOUT_EN                                                             0x00BF0380
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_MASTERTIMEOUT_RELOAD                                                         0x00BF0384
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_MASTERTIMEOUT_COUNT                                                          0x00BF0388
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_MASTERTIMEOUT_STATUS                                                         0x00BF0390
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_MASTERTIMEOUT_ADDR                                                           0x00BF0394
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_COHERENCY_0                                                                  0x00BF0400
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                             0x00BF0404
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                       0x00BF0500
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                       0x00BF0504
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ECO_REG                                                                           0x00BF0E00
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_MEM_ADJ_OUT                                                                       0x00BF0E10
#define MED_XREG_ARB_ME_TOP_SLV_ME_TOP_BLK_CTRL_ME_BUF_MEM_ADJ_OUT                                                                0x00BF0E14
#define MED_XREG_ARB_VENC_SLV_MCTF_MCTF_CONFIG_REGISTER                                                                           0x00C00000
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_0_1                                                                              0x00C00004
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_2_3                                                                              0x00C00008
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_4_5                                                                              0x00C0000C
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_6_7                                                                              0x00C00010
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_8_9                                                                              0x00C00014
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_A_B                                                                              0x00C00018
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_C_D                                                                              0x00C0001C
#define MED_XREG_ARB_VENC_SLV_MCTF_MSE_THRESHOLD_E_F                                                                              0x00C00020
#define MED_XREG_ARB_VENC_SLV_MCTF_U_MSE_MULTIPLIER                                                                               0x00C00024
#define MED_XREG_ARB_VENC_SLV_MCTF_V_MSE_MULTIPLIER                                                                               0x00C00028
#define MED_XREG_ARB_VENC_SLV_MCTF_LPHA_0_1_2_3                                                                                   0x00C0002C
#define MED_XREG_ARB_VENC_SLV_MCTF_LPHA_4_5_6_7                                                                                   0x00C00030
#define MED_XREG_ARB_VENC_SLV_MCTF_LPHA_8_9_A_B                                                                                   0x00C00034
#define MED_XREG_ARB_VENC_SLV_MCTF_LPHA_C_D_E_F                                                                                   0x00C00038
#define MED_XREG_ARB_VENC_SLV_MCTF_Y_DC_DIFF_THRESHOLD                                                                            0x00C0003C
#define MED_XREG_ARB_VENC_SLV_MCTF_U_DC_DIFF_THRESHOLD                                                                            0x00C00040
#define MED_XREG_ARB_VENC_SLV_MCTF_V_DC_DIFF_THRESHOLD                                                                            0x00C00044
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_Y_MB_VAR                                                                                   0x00C00048
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_U_MB_VAR                                                                                   0x00C0004C
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_V_MB_VAR                                                                                   0x00C00050
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_Y_BLK_SSE                                                                                  0x00C00054
#define MED_XREG_ARB_VENC_SLV_MCTF_MAX_Y_BLK_SSE                                                                                  0x00C00058
#define MED_XREG_ARB_VENC_SLV_MCTF_AVG_Y_BLK_MSE                                                                                  0x00C0005C
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_U_BLK_SSE                                                                                  0x00C00060
#define MED_XREG_ARB_VENC_SLV_MCTF_MAX_U_BLK_SSE                                                                                  0x00C00064
#define MED_XREG_ARB_VENC_SLV_MCTF_AVG_U_BLK_MSE                                                                                  0x00C00068
#define MED_XREG_ARB_VENC_SLV_MCTF_MIN_V_BLK_SSE                                                                                  0x00C0006C
#define MED_XREG_ARB_VENC_SLV_MCTF_MAX_V_BLK_SSE                                                                                  0x00C00070
#define MED_XREG_ARB_VENC_SLV_MCTF_AVG_V_BLK_MSE                                                                                  0x00C00074
#define MED_XREG_ARB_VENC_SLV_EMVP_MV_COST                                                                                        0x00C10010
#define MED_XREG_ARB_VENC_SLV_EMVP_DISABLE_MODE                                                                                   0x00C10014
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_0                                                                                     0x00C10070
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_1                                                                                     0x00C10074
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_2                                                                                     0x00C10078
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_3                                                                                     0x00C1007C
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_4                                                                                     0x00C10080
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_5                                                                                     0x00C10084
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_6                                                                                     0x00C10088
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_7                                                                                     0x00C1008C
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_8                                                                                     0x00C10090
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_0                                                                                     0x00C10094
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_1                                                                                     0x00C10098
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_2                                                                                     0x00C1009C
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_3                                                                                     0x00C100A0
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_4                                                                                     0x00C100A4
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_5                                                                                     0x00C100A8
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_6                                                                                     0x00C100AC
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_CTRL                                                                                      0x00C100B0
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_10                                                                                    0x00C100B4
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVX_11                                                                                    0x00C100B8
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_10                                                                                    0x00C100BC
#define MED_XREG_ARB_VENC_SLV_EMVP_STAT_MVY_11                                                                                    0x00C100C0
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_A                                                                             0x00C10100
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_B                                                                             0x00C10104
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_C                                                                             0x00C10108
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_D                                                                             0x00C1010C
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_E                                                                             0x00C10110
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_F                                                                             0x00C10114
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_G                                                                             0x00C10118
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST0_IDX2ID_REG_H                                                                             0x00C1011C
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_A                                                                             0x00C10120
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_B                                                                             0x00C10124
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_C                                                                             0x00C10128
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_D                                                                             0x00C1012C
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_E                                                                             0x00C10130
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_F                                                                             0x00C10134
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_G                                                                             0x00C10138
#define MED_XREG_ARB_VENC_SLV_EMVP_LIST1_IDX2ID_REG_H                                                                             0x00C1013C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_FMV_00                                                                        0x00C10400
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_FMV_01                                                                        0x00C10404
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_FMV_02                                                                        0x00C10408
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_FMV_03                                                                        0x00C1040C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_BMV_00                                                                        0x00C10410
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_BMV_01                                                                        0x00C10414
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_BMV_02                                                                        0x00C10418
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_BMV_03                                                                        0x00C1041C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF0_REG_FF                                                                        0x00C10420
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_FMV_00                                                                        0x00C10440
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_FMV_01                                                                        0x00C10444
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_FMV_02                                                                        0x00C10448
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_FMV_03                                                                        0x00C1044C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_BMV_00                                                                        0x00C10450
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_BMV_01                                                                        0x00C10454
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_BMV_02                                                                        0x00C10458
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_BMV_03                                                                        0x00C1045C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF1_REG_FF                                                                        0x00C10460
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_FMV_00                                                                        0x00C10480
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_FMV_01                                                                        0x00C10484
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_FMV_02                                                                        0x00C10488
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_FMV_03                                                                        0x00C1048C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_BMV_00                                                                        0x00C10490
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_BMV_01                                                                        0x00C10494
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_BMV_02                                                                        0x00C10498
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_BMV_03                                                                        0x00C1049C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF2_REG_FF                                                                        0x00C104A0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_FMV_00                                                                        0x00C104C0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_FMV_01                                                                        0x00C104C4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_FMV_02                                                                        0x00C104C8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_FMV_03                                                                        0x00C104CC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_BMV_00                                                                        0x00C104D0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_BMV_01                                                                        0x00C104D4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_BMV_02                                                                        0x00C104D8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_BMV_03                                                                        0x00C104DC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF3_REG_FF                                                                        0x00C104E0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_FMV_00                                                                        0x00C10500
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_FMV_01                                                                        0x00C10504
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_FMV_02                                                                        0x00C10508
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_FMV_03                                                                        0x00C1050C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_BMV_00                                                                        0x00C10510
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_BMV_01                                                                        0x00C10514
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_BMV_02                                                                        0x00C10518
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_BMV_03                                                                        0x00C1051C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF4_REG_FF                                                                        0x00C10520
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_FMV_00                                                                        0x00C10540
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_FMV_01                                                                        0x00C10544
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_FMV_02                                                                        0x00C10548
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_FMV_03                                                                        0x00C1054C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_BMV_00                                                                        0x00C10550
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_BMV_01                                                                        0x00C10554
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_BMV_02                                                                        0x00C10558
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_BMV_03                                                                        0x00C1055C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF5_REG_FF                                                                        0x00C10560
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_FMV_00                                                                        0x00C10580
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_FMV_01                                                                        0x00C10584
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_FMV_02                                                                        0x00C10588
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_FMV_03                                                                        0x00C1058C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_BMV_00                                                                        0x00C10590
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_BMV_01                                                                        0x00C10594
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_BMV_02                                                                        0x00C10598
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_BMV_03                                                                        0x00C1059C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF6_REG_FF                                                                        0x00C105A0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_FMV_00                                                                        0x00C105C0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_FMV_01                                                                        0x00C105C4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_FMV_02                                                                        0x00C105C8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_FMV_03                                                                        0x00C105CC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_BMV_00                                                                        0x00C105D0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_BMV_01                                                                        0x00C105D4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_BMV_02                                                                        0x00C105D8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_BMV_03                                                                        0x00C105DC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_FB_PS_BUF7_REG_FF                                                                        0x00C105E0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_REG_XY                                                                      0x00C10800
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_FMV_00                                                                      0x00C10804
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_FMV_01                                                                      0x00C10808
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_FMV_02                                                                      0x00C1080C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_FMV_03                                                                      0x00C10810
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_BMV_00                                                                      0x00C10814
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_BMV_01                                                                      0x00C10818
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_BMV_02                                                                      0x00C1081C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_BMV_03                                                                      0x00C10820
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_TOP_REG_MB                                                                      0x00C10824
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_REG_XY                                                                      0x00C10828
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_FMV_00                                                                      0x00C1082C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_FMV_01                                                                      0x00C10830
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_FMV_02                                                                      0x00C10834
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_FMV_03                                                                      0x00C10838
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_BMV_00                                                                      0x00C1083C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_BMV_01                                                                      0x00C10840
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_BMV_02                                                                      0x00C10844
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_BMV_03                                                                      0x00C10848
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_BOT_REG_MB                                                                      0x00C1084C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_TOP_FMV_02                                                                      0x00C10850
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_TOP_FMV_03                                                                      0x00C10854
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_TOP_BMV_02                                                                      0x00C10858
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_TOP_BMV_03                                                                      0x00C1085C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_BOT_FMV_02                                                                      0x00C10860
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_BOT_FMV_03                                                                      0x00C10864
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_BOT_BMV_02                                                                      0x00C10868
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_URT_BOT_BMV_03                                                                      0x00C1086C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_TOP_FMV_01                                                                      0x00C10870
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_TOP_FMV_03                                                                      0x00C10874
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_BOT_FMV_01                                                                      0x00C10878
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_BOT_FMV_03                                                                      0x00C1087C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_TOP_BMV_01                                                                      0x00C10880
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_TOP_BMV_03                                                                      0x00C10884
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_BOT_BMV_01                                                                      0x00C10888
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_LFT_BOT_BMV_03                                                                      0x00C1088C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_TOP_FMV_02                                                                      0x00C10890
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_TOP_FMV_03                                                                      0x00C10894
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_BOT_FMV_02                                                                      0x00C10898
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_BOT_FMV_03                                                                      0x00C1089C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_TOP_BMV_02                                                                      0x00C108A0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_TOP_BMV_03                                                                      0x00C108A4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_BOT_BMV_02                                                                      0x00C108A8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_ULF_BOT_BMV_03                                                                      0x00C108AC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_TOP_FMV_02                                                                      0x00C108B0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_TOP_FMV_03                                                                      0x00C108B4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_BOT_FMV_02                                                                      0x00C108B8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_BOT_FMV_03                                                                      0x00C108BC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_TOP_BMV_02                                                                      0x00C108C0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_TOP_BMV_03                                                                      0x00C108C4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_BOT_BMV_02                                                                      0x00C108C8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_UPP_BOT_BMV_03                                                                      0x00C108CC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_FRAME_MB                                                                            0x00C108D0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_SKIP_DIRECT                                                                         0x00C108D4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_02                                                                        0x00C108D8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_03                                                                        0x00C108DC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_04                                                                        0x00C108E0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_05                                                                        0x00C108E4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_06                                                                        0x00C108E8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_07                                                                        0x00C108EC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_08                                                                        0x00C108F0
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_09                                                                        0x00C108F4
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_10                                                                        0x00C108F8
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_EMVP_WORD_11                                                                        0x00C108FC
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_CUR_STATES                                                                          0x00C10900
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_MB_COUNT_IN_SLICE                                                                   0x00C10904
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_MPEG2_BSKIP_FMV_01                                                                  0x00C10908
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_MPEG2_BSKIP_FMV_03                                                                  0x00C1090C
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_MPEG2_BSKIP_BMV_01                                                                  0x00C10910
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_CORE_MPEG2_BSKIP_BMV_03                                                                  0x00C10914
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_LOAD                                                                                     0x00C10C00
#define MED_XREG_ARB_VENC_SLV_EMVP_DEBUG_XREG_SLICE                                                                               0x00C10C04
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_PIPE_CONFIG                                                                            0x00C1FF00
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_PIPE                                                                             0x00C1FF10
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_PIXEL_SIZE                                                                       0x00C1FF14
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_MB_SIZE                                                                          0x00C1FF18
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_H264                                                                             0x00C1FF24
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_MPEG2                                                                            0x00C1FF28
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_MPEG2_4_PARAM1                                                                   0x00C1FF34
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_H264_PARAM1                                                                      0x00C1FF38
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_PIPE                                                                            0x00C1FF40
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_PIXEL_SIZE                                                                      0x00C1FF44
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_MB_SIZE                                                                         0x00C1FF48
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_SIDE_CROP                                                                       0x00C1FF4C
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_VERT_CROP                                                                       0x00C1FF50
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_H264                                                                            0x00C1FF54
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_MPEG2                                                                           0x00C1FF58
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_MPEG2_4_PARAM1                                                                  0x00C1FF64
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_OUTPUT_H264_PARAM1                                                                     0x00C1FF68
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_COL_BD_REG_0_1                                                              0x00C1FF80
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_COL_BD_REG_2_3                                                              0x00C1FF84
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_COL_BD_REG_4_5                                                              0x00C1FF88
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_COL_BD_REG_6_7                                                              0x00C1FF8C
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_COL_BD_REG_8_9                                                              0x00C1FF90
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_0_1                                                              0x00C1FF94
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_2_3                                                              0x00C1FF98
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_4_5                                                              0x00C1FF9C
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_6_7                                                              0x00C1FFA0
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_8_9                                                              0x00C1FFA4
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_ROW_BD_REG_10                                                               0x00C1FFA8
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_SLICE_CONFIG_0                                                              0x00C1FFAC
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_INPUT_HEVC_BLOCK_CONFIG_0                                                              0x00C1FFB0
#define MED_XREG_ARB_VENC_SLV_EMVP_GLOBALS_ECO_REGISTER                                                                           0x00C1FFFC
#define MED_XREG_ARB_VENC_SLV_QUANT_QP_SLICE                                                                                      0x00C3C000
#define MED_XREG_ARB_VENC_SLV_QUANT_MODE_DECISION_CTRL                                                                            0x00C3C004
#define MED_XREG_ARB_VENC_SLV_QUANT_X_SCALE                                                                                       0x00C3C008
#define MED_XREG_ARB_VENC_SLV_QUANT_DISABLE_INTRA                                                                                 0x00C3C00C
#define MED_XREG_ARB_VENC_SLV_QUANT_DISABLE_INTER_4X4                                                                             0x00C3C010
#define MED_XREG_ARB_VENC_SLV_QUANT_DISABLE_INTER_8X8                                                                             0x00C3C014
#define MED_XREG_ARB_VENC_SLV_QUANT_INTRA_NON_ZERO                                                                                0x00C3C018
#define MED_XREG_ARB_VENC_SLV_QUANT_INTRA_PRED_MODE_OFFSET                                                                        0x00C3C01C
#define MED_XREG_ARB_VENC_SLV_QUANT_INTRA_PRED_MODE                                                                               0x00C3C020
#define MED_XREG_ARB_VENC_SLV_QUANT_INTER_4X4_NON_ZERO                                                                            0x00C3C024
#define MED_XREG_ARB_VENC_SLV_QUANT_INTER_8X8_NON_ZERO                                                                            0x00C3C02C
#define MED_XREG_ARB_VENC_SLV_QUANT_FINAL_INTER                                                                                   0x00C3C038
#define MED_XREG_ARB_VENC_SLV_QUANT_FINAL_INTRA                                                                                   0x00C3C03C
#define MED_XREG_ARB_VENC_SLV_QUANT_DEBUG_ENC_MB_STOP                                                                             0x00C3C040
#define MED_XREG_ARB_VENC_SLV_QUANT_DEBUG_CURRENT_MB                                                                              0x00C3C044
#define MED_XREG_ARB_VENC_SLV_QUANT_DEBUG_STATUS                                                                                  0x00C3C048
#define MED_XREG_ARB_VENC_SLV_QUANT_QUANT_LIMIT                                                                                   0x00C3C04C
#define MED_XREG_ARB_VENC_SLV_QUANT_MODE_A2                                                                                       0x00C3C050
#define MED_XREG_ARB_VENC_SLV_QUANT_NONZERO_ACCUM_INTRA                                                                           0x00C3C054
#define MED_XREG_ARB_VENC_SLV_QUANT_NONZERO_ACCUM_INTER_4X4                                                                       0x00C3C058
#define MED_XREG_ARB_VENC_SLV_QUANT_NONZERO_ACCUM_INTER_8X8                                                                       0x00C3C05C
#define MED_XREG_ARB_VENC_SLV_QUANT_DISTORTION_ACCUM_INTRA                                                                        0x00C3C060
#define MED_XREG_ARB_VENC_SLV_QUANT_DISTORTION_ACCUM_TOTAL                                                                        0x00C3C064
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_Y_ROW0                                                                           0x00C3C070
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_Y_ROW1                                                                           0x00C3C074
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_Y_ROW2                                                                           0x00C3C078
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_Y_ROW3                                                                           0x00C3C07C
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_Y_ROW4                                                                           0x00C3C080
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_U_ROW0                                                                           0x00C3C090
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_U_ROW1                                                                           0x00C3C094
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_U_ROW2                                                                           0x00C3C098
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_U_ROW3                                                                           0x00C3C09C
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_U_ROW4                                                                           0x00C3C0A0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_V_ROW0                                                                           0x00C3C0B0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_V_ROW1                                                                           0x00C3C0B4
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_V_ROW2                                                                           0x00C3C0B8
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_V_ROW3                                                                           0x00C3C0BC
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_4X4_V_ROW4                                                                           0x00C3C0C0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW0_LFT                                                                         0x00C3C0D0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW0_RGT                                                                         0x00C3C0D4
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW1_LFT                                                                         0x00C3C0D8
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW1_RGT                                                                         0x00C3C0DC
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW2_LFT                                                                         0x00C3C0E0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW2_RGT                                                                         0x00C3C0E4
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW3_LFT                                                                         0x00C3C0E8
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW3_RGT                                                                         0x00C3C0EC
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW4_LFT                                                                         0x00C3C0F0
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW4_RGT                                                                         0x00C3C0F4
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW5_LFT                                                                         0x00C3C0F8
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW5_RGT                                                                         0x00C3C0FC
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW6_LFT                                                                         0x00C3C100
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW6_RGT                                                                         0x00C3C104
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW7_LFT                                                                         0x00C3C108
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW7_RGT                                                                         0x00C3C10C
#define MED_XREG_ARB_VENC_SLV_QUANT_NORM_ADJ_8X8_ROW8                                                                             0x00C3C110
#define MED_XREG_ARB_VENC_SLV_QUANT_CLIP_2063_ENABLE                                                                              0x00C3C120
#define MED_XREG_ARB_VENC_SLV_QUANT_CLIP_2063_COUNT                                                                               0x00C3C124
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTRA_TOTAL_FIELD                                                                        0x00C3C128
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTRA_4X4_8X8                                                                            0x00C3C12C
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_TOTAL_FIELD                                                                        0x00C3C130
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_XFORM                                                                              0x00C3C134
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_8X8_16X16                                                                          0x00C3C138
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_SKIPPED_BDIRECT                                                                    0x00C3C13C
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_L0                                                                                 0x00C3C140
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_L1                                                                                 0x00C3C144
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_INTER_BI                                                                                 0x00C3C148
#define MED_XREG_ARB_VENC_SLV_QUANT_STAT_CTRL                                                                                     0x00C3C14C
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_PIPE_CONFIG                                                                           0x00C3FF00
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_PIPE                                                                            0x00C3FF10
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_PIXEL_SIZE                                                                      0x00C3FF14
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_MB_SIZE                                                                         0x00C3FF18
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_H264                                                                            0x00C3FF24
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_MPEG2                                                                           0x00C3FF28
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_MPEG2_4_PARAM1                                                                  0x00C3FF34
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_H264_PARAM1                                                                     0x00C3FF38
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_PIPE                                                                           0x00C3FF40
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_PIXEL_SIZE                                                                     0x00C3FF44
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_MB_SIZE                                                                        0x00C3FF48
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_SIDE_CROP                                                                      0x00C3FF4C
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_VERT_CROP                                                                      0x00C3FF50
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_H264                                                                           0x00C3FF54
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_MPEG2                                                                          0x00C3FF58
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_MPEG2_4_PARAM1                                                                 0x00C3FF64
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_OUTPUT_H264_PARAM1                                                                    0x00C3FF68
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_COL_BD_REG_0_1                                                             0x00C3FF80
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_COL_BD_REG_2_3                                                             0x00C3FF84
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_COL_BD_REG_4_5                                                             0x00C3FF88
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_COL_BD_REG_6_7                                                             0x00C3FF8C
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_COL_BD_REG_8_9                                                             0x00C3FF90
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_0_1                                                             0x00C3FF94
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_2_3                                                             0x00C3FF98
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_4_5                                                             0x00C3FF9C
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_6_7                                                             0x00C3FFA0
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_8_9                                                             0x00C3FFA4
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_ROW_BD_REG_10                                                              0x00C3FFA8
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_SLICE_CONFIG_0                                                             0x00C3FFAC
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_INPUT_HEVC_BLOCK_CONFIG_0                                                             0x00C3FFB0
#define MED_XREG_ARB_VENC_SLV_QUANT_GLOBALS_ECO_REGISTER                                                                          0x00C3FFFC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_COEF_MON                                                                          0x00C40000
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_COEF_FLAGS                                                                        0x00C40004
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PARAM_MON                                                                         0x00C40080
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PARAM_FLAGS                                                                       0x00C40084
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PUTBITS0_MON                                                                      0x00C40180
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PUTBITS0_FLAGS                                                                    0x00C40184
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_COEF_POP                                                                          0x00C40200
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PARAM_POP                                                                         0x00C40280
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_IF_PUTBITS0_POP                                                                      0x00C40380
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_EN                                                                   0x00C43000
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_ICR                                                                  0x00C43004
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_ISR                                                                  0x00C43008
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_0                                                              0x00C43010
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_1                                                              0x00C43014
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_2                                                              0x00C43018
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_3                                                              0x00C4301C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_4                                                              0x00C43020
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_5                                                              0x00C43024
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_6                                                              0x00C43028
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_7                                                              0x00C4302C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_8                                                              0x00C43030
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_9                                                              0x00C43034
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_10                                                             0x00C43038
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_11                                                             0x00C4303C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_12                                                             0x00C43040
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_13                                                             0x00C43044
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CAVLC_PARAM_14                                                             0x00C43048
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTRA_16X16_STAT                                                           0x00C430C0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTRA_8X8_STAT                                                             0x00C430C4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTRA_4X4_STAT                                                             0x00C430C8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTRA_CHMA_STAT                                                            0x00C430CC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTER_LUMA_STAT                                                            0x00C430D0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTER_LUMA_8X8_STAT                                                        0x00C430D4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTER_CHMA_STAT                                                            0x00C430D8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_MVD_L0_STAT                                                                0x00C430DC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_MVD_L1_STAT                                                                0x00C430E0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_REF_IDX_L0_STAT                                                            0x00C430E4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_REF_IDX_L1_STAT                                                            0x00C430E8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTRA_MB_TOTAL                                                             0x00C430EC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_INTER_MB_TOTAL                                                             0x00C430F0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_SLICE_DATA_STAT                                                            0x00C430F4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_CAVLC_ENC_CLEAR_STAT                                                                 0x00C430FC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_MPEG_ENC_VLC_START                                                                   0x00C44000
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_MPEG_ENC_VLC_DEBUG_HALT                                                              0x00C44004
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_MPEG_ENC_VLC_ADDR_HALT                                                               0x00C44008
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_MPEG_ENC_VLC_CURRENT_STATUS                                                          0x00C4400C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_MPEG_ENC_VLC_HALTED                                                                  0x00C44010
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_STATUS                                                             0x00C46000
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_USED_BITS_POINTER                                                  0x00C46004
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_TOTAL_BIT_COUNTER                                                  0x00C46008
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_BUFFER_A                                                           0x00C4600C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_BUFFER_B                                                           0x00C46010
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_RESET_CONTROL                                                      0x00C46014
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_EMULATION_PREVENTION_ENABLE                                        0x00C46018
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_EMULATION_BYTES_INSERTED                                           0x00C4601C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_EMULATION_BYTE                                                     0x00C46020
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_RATE_CONTROL_COUNTER                                               0x00C46024
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_MB_GROUP_SIZE                                                      0x00C46028
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_ENTROPY_ENCODE_MODE                                                0x00C46030
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_INT_PUTBITS_DONE                                                   0x00C46034
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_INT_PUTBITS_ENABLE                                                 0x00C46038
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_ENABLE_HW_FLUSH                                                    0x00C4603C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_FLUSH_PUTBITS_HW                                                   0x00C46040
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_CURR_MB_COUNT                                                               0x00C46044
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_TOTAL_MBS_IN_FRAME                                                          0x00C46048
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT1_BIT                                                           0x00C46080
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT2_BITS                                                          0x00C46084
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT3_BITS                                                          0x00C46088
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT4_BITS                                                          0x00C4608C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT5_BITS                                                          0x00C46090
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT6_BITS                                                          0x00C46094
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT7_BITS                                                          0x00C46098
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT8_BITS                                                          0x00C4609C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT9_BITS                                                          0x00C460A0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT10_BITS                                                         0x00C460A4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT11_BITS                                                         0x00C460A8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT12_BITS                                                         0x00C460AC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT13_BITS                                                         0x00C460B0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT14_BITS                                                         0x00C460B4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT15_BITS                                                         0x00C460B8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT16_BITS                                                         0x00C460BC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT17_BITS                                                         0x00C460C0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT18_BITS                                                         0x00C460C4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT19_BITS                                                         0x00C460C8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT20_BITS                                                         0x00C460CC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT21_BITS                                                         0x00C460D0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT22_BITS                                                         0x00C460D4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT23_BITS                                                         0x00C460D8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT24_BITS                                                         0x00C460DC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT25_BITS                                                         0x00C460E0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT26_BITS                                                         0x00C460E4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT27_BITS                                                         0x00C460E8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT28_BITS                                                         0x00C460EC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT29_BITS                                                         0x00C460F0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT30_BITS                                                         0x00C460F4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT31_BITS                                                         0x00C460F8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_PUTBITS0_PUT_BITS_PUT32_BITS                                                         0x00C460FC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INT                                                                        0x00C48000
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_CMD                                                                        0x00C48004
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_SLICE                                                                      0x00C48008
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MB                                                                         0x00C4800C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC4_SUBMB                                                                     0x00C48010
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REFIDX_NUM                                                                 0x00C48014
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MB_ADDR                                                                    0x00C48018
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MBCTX                                                                      0x00C4801C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_I4X4PM0                                                                    0x00C48020
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_I4X4PM1                                                                    0x00C48024
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_I4X4PM2                                                                    0x00C48028
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_I4X4PM3                                                                    0x00C4802C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_I8X8PM                                                                     0x00C48030
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REFL00                                                                     0x00C48034
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REFL01                                                                     0x00C48038
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REFL10                                                                     0x00C4803C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REFL11                                                                     0x00C48040
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL0_0                                                                    0x00C48044
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL0_1                                                                    0x00C48048
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL0_2                                                                    0x00C4804C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL0_3                                                                    0x00C48050
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL1_0                                                                    0x00C48054
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL1_1                                                                    0x00C48058
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL1_2                                                                    0x00C4805C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVDL1_3                                                                    0x00C48060
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_DBG_MB_STOP                                                                      0x00C48068
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_EXTREME_ONES                                                               0x00C4806C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_EXTREME_ZEROES                                                             0x00C48070
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_BIT_OVRFLOW_FATAL                                                          0x00C48074
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTRA_16X16_LUMA_COEFF_COUNT                                               0x00C48080
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTRA_8X8_LUMA_COEFF_COUNT                                                 0x00C48084
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTRA_4X4_LUMA_COEFF_COUNT                                                 0x00C48088
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTRA_CHROMA_COEFF_COUNT                                                   0x00C4808C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTER_LUMA_COEFF_COUNT                                                     0x00C48090
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTER_LUMA_8X8_TRANSFORM_COEFF_COUNT                                       0x00C48094
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTER_CHROMA_COEFF_COUNT                                                   0x00C48098
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVD_L0_COUNT                                                               0x00C4809C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_MVD_L1_COUNT                                                               0x00C480A0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REF_IDX_L0_COUNT                                                           0x00C480A4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_REF_IDX_L1_COUNT                                                           0x00C480A8
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTER_TOTAL_BITS_COUNT                                                     0x00C480AC
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_INTRA_TOTAL_BITS_COUNT                                                     0x00C480B0
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_CABAC_SLICE_DATA_COUNT                                                           0x00C480B4
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_ENT_ENC_DBG                                                                      0x00C48400
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_EE_FDMA_PUTBITS                                                                  0x00C48404
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_EE_PUTBITS_SEL                                                                   0x00C4840C
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_BRG_REG_EE_FIFO_CTRL                                                                     0x00C48410
#define MED_XREG_ARB_VENC_SLV_ENT_ENC_EE_SCRATCH                                                                                  0x00C4F000
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_SLICE_PARAM                                                                                 0x00C50000
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBLOCK_OUTPUT_CONFIG                                                                       0x00C50008
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MV_FRM_VALID                                                                                0x00C50024
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MV_TOP_VALID                                                                                0x00C50028
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MV_BOT_VALID                                                                                0x00C5002C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MV_PROC                                                                                     0x00C50040
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MPEG_NEW_PIC                                                                                0x00C50048
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_MPEG_HMIX                                                                                   0x00C5004C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_0                                                                                    0x00C50300
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_1                                                                                    0x00C50304
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_2                                                                                    0x00C50308
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_3                                                                                    0x00C5030C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_4                                                                                    0x00C50310
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_5                                                                                    0x00C50314
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_6                                                                                    0x00C50318
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_QP_LUT_7                                                                                    0x00C5031C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_00_63_32                                                              0x00C5D000
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_01_63_32                                                              0x00C5D004
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_02_63_32                                                              0x00C5D008
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_03_63_32                                                              0x00C5D00C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_04_63_32                                                              0x00C5D010
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_05_63_32                                                              0x00C5D014
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_06_63_32                                                              0x00C5D018
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_07_63_32                                                              0x00C5D01C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_08_63_32                                                              0x00C5D020
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_09_63_32                                                              0x00C5D024
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0A_63_32                                                              0x00C5D028
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0B_63_32                                                              0x00C5D02C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0C_63_32                                                              0x00C5D030
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0D_63_32                                                              0x00C5D034
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0E_63_32                                                              0x00C5D038
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0F_63_32                                                              0x00C5D03C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_10_63_32                                                              0x00C5D040
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_11_63_32                                                              0x00C5D044
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_12_63_32                                                              0x00C5D048
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_13_63_32                                                              0x00C5D04C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_14_63_32                                                              0x00C5D050
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_15_63_32                                                              0x00C5D054
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_16_63_32                                                              0x00C5D058
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_17_63_32                                                              0x00C5D05C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_18_63_32                                                              0x00C5D060
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_19_63_32                                                              0x00C5D064
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1A_63_32                                                              0x00C5D068
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1B_63_32                                                              0x00C5D06C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1C_63_32                                                              0x00C5D070
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1D_63_32                                                              0x00C5D074
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1E_63_32                                                              0x00C5D078
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1F_63_32                                                              0x00C5D07C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_20_63_32                                                              0x00C5D080
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_21_63_32                                                              0x00C5D084
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_22_63_32                                                              0x00C5D088
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_23_63_32                                                              0x00C5D08C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_24_63_32                                                              0x00C5D090
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_25_63_32                                                              0x00C5D094
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_26_63_32                                                              0x00C5D098
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_27_63_32                                                              0x00C5D09C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_28_63_32                                                              0x00C5D0A0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_29_63_32                                                              0x00C5D0A4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2A_63_32                                                              0x00C5D0A8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2B_63_32                                                              0x00C5D0AC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2C_63_32                                                              0x00C5D0B0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2D_63_32                                                              0x00C5D0B4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2E_63_32                                                              0x00C5D0B8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2F_63_32                                                              0x00C5D0BC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_00_31_00                                                              0x00C5D0C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_01_31_00                                                              0x00C5D0C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_02_31_00                                                              0x00C5D0C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_03_31_00                                                              0x00C5D0CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_04_31_00                                                              0x00C5D0D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_05_31_00                                                              0x00C5D0D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_06_31_00                                                              0x00C5D0D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_07_31_00                                                              0x00C5D0DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_08_31_00                                                              0x00C5D0E0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_09_31_00                                                              0x00C5D0E4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0A_31_00                                                              0x00C5D0E8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0B_31_00                                                              0x00C5D0EC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0C_31_00                                                              0x00C5D0F0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0D_31_00                                                              0x00C5D0F4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0E_31_00                                                              0x00C5D0F8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_0F_31_00                                                              0x00C5D0FC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_10_31_00                                                              0x00C5D100
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_11_31_00                                                              0x00C5D104
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_12_31_00                                                              0x00C5D108
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_13_31_00                                                              0x00C5D10C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_14_31_00                                                              0x00C5D110
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_15_31_00                                                              0x00C5D114
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_16_31_00                                                              0x00C5D118
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_17_31_00                                                              0x00C5D11C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_18_31_00                                                              0x00C5D120
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_19_31_00                                                              0x00C5D124
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1A_31_00                                                              0x00C5D128
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1B_31_00                                                              0x00C5D12C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1C_31_00                                                              0x00C5D130
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1D_31_00                                                              0x00C5D134
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1E_31_00                                                              0x00C5D138
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_1F_31_00                                                              0x00C5D13C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_20_31_00                                                              0x00C5D140
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_21_31_00                                                              0x00C5D144
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_22_31_00                                                              0x00C5D148
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_23_31_00                                                              0x00C5D14C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_24_31_00                                                              0x00C5D150
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_25_31_00                                                              0x00C5D154
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_26_31_00                                                              0x00C5D158
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_27_31_00                                                              0x00C5D15C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_28_31_00                                                              0x00C5D160
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_29_31_00                                                              0x00C5D164
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2A_31_00                                                              0x00C5D168
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2B_31_00                                                              0x00C5D16C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2C_31_00                                                              0x00C5D170
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2D_31_00                                                              0x00C5D174
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2E_31_00                                                              0x00C5D178
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_TOP_MB_2F_31_00                                                              0x00C5D17C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_00_63_32                                                              0x00C5D200
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_01_63_32                                                              0x00C5D204
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_02_63_32                                                              0x00C5D208
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_03_63_32                                                              0x00C5D20C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_04_63_32                                                              0x00C5D210
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_05_63_32                                                              0x00C5D214
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_06_63_32                                                              0x00C5D218
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_07_63_32                                                              0x00C5D21C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_08_63_32                                                              0x00C5D220
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_09_63_32                                                              0x00C5D224
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0A_63_32                                                              0x00C5D228
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0B_63_32                                                              0x00C5D22C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0C_63_32                                                              0x00C5D230
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0D_63_32                                                              0x00C5D234
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0E_63_32                                                              0x00C5D238
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0F_63_32                                                              0x00C5D23C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_10_63_32                                                              0x00C5D240
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_11_63_32                                                              0x00C5D244
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_12_63_32                                                              0x00C5D248
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_13_63_32                                                              0x00C5D24C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_14_63_32                                                              0x00C5D250
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_15_63_32                                                              0x00C5D254
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_16_63_32                                                              0x00C5D258
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_17_63_32                                                              0x00C5D25C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_18_63_32                                                              0x00C5D260
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_19_63_32                                                              0x00C5D264
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1A_63_32                                                              0x00C5D268
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1B_63_32                                                              0x00C5D26C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1C_63_32                                                              0x00C5D270
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1D_63_32                                                              0x00C5D274
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1E_63_32                                                              0x00C5D278
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1F_63_32                                                              0x00C5D27C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_20_63_32                                                              0x00C5D280
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_21_63_32                                                              0x00C5D284
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_22_63_32                                                              0x00C5D288
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_23_63_32                                                              0x00C5D28C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_24_63_32                                                              0x00C5D290
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_25_63_32                                                              0x00C5D294
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_26_63_32                                                              0x00C5D298
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_27_63_32                                                              0x00C5D29C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_28_63_32                                                              0x00C5D2A0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_29_63_32                                                              0x00C5D2A4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2A_63_32                                                              0x00C5D2A8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2B_63_32                                                              0x00C5D2AC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2C_63_32                                                              0x00C5D2B0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2D_63_32                                                              0x00C5D2B4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2E_63_32                                                              0x00C5D2B8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2F_63_32                                                              0x00C5D2BC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_00_31_00                                                              0x00C5D2C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_01_31_00                                                              0x00C5D2C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_02_31_00                                                              0x00C5D2C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_03_31_00                                                              0x00C5D2CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_04_31_00                                                              0x00C5D2D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_05_31_00                                                              0x00C5D2D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_06_31_00                                                              0x00C5D2D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_07_31_00                                                              0x00C5D2DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_08_31_00                                                              0x00C5D2E0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_09_31_00                                                              0x00C5D2E4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0A_31_00                                                              0x00C5D2E8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0B_31_00                                                              0x00C5D2EC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0C_31_00                                                              0x00C5D2F0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0D_31_00                                                              0x00C5D2F4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0E_31_00                                                              0x00C5D2F8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_0F_31_00                                                              0x00C5D2FC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_10_31_00                                                              0x00C5D300
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_11_31_00                                                              0x00C5D304
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_12_31_00                                                              0x00C5D308
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_13_31_00                                                              0x00C5D30C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_14_31_00                                                              0x00C5D310
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_15_31_00                                                              0x00C5D314
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_16_31_00                                                              0x00C5D318
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_17_31_00                                                              0x00C5D31C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_18_31_00                                                              0x00C5D320
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_19_31_00                                                              0x00C5D324
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1A_31_00                                                              0x00C5D328
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1B_31_00                                                              0x00C5D32C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1C_31_00                                                              0x00C5D330
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1D_31_00                                                              0x00C5D334
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1E_31_00                                                              0x00C5D338
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_1F_31_00                                                              0x00C5D33C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_20_31_00                                                              0x00C5D340
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_21_31_00                                                              0x00C5D344
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_22_31_00                                                              0x00C5D348
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_23_31_00                                                              0x00C5D34C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_24_31_00                                                              0x00C5D350
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_25_31_00                                                              0x00C5D354
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_26_31_00                                                              0x00C5D358
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_27_31_00                                                              0x00C5D35C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_28_31_00                                                              0x00C5D360
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_29_31_00                                                              0x00C5D364
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2A_31_00                                                              0x00C5D368
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2B_31_00                                                              0x00C5D36C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2C_31_00                                                              0x00C5D370
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2D_31_00                                                              0x00C5D374
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2E_31_00                                                              0x00C5D378
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_CUR_BOT_MB_2F_31_00                                                              0x00C5D37C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_00_63_32                                                          0x00C5D400
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_01_63_32                                                          0x00C5D404
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_02_63_32                                                          0x00C5D408
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_03_63_32                                                          0x00C5D40C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_04_63_32                                                          0x00C5D410
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_05_63_32                                                          0x00C5D414
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_06_63_32                                                          0x00C5D418
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_07_63_32                                                          0x00C5D41C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_08_63_32                                                          0x00C5D420
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_09_63_32                                                          0x00C5D424
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0A_63_32                                                          0x00C5D428
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0B_63_32                                                          0x00C5D42C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0C_63_32                                                          0x00C5D430
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0D_63_32                                                          0x00C5D434
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0E_63_32                                                          0x00C5D438
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0F_63_32                                                          0x00C5D43C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_10_63_32                                                          0x00C5D440
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_11_63_32                                                          0x00C5D444
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_12_63_32                                                          0x00C5D448
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_13_63_32                                                          0x00C5D44C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_14_63_32                                                          0x00C5D450
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_15_63_32                                                          0x00C5D454
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_16_63_32                                                          0x00C5D458
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_17_63_32                                                          0x00C5D45C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_18_63_32                                                          0x00C5D460
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_19_63_32                                                          0x00C5D464
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1A_63_32                                                          0x00C5D468
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1B_63_32                                                          0x00C5D46C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1C_63_32                                                          0x00C5D470
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1D_63_32                                                          0x00C5D474
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1E_63_32                                                          0x00C5D478
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1F_63_32                                                          0x00C5D47C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_20_63_32                                                          0x00C5D480
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_21_63_32                                                          0x00C5D484
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_22_63_32                                                          0x00C5D488
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_23_63_32                                                          0x00C5D48C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_24_63_32                                                          0x00C5D490
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_25_63_32                                                          0x00C5D494
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_26_63_32                                                          0x00C5D498
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_27_63_32                                                          0x00C5D49C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_28_63_32                                                          0x00C5D4A0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_29_63_32                                                          0x00C5D4A4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2A_63_32                                                          0x00C5D4A8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2B_63_32                                                          0x00C5D4AC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2C_63_32                                                          0x00C5D4B0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2D_63_32                                                          0x00C5D4B4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2E_63_32                                                          0x00C5D4B8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2F_63_32                                                          0x00C5D4BC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_00_31_00                                                          0x00C5D4C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_01_31_00                                                          0x00C5D4C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_02_31_00                                                          0x00C5D4C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_03_31_00                                                          0x00C5D4CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_04_31_00                                                          0x00C5D4D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_05_31_00                                                          0x00C5D4D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_06_31_00                                                          0x00C5D4D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_07_31_00                                                          0x00C5D4DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_08_31_00                                                          0x00C5D4E0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_09_31_00                                                          0x00C5D4E4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0A_31_00                                                          0x00C5D4E8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0B_31_00                                                          0x00C5D4EC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0C_31_00                                                          0x00C5D4F0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0D_31_00                                                          0x00C5D4F4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0E_31_00                                                          0x00C5D4F8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_0F_31_00                                                          0x00C5D4FC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_10_31_00                                                          0x00C5D500
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_11_31_00                                                          0x00C5D504
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_12_31_00                                                          0x00C5D508
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_13_31_00                                                          0x00C5D50C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_14_31_00                                                          0x00C5D510
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_15_31_00                                                          0x00C5D514
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_16_31_00                                                          0x00C5D518
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_17_31_00                                                          0x00C5D51C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_18_31_00                                                          0x00C5D520
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_19_31_00                                                          0x00C5D524
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1A_31_00                                                          0x00C5D528
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1B_31_00                                                          0x00C5D52C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1C_31_00                                                          0x00C5D530
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1D_31_00                                                          0x00C5D534
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1E_31_00                                                          0x00C5D538
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_1F_31_00                                                          0x00C5D53C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_20_31_00                                                          0x00C5D540
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_21_31_00                                                          0x00C5D544
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_22_31_00                                                          0x00C5D548
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_23_31_00                                                          0x00C5D54C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_24_31_00                                                          0x00C5D550
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_25_31_00                                                          0x00C5D554
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_26_31_00                                                          0x00C5D558
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_27_31_00                                                          0x00C5D55C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_28_31_00                                                          0x00C5D560
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_29_31_00                                                          0x00C5D564
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2A_31_00                                                          0x00C5D568
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2B_31_00                                                          0x00C5D56C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2C_31_00                                                          0x00C5D570
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2D_31_00                                                          0x00C5D574
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2E_31_00                                                          0x00C5D578
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_TOP_MB_2F_31_00                                                          0x00C5D57C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_00_63_32                                                          0x00C5D600
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_01_63_32                                                          0x00C5D604
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_02_63_32                                                          0x00C5D608
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_03_63_32                                                          0x00C5D60C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_04_63_32                                                          0x00C5D610
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_05_63_32                                                          0x00C5D614
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_06_63_32                                                          0x00C5D618
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_07_63_32                                                          0x00C5D61C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_08_63_32                                                          0x00C5D620
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_09_63_32                                                          0x00C5D624
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0A_63_32                                                          0x00C5D628
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0B_63_32                                                          0x00C5D62C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0C_63_32                                                          0x00C5D630
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0D_63_32                                                          0x00C5D634
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0E_63_32                                                          0x00C5D638
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0F_63_32                                                          0x00C5D63C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_10_63_32                                                          0x00C5D640
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_11_63_32                                                          0x00C5D644
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_12_63_32                                                          0x00C5D648
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_13_63_32                                                          0x00C5D64C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_14_63_32                                                          0x00C5D650
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_15_63_32                                                          0x00C5D654
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_16_63_32                                                          0x00C5D658
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_17_63_32                                                          0x00C5D65C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_18_63_32                                                          0x00C5D660
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_19_63_32                                                          0x00C5D664
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1A_63_32                                                          0x00C5D668
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1B_63_32                                                          0x00C5D66C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1C_63_32                                                          0x00C5D670
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1D_63_32                                                          0x00C5D674
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1E_63_32                                                          0x00C5D678
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1F_63_32                                                          0x00C5D67C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_20_63_32                                                          0x00C5D680
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_21_63_32                                                          0x00C5D684
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_22_63_32                                                          0x00C5D688
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_23_63_32                                                          0x00C5D68C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_24_63_32                                                          0x00C5D690
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_25_63_32                                                          0x00C5D694
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_26_63_32                                                          0x00C5D698
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_27_63_32                                                          0x00C5D69C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_28_63_32                                                          0x00C5D6A0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_29_63_32                                                          0x00C5D6A4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2A_63_32                                                          0x00C5D6A8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2B_63_32                                                          0x00C5D6AC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2C_63_32                                                          0x00C5D6B0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2D_63_32                                                          0x00C5D6B4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2E_63_32                                                          0x00C5D6B8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2F_63_32                                                          0x00C5D6BC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_00_31_00                                                          0x00C5D6C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_01_31_00                                                          0x00C5D6C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_02_31_00                                                          0x00C5D6C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_03_31_00                                                          0x00C5D6CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_04_31_00                                                          0x00C5D6D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_05_31_00                                                          0x00C5D6D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_06_31_00                                                          0x00C5D6D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_07_31_00                                                          0x00C5D6DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_08_31_00                                                          0x00C5D6E0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_09_31_00                                                          0x00C5D6E4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0A_31_00                                                          0x00C5D6E8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0B_31_00                                                          0x00C5D6EC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0C_31_00                                                          0x00C5D6F0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0D_31_00                                                          0x00C5D6F4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0E_31_00                                                          0x00C5D6F8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_0F_31_00                                                          0x00C5D6FC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_10_31_00                                                          0x00C5D700
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_11_31_00                                                          0x00C5D704
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_12_31_00                                                          0x00C5D708
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_13_31_00                                                          0x00C5D70C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_14_31_00                                                          0x00C5D710
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_15_31_00                                                          0x00C5D714
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_16_31_00                                                          0x00C5D718
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_17_31_00                                                          0x00C5D71C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_18_31_00                                                          0x00C5D720
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_19_31_00                                                          0x00C5D724
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1A_31_00                                                          0x00C5D728
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1B_31_00                                                          0x00C5D72C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1C_31_00                                                          0x00C5D730
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1D_31_00                                                          0x00C5D734
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1E_31_00                                                          0x00C5D738
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_1F_31_00                                                          0x00C5D73C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_20_31_00                                                          0x00C5D740
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_21_31_00                                                          0x00C5D744
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_22_31_00                                                          0x00C5D748
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_23_31_00                                                          0x00C5D74C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_24_31_00                                                          0x00C5D750
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_25_31_00                                                          0x00C5D754
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_26_31_00                                                          0x00C5D758
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_27_31_00                                                          0x00C5D75C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_28_31_00                                                          0x00C5D760
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_29_31_00                                                          0x00C5D764
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2A_31_00                                                          0x00C5D768
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2B_31_00                                                          0x00C5D76C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2C_31_00                                                          0x00C5D770
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2D_31_00                                                          0x00C5D774
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2E_31_00                                                          0x00C5D778
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_DEC_LFT_BOT_MB_2F_31_00                                                          0x00C5D77C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_00_63_32                                                          0x00C5D800
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_01_63_32                                                          0x00C5D804
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_02_63_32                                                          0x00C5D808
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_03_63_32                                                          0x00C5D80C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_04_63_32                                                          0x00C5D810
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_05_63_32                                                          0x00C5D814
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_06_63_32                                                          0x00C5D818
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_07_63_32                                                          0x00C5D81C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_08_63_32                                                          0x00C5D820
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_09_63_32                                                          0x00C5D824
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0A_63_32                                                          0x00C5D828
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0B_63_32                                                          0x00C5D82C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0C_63_32                                                          0x00C5D830
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0D_63_32                                                          0x00C5D834
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0E_63_32                                                          0x00C5D838
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0F_63_32                                                          0x00C5D83C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_10_63_32                                                          0x00C5D840
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_11_63_32                                                          0x00C5D844
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_12_63_32                                                          0x00C5D848
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_13_63_32                                                          0x00C5D84C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_14_63_32                                                          0x00C5D850
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_15_63_32                                                          0x00C5D854
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_16_63_32                                                          0x00C5D858
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_17_63_32                                                          0x00C5D85C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_18_63_32                                                          0x00C5D860
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_19_63_32                                                          0x00C5D864
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1A_63_32                                                          0x00C5D868
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1B_63_32                                                          0x00C5D86C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1C_63_32                                                          0x00C5D870
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1D_63_32                                                          0x00C5D874
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1E_63_32                                                          0x00C5D878
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1F_63_32                                                          0x00C5D87C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_20_63_32                                                          0x00C5D880
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_21_63_32                                                          0x00C5D884
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_22_63_32                                                          0x00C5D888
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_23_63_32                                                          0x00C5D88C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_24_63_32                                                          0x00C5D890
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_25_63_32                                                          0x00C5D894
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_26_63_32                                                          0x00C5D898
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_27_63_32                                                          0x00C5D89C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_28_63_32                                                          0x00C5D8A0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_29_63_32                                                          0x00C5D8A4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2A_63_32                                                          0x00C5D8A8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2B_63_32                                                          0x00C5D8AC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2C_63_32                                                          0x00C5D8B0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2D_63_32                                                          0x00C5D8B4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2E_63_32                                                          0x00C5D8B8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2F_63_32                                                          0x00C5D8BC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_00_31_00                                                          0x00C5D8C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_01_31_00                                                          0x00C5D8C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_02_31_00                                                          0x00C5D8C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_03_31_00                                                          0x00C5D8CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_04_31_00                                                          0x00C5D8D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_05_31_00                                                          0x00C5D8D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_06_31_00                                                          0x00C5D8D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_07_31_00                                                          0x00C5D8DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_08_31_00                                                          0x00C5D8E0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_09_31_00                                                          0x00C5D8E4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0A_31_00                                                          0x00C5D8E8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0B_31_00                                                          0x00C5D8EC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0C_31_00                                                          0x00C5D8F0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0D_31_00                                                          0x00C5D8F4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0E_31_00                                                          0x00C5D8F8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_0F_31_00                                                          0x00C5D8FC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_10_31_00                                                          0x00C5D900
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_11_31_00                                                          0x00C5D904
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_12_31_00                                                          0x00C5D908
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_13_31_00                                                          0x00C5D90C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_14_31_00                                                          0x00C5D910
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_15_31_00                                                          0x00C5D914
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_16_31_00                                                          0x00C5D918
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_17_31_00                                                          0x00C5D91C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_18_31_00                                                          0x00C5D920
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_19_31_00                                                          0x00C5D924
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1A_31_00                                                          0x00C5D928
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1B_31_00                                                          0x00C5D92C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1C_31_00                                                          0x00C5D930
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1D_31_00                                                          0x00C5D934
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1E_31_00                                                          0x00C5D938
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_1F_31_00                                                          0x00C5D93C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_20_31_00                                                          0x00C5D940
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_21_31_00                                                          0x00C5D944
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_22_31_00                                                          0x00C5D948
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_23_31_00                                                          0x00C5D94C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_24_31_00                                                          0x00C5D950
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_25_31_00                                                          0x00C5D954
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_26_31_00                                                          0x00C5D958
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_27_31_00                                                          0x00C5D95C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_28_31_00                                                          0x00C5D960
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_29_31_00                                                          0x00C5D964
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2A_31_00                                                          0x00C5D968
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2B_31_00                                                          0x00C5D96C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2C_31_00                                                          0x00C5D970
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2D_31_00                                                          0x00C5D974
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2E_31_00                                                          0x00C5D978
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_TOP_MB_2F_31_00                                                          0x00C5D97C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_00_63_32                                                          0x00C5DA00
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_01_63_32                                                          0x00C5DA04
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_02_63_32                                                          0x00C5DA08
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_03_63_32                                                          0x00C5DA0C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_04_63_32                                                          0x00C5DA10
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_05_63_32                                                          0x00C5DA14
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_06_63_32                                                          0x00C5DA18
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_07_63_32                                                          0x00C5DA1C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_08_63_32                                                          0x00C5DA20
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_09_63_32                                                          0x00C5DA24
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0A_63_32                                                          0x00C5DA28
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0B_63_32                                                          0x00C5DA2C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0C_63_32                                                          0x00C5DA30
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0D_63_32                                                          0x00C5DA34
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0E_63_32                                                          0x00C5DA38
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0F_63_32                                                          0x00C5DA3C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_10_63_32                                                          0x00C5DA40
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_11_63_32                                                          0x00C5DA44
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_12_63_32                                                          0x00C5DA48
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_13_63_32                                                          0x00C5DA4C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_14_63_32                                                          0x00C5DA50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_15_63_32                                                          0x00C5DA54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_16_63_32                                                          0x00C5DA58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_17_63_32                                                          0x00C5DA5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_18_63_32                                                          0x00C5DA60
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_19_63_32                                                          0x00C5DA64
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1A_63_32                                                          0x00C5DA68
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1B_63_32                                                          0x00C5DA6C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1C_63_32                                                          0x00C5DA70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1D_63_32                                                          0x00C5DA74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1E_63_32                                                          0x00C5DA78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1F_63_32                                                          0x00C5DA7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_20_63_32                                                          0x00C5DA80
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_21_63_32                                                          0x00C5DA84
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_22_63_32                                                          0x00C5DA88
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_23_63_32                                                          0x00C5DA8C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_24_63_32                                                          0x00C5DA90
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_25_63_32                                                          0x00C5DA94
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_26_63_32                                                          0x00C5DA98
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_27_63_32                                                          0x00C5DA9C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_28_63_32                                                          0x00C5DAA0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_29_63_32                                                          0x00C5DAA4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2A_63_32                                                          0x00C5DAA8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2B_63_32                                                          0x00C5DAAC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2C_63_32                                                          0x00C5DAB0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2D_63_32                                                          0x00C5DAB4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2E_63_32                                                          0x00C5DAB8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2F_63_32                                                          0x00C5DABC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_00_31_00                                                          0x00C5DAC0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_01_31_00                                                          0x00C5DAC4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_02_31_00                                                          0x00C5DAC8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_03_31_00                                                          0x00C5DACC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_04_31_00                                                          0x00C5DAD0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_05_31_00                                                          0x00C5DAD4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_06_31_00                                                          0x00C5DAD8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_07_31_00                                                          0x00C5DADC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_08_31_00                                                          0x00C5DAE0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_09_31_00                                                          0x00C5DAE4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0A_31_00                                                          0x00C5DAE8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0B_31_00                                                          0x00C5DAEC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0C_31_00                                                          0x00C5DAF0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0D_31_00                                                          0x00C5DAF4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0E_31_00                                                          0x00C5DAF8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_0F_31_00                                                          0x00C5DAFC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_10_31_00                                                          0x00C5DB00
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_11_31_00                                                          0x00C5DB04
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_12_31_00                                                          0x00C5DB08
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_13_31_00                                                          0x00C5DB0C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_14_31_00                                                          0x00C5DB10
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_15_31_00                                                          0x00C5DB14
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_16_31_00                                                          0x00C5DB18
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_17_31_00                                                          0x00C5DB1C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_18_31_00                                                          0x00C5DB20
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_19_31_00                                                          0x00C5DB24
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1A_31_00                                                          0x00C5DB28
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1B_31_00                                                          0x00C5DB2C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1C_31_00                                                          0x00C5DB30
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1D_31_00                                                          0x00C5DB34
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1E_31_00                                                          0x00C5DB38
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_1F_31_00                                                          0x00C5DB3C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_20_31_00                                                          0x00C5DB40
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_21_31_00                                                          0x00C5DB44
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_22_31_00                                                          0x00C5DB48
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_23_31_00                                                          0x00C5DB4C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_24_31_00                                                          0x00C5DB50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_25_31_00                                                          0x00C5DB54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_26_31_00                                                          0x00C5DB58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_27_31_00                                                          0x00C5DB5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_28_31_00                                                          0x00C5DB60
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_29_31_00                                                          0x00C5DB64
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2A_31_00                                                          0x00C5DB68
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2B_31_00                                                          0x00C5DB6C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2C_31_00                                                          0x00C5DB70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2D_31_00                                                          0x00C5DB74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2E_31_00                                                          0x00C5DB78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_ENC_LFT_BOT_MB_2F_31_00                                                          0x00C5DB7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_14_63_32                                                              0x00C5DC50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_15_63_32                                                              0x00C5DC54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_16_63_32                                                              0x00C5DC58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_17_63_32                                                              0x00C5DC5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1C_63_32                                                              0x00C5DC70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1D_63_32                                                              0x00C5DC74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1E_63_32                                                              0x00C5DC78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1F_63_32                                                              0x00C5DC7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_24_63_32                                                              0x00C5DC90
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_25_63_32                                                              0x00C5DC94
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_26_63_32                                                              0x00C5DC98
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_27_63_32                                                              0x00C5DC9C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2C_63_32                                                              0x00C5DCB0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2D_63_32                                                              0x00C5DCB4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2E_63_32                                                              0x00C5DCB8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2F_63_32                                                              0x00C5DCBC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_14_31_00                                                              0x00C5DD10
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_15_31_00                                                              0x00C5DD14
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_16_31_00                                                              0x00C5DD18
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_17_31_00                                                              0x00C5DD1C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1C_31_00                                                              0x00C5DD30
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1D_31_00                                                              0x00C5DD34
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1E_31_00                                                              0x00C5DD38
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_1F_31_00                                                              0x00C5DD3C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_24_31_00                                                              0x00C5DD50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_25_31_00                                                              0x00C5DD54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_26_31_00                                                              0x00C5DD58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_27_31_00                                                              0x00C5DD5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2C_31_00                                                              0x00C5DD70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2D_31_00                                                              0x00C5DD74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2E_31_00                                                              0x00C5DD78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_TOP_MB_2F_31_00                                                              0x00C5DD7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_10_63_32                                                              0x00C5DE40
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_11_63_32                                                              0x00C5DE44
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_12_63_32                                                              0x00C5DE48
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_13_63_32                                                              0x00C5DE4C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_14_63_32                                                              0x00C5DE50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_15_63_32                                                              0x00C5DE54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_16_63_32                                                              0x00C5DE58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_17_63_32                                                              0x00C5DE5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_18_63_32                                                              0x00C5DE60
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_19_63_32                                                              0x00C5DE64
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1A_63_32                                                              0x00C5DE68
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1B_63_32                                                              0x00C5DE6C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1C_63_32                                                              0x00C5DE70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1D_63_32                                                              0x00C5DE74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1E_63_32                                                              0x00C5DE78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1F_63_32                                                              0x00C5DE7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_24_63_32                                                              0x00C5DE90
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_25_63_32                                                              0x00C5DE94
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_26_63_32                                                              0x00C5DE98
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_27_63_32                                                              0x00C5DE9C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2C_63_32                                                              0x00C5DEB0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2D_63_32                                                              0x00C5DEB4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2E_63_32                                                              0x00C5DEB8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2F_63_32                                                              0x00C5DEBC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_10_31_00                                                              0x00C5DF00
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_11_31_00                                                              0x00C5DF04
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_12_31_00                                                              0x00C5DF08
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_13_31_00                                                              0x00C5DF0C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_14_31_00                                                              0x00C5DF10
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_15_31_00                                                              0x00C5DF14
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_16_31_00                                                              0x00C5DF18
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_17_31_00                                                              0x00C5DF1C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_18_31_00                                                              0x00C5DF20
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_19_31_00                                                              0x00C5DF24
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1A_31_00                                                              0x00C5DF28
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1B_31_00                                                              0x00C5DF2C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1C_31_00                                                              0x00C5DF30
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1D_31_00                                                              0x00C5DF34
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1E_31_00                                                              0x00C5DF38
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_1F_31_00                                                              0x00C5DF3C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_24_31_00                                                              0x00C5DF50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_25_31_00                                                              0x00C5DF54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_26_31_00                                                              0x00C5DF58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_27_31_00                                                              0x00C5DF5C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2C_31_00                                                              0x00C5DF70
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2D_31_00                                                              0x00C5DF74
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2E_31_00                                                              0x00C5DF78
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_CORE_UPP_BOT_MB_2F_31_00                                                              0x00C5DF7C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_00                                                                     0x00C5E000
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_01                                                                     0x00C5E004
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_02                                                                     0x00C5E008
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_03                                                                     0x00C5E00C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_04                                                                     0x00C5E010
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_05                                                                     0x00C5E014
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_06                                                                     0x00C5E018
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_07                                                                     0x00C5E01C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_08                                                                     0x00C5E020
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_09                                                                     0x00C5E024
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_10                                                                     0x00C5E028
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_11                                                                     0x00C5E02C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_12                                                                     0x00C5E030
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_13                                                                     0x00C5E034
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_14                                                                     0x00C5E038
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_FMV_15                                                                     0x00C5E03C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_00                                                                     0x00C5E040
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_01                                                                     0x00C5E044
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_02                                                                     0x00C5E048
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_03                                                                     0x00C5E04C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_04                                                                     0x00C5E050
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_05                                                                     0x00C5E054
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_06                                                                     0x00C5E058
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_07                                                                     0x00C5E05C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_08                                                                     0x00C5E060
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_09                                                                     0x00C5E064
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_10                                                                     0x00C5E068
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_11                                                                     0x00C5E06C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_12                                                                     0x00C5E070
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_13                                                                     0x00C5E074
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_14                                                                     0x00C5E078
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_BMV_15                                                                     0x00C5E07C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_REG_32                                                                     0x00C5E080
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_REG_33                                                                     0x00C5E084
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_TOP_REG_34                                                                     0x00C5E088
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_00                                                                     0x00C5E100
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_01                                                                     0x00C5E104
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_02                                                                     0x00C5E108
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_03                                                                     0x00C5E10C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_04                                                                     0x00C5E110
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_05                                                                     0x00C5E114
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_06                                                                     0x00C5E118
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_07                                                                     0x00C5E11C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_08                                                                     0x00C5E120
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_09                                                                     0x00C5E124
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_10                                                                     0x00C5E128
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_11                                                                     0x00C5E12C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_12                                                                     0x00C5E130
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_13                                                                     0x00C5E134
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_14                                                                     0x00C5E138
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_FMV_15                                                                     0x00C5E13C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_00                                                                     0x00C5E140
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_01                                                                     0x00C5E144
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_02                                                                     0x00C5E148
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_03                                                                     0x00C5E14C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_04                                                                     0x00C5E150
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_05                                                                     0x00C5E154
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_06                                                                     0x00C5E158
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_07                                                                     0x00C5E15C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_08                                                                     0x00C5E160
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_09                                                                     0x00C5E164
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_10                                                                     0x00C5E168
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_11                                                                     0x00C5E16C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_12                                                                     0x00C5E170
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_13                                                                     0x00C5E174
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_14                                                                     0x00C5E178
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_BMV_15                                                                     0x00C5E17C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_REG_32                                                                     0x00C5E180
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_REG_33                                                                     0x00C5E184
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_CUR_BOT_REG_34                                                                     0x00C5E188
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_00                                                                 0x00C5E200
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_01                                                                 0x00C5E204
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_02                                                                 0x00C5E208
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_03                                                                 0x00C5E20C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_04                                                                 0x00C5E210
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_05                                                                 0x00C5E214
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_06                                                                 0x00C5E218
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_07                                                                 0x00C5E21C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_08                                                                 0x00C5E220
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_09                                                                 0x00C5E224
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_10                                                                 0x00C5E228
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_11                                                                 0x00C5E22C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_12                                                                 0x00C5E230
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_13                                                                 0x00C5E234
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_14                                                                 0x00C5E238
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_FMV_15                                                                 0x00C5E23C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_00                                                                 0x00C5E240
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_01                                                                 0x00C5E244
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_02                                                                 0x00C5E248
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_03                                                                 0x00C5E24C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_04                                                                 0x00C5E250
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_05                                                                 0x00C5E254
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_06                                                                 0x00C5E258
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_07                                                                 0x00C5E25C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_08                                                                 0x00C5E260
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_09                                                                 0x00C5E264
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_10                                                                 0x00C5E268
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_11                                                                 0x00C5E26C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_12                                                                 0x00C5E270
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_13                                                                 0x00C5E274
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_14                                                                 0x00C5E278
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_BMV_15                                                                 0x00C5E27C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_32                                                                 0x00C5E280
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_33                                                                 0x00C5E284
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_34                                                                 0x00C5E288
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_00                                                                 0x00C5E2C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_01                                                                 0x00C5E2C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_02                                                                 0x00C5E2C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_03                                                                 0x00C5E2CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_04                                                                 0x00C5E2D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_05                                                                 0x00C5E2D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_06                                                                 0x00C5E2D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_TOP_REG_07                                                                 0x00C5E2DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_00                                                                 0x00C5E300
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_01                                                                 0x00C5E304
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_02                                                                 0x00C5E308
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_03                                                                 0x00C5E30C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_04                                                                 0x00C5E310
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_05                                                                 0x00C5E314
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_06                                                                 0x00C5E318
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_07                                                                 0x00C5E31C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_08                                                                 0x00C5E320
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_09                                                                 0x00C5E324
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_10                                                                 0x00C5E328
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_11                                                                 0x00C5E32C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_12                                                                 0x00C5E330
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_13                                                                 0x00C5E334
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_14                                                                 0x00C5E338
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_FMV_15                                                                 0x00C5E33C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_00                                                                 0x00C5E340
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_01                                                                 0x00C5E344
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_02                                                                 0x00C5E348
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_03                                                                 0x00C5E34C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_04                                                                 0x00C5E350
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_05                                                                 0x00C5E354
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_06                                                                 0x00C5E358
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_07                                                                 0x00C5E35C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_08                                                                 0x00C5E360
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_09                                                                 0x00C5E364
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_10                                                                 0x00C5E368
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_11                                                                 0x00C5E36C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_12                                                                 0x00C5E370
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_13                                                                 0x00C5E374
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_14                                                                 0x00C5E378
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_BMV_15                                                                 0x00C5E37C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_32                                                                 0x00C5E380
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_33                                                                 0x00C5E384
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_34                                                                 0x00C5E388
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_00                                                                 0x00C5E3C0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_01                                                                 0x00C5E3C4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_02                                                                 0x00C5E3C8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_03                                                                 0x00C5E3CC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_04                                                                 0x00C5E3D0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_05                                                                 0x00C5E3D4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_06                                                                 0x00C5E3D8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_DEC_LFT_BOT_REG_07                                                                 0x00C5E3DC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_00                                                                 0x00C5E400
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_01                                                                 0x00C5E404
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_02                                                                 0x00C5E408
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_03                                                                 0x00C5E40C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_04                                                                 0x00C5E410
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_05                                                                 0x00C5E414
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_06                                                                 0x00C5E418
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_07                                                                 0x00C5E41C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_08                                                                 0x00C5E420
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_09                                                                 0x00C5E424
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_10                                                                 0x00C5E428
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_11                                                                 0x00C5E42C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_12                                                                 0x00C5E430
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_13                                                                 0x00C5E434
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_14                                                                 0x00C5E438
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_FMV_15                                                                 0x00C5E43C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_00                                                                 0x00C5E440
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_01                                                                 0x00C5E444
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_02                                                                 0x00C5E448
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_03                                                                 0x00C5E44C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_04                                                                 0x00C5E450
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_05                                                                 0x00C5E454
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_06                                                                 0x00C5E458
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_07                                                                 0x00C5E45C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_08                                                                 0x00C5E460
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_09                                                                 0x00C5E464
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_10                                                                 0x00C5E468
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_11                                                                 0x00C5E46C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_12                                                                 0x00C5E470
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_13                                                                 0x00C5E474
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_14                                                                 0x00C5E478
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_BMV_15                                                                 0x00C5E47C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_REG_32                                                                 0x00C5E480
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_REG_33                                                                 0x00C5E484
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_TOP_REG_34                                                                 0x00C5E488
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_00                                                                 0x00C5E500
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_01                                                                 0x00C5E504
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_02                                                                 0x00C5E508
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_03                                                                 0x00C5E50C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_04                                                                 0x00C5E510
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_05                                                                 0x00C5E514
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_06                                                                 0x00C5E518
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_07                                                                 0x00C5E51C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_08                                                                 0x00C5E520
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_09                                                                 0x00C5E524
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_10                                                                 0x00C5E528
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_11                                                                 0x00C5E52C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_12                                                                 0x00C5E530
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_13                                                                 0x00C5E534
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_14                                                                 0x00C5E538
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_FMV_15                                                                 0x00C5E53C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_00                                                                 0x00C5E540
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_01                                                                 0x00C5E544
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_02                                                                 0x00C5E548
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_03                                                                 0x00C5E54C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_04                                                                 0x00C5E550
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_05                                                                 0x00C5E554
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_06                                                                 0x00C5E558
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_07                                                                 0x00C5E55C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_08                                                                 0x00C5E560
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_09                                                                 0x00C5E564
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_10                                                                 0x00C5E568
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_11                                                                 0x00C5E56C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_12                                                                 0x00C5E570
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_13                                                                 0x00C5E574
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_14                                                                 0x00C5E578
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_BMV_15                                                                 0x00C5E57C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_REG_32                                                                 0x00C5E580
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_REG_33                                                                 0x00C5E584
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_ENC_LFT_BOT_REG_34                                                                 0x00C5E588
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_10                                                                     0x00C5E628
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_11                                                                     0x00C5E62C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_14                                                                     0x00C5E638
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_FMV_15                                                                     0x00C5E63C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_10                                                                     0x00C5E668
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_11                                                                     0x00C5E66C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_14                                                                     0x00C5E678
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_BMV_15                                                                     0x00C5E67C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_REG_32                                                                     0x00C5E680
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_REG_33                                                                     0x00C5E684
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_TOP_REG_34                                                                     0x00C5E688
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_10                                                                     0x00C5E728
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_11                                                                     0x00C5E72C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_14                                                                     0x00C5E738
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_FMV_15                                                                     0x00C5E73C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_10                                                                     0x00C5E768
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_11                                                                     0x00C5E76C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_14                                                                     0x00C5E778
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_BMV_15                                                                     0x00C5E77C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_REG_32                                                                     0x00C5E780
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_REG_33                                                                     0x00C5E784
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MV_UPP_BOT_REG_34                                                                     0x00C5E788
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_OUTPUT_CTRL                                                                0x00C5E800
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE0                                                                    0x00C5E810
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE1                                                                    0x00C5E814
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE2                                                                    0x00C5E818
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE3                                                                    0x00C5E81C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE4                                                                    0x00C5E820
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DECODE5                                                                    0x00C5E824
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MPEG0                                                                      0x00C5E828
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV0                                                                        0x00C5E82C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV1                                                                        0x00C5E830
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV2                                                                        0x00C5E834
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_MV7                                                                        0x00C5E848
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE5                                                                    0x00C5E84C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE6                                                                    0x00C5E850
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE0                                                                    0x00C5E854
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE1                                                                    0x00C5E858
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE2                                                                    0x00C5E85C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE3                                                                    0x00C5E860
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE4                                                                    0x00C5E864
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_ENCODE7                                                                    0x00C5E87C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_DEC_QP_LUT_ENABLE                                                          0x00C5EA80
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_00                                                                  0x00C5EA84
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_01                                                                  0x00C5EA88
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_02                                                                  0x00C5EA8C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_03                                                                  0x00C5EA90
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_04                                                                  0x00C5EA94
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_05                                                                  0x00C5EA98
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_06                                                                  0x00C5EA9C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_07                                                                  0x00C5EAA0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_08                                                                  0x00C5EAA4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_09                                                                  0x00C5EAA8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_10                                                                  0x00C5EAAC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_11                                                                  0x00C5EAB0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_12                                                                  0x00C5EAB4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_13                                                                  0x00C5EAB8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_14                                                                  0x00C5EABC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_15                                                                  0x00C5EAC0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_16                                                                  0x00C5EAC4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_17                                                                  0x00C5EAC8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_18                                                                  0x00C5EACC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_19                                                                  0x00C5EAD0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_20                                                                  0x00C5EAD4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_21                                                                  0x00C5EAD8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_22                                                                  0x00C5EADC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_23                                                                  0x00C5EAE0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_24                                                                  0x00C5EAE4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_25                                                                  0x00C5EAE8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_26                                                                  0x00C5EAEC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_27                                                                  0x00C5EAF0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_28                                                                  0x00C5EAF4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_29                                                                  0x00C5EAF8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_30                                                                  0x00C5EAFC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_XREG_SLICE_QP_LUT_31                                                                  0x00C5EB00
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_RPTR                                                                    0x00C5F000
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_WPTR                                                                    0x00C5F004
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_READY                                                                   0x00C5F008
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_LFT_TOP_PTR                                                                  0x00C5F00C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_LFT_BOT_PTR                                                                  0x00C5F010
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_UPP_TOP_PTR                                                                  0x00C5F014
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_UPP_BOT_PTR                                                                  0x00C5F018
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_OUT_PTR                                                                      0x00C5F01C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_STALL_AND_OUT                                                                0x00C5F020
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_DEC_USED_CNT                                                            0x00C5F024
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_MEM_CTRL_FREE_ENC_USED_CNT                                                            0x00C5F028
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_OUTPUT_DEC_OUT_MB_X                                                                   0x00C5F040
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_OUTPUT_DEC_OUT_MB_Y                                                                   0x00C5F044
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_OUTPUT_ENC_OUT_MB_X                                                                   0x00C5F048
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_OUTPUT_ENC_OUT_MB_Y                                                                   0x00C5F04C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_DEI_DEBUG0                                                                            0x00C5F080
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DEBUG_DEI_DEBUG1                                                                            0x00C5F084
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_DEC_STATUS                                                                              0x00C5FED8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_ENC_STATUS                                                                              0x00C5FEDC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_SM0                                                                                     0x00C5FEE0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_SM1                                                                                     0x00C5FEE4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_SM2                                                                                     0x00C5FEE8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_INTERRUPT_LOCATION                                                                          0x00C5FEEC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_DEBLOCK_DEC_CURRENT_MB                                                                  0x00C5FEF0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_DEBLOCK_ENC_CURRENT_MB                                                                  0x00C5FEF4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_DEC_CONTROL                                                                             0x00C5FEF8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_DBG_ENC_CONTROL                                                                             0x00C5FEFC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_PIPE_CONFIG                                                                         0x00C5FF00
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_PIPE                                                                          0x00C5FF10
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_PIXEL_SIZE                                                                    0x00C5FF14
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_MB_SIZE                                                                       0x00C5FF18
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_H264                                                                          0x00C5FF24
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_MPEG2                                                                         0x00C5FF28
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_MPEG2_4_PARAM1                                                                0x00C5FF34
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_H264_PARAM1                                                                   0x00C5FF38
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_PIPE                                                                         0x00C5FF40
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_PIXEL_SIZE                                                                   0x00C5FF44
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_MB_SIZE                                                                      0x00C5FF48
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_SIDE_CROP                                                                    0x00C5FF4C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_VERT_CROP                                                                    0x00C5FF50
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_H264                                                                         0x00C5FF54
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_MPEG2                                                                        0x00C5FF58
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_MPEG2_4_PARAM1                                                               0x00C5FF64
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_OUTPUT_H264_PARAM1                                                                  0x00C5FF68
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_0_1                                                           0x00C5FF80
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_2_3                                                           0x00C5FF84
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_4_5                                                           0x00C5FF88
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_6_7                                                           0x00C5FF8C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_COL_BD_REG_8_9                                                           0x00C5FF90
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_0_1                                                           0x00C5FF94
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_2_3                                                           0x00C5FF98
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_4_5                                                           0x00C5FF9C
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_6_7                                                           0x00C5FFA0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_8_9                                                           0x00C5FFA4
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_ROW_BD_REG_10                                                            0x00C5FFA8
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_SLICE_CONFIG_0                                                           0x00C5FFAC
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_INPUT_HEVC_BLOCK_CONFIG_0                                                           0x00C5FFB0
#define MED_XREG_ARB_VENC_SLV_DEBLOCK_GLOBALS_ECO_REGISTER                                                                        0x00C5FFFC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG00                                                                                  0x00C60000
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG01                                                                                  0x00C60004
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG02                                                                                  0x00C60008
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG03                                                                                  0x00C6000C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG04                                                                                  0x00C60010
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG05                                                                                  0x00C60014
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG06                                                                                  0x00C60018
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG07                                                                                  0x00C6001C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG08                                                                                  0x00C60020
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG09                                                                                  0x00C60024
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG12                                                                                  0x00C60030
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG13                                                                                  0x00C60034
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG14                                                                                  0x00C60038
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG15                                                                                  0x00C6003C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG16                                                                                  0x00C60040
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG17                                                                                  0x00C60044
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG18                                                                                  0x00C60048
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG19                                                                                  0x00C6004C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG20                                                                                  0x00C60050
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG21                                                                                  0x00C60054
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG22                                                                                  0x00C60058
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG23                                                                                  0x00C6005C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG24                                                                                  0x00C60060
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG25                                                                                  0x00C60064
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG26                                                                                  0x00C60068
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG27                                                                                  0x00C6006C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG28                                                                                  0x00C60070
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG29                                                                                  0x00C60074
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG30                                                                                  0x00C60078
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG31                                                                                  0x00C6007C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG32                                                                                  0x00C60080
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_XREG33                                                                                  0x00C60084
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_00_01                                                                              0x00C60090
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_02_03                                                                              0x00C60094
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_04_05                                                                              0x00C60098
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_06_07                                                                              0x00C6009C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_08_09                                                                              0x00C600A0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_10_11                                                                              0x00C600A4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_12_13                                                                              0x00C600A8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_14_15                                                                              0x00C600AC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_16_17                                                                              0x00C600B0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_18_19                                                                              0x00C600B4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_20_21                                                                              0x00C600B8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_22_23                                                                              0x00C600BC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_24_25                                                                              0x00C600C0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_26_27                                                                              0x00C600C4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_28_29                                                                              0x00C600C8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_30_31                                                                              0x00C600CC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_32_33                                                                              0x00C600D0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_34_35                                                                              0x00C600D4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_36_37                                                                              0x00C600D8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_38_39                                                                              0x00C600DC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_40_41                                                                              0x00C600E0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_42_43                                                                              0x00C600E4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_44_45                                                                              0x00C600E8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_46_47                                                                              0x00C600EC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_48_49                                                                              0x00C600F0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_50_51                                                                              0x00C600F4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_52_53                                                                              0x00C600F8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_54_55                                                                              0x00C600FC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_56_57                                                                              0x00C60100
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_58_59                                                                              0x00C60104
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_60_61                                                                              0x00C60108
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN0_62_63                                                                              0x00C6010C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_00_01                                                                              0x00C60110
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_02_03                                                                              0x00C60114
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_04_05                                                                              0x00C60118
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_06_07                                                                              0x00C6011C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_08_09                                                                              0x00C60120
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_10_11                                                                              0x00C60124
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_12_13                                                                              0x00C60128
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_14_15                                                                              0x00C6012C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_16_17                                                                              0x00C60130
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_18_19                                                                              0x00C60134
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_20_21                                                                              0x00C60138
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_22_23                                                                              0x00C6013C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_24_25                                                                              0x00C60140
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_26_27                                                                              0x00C60144
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_28_29                                                                              0x00C60148
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_30_31                                                                              0x00C6014C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_32_33                                                                              0x00C60150
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_34_35                                                                              0x00C60154
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_36_37                                                                              0x00C60158
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_38_39                                                                              0x00C6015C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_40_41                                                                              0x00C60160
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_42_43                                                                              0x00C60164
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_44_45                                                                              0x00C60168
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_46_47                                                                              0x00C6016C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_48_49                                                                              0x00C60170
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_50_51                                                                              0x00C60174
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_52_53                                                                              0x00C60178
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_54_55                                                                              0x00C6017C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_56_57                                                                              0x00C60180
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_58_59                                                                              0x00C60184
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_60_61                                                                              0x00C60188
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_BIN1_62_63                                                                              0x00C6018C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R00                                                                               0x00C60190
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R01                                                                               0x00C60194
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R02                                                                               0x00C60198
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R03                                                                               0x00C6019C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R10                                                                               0x00C601A0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R11                                                                               0x00C601A4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R12                                                                               0x00C601A8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R13                                                                               0x00C601AC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R20                                                                               0x00C601B0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R21                                                                               0x00C601B4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R22                                                                               0x00C601B8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R23                                                                               0x00C601BC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R30                                                                               0x00C601C0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R31                                                                               0x00C601C4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R32                                                                               0x00C601C8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SUM_R33                                                                               0x00C601CC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R00                                                                               0x00C601D0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R01                                                                               0x00C601D4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R02                                                                               0x00C601D8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R03                                                                               0x00C601DC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R10                                                                               0x00C601E0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R11                                                                               0x00C601E4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R12                                                                               0x00C601E8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R13                                                                               0x00C601EC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R20                                                                               0x00C601F0
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R21                                                                               0x00C601F4
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R22                                                                               0x00C601F8
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R23                                                                               0x00C601FC
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R30                                                                               0x00C60200
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R31                                                                               0x00C60204
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R32                                                                               0x00C60208
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_Y_SOS_R33                                                                               0x00C6020C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R00                                                                               0x00C60210
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R01                                                                               0x00C60214
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R02                                                                               0x00C60218
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R03                                                                               0x00C6021C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R10                                                                               0x00C60220
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R11                                                                               0x00C60224
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R12                                                                               0x00C60228
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R13                                                                               0x00C6022C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R20                                                                               0x00C60230
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R21                                                                               0x00C60234
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R22                                                                               0x00C60238
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R23                                                                               0x00C6023C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R30                                                                               0x00C60240
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R31                                                                               0x00C60244
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R32                                                                               0x00C60248
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_U_SUM_R33                                                                               0x00C6024C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R00                                                                               0x00C60250
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R01                                                                               0x00C60254
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R02                                                                               0x00C60258
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R03                                                                               0x00C6025C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R10                                                                               0x00C60260
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R11                                                                               0x00C60264
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R12                                                                               0x00C60268
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R13                                                                               0x00C6026C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R20                                                                               0x00C60270
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R21                                                                               0x00C60274
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R22                                                                               0x00C60278
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R23                                                                               0x00C6027C
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R30                                                                               0x00C60280
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R31                                                                               0x00C60284
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R32                                                                               0x00C60288
#define MED_XREG_ARB_VENC_SLV_ENC_REF_DMW_V_SUM_R33                                                                               0x00C6028C
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_RESET_SET                                                                        0x00CF0000
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_RESET_CLR                                                                        0x00CF0004
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_RESET                                                                            0x00CF0008
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_CLOCK_ENABLE_SET                                                                 0x00CF0100
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_CLOCK_ENABLE_CLR                                                                 0x00CF0104
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_VENC_CLOCK_ENABLE                                                                     0x00CF0108
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                 0x00CF0200
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                 0x00CF0204
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                 0x00CF0208
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                 0x00CF020C
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_TIMEOUT_EN                                                                       0x00CF0300
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                   0x00CF0304
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                    0x00CF0308
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                   0x00CF0310
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                     0x00CF0314
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_COHERENCY_0                                                                      0x00CF0400
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                 0x00CF0404
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                           0x00CF0500
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                           0x00CF0504
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_ECO_REG                                                                               0x00CF0E00
#define MED_XREG_ARB_VENC_SLV_VENC_BLK_CTRL_MEM_ADJ_OUT                                                                           0x00CF0E10
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG00                                                                                  0x00D00000
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG04                                                                                  0x00D00004
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG08                                                                                  0x00D00008
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG0C                                                                                  0x00D0000C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG10                                                                                  0x00D00010
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG14                                                                                  0x00D00014
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG18                                                                                  0x00D00018
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG1C                                                                                  0x00D0001C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG20                                                                                  0x00D00020
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG24                                                                                  0x00D00024
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG28                                                                                  0x00D00028
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG2C                                                                                  0x00D0002C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG30                                                                                  0x00D00030
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG34                                                                                  0x00D00034
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG38                                                                                  0x00D00038
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG3C                                                                                  0x00D0003C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG40                                                                                  0x00D00040
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG44                                                                                  0x00D00044
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG48                                                                                  0x00D00048
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG4C                                                                                  0x00D0004C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG50                                                                                  0x00D00050
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG54                                                                                  0x00D00054
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG58                                                                                  0x00D00058
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG5C                                                                                  0x00D0005C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG60                                                                                  0x00D00060
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG64                                                                                  0x00D00064
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG68                                                                                  0x00D00068
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG6C                                                                                  0x00D0006C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG70                                                                                  0x00D00070
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_INTER_LINE                                                                              0x00D00074
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_INTER_LINE_DBG_CTRL                                                                     0x00D00078
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_MODE                                                                              0x00D000F4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_CONFIG                                                                            0x00D000F8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_LIMIT                                                                             0x00D000FC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_00                                                                     0x00D00100
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_01                                                                     0x00D00104
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_02                                                                     0x00D00108
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_03                                                                     0x00D0010C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_04                                                                     0x00D00110
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_05                                                                     0x00D00114
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_06                                                                     0x00D00118
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_07                                                                     0x00D0011C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_08                                                                     0x00D00120
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_09                                                                     0x00D00124
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_10                                                                     0x00D00128
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_11                                                                     0x00D0012C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_12                                                                     0x00D00130
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_13                                                                     0x00D00134
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_14                                                                     0x00D00138
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_15                                                                     0x00D0013C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_16                                                                     0x00D00140
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_17                                                                     0x00D00144
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_18                                                                     0x00D00148
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_19                                                                     0x00D0014C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_20                                                                     0x00D00150
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_21                                                                     0x00D00154
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_22                                                                     0x00D00158
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_23                                                                     0x00D0015C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_24                                                                     0x00D00160
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_25                                                                     0x00D00164
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_26                                                                     0x00D00168
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_27                                                                     0x00D0016C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_28                                                                     0x00D00170
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_29                                                                     0x00D00174
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_30                                                                     0x00D00178
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_31                                                                     0x00D0017C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_32                                                                     0x00D00180
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_33                                                                     0x00D00184
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_34                                                                     0x00D00188
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_35                                                                     0x00D0018C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_36                                                                     0x00D00190
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_37                                                                     0x00D00194
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_38                                                                     0x00D00198
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_39                                                                     0x00D0019C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_40                                                                     0x00D001A0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_41                                                                     0x00D001A4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_42                                                                     0x00D001A8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_43                                                                     0x00D001AC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_44                                                                     0x00D001B0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_45                                                                     0x00D001B4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_46                                                                     0x00D001B8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_47                                                                     0x00D001BC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_48                                                                     0x00D001C0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_49                                                                     0x00D001C4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_50                                                                     0x00D001C8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_51                                                                     0x00D001CC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_52                                                                     0x00D001D0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_53                                                                     0x00D001D4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_54                                                                     0x00D001D8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_55                                                                     0x00D001DC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_56                                                                     0x00D001E0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_57                                                                     0x00D001E4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_58                                                                     0x00D001E8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_59                                                                     0x00D001EC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_60                                                                     0x00D001F0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_61                                                                     0x00D001F4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_62                                                                     0x00D001F8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT0_63                                                                     0x00D001FC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_00                                                                     0x00D00200
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_01                                                                     0x00D00204
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_02                                                                     0x00D00208
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_03                                                                     0x00D0020C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_04                                                                     0x00D00210
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_05                                                                     0x00D00214
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_06                                                                     0x00D00218
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_07                                                                     0x00D0021C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_08                                                                     0x00D00220
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_09                                                                     0x00D00224
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_10                                                                     0x00D00228
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_11                                                                     0x00D0022C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_12                                                                     0x00D00230
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_13                                                                     0x00D00234
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_14                                                                     0x00D00238
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_15                                                                     0x00D0023C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_16                                                                     0x00D00240
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_17                                                                     0x00D00244
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_18                                                                     0x00D00248
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_19                                                                     0x00D0024C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_20                                                                     0x00D00250
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_21                                                                     0x00D00254
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_22                                                                     0x00D00258
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_23                                                                     0x00D0025C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_24                                                                     0x00D00260
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_25                                                                     0x00D00264
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_26                                                                     0x00D00268
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_27                                                                     0x00D0026C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_28                                                                     0x00D00270
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_29                                                                     0x00D00274
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_30                                                                     0x00D00278
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_31                                                                     0x00D0027C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_32                                                                     0x00D00280
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_33                                                                     0x00D00284
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_34                                                                     0x00D00288
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_35                                                                     0x00D0028C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_36                                                                     0x00D00290
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_37                                                                     0x00D00294
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_38                                                                     0x00D00298
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_39                                                                     0x00D0029C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_40                                                                     0x00D002A0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_41                                                                     0x00D002A4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_42                                                                     0x00D002A8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_43                                                                     0x00D002AC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_44                                                                     0x00D002B0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_45                                                                     0x00D002B4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_46                                                                     0x00D002B8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_47                                                                     0x00D002BC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_48                                                                     0x00D002C0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_49                                                                     0x00D002C4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_50                                                                     0x00D002C8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_51                                                                     0x00D002CC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_52                                                                     0x00D002D0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_53                                                                     0x00D002D4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_54                                                                     0x00D002D8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_55                                                                     0x00D002DC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_56                                                                     0x00D002E0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_57                                                                     0x00D002E4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_58                                                                     0x00D002E8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_59                                                                     0x00D002EC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_60                                                                     0x00D002F0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_61                                                                     0x00D002F4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_62                                                                     0x00D002F8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTER_LUT1_63                                                                     0x00D002FC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_00                                                                     0x00D00300
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_01                                                                     0x00D00304
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_02                                                                     0x00D00308
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_03                                                                     0x00D0030C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_04                                                                     0x00D00310
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_05                                                                     0x00D00314
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_06                                                                     0x00D00318
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_07                                                                     0x00D0031C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_08                                                                     0x00D00320
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_09                                                                     0x00D00324
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_10                                                                     0x00D00328
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_11                                                                     0x00D0032C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_12                                                                     0x00D00330
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_13                                                                     0x00D00334
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_14                                                                     0x00D00338
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_15                                                                     0x00D0033C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_16                                                                     0x00D00340
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_17                                                                     0x00D00344
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_18                                                                     0x00D00348
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_19                                                                     0x00D0034C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_20                                                                     0x00D00350
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_21                                                                     0x00D00354
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_22                                                                     0x00D00358
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_23                                                                     0x00D0035C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_24                                                                     0x00D00360
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_25                                                                     0x00D00364
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_26                                                                     0x00D00368
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_27                                                                     0x00D0036C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_28                                                                     0x00D00370
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_29                                                                     0x00D00374
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_30                                                                     0x00D00378
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_31                                                                     0x00D0037C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_32                                                                     0x00D00380
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_33                                                                     0x00D00384
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_34                                                                     0x00D00388
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_35                                                                     0x00D0038C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_36                                                                     0x00D00390
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_37                                                                     0x00D00394
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_38                                                                     0x00D00398
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_39                                                                     0x00D0039C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_40                                                                     0x00D003A0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_41                                                                     0x00D003A4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_42                                                                     0x00D003A8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_43                                                                     0x00D003AC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_44                                                                     0x00D003B0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_45                                                                     0x00D003B4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_46                                                                     0x00D003B8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_47                                                                     0x00D003BC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_48                                                                     0x00D003C0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_49                                                                     0x00D003C4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_50                                                                     0x00D003C8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_51                                                                     0x00D003CC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_52                                                                     0x00D003D0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_53                                                                     0x00D003D4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_54                                                                     0x00D003D8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_55                                                                     0x00D003DC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_56                                                                     0x00D003E0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_57                                                                     0x00D003E4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_58                                                                     0x00D003E8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_59                                                                     0x00D003EC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_60                                                                     0x00D003F0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_61                                                                     0x00D003F4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_62                                                                     0x00D003F8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT0_63                                                                     0x00D003FC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_00                                                                     0x00D00400
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_01                                                                     0x00D00404
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_02                                                                     0x00D00408
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_03                                                                     0x00D0040C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_04                                                                     0x00D00410
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_05                                                                     0x00D00414
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_06                                                                     0x00D00418
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_07                                                                     0x00D0041C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_08                                                                     0x00D00420
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_09                                                                     0x00D00424
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_10                                                                     0x00D00428
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_11                                                                     0x00D0042C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_12                                                                     0x00D00430
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_13                                                                     0x00D00434
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_14                                                                     0x00D00438
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_15                                                                     0x00D0043C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_16                                                                     0x00D00440
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_17                                                                     0x00D00444
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_18                                                                     0x00D00448
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_19                                                                     0x00D0044C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_20                                                                     0x00D00450
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_21                                                                     0x00D00454
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_22                                                                     0x00D00458
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_23                                                                     0x00D0045C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_24                                                                     0x00D00460
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_25                                                                     0x00D00464
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_26                                                                     0x00D00468
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_27                                                                     0x00D0046C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_28                                                                     0x00D00470
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_29                                                                     0x00D00474
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_30                                                                     0x00D00478
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_31                                                                     0x00D0047C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_32                                                                     0x00D00480
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_33                                                                     0x00D00484
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_34                                                                     0x00D00488
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_35                                                                     0x00D0048C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_36                                                                     0x00D00490
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_37                                                                     0x00D00494
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_38                                                                     0x00D00498
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_39                                                                     0x00D0049C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_40                                                                     0x00D004A0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_41                                                                     0x00D004A4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_42                                                                     0x00D004A8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_43                                                                     0x00D004AC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_44                                                                     0x00D004B0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_45                                                                     0x00D004B4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_46                                                                     0x00D004B8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_47                                                                     0x00D004BC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_48                                                                     0x00D004C0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_49                                                                     0x00D004C4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_50                                                                     0x00D004C8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_51                                                                     0x00D004CC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_52                                                                     0x00D004D0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_53                                                                     0x00D004D4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_54                                                                     0x00D004D8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_55                                                                     0x00D004DC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_56                                                                     0x00D004E0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_57                                                                     0x00D004E4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_58                                                                     0x00D004E8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_59                                                                     0x00D004EC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_60                                                                     0x00D004F0
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_61                                                                     0x00D004F4
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_62                                                                     0x00D004F8
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_QUANT_INTRA_LUT1_63                                                                     0x00D004FC
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG500                                                                                 0x00D00500
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG504                                                                                 0x00D00504
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG508                                                                                 0x00D00508
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG50C                                                                                 0x00D0050C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG510                                                                                 0x00D00510
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG514                                                                                 0x00D00514
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG518                                                                                 0x00D00518
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG51C                                                                                 0x00D0051C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG520                                                                                 0x00D00520
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG524                                                                                 0x00D00524
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG528                                                                                 0x00D00528
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG52C                                                                                 0x00D0052C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG530                                                                                 0x00D00530
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG534                                                                                 0x00D00534
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG538                                                                                 0x00D00538
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG53C                                                                                 0x00D0053C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG540                                                                                 0x00D00540
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG544                                                                                 0x00D00544
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG548                                                                                 0x00D00548
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG54C                                                                                 0x00D0054C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG550                                                                                 0x00D00550
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG554                                                                                 0x00D00554
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG558                                                                                 0x00D00558
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG55C                                                                                 0x00D0055C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG560                                                                                 0x00D00560
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG564                                                                                 0x00D00564
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG600                                                                                 0x00D00600
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG604                                                                                 0x00D00604
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG608                                                                                 0x00D00608
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG60C                                                                                 0x00D0060C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG610                                                                                 0x00D00610
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG614                                                                                 0x00D00614
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG618                                                                                 0x00D00618
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG61C                                                                                 0x00D0061C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG620                                                                                 0x00D00620
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG624                                                                                 0x00D00624
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG628                                                                                 0x00D00628
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG62C                                                                                 0x00D0062C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG630                                                                                 0x00D00630
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG634                                                                                 0x00D00634
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG638                                                                                 0x00D00638
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG63C                                                                                 0x00D0063C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG640                                                                                 0x00D00640
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG644                                                                                 0x00D00644
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG648                                                                                 0x00D00648
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG64C                                                                                 0x00D0064C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG650                                                                                 0x00D00650
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG654                                                                                 0x00D00654
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG658                                                                                 0x00D00658
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG65C                                                                                 0x00D0065C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG660                                                                                 0x00D00660
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SREG664                                                                                 0x00D00664
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_ILINE_DEBUG                                                                             0x00D07000
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_ILINE_DEBUG_PARAM0                                                                      0x00D07004
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_ILINE_DEBUG_PARAM1                                                                      0x00D07008
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES0                                                                        0x00D07040
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES1                                                                        0x00D07044
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES2                                                                        0x00D07048
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES3                                                                        0x00D0704C
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES4                                                                        0x00D07050
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_RES5                                                                        0x00D07054
#define MED_XREG_ARB_VENC_INTRA_SLV_SOBEL_SOBEL_DEBUG_PARAM                                                                       0x00D07058
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG00                                                                     0x00D11800
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG04                                                                     0x00D11804
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG08                                                                     0x00D11808
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG0C                                                                     0x00D1180C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG10                                                                     0x00D11810
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG14                                                                     0x00D11814
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG18                                                                     0x00D11818
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1C                                                                     0x00D1181C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG20                                                                     0x00D11820
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG24                                                                     0x00D11824
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG28                                                                     0x00D11828
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2C                                                                     0x00D1182C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG30                                                                     0x00D11830
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG34                                                                     0x00D11834
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG38                                                                     0x00D11838
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG3C                                                                     0x00D1183C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG40                                                                     0x00D11840
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG44                                                                     0x00D11844
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG48                                                                     0x00D11848
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG4C                                                                     0x00D1184C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG50                                                                     0x00D11850
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG54                                                                     0x00D11854
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG58                                                                     0x00D11858
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG5C                                                                     0x00D1185C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG60                                                                     0x00D11860
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG64                                                                     0x00D11864
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG68                                                                     0x00D11868
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG6C                                                                     0x00D1186C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG70                                                                     0x00D11870
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG74                                                                     0x00D11874
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG78                                                                     0x00D11878
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG7C                                                                     0x00D1187C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG80                                                                     0x00D11880
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG84                                                                     0x00D11884
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG88                                                                     0x00D11888
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG8C                                                                     0x00D1188C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG90                                                                     0x00D11890
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG94                                                                     0x00D11894
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG98                                                                     0x00D11898
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG9C                                                                     0x00D1189C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGA0                                                                     0x00D118A0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGA4                                                                     0x00D118A4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGA8                                                                     0x00D118A8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGAC                                                                     0x00D118AC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGB0                                                                     0x00D118B0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGB4                                                                     0x00D118B4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGB8                                                                     0x00D118B8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGBC                                                                     0x00D118BC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGC0                                                                     0x00D118C0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGC4                                                                     0x00D118C4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGC8                                                                     0x00D118C8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGCC                                                                     0x00D118CC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGD0                                                                     0x00D118D0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGD4                                                                     0x00D118D4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGD8                                                                     0x00D118D8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGDC                                                                     0x00D118DC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREGE0                                                                     0x00D118E0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1B0                                                                    0x00D119B0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1B4                                                                    0x00D119B4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1B8                                                                    0x00D119B8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1BC                                                                    0x00D119BC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1C0                                                                    0x00D119C0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1C4                                                                    0x00D119C4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1C8                                                                    0x00D119C8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1CC                                                                    0x00D119CC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1D0                                                                    0x00D119D0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1D4                                                                    0x00D119D4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1D8                                                                    0x00D119D8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1DC                                                                    0x00D119DC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG1E0                                                                    0x00D119E0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2B0                                                                    0x00D11AB0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2B4                                                                    0x00D11AB4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2B8                                                                    0x00D11AB8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2BC                                                                    0x00D11ABC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2C0                                                                    0x00D11AC0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2C4                                                                    0x00D11AC4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2C8                                                                    0x00D11AC8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2CC                                                                    0x00D11ACC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2D0                                                                    0x00D11AD0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2D4                                                                    0x00D11AD4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2D8                                                                    0x00D11AD8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2DC                                                                    0x00D11ADC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_REG_BASE_IREG2E0                                                                    0x00D11AE0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_PIPE_CONFIG                                                                  0x00D1FF00
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_PIPE                                                                   0x00D1FF10
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_PIXEL_SIZE                                                             0x00D1FF14
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_MB_SIZE                                                                0x00D1FF18
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_H264                                                                   0x00D1FF24
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_MPEG2                                                                  0x00D1FF28
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_MPEG2_4_PARAM1                                                         0x00D1FF34
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_H264_PARAM1                                                            0x00D1FF38
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_PIPE                                                                  0x00D1FF40
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_PIXEL_SIZE                                                            0x00D1FF44
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_MB_SIZE                                                               0x00D1FF48
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_SIDE_CROP                                                             0x00D1FF4C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_VERT_CROP                                                             0x00D1FF50
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_H264                                                                  0x00D1FF54
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_MPEG2                                                                 0x00D1FF58
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_MPEG2_4_PARAM1                                                        0x00D1FF64
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_OUTPUT_H264_PARAM1                                                           0x00D1FF68
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_COL_BD_REG_0_1                                                    0x00D1FF80
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_COL_BD_REG_2_3                                                    0x00D1FF84
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_COL_BD_REG_4_5                                                    0x00D1FF88
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_COL_BD_REG_6_7                                                    0x00D1FF8C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_COL_BD_REG_8_9                                                    0x00D1FF90
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_0_1                                                    0x00D1FF94
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_2_3                                                    0x00D1FF98
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_4_5                                                    0x00D1FF9C
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_6_7                                                    0x00D1FFA0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_8_9                                                    0x00D1FFA4
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_ROW_BD_REG_10                                                     0x00D1FFA8
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_SLICE_CONFIG_0                                                    0x00D1FFAC
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_INPUT_HEVC_BLOCK_CONFIG_0                                                    0x00D1FFB0
#define MED_XREG_ARB_VENC_INTRA_SLV_INTRA_ENC_GLOBAL_ECO_REGISTER                                                                 0x00D1FFFC
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_Y_ROW0                                                                 0x00D20000
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_Y_ROW1                                                                 0x00D20004
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_Y_ROW2                                                                 0x00D20008
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_Y_ROW3                                                                 0x00D2000C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_Y_ROW4                                                                 0x00D20010
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_U_ROW0                                                                 0x00D20020
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_U_ROW1                                                                 0x00D20024
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_U_ROW2                                                                 0x00D20028
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_U_ROW3                                                                 0x00D2002C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_U_ROW4                                                                 0x00D20030
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_V_ROW0                                                                 0x00D20040
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_V_ROW1                                                                 0x00D20044
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_V_ROW2                                                                 0x00D20048
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_V_ROW3                                                                 0x00D2004C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_4X4_V_ROW4                                                                 0x00D20050
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW0_LFT                                                               0x00D20060
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW0_RGT                                                               0x00D20064
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW1_LFT                                                               0x00D20068
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW1_RGT                                                               0x00D2006C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW2_LFT                                                               0x00D20070
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW2_RGT                                                               0x00D20074
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW3_LFT                                                               0x00D20078
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW3_RGT                                                               0x00D2007C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW4_LFT                                                               0x00D20080
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW4_RGT                                                               0x00D20084
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW5_LFT                                                               0x00D20088
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW5_RGT                                                               0x00D2008C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW6_LFT                                                               0x00D20090
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW6_RGT                                                               0x00D20094
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW7_LFT                                                               0x00D20098
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW7_RGT                                                               0x00D2009C
#define MED_XREG_ARB_VENC_INTRA_SLV_FAST_PATH_NORM_ADJ_8X8_ROW8                                                                   0x00D200A0
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_RESET_SET                                                      0x00DF0000
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_RESET_CLR                                                      0x00DF0004
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_RESET                                                          0x00DF0008
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_CLOCK_ENABLE_SET                                               0x00DF0100
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_CLOCK_ENABLE_CLR                                               0x00DF0104
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_VENC_INTRA_CLOCK_ENABLE                                                   0x00DF0108
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                     0x00DF0200
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                     0x00DF0204
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                     0x00DF0208
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                     0x00DF020C
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_TIMEOUT_EN                                                           0x00DF0300
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                       0x00DF0304
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_TIMEOUT_COUNT                                                        0x00DF0308
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_TIMEOUT_STATUS                                                       0x00DF0310
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_TIMEOUT_ADDR                                                         0x00DF0314
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_COHERENCY_0                                                          0x00DF0400
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                     0x00DF0404
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                               0x00DF0500
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                               0x00DF0504
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_ECO_REG                                                                   0x00DF0E00
#define MED_XREG_ARB_VENC_INTRA_SLV_VENC_INTRA_BLK_CTRL_MEM_ADJ_OUT                                                               0x00DF0E10
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_WINDOW_LOWER_ADDR                                                                        0x01080000
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_WINDOW_LOWER_ADDR_MASK                                                                   0x01080004
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_WINDOW_UPPER_ADDR                                                                        0x01080008
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_MESSAGE_TYPE                                                                             0x0108000C
#define MED_XREG_ARB_PCIE_SLV_OUTSTANDING_COMPLETIONS                                                                             0x01080018
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_TLP_POISONED                                                                             0x0108001C
#define MED_XREG_ARB_PCIE_SLV_TAGID_INUSE                                                                                         0x01080020
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_L1_STATE_ENTER                                                                          0x01080030
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_L1_STATE_EXIT                                                                           0x01080034
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_L23_STATE_ENTER                                                                         0x01080038
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_D0_D1_D3_STATE_WAKEUP                                                                   0x0108003C
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_OUTBAND_PWRUP_CMD                                                                       0x01080040
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_PME_TURN_OFF_MESSAGE                                                                    0x01080044
#define MED_XREG_ARB_PCIE_SLV_APPLICATION_UNLOCK_MESSAGE                                                                          0x01080048
#define MED_XREG_ARB_PCIE_SLV_IO_CFG_COMPLETION_STATUS                                                                            0x0108004C
#define MED_XREG_ARB_PCIE_SLV_DO_NOT_USE_XMEM_BURST_COUNT                                                                         0x01080050
#define MED_XREG_ARB_PCIE_SLV_PCIE_WAKE_ENABLE                                                                                    0x01080054
#define MED_XREG_ARB_PCIE_SLV_MSI_OUT_INTERRUPT_OUT_LINE_ENABLE                                                                   0x01080060
#define MED_XREG_ARB_PCIE_SLV_INTERRUPT_OUT_LINE_STATUS                                                                           0x01080064
#define MED_XREG_ARB_PCIE_SLV_MSI_OUT_ENABLE                                                                                      0x01080068
#define MED_XREG_ARB_PCIE_SLV_SYNOPSIS_CORE_CONFIG_MSI_ENABLE_STATUS                                                              0x0108006C
#define MED_XREG_ARB_PCIE_SLV_LEGACY_INTERRUPT_OUT_LINE_ENABLE                                                                    0x01080070
#define MED_XREG_ARB_PCIE_SLV_MSI_FUNC_TC_VECTOR                                                                                  0x01080074
#define MED_XREG_ARB_PCIE_SLV_ELCTROMECHANICAL                                                                                    0x01080090
#define MED_XREG_ARB_PCIE_SLV_ELECTROMECHANICAL_INTERLOCK_CONTROL                                                                 0x01080094
#define MED_XREG_ARB_PCIE_SLV_DMA_CH0_COMPLETE_AKA_SYNOPSYS_DONE_CLEAR                                                            0x01080180
#define MED_XREG_ARB_PCIE_SLV_DMA_CH1_COMPLETE_AKA_SYNOPSYS_DONE_CLEAR                                                            0x01080184
#define MED_XREG_ARB_PCIE_SLV_DMA0_SYNOPSYS_DONE_HW_CLEAR                                                                         0x01080190
#define MED_XREG_ARB_PCIE_SLV_DMA1_SYNOPSYS_DONE_HW_CLEAR                                                                         0x01080194
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_CHAN_0_INT_CLEAR                                                                    0x01080200
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_DMA_CHAN_1_INT_CLEAR                                                                0x01080204
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_IN_TLP_ABORT_CLEAR                                                                  0x01080208
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_IN_DLLP_ABORT_CLEAR                                                                 0x0108020C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INCOMING_TLP_IN_ECRC_ERR_CLEAR                                                                 0x01080210
#define MED_XREG_ARB_PCIE_SLV_PCIE_CDM_ERROR_CLEAR                                                                                0x01080214
#define MED_XREG_ARB_PCIE_SLV_PCIE_WAKE_UP_INTERRUPT_CLEAR                                                                        0x01080218
#define MED_XREG_ARB_PCIE_SLV_TIMEOUT_ON_COMPLETION_CLEAR                                                                         0x0108021C
#define MED_XREG_ARB_PCIE_SLV_COH_0_COMPLETED_CLEAR                                                                               0x01080240
#define MED_XREG_ARB_PCIE_SLV_COH_1_COMPLETED_CLEAR                                                                               0x01080244
#define MED_XREG_ARB_PCIE_SLV_COH_2_COMPLETED_CLEAR                                                                               0x01080248
#define MED_XREG_ARB_PCIE_SLV_COH_3_COMPLETED_CLEAR                                                                               0x0108024C
#define MED_XREG_ARB_PCIE_SLV_COH_4_COMPLETED_CLEAR                                                                               0x01080250
#define MED_XREG_ARB_PCIE_SLV_COH_5_COMPLETED_CLEAR                                                                               0x01080254
#define MED_XREG_ARB_PCIE_SLV_COH_6_COMPLETED_CLEAR                                                                               0x01080258
#define MED_XREG_ARB_PCIE_SLV_COH_7_COMPLETED_CLEAR                                                                               0x0108025C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_EN                                                                                         0x01080280
#define MED_XREG_ARB_PCIE_SLV_ECO_COMP_TAG_REGISTER                                                                               0x01080290
#define MED_XREG_ARB_PCIE_SLV_SYNOPSYS_CORE_DEBUG_REGISTER_LOWER                                                                  0x01080294
#define MED_XREG_ARB_PCIE_SLV_SYNOPSYS_CORE_DEBUG_REGISTER_UPPER                                                                  0x01080298
#define MED_XREG_ARB_PCIE_SLV_VENDOR_MESG_HEADER_1                                                                                0x010802A0
#define MED_XREG_ARB_PCIE_SLV_VENDOR_MESG_HEADER_2                                                                                0x010802A4
#define MED_XREG_ARB_PCIE_SLV_VENDOR_MESG_DATA_1                                                                                  0x010802A8
#define MED_XREG_ARB_PCIE_SLV_VENDOR_MESG_DATA_2                                                                                  0x010802AC
#define MED_XREG_ARB_PCIE_SLV_VENDOR_MESG_REQ                                                                                     0x010802B0
#define MED_XREG_ARB_PCIE_SLV_VENDOR_DEFINED_MESSAGE_PAYLOAD                                                                      0x010802C0
#define MED_XREG_ARB_PCIE_SLV_VENDOR_DEFINED_MESSAGE_REQUEST_ID                                                                   0x010802C4
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_1                                                                               0x01080300
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_2                                                                               0x01080304
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_3                                                                               0x01080308
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_4                                                                               0x0108030C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_5                                                                               0x01080310
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_6                                                                               0x01080314
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_7                                                                               0x01080318
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_8                                                                               0x0108031C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_9                                                                               0x01080320
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_10                                                                              0x01080324
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_11                                                                              0x01080328
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_12                                                                              0x0108032C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_13                                                                              0x01080330
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_14                                                                              0x01080334
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_15                                                                              0x01080338
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_16                                                                              0x0108033C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_17                                                                              0x01080340
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_18                                                                              0x01080344
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_19                                                                              0x01080348
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_20                                                                              0x0108034C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_21                                                                              0x01080350
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_22                                                                              0x01080354
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_REGISTER_23                                                                              0x01080358
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_0                                                                            0x01080360
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_1                                                                            0x01080364
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_2                                                                            0x01080368
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_3                                                                            0x0108036C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_4                                                                            0x01080370
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_5                                                                            0x01080374
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_6                                                                            0x01080378
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_7                                                                            0x0108037C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_8                                                                            0x01080380
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_9                                                                            0x01080384
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_10                                                                           0x01080388
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_11                                                                           0x0108038C
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_12                                                                           0x01080390
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_13                                                                           0x01080394
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_STATUS_14                                                                           0x01080398
#define MED_XREG_ARB_PCIE_SLV_DMA_0_VALID_TAGS                                                                                    0x010803E0
#define MED_XREG_ARB_PCIE_SLV_DMA_1_VALID_TAGS                                                                                    0x010803E4
#define MED_XREG_ARB_PCIE_SLV_RELEASE_TAGS                                                                                        0x010803E8
#define MED_XREG_ARB_PCIE_SLV_DMA_0_TAG_UNSUCCESSFUL                                                                              0x010803EC
#define MED_XREG_ARB_PCIE_SLV_DMA_1_TAG_UNSUCCESSFUL                                                                              0x010803F0
#define MED_XREG_ARB_PCIE_SLV_PCIE_DEBUG_DIAG_CONTROL_BUS                                                                         0x010803FC
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_EN_RC_SET                                                                                  0x01080400
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_EN_RC_CLR                                                                                  0x01080404
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_RC_SET                                                                              0x01080408
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_STATUS_RC_CLR                                                                              0x0108040C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_ERR_COND_DEBUG_0                                                                           0x01080410
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_ERR_COND_DEBUG_1                                                                           0x01080414
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_ERR_COND_DEBUG_2                                                                           0x01080418
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_ERR_COND_DEBUG_3                                                                           0x0108041C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_NOBAR_COND_DEBUG_0                                                                         0x01080420
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_NOBAR_COND_DEBUG_1                                                                         0x01080424
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_NOBAR_COND_DEBUG_2                                                                         0x01080428
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_NOBAR_COND_DEBUG_3                                                                         0x0108042C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_UR_COND_DEBUG_0                                                                            0x01080430
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_UR_COND_DEBUG_1                                                                            0x01080434
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_UR_COND_DEBUG_2                                                                            0x01080438
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_UR_COND_DEBUG_3                                                                            0x0108043C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_AER_MSI_SET                                                                                0x01080440
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_AER_MSI_CLR                                                                                0x01080444
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_PME_MSI_SET                                                                                0x01080448
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_PME_MSI_CLR                                                                                0x0108044C
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_HP_MSI_SET                                                                                 0x01080450
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_HP_MSI_CLR                                                                                 0x01080454
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_MESSAGE_RECEIVED_SET                                                                       0x01080458
#define MED_XREG_ARB_PCIE_SLV_PCIE_INT_MESSAGE_RECEIVED_CLR                                                                       0x0108045C
#define MED_XREG_ARB_PCIE_SLV_PCIE_COMPLETION_ERR_DISABLE_SET                                                                     0x01080460
#define MED_XREG_ARB_PCIE_SLV_PCIE_COMPLETION_ERR_DISABLE_CLR                                                                     0x01080464
#define MED_XREG_ARB_PCIE_SLV_PCIE_COMP_BUS_ERR_DISABLE_SET                                                                       0x01080468
#define MED_XREG_ARB_PCIE_SLV_PCIE_COMP_BUS_ERR_DISABLE_CLR                                                                       0x0108046C
#define MED_XREG_ARB_PCIE_SLV_PCIE_ERR_COMP_DEBUG_0                                                                               0x01080470
#define MED_XREG_ARB_PCIE_SLV_PCIE_ERR_COMP_DEBUG_1                                                                               0x01080474
#define MED_XREG_ARB_PCIE_SLV_PCIE_ERR_COMP_DEBUG_2                                                                               0x01080478
#define MED_XREG_ARB_PCIE_SLV_RADM_COMP_TIMEOUT_STATUS                                                                            0x0108047C
#define MED_XREG_ARB_PCIE_SLV_INT_CDM_ERROR_ENABLE_SET                                                                            0x01080480
#define MED_XREG_ARB_PCIE_SLV_INT_CDM_ERROR_ENABLE_CLR                                                                            0x01080484
#define MED_XREG_ARB_PCIE_SLV_INT_CDM_ERROR_STATUS_SET                                                                            0x01080488
#define MED_XREG_ARB_PCIE_SLV_INT_CDM_ERROR_STATUS_CLR                                                                            0x0108048C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_0                                                                             0x01080500
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_1                                                                             0x01080504
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_2                                                                             0x01080508
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_3                                                                             0x0108050C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_4                                                                             0x01080510
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_5                                                                             0x01080514
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_6                                                                             0x01080518
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_LOWER_ADDR_7                                                                             0x0108051C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_0                                                                                 0x01080540
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_1                                                                                 0x01080544
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_2                                                                                 0x01080548
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_3                                                                                 0x0108054C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_4                                                                                 0x01080550
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_5                                                                                 0x01080554
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_6                                                                                 0x01080558
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_CONFIG_7                                                                                 0x0108055C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_0                                                                             0x01080580
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_1                                                                             0x01080584
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_2                                                                             0x01080588
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_3                                                                             0x0108058C
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_4                                                                             0x01080590
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_5                                                                             0x01080594
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_6                                                                             0x01080598
#define MED_XREG_ARB_PCIE_SLV_WINDOW_OUT_UPPER_ADDR_7                                                                             0x0108059C
#define MED_XREG_ARB_PCIE_SLV_DMA_OUT_CONFIG_CHANNEL_0                                                                            0x010805C0
#define MED_XREG_ARB_PCIE_SLV_DMA_OUT_CONFIG_CHANNEL_1                                                                            0x010805C4
#define MED_XREG_ARB_PCIE_SLV_COMPLETION_OUT_CONFIG_0                                                                             0x010805F0
#define MED_XREG_ARB_PCIE_SLV_COMPLETION_OUT_CONFIG_1                                                                             0x010805F4
#define MED_XREG_ARB_PCIE_SLV_COMPLETION_OUT_CONFIG_2                                                                             0x010805F8
#define MED_XREG_ARB_PCIE_SLV_COMPLETION_OUT_CONFIG_3                                                                             0x010805FC
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_0                                                                       0x01080600
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_1                                                                       0x01080604
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_2                                                                       0x01080608
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_3                                                                       0x0108060C
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_4                                                                       0x01080610
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_5                                                                       0x01080614
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_6                                                                       0x01080618
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_OUTSTANDING_COUNT_7                                                                       0x0108061C
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_ENABLE_SET                                                                                0x010806F8
#define MED_XREG_ARB_PCIE_SLV_COHERENCY_ENABLE_CLR                                                                                0x010806FC
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_0                                                                             0x01081000
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_0                                                                0x01081004
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_0                                                                  0x01081008
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_0                                                                             0x0108100C
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_0                                                                        0x01081010
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_0                                                                          0x01081014
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_0                                                                              0x01081018
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_1                                                                             0x01081020
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_1                                                                0x01081024
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_1                                                                  0x01081028
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_1                                                                             0x0108102C
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_1                                                                        0x01081030
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_1                                                                          0x01081034
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_1                                                                              0x01081038
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_2                                                                             0x01081040
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_2                                                                0x01081044
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_2                                                                  0x01081048
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_2                                                                             0x0108104C
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_2                                                                        0x01081050
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_2                                                                          0x01081054
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_2                                                                              0x01081058
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_3                                                                             0x01081060
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_3                                                                0x01081064
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_3                                                                  0x01081068
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_3                                                                             0x0108106C
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_3                                                                        0x01081070
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_3                                                                          0x01081074
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_3                                                                              0x01081078
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_4                                                                             0x01081080
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_4                                                                0x01081084
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_4                                                                  0x01081088
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_4                                                                             0x0108108C
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_4                                                                        0x01081090
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_4                                                                          0x01081094
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_4                                                                              0x01081098
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_5                                                                             0x010810A0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_5                                                                0x010810A4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_5                                                                  0x010810A8
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_5                                                                             0x010810AC
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_5                                                                        0x010810B0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_5                                                                          0x010810B4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_5                                                                              0x010810B8
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_6                                                                             0x010810C0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_6                                                                0x010810C4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_6                                                                  0x010810C8
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_6                                                                             0x010810CC
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_6                                                                        0x010810D0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_6                                                                          0x010810D4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_6                                                                              0x010810D8
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_CTRL_7                                                                             0x010810E0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_START_ADDR_DECODE_7                                                                0x010810E4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_END_ADDR_DECODE_7                                                                  0x010810E8
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_7                                                                             0x010810EC
#define MED_XREG_ARB_PCIE_SLV_PCIERC_IN_WINDOW_BASE_MASK_7                                                                        0x010810F0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_L2_CACHE_ALLOCATE_7                                                                          0x010810F4
#define MED_XREG_ARB_PCIE_SLV_PCIERC_XMEM_PRIORITY_7                                                                              0x010810F8
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_XMEM_WINDOW_BASE                                                                          0x01081800
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_XMEM_WINDOW_BASE_MASK                                                                     0x01081804
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_XREG_WINDOW_BASE                                                                          0x01081808
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_XREG_WINDOW_BASE_MASK                                                                     0x0108180C
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_OK_TO_PRGM_XMEM_WINDOW                                                                    0x01081810
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_IN_OK_TO_PRGM_XREG_WINDOW                                                                    0x01081814
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_XREG_BUS_RESET                                                                               0x01081880
#define MED_XREG_ARB_PCIE_SLV_PCIEEP_MASK_LEGACY_INT                                                                              0x01081884
#define MED_XREG_ARB_PCIE_SLV_PCIERC_MSI_ADDRESS                                                                                  0x01082FF0
#define MED_XREG_ARB_PCIE_SLV_PCIERC_MSI_ADDRESS_MASK                                                                             0x01082FF4
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_MEMORY_ADDRESS                                                                            0x010C0000
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_PCIE_ADDRESS                                                                              0x010C0004
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_DMA_CONTROL                                                                               0x010C0008
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_TRANSFER_SIZE                                                                             0x010C000C
#define MED_XREG_ARB_PCIE_SLV_CHAN0_UPPER_IO                                                                                      0x010C0010
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_GO                                                                                        0x010C0014
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_DMA_DONE                                                                                  0x010C0018
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_0_FLUSH                                                                                     0x010C001C
#define MED_XREG_ARB_PCIE_SLV_CHAN0_TOTAL_BYTES_CONSUMED                                                                          0x010C0020
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_MEMORY_ADDRESS                                                                            0x010C0100
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_PCIE_ADDRESS                                                                              0x010C0104
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_DMA_CONTROL                                                                               0x010C0108
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_TRANSFER_SIZE                                                                             0x010C010C
#define MED_XREG_ARB_PCIE_SLV_CHAN1_UPPER_IO                                                                                      0x010C0110
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_GO                                                                                        0x010C0114
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_DMA_DONE                                                                                  0x010C0118
#define MED_XREG_ARB_PCIE_SLV_CHANNEL_1_FLUSH                                                                                     0x010C011C
#define MED_XREG_ARB_PCIE_SLV_CHAN1_TOTAL_BYTES_CONSUMED                                                                          0x010C0120
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_LOCAL_RESET_SET                                                                  0x01100000
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_LOCAL_RESET_CLR                                                                  0x01100004
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_LOCAL_RESET                                                                      0x01100008
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_RESET_CONFIG                                                                 0x01100010
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_CLOCK_ENABLE_SET                                                                 0x01100100
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_CLOCK_ENABLE_CLR                                                                 0x01100104
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_CLOCK_ENABLE                                                                     0x01100108
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_CLOCK_CONFIG                                                                 0x01100110
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                 0x01100200
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                 0x01100204
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                 0x01100208
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                 0x0110020C
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_TIMEOUT_EN                                                                       0x01100300
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                   0x01100304
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                    0x01100308
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                   0x01100310
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                     0x01100314
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_MASTERTIMEOUT_EN                                                                 0x01100380
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_MASTERTIMEOUT_RELOAD                                                             0x01100384
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_MASTERTIMEOUT_COUNT                                                              0x01100388
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_MASTERTIMEOUT_STATUS                                                             0x01100390
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_MASTERTIMEOUT_ADDR                                                               0x01100394
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_COHERENCY_0                                                                      0x01100400
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                 0x01100404
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                           0x01100500
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                           0x01100504
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_ECO_REG                                                                               0x01100E00
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_MEM_ADJ_OUT                                                                           0x01100E10
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_INIT_RESET_SET                                                                   0x01101000
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_INIT_RESET_CLR                                                                   0x01101004
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_INIT_RESET                                                                       0x01101008
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_DEVICE_TYPE                                                                      0x01101010
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_REG_CONFIG                                                                   0x01102000
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_REG_WR_DATA                                                                  0x01102004
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_REG_REQ                                                                      0x01102008
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_REG_RD_DATA                                                                  0x0110200C
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_REG_ACK                                                                      0x01102010
#define MED_XREG_ARB_PCIE_SLV_PCIE_BLK_CTRL_PCIE_PHY_CONFIG                                                                       0x01102014
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR0                               0x01220800
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR1                               0x01220804
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR2                               0x01220808
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR3                               0x0122080C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_MSTR_ID                             0x01220810
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_EN                                  0x01220814
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_ENDIAN_CONFIG                            0x01220818
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_ENBL_SET                    0x0122081C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_ENBL_CLR                    0x01220820
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_STAT_SET                    0x01220824
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_STAT_CLR                    0x01220828
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_ENBL_SET                    0x01220830
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_ENBL_CLR                    0x01220834
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_STAT_SET                    0x01220838
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_STAT_CLR                    0x0122083C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_GPHY_CONTROL                                                     0x01220C00
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_GPHY_STATUS                                                      0x01220C04
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_UNIQ_IDEN_REG2                                                   0x01220C08
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_UNIQ_IDEN_REG3                                                   0x01220C0C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_EXTENDED_STATUS                                                  0x01220C3C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_GPHY_TESTMUX_SEL                                                 0x01220C64
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_ENHANCE_CONTROL                                                  0x01220C68
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_ENHANCE_ADDR_MODE                                                0x01220C6C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_ENHANCE_ADDR_HIGH                                                0x01220C70
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_ENHANCE_ADDR_LOW                                                 0x01220C74
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_ENHANCE_DATA_HIGH                                                0x01220C78
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REGS_ENHANCE_DATA_LOW                                                 0x01220C7C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_RX_DLL_CONTROL                                                             0x01220D00
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_RX_DLL_STATUS                                                              0x01220D04
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_TX_DLL_CONTROL                                                             0x01220D08
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_TX_DLL_STATUS                                                              0x01220D0C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_AXI_LOW_POWER                                                              0x01220D10
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_GMAC_CONFIG0                                                               0x01220D14
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_GMAC_MAC_SPEED                                                             0x01220D18
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_PTP_CTR_ADDEND                                                             0x01220D1C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_PTP_CTR_CONSTANT                                                           0x01220D20
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REG_INT_ENBL_SET                                                      0x01220D24
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REG_INT_ENBL_CLR                                                      0x01220D28
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REG_INT_STAT_SET                                                      0x01220D2C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_MDIO_REG_INT_STAT_CLR                                                      0x01220D30
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_GMAC_INT_ENBL_SET                                                          0x01220D40
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_GMAC_INT_ENBL_CLR                                                          0x01220D44
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_GMAC_INT_STAT_SET                                                          0x01220D48
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_GMAC_INT_STAT_CLR                                                          0x01220D4C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_GMAC_LCL_PTP_TIMESTAMP_31_0                                                0x01220D60
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_GMAC_LCL_PTP_TIMESTAMP_63_32                                               0x01220D64
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_PTP_SUB_SEC_UPDATE                                                         0x01220D68
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_PTP_SEC_UPDATE                                                             0x01220D6C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_PTP_SUB_SEC_TARGET                                                         0x01220D70
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_PTP_SEC_TARGET                                                             0x01220D74
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE0_GMAC_CORE_REG_GMAC_XMEM_PRIORITY                                                         0x01220D78
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR0                               0x01260800
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR1                               0x01260804
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR2                               0x01260808
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR3                               0x0126080C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_MSTR_ID                             0x01260810
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_EN                                  0x01260814
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_ENDIAN_CONFIG                            0x01260818
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_ENBL_SET                    0x0126081C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_ENBL_CLR                    0x01260820
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_STAT_SET                    0x01260824
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_STAT_CLR                    0x01260828
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_ENBL_SET                    0x01260830
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_ENBL_CLR                    0x01260834
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_STAT_SET                    0x01260838
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_STAT_CLR                    0x0126083C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_GPHY_CONTROL                                                     0x01260C00
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_GPHY_STATUS                                                      0x01260C04
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_UNIQ_IDEN_REG2                                                   0x01260C08
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_UNIQ_IDEN_REG3                                                   0x01260C0C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_EXTENDED_STATUS                                                  0x01260C3C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_GPHY_TESTMUX_SEL                                                 0x01260C64
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_ENHANCE_CONTROL                                                  0x01260C68
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_ENHANCE_ADDR_MODE                                                0x01260C6C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_ENHANCE_ADDR_HIGH                                                0x01260C70
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_ENHANCE_ADDR_LOW                                                 0x01260C74
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_ENHANCE_DATA_HIGH                                                0x01260C78
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REGS_ENHANCE_DATA_LOW                                                 0x01260C7C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_RX_DLL_CONTROL                                                             0x01260D00
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_RX_DLL_STATUS                                                              0x01260D04
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_TX_DLL_CONTROL                                                             0x01260D08
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_TX_DLL_STATUS                                                              0x01260D0C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_AXI_LOW_POWER                                                              0x01260D10
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_GMAC_CONFIG0                                                               0x01260D14
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_GMAC_MAC_SPEED                                                             0x01260D18
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_PTP_CTR_ADDEND                                                             0x01260D1C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_PTP_CTR_CONSTANT                                                           0x01260D20
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REG_INT_ENBL_SET                                                      0x01260D24
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REG_INT_ENBL_CLR                                                      0x01260D28
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REG_INT_STAT_SET                                                      0x01260D2C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_MDIO_REG_INT_STAT_CLR                                                      0x01260D30
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_GMAC_INT_ENBL_SET                                                          0x01260D40
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_GMAC_INT_ENBL_CLR                                                          0x01260D44
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_GMAC_INT_STAT_SET                                                          0x01260D48
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_GMAC_INT_STAT_CLR                                                          0x01260D4C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_GMAC_LCL_PTP_TIMESTAMP_31_0                                                0x01260D60
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_GMAC_LCL_PTP_TIMESTAMP_63_32                                               0x01260D64
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_PTP_SUB_SEC_UPDATE                                                         0x01260D68
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_PTP_SEC_UPDATE                                                             0x01260D6C
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_PTP_SUB_SEC_TARGET                                                         0x01260D70
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_PTP_SEC_TARGET                                                             0x01260D74
#define MED_XREG_ARB_GMAC_SLV_GMAC_CORE1_GMAC_CORE_REG_GMAC_XMEM_PRIORITY                                                         0x01260D78
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC_RESET_SET                                                                        0x01280000
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC_RESET_CLR                                                                        0x01280004
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC_RESET                                                                            0x01280008
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC0_RESET_SET                                                                       0x01280010
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC0_RESET_CLR                                                                       0x01280014
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC0_RESET                                                                           0x01280018
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC1_RESET_SET                                                                       0x01280020
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC1_RESET_CLR                                                                       0x01280024
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC1_RESET                                                                           0x01280028
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC_CLOCK_ENABLE_SET                                                                 0x01280100
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC_CLOCK_ENABLE_CLR                                                                 0x01280104
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC_CLOCK_ENABLE                                                                     0x01280108
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC0_CLOCK_ENABLE_SET                                                                0x01280110
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC0_CLOCK_ENABLE_CLR                                                                0x01280114
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC0_CLOCK_ENABLE                                                                    0x01280118
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC1_CLOCK_ENABLE_SET                                                                0x01280120
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC1_CLOCK_ENABLE_CLR                                                                0x01280124
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC1_CLOCK_ENABLE                                                                    0x01280128
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                 0x01280200
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                 0x01280204
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                 0x01280208
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                 0x0128020C
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_XREG_TIMEOUT_EN                                                                       0x01280300
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                   0x01280304
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                    0x01280308
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                   0x01280310
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                     0x01280314
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_XREG_COHERENCY_0                                                                      0x01280400
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                 0x01280404
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_XREG_COHERENCY_1                                                                      0x01280410
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                                 0x01280414
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                           0x01280500
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                           0x01280504
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC0_CLKDIV                                                                          0x01280600
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC1_CLKDIV                                                                          0x01280604
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_ECO_REG                                                                               0x01280E00
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_MEM_ADJ_OUT                                                                           0x01280E10
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC0_PACKET                                                                          0x01281000
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC1_PACKET                                                                          0x01281004
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC0_AXI_MSTR_ENDIAN                                                                 0x01281008
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC1_AXI_MSTR_ENDIAN                                                                 0x0128100C
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC0_DMA_SLAVE_ERR_TAG                                                               0x01281050
#define MED_XREG_ARB_GMAC_SLV_GMAC_BLK_CTRL_GMAC1_DMA_SLAVE_ERR_TAG                                                               0x01281054
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR0                                  0x01500800
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR1                                  0x01500804
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR2                                  0x01500808
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_ADDR3                                  0x0150080C
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_MSTR_ID                                0x01500810
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_MARK_EN                                     0x01500814
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_ENDIAN_CONFIG                               0x01500818
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_ENBL_SET                       0x0150081C
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_ENBL_CLR                       0x01500820
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_STAT_SET                       0x01500824
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_WRESP_STATUS_STAT_CLR                       0x01500828
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_ENBL_SET                       0x01500830
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_ENBL_CLR                       0x01500834
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_STAT_SET                       0x01500838
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_AXI_SLV_BRIDGE_REGSPEC_SLV_BRIDGE_COHER_STATUS_STAT_CLR                       0x0150083C
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_PHY_CONFIG                                                                0x01500C00
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_PHY_PORT_RESET                                                            0x01500C04
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_PHY_SMODE                                                                 0x01500C08
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_2PHY_REG_CONFIG                                                           0x01500C10
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_2PHY_REG_WR_DATA                                                          0x01500C14
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_2PHY_REG_REQ                                                              0x01500C18
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_2PHY_REG_RD_DATA                                                          0x01500C1C
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_2PHY_REG_ACK                                                              0x01500C20
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB3_PHY_REG_CONFIG                                                           0x01500C30
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB3_PHY_REG_WR_DATA                                                          0x01500C34
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB3_PHY_REG_REQ                                                              0x01500C38
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB3_PHY_REG_RD_DATA                                                          0x01500C3C
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB3_PHY_REG_ACK                                                              0x01500C40
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_DEBUG_CONTROL                                                             0x01500C44
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_DW_INT_EN                                                                 0x01500C48
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_CORE_PORT_DIS                                                             0x01500C4C
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_CORE_CONFIG                                                               0x01500C50
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_PHY_STATUS                                                                0x01500C54
#define MED_XREG_ARB_USB3_SLV_USB3_DRD_IP_WRAP_XREG_USB_XMEM_PRIORITY                                                             0x01500C58
#define MED_XREG_ARB_XUVI_SLV_XUVI_GLBL_REGS_XUVI_VERSION                                                                         0x01600000
#define MED_XREG_ARB_XUVI_SLV_XUVI_GLBL_REGS_GLBL_SPARE                                                                           0x01600010
#define MED_XREG_ARB_XUVI_SLV_XUVI_GLBL_REGS_ACCESS_ERR                                                                           0x01600020
#define MED_XREG_ARB_XUVI_SLV_XUVI_GLBL_REGS_ACCESS_ADDR                                                                          0x01600024
#define MED_XREG_ARB_XUVI_SLV_XUVI_GLBL_REGS_PLLCLK_SEL                                                                           0x01600030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC_CONTROL_SET                                                                       0x01601000
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC_CONTROL_CLR                                                                       0x01601004
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC_STATUS                                                                            0x01601010
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC_SELECT_SET                                                                        0x01601020
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC_SELECT_CLR                                                                        0x01601024
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC0_LSW                                                                              0x01601100
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC0_MSW                                                                              0x01601104
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC1_LSW                                                                              0x01601110
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC1_MSW                                                                              0x01601114
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC2_LSW                                                                              0x01601120
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STC2_MSW                                                                              0x01601124
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCA_LSW                                                                              0x01601200
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCA_MSW                                                                              0x01601204
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCB_LSW                                                                              0x01601210
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCB_MSW                                                                              0x01601214
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCC_LSW                                                                              0x01601220
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCC_MSW                                                                              0x01601224
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCD_LSW                                                                              0x01601230
#define MED_XREG_ARB_XUVI_SLV_XUVI_STC_REGS_STCD_MSW                                                                              0x01601234
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS0_PIN_CONTROL                                                                       0x01602000
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS1_PIN_CONTROL                                                                       0x01602004
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS2_PIN_CONTROL                                                                       0x01602008
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS3_PIN_CONTROL                                                                       0x0160200C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS4_PIN_CONTROL                                                                       0x01602010
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS5_PIN_CONTROL                                                                       0x01602014
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS6_PIN_CONTROL                                                                       0x01602018
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS7_PIN_CONTROL                                                                       0x0160201C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS0_PIN_CONTROL                                                                       0x01602020
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS1_PIN_CONTROL                                                                       0x01602024
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS2_PIN_CONTROL                                                                       0x01602028
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS3_PIN_CONTROL                                                                       0x0160202C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS0_CLK_CONTROL                                                                       0x01602100
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS1_CLK_CONTROL                                                                       0x01602104
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS2_CLK_CONTROL                                                                       0x01602108
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS3_CLK_CONTROL                                                                       0x0160210C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS4_CLK_CONTROL                                                                       0x01602110
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS5_CLK_CONTROL                                                                       0x01602114
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS6_CLK_CONTROL                                                                       0x01602118
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS7_CLK_CONTROL                                                                       0x0160211C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS0_CLK_CONTROL                                                                       0x01602120
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS1_CLK_CONTROL                                                                       0x01602124
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS2_CLK_CONTROL                                                                       0x01602128
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS3_CLK_CONTROL                                                                       0x0160212C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS0_CLK_DETECT                                                                        0x01602200
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS1_CLK_DETECT                                                                        0x01602204
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS2_CLK_DETECT                                                                        0x01602208
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS3_CLK_DETECT                                                                        0x0160220C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS4_CLK_DETECT                                                                        0x01602210
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS5_CLK_DETECT                                                                        0x01602214
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS6_CLK_DETECT                                                                        0x01602218
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS7_CLK_DETECT                                                                        0x0160221C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS0_CLK_DETECT                                                                        0x01602220
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS1_CLK_DETECT                                                                        0x01602224
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS2_CLK_DETECT                                                                        0x01602228
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS3_CLK_DETECT                                                                        0x0160222C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS0_CDC_STATUS                                                                        0x01602300
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS1_CDC_STATUS                                                                        0x01602304
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS2_CDC_STATUS                                                                        0x01602308
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS3_CDC_STATUS                                                                        0x0160230C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS4_CDC_STATUS                                                                        0x01602310
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS5_CDC_STATUS                                                                        0x01602314
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS6_CDC_STATUS                                                                        0x01602318
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_STS7_CDC_STATUS                                                                        0x0160231C
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS0_CDC_STATUS                                                                        0x01602320
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS1_CDC_STATUS                                                                        0x01602324
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS2_CDC_STATUS                                                                        0x01602328
#define MED_XREG_ARB_XUVI_SLV_XUVI_IO_REGS_PTS3_CDC_STATUS                                                                        0x0160232C
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_STS_CONTROL                                                                     0x01603000
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_PTS_CONTROL                                                                     0x01603004
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_LOOPBACK                                                                        0x01603010
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_LFSR_CONTROL                                                                    0x01603020
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_LFSR_CONFIG                                                                     0x01603030
#define MED_XREG_ARB_XUVI_SLV_XUVI_CBAR_REGS_CBAR_LFSR_STATUS                                                                     0x01603040
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_CONTROL                                                                          0x01610000
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_CONFIG                                                                           0x01610004
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_STATUS                                                                           0x01610008
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_LIST_ID                                                                          0x0161000C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01610010
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01610014
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01610018
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0161001C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_PACKET_COUNT                                                                         0x01610020
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_PACKET_SIZE                                                                          0x01610024
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_NULL_HEADER                                                                          0x01610028
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_NULL_CONFIG                                                                          0x0161002C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_SYNC_CONTROL                                                                         0x01610030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_HEADER_CONTROL                                                                       0x01610034
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS0_REGS_STC_DELTA                                                                            0x01610040
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_CONTROL                                                                          0x01611000
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_CONFIG                                                                           0x01611004
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_STATUS                                                                           0x01611008
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_LIST_ID                                                                          0x0161100C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01611010
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01611014
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01611018
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0161101C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_PACKET_COUNT                                                                         0x01611020
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_PACKET_SIZE                                                                          0x01611024
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_NULL_HEADER                                                                          0x01611028
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_NULL_CONFIG                                                                          0x0161102C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_SYNC_CONTROL                                                                         0x01611030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_HEADER_CONTROL                                                                       0x01611034
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS1_REGS_STC_DELTA                                                                            0x01611040
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_CONTROL                                                                          0x01612000
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_CONFIG                                                                           0x01612004
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_STATUS                                                                           0x01612008
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_LIST_ID                                                                          0x0161200C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01612010
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01612014
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01612018
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0161201C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_PACKET_COUNT                                                                         0x01612020
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_PACKET_SIZE                                                                          0x01612024
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_NULL_HEADER                                                                          0x01612028
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_NULL_CONFIG                                                                          0x0161202C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_SYNC_CONTROL                                                                         0x01612030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_HEADER_CONTROL                                                                       0x01612034
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS2_REGS_STC_DELTA                                                                            0x01612040
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_CONTROL                                                                          0x01613000
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_CONFIG                                                                           0x01613004
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_STATUS                                                                           0x01613008
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_LIST_ID                                                                          0x0161300C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01613010
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01613014
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01613018
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0161301C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_PACKET_COUNT                                                                         0x01613020
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_PACKET_SIZE                                                                          0x01613024
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_NULL_HEADER                                                                          0x01613028
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_NULL_CONFIG                                                                          0x0161302C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_SYNC_CONTROL                                                                         0x01613030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_HEADER_CONTROL                                                                       0x01613034
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS3_REGS_STC_DELTA                                                                            0x01613040
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_CONTROL                                                                          0x01614000
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_CONFIG                                                                           0x01614004
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_STATUS                                                                           0x01614008
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_LIST_ID                                                                          0x0161400C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01614010
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01614014
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01614018
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0161401C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_PACKET_COUNT                                                                         0x01614020
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_PACKET_SIZE                                                                          0x01614024
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_NULL_HEADER                                                                          0x01614028
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_NULL_CONFIG                                                                          0x0161402C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_SYNC_CONTROL                                                                         0x01614030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_HEADER_CONTROL                                                                       0x01614034
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS4_REGS_STC_DELTA                                                                            0x01614040
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_CONTROL                                                                          0x01615000
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_CONFIG                                                                           0x01615004
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_STATUS                                                                           0x01615008
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_LIST_ID                                                                          0x0161500C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01615010
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01615014
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01615018
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0161501C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_PACKET_COUNT                                                                         0x01615020
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_PACKET_SIZE                                                                          0x01615024
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_NULL_HEADER                                                                          0x01615028
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_NULL_CONFIG                                                                          0x0161502C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_SYNC_CONTROL                                                                         0x01615030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_HEADER_CONTROL                                                                       0x01615034
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS5_REGS_STC_DELTA                                                                            0x01615040
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_CONTROL                                                                          0x01616000
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_CONFIG                                                                           0x01616004
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_STATUS                                                                           0x01616008
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_LIST_ID                                                                          0x0161600C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01616010
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01616014
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01616018
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0161601C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_PACKET_COUNT                                                                         0x01616020
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_PACKET_SIZE                                                                          0x01616024
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_NULL_HEADER                                                                          0x01616028
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_NULL_CONFIG                                                                          0x0161602C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_SYNC_CONTROL                                                                         0x01616030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_HEADER_CONTROL                                                                       0x01616034
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS6_REGS_STC_DELTA                                                                            0x01616040
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_CONTROL                                                                          0x01617000
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_CONFIG                                                                           0x01617004
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_STATUS                                                                           0x01617008
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_LIST_ID                                                                          0x0161700C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01617010
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01617014
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01617018
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0161701C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_PACKET_COUNT                                                                         0x01617020
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_PACKET_SIZE                                                                          0x01617024
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_NULL_HEADER                                                                          0x01617028
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_NULL_CONFIG                                                                          0x0161702C
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_SYNC_CONTROL                                                                         0x01617030
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_HEADER_CONTROL                                                                       0x01617034
#define MED_XREG_ARB_XUVI_SLV_XUVI_STS7_REGS_STC_DELTA                                                                            0x01617040
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_CONTROL                                                                          0x01620000
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_CONFIG                                                                           0x01620004
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_STATUS                                                                           0x01620008
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_LIST_ID                                                                          0x0162000C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01620010
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01620014
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01620018
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0162001C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_PACKET_COUNT                                                                         0x01620020
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_PACKET_SIZE                                                                          0x01620024
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_NULL_HEADER                                                                          0x01620028
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_NULL_CONFIG                                                                          0x0162002C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_SYNC_CONTROL                                                                         0x01620030
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_HEADER_CONTROL                                                                       0x01620034
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS0_REGS_STC_DELTA                                                                            0x01620040
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_CONTROL                                                                          0x01621000
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_CONFIG                                                                           0x01621004
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_STATUS                                                                           0x01621008
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_LIST_ID                                                                          0x0162100C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01621010
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01621014
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01621018
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0162101C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_PACKET_COUNT                                                                         0x01621020
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_PACKET_SIZE                                                                          0x01621024
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_NULL_HEADER                                                                          0x01621028
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_NULL_CONFIG                                                                          0x0162102C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_SYNC_CONTROL                                                                         0x01621030
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_HEADER_CONTROL                                                                       0x01621034
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS1_REGS_STC_DELTA                                                                            0x01621040
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_CONTROL                                                                          0x01622000
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_CONFIG                                                                           0x01622004
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_STATUS                                                                           0x01622008
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_LIST_ID                                                                          0x0162200C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01622010
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01622014
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01622018
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0162201C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_PACKET_COUNT                                                                         0x01622020
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_PACKET_SIZE                                                                          0x01622024
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_NULL_HEADER                                                                          0x01622028
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_NULL_CONFIG                                                                          0x0162202C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_SYNC_CONTROL                                                                         0x01622030
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_HEADER_CONTROL                                                                       0x01622034
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS2_REGS_STC_DELTA                                                                            0x01622040
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_CONTROL                                                                          0x01623000
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_CONFIG                                                                           0x01623004
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_STATUS                                                                           0x01623008
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_LIST_ID                                                                          0x0162300C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01623010
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01623014
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01623018
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0162301C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_PACKET_COUNT                                                                         0x01623020
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_PACKET_SIZE                                                                          0x01623024
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_NULL_HEADER                                                                          0x01623028
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_NULL_CONFIG                                                                          0x0162302C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_SYNC_CONTROL                                                                         0x01623030
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_HEADER_CONTROL                                                                       0x01623034
#define MED_XREG_ARB_XUVI_SLV_XUVI_PTS3_REGS_STC_DELTA                                                                            0x01623040
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_CONTROL                                                                          0x01630000
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_CONFIG                                                                           0x01630004
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_STATUS                                                                           0x01630008
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_LIST_ID                                                                          0x0163000C
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01630010
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01630014
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01630018
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0163001C
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_AUD_SAMPLES                                                                          0x01630020
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_WS_ALIGN                                                                             0x01630030
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD0_REGS_BIT_CTRS                                                                             0x01630040
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_CONTROL                                                                          0x01631000
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_CONFIG                                                                           0x01631004
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_STATUS                                                                           0x01631008
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_LIST_ID                                                                          0x0163100C
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01631010
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01631014
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01631018
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0163101C
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_AUD_SAMPLES                                                                          0x01631020
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_WS_ALIGN                                                                             0x01631030
#define MED_XREG_ARB_XUVI_SLV_XUVI_AUD1_REGS_BIT_CTRS                                                                             0x01631040
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_CONTROL                                                                          0x01640000
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_CONFIG                                                                           0x01640004
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_STATUS                                                                           0x01640008
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_LIST_ID                                                                          0x0164000C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01640010
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01640014
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01640018
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0164001C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_HORZ_SIZE                                                                       0x01640020
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_HORZ_CLKS                                                                       0x01640024
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_VERT_SIZE                                                                       0x01640028
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_VERT_LINES                                                                      0x0164002C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_HANC_AMOUNT                                                                     0x01640030
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_HANC_RANGE                                                                      0x01640034
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_VANC_AMOUNT                                                                     0x01640038
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD0_VANC_RANGE                                                                      0x0164003C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_HORZ_SIZE                                                                       0x01640040
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_HORZ_CLKS                                                                       0x01640044
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_VERT_SIZE                                                                       0x01640048
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_VERT_LINES                                                                      0x0164004C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_HANC_AMOUNT                                                                     0x01640050
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_HANC_RANGE                                                                      0x01640054
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_VANC_AMOUNT                                                                     0x01640058
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD1_VANC_RANGE                                                                      0x0164005C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_PICTURE_COUNT                                                                        0x01640060
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_VID_DEBUG0                                                                           0x01640080
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_VID_DEBUG1                                                                           0x01640084
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_VID_DEBUG2                                                                           0x01640088
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_VID_DEBUG3                                                                           0x0164008C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD_UPDATE_CONTROL                                                                   0x01640100
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID0_REGS_FLD_UPDATE_STATUS                                                                    0x01640104
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_CONTROL                                                                          0x01641000
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_CONFIG                                                                           0x01641004
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_STATUS                                                                           0x01641008
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_LIST_ID                                                                          0x0164100C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_INT_CTRL_ENBL_SET                                                                0x01641010
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_INT_CTRL_ENBL_CLR                                                                0x01641014
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_INT_CTRL_STAT_SET                                                                0x01641018
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_CHN_INT_CTRL_STAT_CLR                                                                0x0164101C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_HORZ_SIZE                                                                       0x01641020
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_HORZ_CLKS                                                                       0x01641024
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_VERT_SIZE                                                                       0x01641028
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_VERT_LINES                                                                      0x0164102C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_HANC_AMOUNT                                                                     0x01641030
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_HANC_RANGE                                                                      0x01641034
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_VANC_AMOUNT                                                                     0x01641038
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD0_VANC_RANGE                                                                      0x0164103C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_HORZ_SIZE                                                                       0x01641040
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_HORZ_CLKS                                                                       0x01641044
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_VERT_SIZE                                                                       0x01641048
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_VERT_LINES                                                                      0x0164104C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_HANC_AMOUNT                                                                     0x01641050
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_HANC_RANGE                                                                      0x01641054
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_VANC_AMOUNT                                                                     0x01641058
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD1_VANC_RANGE                                                                      0x0164105C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_PICTURE_COUNT                                                                        0x01641060
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_VID_DEBUG0                                                                           0x01641080
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_VID_DEBUG1                                                                           0x01641084
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_VID_DEBUG2                                                                           0x01641088
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_VID_DEBUG3                                                                           0x0164108C
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD_UPDATE_CONTROL                                                                   0x01641100
#define MED_XREG_ARB_XUVI_SLV_XUVI_VID1_REGS_FLD_UPDATE_STATUS                                                                    0x01641104
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_CONTROL                                                                         0x01650000
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_CONFIG                                                                          0x01650004
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_STATUS                                                                          0x01650008
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_INT_CTRL_ENBL_SET                                                               0x01650010
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_INT_CTRL_ENBL_CLR                                                               0x01650014
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_INT_CTRL_STAT_SET                                                               0x01650018
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_INT_CTRL_STAT_CLR                                                               0x0165001C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_ARBITRATION_SET                                                                 0x01650020
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_ARBITRATION_CLR                                                                 0x01650024
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_PID_ENABLES_SET                                                                 0x01650028
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_PID_ENABLES_CLR                                                                 0x0165002C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XMEM_BURST                                                                      0x01650030
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XREG_M_BURST                                                                    0x01650034
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XMEM_ERR                                                                        0x01650038
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XREG_M_ERR                                                                      0x0165003C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_XFER                                                                       0x01650040
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_WR_DONE                                                                    0x01650048
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_RD_DONE                                                                    0x0165004C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_WR_RETQ                                                                    0x01650050
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_RD_RETQ                                                                    0x01650054
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_RETQ_DATA0                                                                 0x01650058
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_FIFO_RETQ_DATA1                                                                 0x0165005C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XREG_RETQ_STAT                                                                  0x01650060
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XREG_RETQ_CNTL                                                                  0x01650068
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_XREG_RETQ_CNTU                                                                  0x0165006C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_XDMA_RETQ_FLUSH                                                                      0x01650080
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL00                                                                       0x01650100
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL01                                                                       0x01650104
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL02                                                                       0x01650108
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL03                                                                       0x0165010C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL04                                                                       0x01650110
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL05                                                                       0x01650114
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL06                                                                       0x01650118
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL07                                                                       0x0165011C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL08                                                                       0x01650120
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL09                                                                       0x01650124
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL10                                                                       0x01650128
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL11                                                                       0x0165012C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL12                                                                       0x01650130
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL13                                                                       0x01650134
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL14                                                                       0x01650138
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL15                                                                       0x0165013C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL16                                                                       0x01650140
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL17                                                                       0x01650144
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL18                                                                       0x01650148
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL19                                                                       0x0165014C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL20                                                                       0x01650150
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL21                                                                       0x01650154
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL22                                                                       0x01650158
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL23                                                                       0x0165015C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL24                                                                       0x01650160
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL25                                                                       0x01650164
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL26                                                                       0x01650168
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL27                                                                       0x0165016C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL28                                                                       0x01650170
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL29                                                                       0x01650174
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL30                                                                       0x01650178
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_CONTROL31                                                                       0x0165017C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_ENBL_SET                                                       0x01650200
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_ENBL_CLR                                                       0x01650204
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_STAT_SET                                                       0x01650208
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_THRESH_INT_CTRL_STAT_CLR                                                       0x0165020C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_ENBL_SET                                                       0x01650210
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_ENBL_CLR                                                       0x01650214
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_STAT_SET                                                       0x01650218
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_THRESH_INT_CTRL_STAT_CLR                                                       0x0165021C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_ENBL_SET                                                       0x01650220
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_ENBL_CLR                                                       0x01650224
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_STAT_SET                                                       0x01650228
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_THRESH_INT_CTRL_STAT_CLR                                                       0x0165022C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_ENBL_SET                                                       0x01650230
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_ENBL_CLR                                                       0x01650234
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_STAT_SET                                                       0x01650238
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_THRESH_INT_CTRL_STAT_CLR                                                       0x0165023C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_ENBL_SET                                                        0x01650240
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_ENBL_CLR                                                        0x01650244
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_STAT_SET                                                        0x01650248
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC0_LIMIT_INT_CTRL_STAT_CLR                                                        0x0165024C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_ENBL_SET                                                        0x01650250
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_ENBL_CLR                                                        0x01650254
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_STAT_SET                                                        0x01650258
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC1_LIMIT_INT_CTRL_STAT_CLR                                                        0x0165025C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_ENBL_SET                                                        0x01650260
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_ENBL_CLR                                                        0x01650264
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_STAT_SET                                                        0x01650268
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC2_LIMIT_INT_CTRL_STAT_CLR                                                        0x0165026C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_ENBL_SET                                                        0x01650270
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_ENBL_CLR                                                        0x01650274
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_STAT_SET                                                        0x01650278
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_DESC3_LIMIT_INT_CTRL_STAT_CLR                                                        0x0165027C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_ENBL_SET                                                        0x01650280
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_ENBL_CLR                                                        0x01650284
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_STAT_SET                                                        0x01650288
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_UPDATE_INT_CTRL_STAT_CLR                                                        0x0165028C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_ENBL_SET                                                         0x01650290
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_ENBL_CLR                                                         0x01650294
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_STAT_SET                                                         0x01650298
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_LIST_LIMIT_INT_CTRL_STAT_CLR                                                         0x0165029C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO00_CONTROL                                                                       0x01650300
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO00_CONFIG                                                                        0x01650304
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO00_STATUS                                                                        0x01650308
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO00_LEVELS                                                                        0x0165030C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO01_CONTROL                                                                       0x01650310
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO01_CONFIG                                                                        0x01650314
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO01_STATUS                                                                        0x01650318
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO01_LEVELS                                                                        0x0165031C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO02_CONTROL                                                                       0x01650320
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO02_CONFIG                                                                        0x01650324
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO02_STATUS                                                                        0x01650328
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO02_LEVELS                                                                        0x0165032C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO03_CONTROL                                                                       0x01650330
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO03_CONFIG                                                                        0x01650334
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO03_STATUS                                                                        0x01650338
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO03_LEVELS                                                                        0x0165033C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO04_CONTROL                                                                       0x01650340
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO04_CONFIG                                                                        0x01650344
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO04_STATUS                                                                        0x01650348
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO04_LEVELS                                                                        0x0165034C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO05_CONTROL                                                                       0x01650350
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO05_CONFIG                                                                        0x01650354
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO05_STATUS                                                                        0x01650358
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO05_LEVELS                                                                        0x0165035C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO06_CONTROL                                                                       0x01650360
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO06_CONFIG                                                                        0x01650364
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO06_STATUS                                                                        0x01650368
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO06_LEVELS                                                                        0x0165036C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO07_CONTROL                                                                       0x01650370
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO07_CONFIG                                                                        0x01650374
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO07_STATUS                                                                        0x01650378
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO07_LEVELS                                                                        0x0165037C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO08_CONTROL                                                                       0x01650380
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO08_CONFIG                                                                        0x01650384
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO08_STATUS                                                                        0x01650388
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO08_LEVELS                                                                        0x0165038C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO09_CONTROL                                                                       0x01650390
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO09_CONFIG                                                                        0x01650394
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO09_STATUS                                                                        0x01650398
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO09_LEVELS                                                                        0x0165039C
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO10_CONTROL                                                                       0x016503A0
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO10_CONFIG                                                                        0x016503A4
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO10_STATUS                                                                        0x016503A8
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO10_LEVELS                                                                        0x016503AC
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO11_CONTROL                                                                       0x016503B0
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO11_CONFIG                                                                        0x016503B4
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO11_STATUS                                                                        0x016503B8
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_FIFO11_LEVELS                                                                        0x016503BC
#define MED_XREG_ARB_XUVI_SLV_XUVI_XDMA_REGS_SPARE                                                                                0x01650FFC
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CONTROL                                                                           0x01652000
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_STATUS                                                                            0x01652008
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN00                                                                         0x01652100
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN01                                                                         0x01652104
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN02                                                                         0x01652108
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN03                                                                         0x0165210C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN04                                                                         0x01652110
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN05                                                                         0x01652114
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN06                                                                         0x01652118
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN07                                                                         0x0165211C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN08                                                                         0x01652120
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN09                                                                         0x01652124
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN10                                                                         0x01652128
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_SET_CHN11                                                                         0x0165212C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN00                                                                         0x01652200
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN01                                                                         0x01652204
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN02                                                                         0x01652208
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN03                                                                         0x0165220C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN04                                                                         0x01652210
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN05                                                                         0x01652214
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN06                                                                         0x01652218
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN07                                                                         0x0165221C
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN08                                                                         0x01652220
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN09                                                                         0x01652224
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN10                                                                         0x01652228
#define MED_XREG_ARB_XUVI_SLV_XUVI_PID_REGS_PID_CLR_CHN11                                                                         0x0165222C
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_RESET_SET                                                                    0x016F0000
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_RESET_CLR                                                                    0x016F0004
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_RESET                                                                        0x016F0008
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_RESET_SET                                                                    0x016F0010
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_RESET_CLR                                                                    0x016F0014
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_RESET                                                                        0x016F0018
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_CLK_EN_SET                                                                   0x016F0100
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_CLK_EN_CLR                                                                   0x016F0104
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CDC_CLK_EN                                                                       0x016F0108
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_CLK_EN_SET                                                                   0x016F0110
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_CLK_EN_CLR                                                                   0x016F0114
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_CHN_CLK_EN                                                                       0x016F0118
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT0_ENBL_SET                                                              0x016F0200
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT0_ENBL_CLR                                                              0x016F0204
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT0_STAT                                                                  0x016F0208
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT1_ENBL_SET                                                              0x016F0210
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT1_ENBL_CLR                                                              0x016F0214
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT1_STAT                                                                  0x016F0218
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT2_ENBL_SET                                                              0x016F0220
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT2_ENBL_CLR                                                              0x016F0224
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT2_STAT                                                                  0x016F0228
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT3_ENBL_SET                                                              0x016F0230
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT3_ENBL_CLR                                                              0x016F0234
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XUVI_INTERRUPT3_STAT                                                                  0x016F0238
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                 0x016F0280
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                 0x016F0284
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                 0x016F0288
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                 0x016F028C
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_TIMEOUT_EN                                                                       0x016F0300
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                   0x016F0304
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                    0x016F0308
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                   0x016F0310
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                     0x016F0314
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_COHERENCY_0                                                                      0x016F0400
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                 0x016F0404
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_COHERENCY_1                                                                      0x016F0410
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                                 0x016F0414
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                           0x016F0500
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                           0x016F0504
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_ECO_REG                                                                               0x016F0E00
#define MED_XREG_ARB_XUVI_SLV_XUVI_BLK_CTRL_MEM_ADJ_OUT                                                                           0x016F0E10
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C0_DEBUG                                                                                  0x01700100
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C0_CLK_STRETCH_COUNT                                                                      0x01700110
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C0_CLK_STRETCH_COUNT_INT_EN                                                               0x01700120
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C0_CLK_STRETCH_COUNT_INT_STATUS                                                           0x01700124
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C1_DEBUG                                                                                  0x01710100
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C1_CLK_STRETCH_COUNT                                                                      0x01710110
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C1_CLK_STRETCH_COUNT_INT_EN                                                               0x01710120
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C1_CLK_STRETCH_COUNT_INT_STATUS                                                           0x01710124
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C2_DEBUG                                                                                  0x01720100
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C2_CLK_STRETCH_COUNT                                                                      0x01720110
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C2_CLK_STRETCH_COUNT_INT_EN                                                               0x01720120
#define MED_XREG_ARB_APB_SLV_APB_REGS_I2C2_CLK_STRETCH_COUNT_INT_STATUS                                                           0x01720124
#define MED_XREG_ARB_APB_SLV_APB_REGS_UART0_DEBUG                                                                                 0x01730100
#define MED_XREG_ARB_APB_SLV_APB_REGS_UART1_DEBUG                                                                                 0x01730300
#define MED_XREG_ARB_APB_SLV_APB_REGS_UART2_DEBUG                                                                                 0x01730500
#define MED_XREG_ARB_APB_SLV_APB_REGS_UART3_DEBUG                                                                                 0x01730700
#define MED_XREG_ARB_APB_SLV_APB_REGS_UART4_DEBUG                                                                                 0x01730900
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG00                                                                0x01750000
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG00                                                               0x01750004
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS00                                                                0x01750008
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS00                                                            0x0175000C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG00                                                           0x01750010
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS00                                                           0x01750014
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG00                                                           0x01750018
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS00                                                           0x0175001C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS00                                                                  0x01750020
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG00                                                                  0x01750024
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR00                                                                     0x01750028
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR00                                                               0x0175002C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS00                                                              0x01750030
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT00                                                              0x01750034
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG01                                                                0x01750040
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG01                                                               0x01750044
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS01                                                                0x01750048
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS01                                                            0x0175004C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG01                                                           0x01750050
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS01                                                           0x01750054
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG01                                                           0x01750058
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS01                                                           0x0175005C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS01                                                                  0x01750060
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG01                                                                  0x01750064
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR01                                                                     0x01750068
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR01                                                               0x0175006C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS01                                                              0x01750070
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT01                                                              0x01750074
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG02                                                                0x01750080
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG02                                                               0x01750084
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS02                                                                0x01750088
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS02                                                            0x0175008C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG02                                                           0x01750090
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS02                                                           0x01750094
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG02                                                           0x01750098
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS02                                                           0x0175009C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS02                                                                  0x017500A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG02                                                                  0x017500A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR02                                                                     0x017500A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR02                                                               0x017500AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS02                                                              0x017500B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT02                                                              0x017500B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG03                                                                0x017500C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG03                                                               0x017500C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS03                                                                0x017500C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS03                                                            0x017500CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG03                                                           0x017500D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS03                                                           0x017500D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG03                                                           0x017500D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS03                                                           0x017500DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS03                                                                  0x017500E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG03                                                                  0x017500E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR03                                                                     0x017500E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR03                                                               0x017500EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS03                                                              0x017500F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT03                                                              0x017500F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG04                                                                0x01750100
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG04                                                               0x01750104
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS04                                                                0x01750108
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS04                                                            0x0175010C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG04                                                           0x01750110
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS04                                                           0x01750114
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG04                                                           0x01750118
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS04                                                           0x0175011C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS04                                                                  0x01750120
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG04                                                                  0x01750124
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR04                                                                     0x01750128
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR04                                                               0x0175012C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS04                                                              0x01750130
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT04                                                              0x01750134
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG05                                                                0x01750140
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG05                                                               0x01750144
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS05                                                                0x01750148
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS05                                                            0x0175014C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG05                                                           0x01750150
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS05                                                           0x01750154
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG05                                                           0x01750158
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS05                                                           0x0175015C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS05                                                                  0x01750160
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG05                                                                  0x01750164
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR05                                                                     0x01750168
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR05                                                               0x0175016C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS05                                                              0x01750170
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT05                                                              0x01750174
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG06                                                                0x01750180
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG06                                                               0x01750184
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS06                                                                0x01750188
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS06                                                            0x0175018C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG06                                                           0x01750190
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS06                                                           0x01750194
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG06                                                           0x01750198
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS06                                                           0x0175019C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS06                                                                  0x017501A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG06                                                                  0x017501A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR06                                                                     0x017501A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR06                                                               0x017501AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS06                                                              0x017501B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT06                                                              0x017501B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG07                                                                0x017501C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG07                                                               0x017501C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS07                                                                0x017501C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS07                                                            0x017501CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG07                                                           0x017501D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS07                                                           0x017501D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG07                                                           0x017501D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS07                                                           0x017501DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS07                                                                  0x017501E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG07                                                                  0x017501E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR07                                                                     0x017501E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR07                                                               0x017501EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS07                                                              0x017501F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT07                                                              0x017501F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG08                                                                0x01750200
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG08                                                               0x01750204
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS08                                                                0x01750208
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS08                                                            0x0175020C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG08                                                           0x01750210
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS08                                                           0x01750214
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG08                                                           0x01750218
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS08                                                           0x0175021C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS08                                                                  0x01750220
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG08                                                                  0x01750224
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR08                                                                     0x01750228
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR08                                                               0x0175022C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS08                                                              0x01750230
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT08                                                              0x01750234
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG09                                                                0x01750240
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG09                                                               0x01750244
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS09                                                                0x01750248
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS09                                                            0x0175024C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG09                                                           0x01750250
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS09                                                           0x01750254
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG09                                                           0x01750258
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS09                                                           0x0175025C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS09                                                                  0x01750260
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG09                                                                  0x01750264
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR09                                                                     0x01750268
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR09                                                               0x0175026C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS09                                                              0x01750270
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT09                                                              0x01750274
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG10                                                                0x01750280
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG10                                                               0x01750284
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS10                                                                0x01750288
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS10                                                            0x0175028C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG10                                                           0x01750290
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS10                                                           0x01750294
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG10                                                           0x01750298
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS10                                                           0x0175029C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS10                                                                  0x017502A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG10                                                                  0x017502A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR10                                                                     0x017502A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR10                                                               0x017502AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS10                                                              0x017502B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT10                                                              0x017502B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG11                                                                0x017502C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG11                                                               0x017502C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS11                                                                0x017502C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS11                                                            0x017502CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG11                                                           0x017502D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS11                                                           0x017502D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG11                                                           0x017502D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS11                                                           0x017502DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS11                                                                  0x017502E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG11                                                                  0x017502E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR11                                                                     0x017502E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR11                                                               0x017502EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS11                                                              0x017502F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT11                                                              0x017502F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG12                                                                0x01750300
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG12                                                               0x01750304
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS12                                                                0x01750308
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS12                                                            0x0175030C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG12                                                           0x01750310
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS12                                                           0x01750314
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG12                                                           0x01750318
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS12                                                           0x0175031C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS12                                                                  0x01750320
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG12                                                                  0x01750324
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR12                                                                     0x01750328
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR12                                                               0x0175032C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS12                                                              0x01750330
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT12                                                              0x01750334
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG13                                                                0x01750340
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG13                                                               0x01750344
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS13                                                                0x01750348
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS13                                                            0x0175034C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG13                                                           0x01750350
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS13                                                           0x01750354
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG13                                                           0x01750358
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS13                                                           0x0175035C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS13                                                                  0x01750360
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG13                                                                  0x01750364
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR13                                                                     0x01750368
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR13                                                               0x0175036C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS13                                                              0x01750370
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT13                                                              0x01750374
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG14                                                                0x01750380
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG14                                                               0x01750384
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS14                                                                0x01750388
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS14                                                            0x0175038C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG14                                                           0x01750390
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS14                                                           0x01750394
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG14                                                           0x01750398
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS14                                                           0x0175039C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS14                                                                  0x017503A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG14                                                                  0x017503A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR14                                                                     0x017503A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR14                                                               0x017503AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS14                                                              0x017503B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT14                                                              0x017503B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG15                                                                0x017503C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG15                                                               0x017503C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS15                                                                0x017503C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS15                                                            0x017503CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG15                                                           0x017503D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS15                                                           0x017503D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG15                                                           0x017503D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS15                                                           0x017503DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS15                                                                  0x017503E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG15                                                                  0x017503E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR15                                                                     0x017503E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR15                                                               0x017503EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS15                                                              0x017503F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT15                                                              0x017503F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG16                                                                0x01750400
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG16                                                               0x01750404
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS16                                                                0x01750408
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS16                                                            0x0175040C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG16                                                           0x01750410
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS16                                                           0x01750414
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG16                                                           0x01750418
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS16                                                           0x0175041C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS16                                                                  0x01750420
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG16                                                                  0x01750424
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR16                                                                     0x01750428
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR16                                                               0x0175042C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS16                                                              0x01750430
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT16                                                              0x01750434
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG17                                                                0x01750440
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG17                                                               0x01750444
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS17                                                                0x01750448
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS17                                                            0x0175044C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG17                                                           0x01750450
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS17                                                           0x01750454
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG17                                                           0x01750458
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS17                                                           0x0175045C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS17                                                                  0x01750460
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG17                                                                  0x01750464
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR17                                                                     0x01750468
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR17                                                               0x0175046C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS17                                                              0x01750470
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT17                                                              0x01750474
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG18                                                                0x01750480
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG18                                                               0x01750484
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS18                                                                0x01750488
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS18                                                            0x0175048C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG18                                                           0x01750490
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS18                                                           0x01750494
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG18                                                           0x01750498
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS18                                                           0x0175049C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS18                                                                  0x017504A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG18                                                                  0x017504A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR18                                                                     0x017504A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR18                                                               0x017504AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS18                                                              0x017504B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT18                                                              0x017504B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG19                                                                0x017504C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG19                                                               0x017504C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS19                                                                0x017504C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS19                                                            0x017504CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG19                                                           0x017504D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS19                                                           0x017504D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG19                                                           0x017504D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS19                                                           0x017504DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS19                                                                  0x017504E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG19                                                                  0x017504E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR19                                                                     0x017504E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR19                                                               0x017504EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS19                                                              0x017504F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT19                                                              0x017504F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG20                                                                0x01750500
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG20                                                               0x01750504
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS20                                                                0x01750508
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS20                                                            0x0175050C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG20                                                           0x01750510
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS20                                                           0x01750514
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG20                                                           0x01750518
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS20                                                           0x0175051C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS20                                                                  0x01750520
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG20                                                                  0x01750524
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR20                                                                     0x01750528
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR20                                                               0x0175052C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS20                                                              0x01750530
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT20                                                              0x01750534
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG21                                                                0x01750540
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG21                                                               0x01750544
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS21                                                                0x01750548
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS21                                                            0x0175054C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG21                                                           0x01750550
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS21                                                           0x01750554
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG21                                                           0x01750558
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS21                                                           0x0175055C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS21                                                                  0x01750560
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG21                                                                  0x01750564
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR21                                                                     0x01750568
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR21                                                               0x0175056C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS21                                                              0x01750570
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT21                                                              0x01750574
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG22                                                                0x01750580
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG22                                                               0x01750584
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS22                                                                0x01750588
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS22                                                            0x0175058C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG22                                                           0x01750590
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS22                                                           0x01750594
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG22                                                           0x01750598
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS22                                                           0x0175059C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS22                                                                  0x017505A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG22                                                                  0x017505A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR22                                                                     0x017505A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR22                                                               0x017505AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS22                                                              0x017505B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT22                                                              0x017505B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG23                                                                0x017505C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG23                                                               0x017505C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS23                                                                0x017505C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS23                                                            0x017505CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG23                                                           0x017505D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS23                                                           0x017505D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG23                                                           0x017505D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS23                                                           0x017505DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS23                                                                  0x017505E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG23                                                                  0x017505E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR23                                                                     0x017505E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR23                                                               0x017505EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS23                                                              0x017505F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT23                                                              0x017505F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG24                                                                0x01750600
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG24                                                               0x01750604
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS24                                                                0x01750608
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS24                                                            0x0175060C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG24                                                           0x01750610
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS24                                                           0x01750614
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG24                                                           0x01750618
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS24                                                           0x0175061C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS24                                                                  0x01750620
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG24                                                                  0x01750624
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR24                                                                     0x01750628
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR24                                                               0x0175062C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS24                                                              0x01750630
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT24                                                              0x01750634
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG25                                                                0x01750640
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG25                                                               0x01750644
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS25                                                                0x01750648
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS25                                                            0x0175064C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG25                                                           0x01750650
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS25                                                           0x01750654
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG25                                                           0x01750658
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS25                                                           0x0175065C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS25                                                                  0x01750660
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG25                                                                  0x01750664
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR25                                                                     0x01750668
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR25                                                               0x0175066C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS25                                                              0x01750670
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT25                                                              0x01750674
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG26                                                                0x01750680
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG26                                                               0x01750684
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS26                                                                0x01750688
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS26                                                            0x0175068C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG26                                                           0x01750690
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS26                                                           0x01750694
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG26                                                           0x01750698
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS26                                                           0x0175069C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS26                                                                  0x017506A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG26                                                                  0x017506A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR26                                                                     0x017506A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR26                                                               0x017506AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS26                                                              0x017506B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT26                                                              0x017506B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG27                                                                0x017506C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG27                                                               0x017506C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS27                                                                0x017506C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS27                                                            0x017506CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG27                                                           0x017506D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS27                                                           0x017506D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG27                                                           0x017506D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS27                                                           0x017506DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS27                                                                  0x017506E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG27                                                                  0x017506E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR27                                                                     0x017506E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR27                                                               0x017506EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS27                                                              0x017506F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT27                                                              0x017506F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG28                                                                0x01750700
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG28                                                               0x01750704
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS28                                                                0x01750708
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS28                                                            0x0175070C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG28                                                           0x01750710
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS28                                                           0x01750714
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG28                                                           0x01750718
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS28                                                           0x0175071C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS28                                                                  0x01750720
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG28                                                                  0x01750724
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR28                                                                     0x01750728
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR28                                                               0x0175072C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS28                                                              0x01750730
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT28                                                              0x01750734
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG29                                                                0x01750740
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG29                                                               0x01750744
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS29                                                                0x01750748
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS29                                                            0x0175074C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG29                                                           0x01750750
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS29                                                           0x01750754
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG29                                                           0x01750758
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS29                                                           0x0175075C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS29                                                                  0x01750760
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG29                                                                  0x01750764
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR29                                                                     0x01750768
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR29                                                               0x0175076C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS29                                                              0x01750770
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT29                                                              0x01750774
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG30                                                                0x01750780
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG30                                                               0x01750784
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS30                                                                0x01750788
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS30                                                            0x0175078C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG30                                                           0x01750790
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS30                                                           0x01750794
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG30                                                           0x01750798
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS30                                                           0x0175079C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS30                                                                  0x017507A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG30                                                                  0x017507A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR30                                                                     0x017507A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR30                                                               0x017507AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS30                                                              0x017507B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT30                                                              0x017507B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG31                                                                0x017507C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG31                                                               0x017507C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS31                                                                0x017507C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS31                                                            0x017507CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG31                                                           0x017507D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS31                                                           0x017507D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG31                                                           0x017507D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS31                                                           0x017507DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS31                                                                  0x017507E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG31                                                                  0x017507E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR31                                                                     0x017507E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR31                                                               0x017507EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS31                                                              0x017507F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT31                                                              0x017507F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG32                                                                0x01750800
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG32                                                               0x01750804
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS32                                                                0x01750808
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS32                                                            0x0175080C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG32                                                           0x01750810
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS32                                                           0x01750814
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG32                                                           0x01750818
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS32                                                           0x0175081C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS32                                                                  0x01750820
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG32                                                                  0x01750824
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR32                                                                     0x01750828
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR32                                                               0x0175082C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS32                                                              0x01750830
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT32                                                              0x01750834
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG33                                                                0x01750840
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG33                                                               0x01750844
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS33                                                                0x01750848
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS33                                                            0x0175084C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG33                                                           0x01750850
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS33                                                           0x01750854
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG33                                                           0x01750858
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS33                                                           0x0175085C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS33                                                                  0x01750860
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG33                                                                  0x01750864
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR33                                                                     0x01750868
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR33                                                               0x0175086C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS33                                                              0x01750870
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT33                                                              0x01750874
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG34                                                                0x01750880
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG34                                                               0x01750884
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS34                                                                0x01750888
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS34                                                            0x0175088C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG34                                                           0x01750890
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS34                                                           0x01750894
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG34                                                           0x01750898
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS34                                                           0x0175089C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS34                                                                  0x017508A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG34                                                                  0x017508A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR34                                                                     0x017508A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR34                                                               0x017508AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS34                                                              0x017508B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT34                                                              0x017508B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG35                                                                0x017508C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG35                                                               0x017508C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS35                                                                0x017508C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS35                                                            0x017508CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG35                                                           0x017508D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS35                                                           0x017508D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG35                                                           0x017508D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS35                                                           0x017508DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS35                                                                  0x017508E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG35                                                                  0x017508E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR35                                                                     0x017508E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR35                                                               0x017508EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS35                                                              0x017508F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT35                                                              0x017508F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG36                                                                0x01750900
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG36                                                               0x01750904
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS36                                                                0x01750908
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS36                                                            0x0175090C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG36                                                           0x01750910
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS36                                                           0x01750914
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG36                                                           0x01750918
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS36                                                           0x0175091C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS36                                                                  0x01750920
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG36                                                                  0x01750924
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR36                                                                     0x01750928
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR36                                                               0x0175092C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS36                                                              0x01750930
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT36                                                              0x01750934
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG37                                                                0x01750940
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG37                                                               0x01750944
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS37                                                                0x01750948
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS37                                                            0x0175094C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG37                                                           0x01750950
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS37                                                           0x01750954
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG37                                                           0x01750958
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS37                                                           0x0175095C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS37                                                                  0x01750960
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG37                                                                  0x01750964
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR37                                                                     0x01750968
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR37                                                               0x0175096C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS37                                                              0x01750970
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT37                                                              0x01750974
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG38                                                                0x01750980
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG38                                                               0x01750984
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS38                                                                0x01750988
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS38                                                            0x0175098C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG38                                                           0x01750990
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS38                                                           0x01750994
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG38                                                           0x01750998
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS38                                                           0x0175099C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS38                                                                  0x017509A0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG38                                                                  0x017509A4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR38                                                                     0x017509A8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR38                                                               0x017509AC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS38                                                              0x017509B0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT38                                                              0x017509B4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG39                                                                0x017509C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG39                                                               0x017509C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS39                                                                0x017509C8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS39                                                            0x017509CC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG39                                                           0x017509D0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS39                                                           0x017509D4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG39                                                           0x017509D8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS39                                                           0x017509DC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS39                                                                  0x017509E0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG39                                                                  0x017509E4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR39                                                                     0x017509E8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR39                                                               0x017509EC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS39                                                              0x017509F0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT39                                                              0x017509F4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG40                                                                0x01750A00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG40                                                               0x01750A04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS40                                                                0x01750A08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS40                                                            0x01750A0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG40                                                           0x01750A10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS40                                                           0x01750A14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG40                                                           0x01750A18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS40                                                           0x01750A1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS40                                                                  0x01750A20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG40                                                                  0x01750A24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR40                                                                     0x01750A28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR40                                                               0x01750A2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS40                                                              0x01750A30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT40                                                              0x01750A34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG41                                                                0x01750A40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG41                                                               0x01750A44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS41                                                                0x01750A48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS41                                                            0x01750A4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG41                                                           0x01750A50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS41                                                           0x01750A54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG41                                                           0x01750A58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS41                                                           0x01750A5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS41                                                                  0x01750A60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG41                                                                  0x01750A64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR41                                                                     0x01750A68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR41                                                               0x01750A6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS41                                                              0x01750A70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT41                                                              0x01750A74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG42                                                                0x01750A80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG42                                                               0x01750A84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS42                                                                0x01750A88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS42                                                            0x01750A8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG42                                                           0x01750A90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS42                                                           0x01750A94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG42                                                           0x01750A98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS42                                                           0x01750A9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS42                                                                  0x01750AA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG42                                                                  0x01750AA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR42                                                                     0x01750AA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR42                                                               0x01750AAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS42                                                              0x01750AB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT42                                                              0x01750AB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG43                                                                0x01750AC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG43                                                               0x01750AC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS43                                                                0x01750AC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS43                                                            0x01750ACC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG43                                                           0x01750AD0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS43                                                           0x01750AD4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG43                                                           0x01750AD8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS43                                                           0x01750ADC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS43                                                                  0x01750AE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG43                                                                  0x01750AE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR43                                                                     0x01750AE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR43                                                               0x01750AEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS43                                                              0x01750AF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT43                                                              0x01750AF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG44                                                                0x01750B00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG44                                                               0x01750B04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS44                                                                0x01750B08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS44                                                            0x01750B0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG44                                                           0x01750B10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS44                                                           0x01750B14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG44                                                           0x01750B18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS44                                                           0x01750B1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS44                                                                  0x01750B20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG44                                                                  0x01750B24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR44                                                                     0x01750B28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR44                                                               0x01750B2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS44                                                              0x01750B30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT44                                                              0x01750B34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG45                                                                0x01750B40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG45                                                               0x01750B44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS45                                                                0x01750B48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS45                                                            0x01750B4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG45                                                           0x01750B50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS45                                                           0x01750B54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG45                                                           0x01750B58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS45                                                           0x01750B5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS45                                                                  0x01750B60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG45                                                                  0x01750B64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR45                                                                     0x01750B68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR45                                                               0x01750B6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS45                                                              0x01750B70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT45                                                              0x01750B74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG46                                                                0x01750B80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG46                                                               0x01750B84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS46                                                                0x01750B88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS46                                                            0x01750B8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG46                                                           0x01750B90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS46                                                           0x01750B94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG46                                                           0x01750B98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS46                                                           0x01750B9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS46                                                                  0x01750BA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG46                                                                  0x01750BA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR46                                                                     0x01750BA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR46                                                               0x01750BAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS46                                                              0x01750BB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT46                                                              0x01750BB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG47                                                                0x01750BC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG47                                                               0x01750BC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS47                                                                0x01750BC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS47                                                            0x01750BCC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG47                                                           0x01750BD0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS47                                                           0x01750BD4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG47                                                           0x01750BD8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS47                                                           0x01750BDC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS47                                                                  0x01750BE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG47                                                                  0x01750BE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR47                                                                     0x01750BE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR47                                                               0x01750BEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS47                                                              0x01750BF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT47                                                              0x01750BF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG48                                                                0x01750C00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG48                                                               0x01750C04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS48                                                                0x01750C08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS48                                                            0x01750C0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG48                                                           0x01750C10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS48                                                           0x01750C14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG48                                                           0x01750C18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS48                                                           0x01750C1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS48                                                                  0x01750C20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG48                                                                  0x01750C24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR48                                                                     0x01750C28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR48                                                               0x01750C2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS48                                                              0x01750C30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT48                                                              0x01750C34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG49                                                                0x01750C40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG49                                                               0x01750C44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS49                                                                0x01750C48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS49                                                            0x01750C4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG49                                                           0x01750C50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS49                                                           0x01750C54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG49                                                           0x01750C58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS49                                                           0x01750C5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS49                                                                  0x01750C60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG49                                                                  0x01750C64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR49                                                                     0x01750C68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR49                                                               0x01750C6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS49                                                              0x01750C70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT49                                                              0x01750C74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG50                                                                0x01750C80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG50                                                               0x01750C84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS50                                                                0x01750C88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS50                                                            0x01750C8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG50                                                           0x01750C90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS50                                                           0x01750C94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG50                                                           0x01750C98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS50                                                           0x01750C9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS50                                                                  0x01750CA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG50                                                                  0x01750CA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR50                                                                     0x01750CA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR50                                                               0x01750CAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS50                                                              0x01750CB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT50                                                              0x01750CB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG51                                                                0x01750CC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG51                                                               0x01750CC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS51                                                                0x01750CC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS51                                                            0x01750CCC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG51                                                           0x01750CD0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS51                                                           0x01750CD4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG51                                                           0x01750CD8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS51                                                           0x01750CDC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS51                                                                  0x01750CE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG51                                                                  0x01750CE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR51                                                                     0x01750CE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR51                                                               0x01750CEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS51                                                              0x01750CF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT51                                                              0x01750CF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG52                                                                0x01750D00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG52                                                               0x01750D04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS52                                                                0x01750D08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS52                                                            0x01750D0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG52                                                           0x01750D10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS52                                                           0x01750D14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG52                                                           0x01750D18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS52                                                           0x01750D1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS52                                                                  0x01750D20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG52                                                                  0x01750D24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR52                                                                     0x01750D28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR52                                                               0x01750D2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS52                                                              0x01750D30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT52                                                              0x01750D34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG53                                                                0x01750D40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG53                                                               0x01750D44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS53                                                                0x01750D48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS53                                                            0x01750D4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG53                                                           0x01750D50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS53                                                           0x01750D54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG53                                                           0x01750D58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS53                                                           0x01750D5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS53                                                                  0x01750D60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG53                                                                  0x01750D64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR53                                                                     0x01750D68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR53                                                               0x01750D6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS53                                                              0x01750D70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT53                                                              0x01750D74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG54                                                                0x01750D80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG54                                                               0x01750D84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS54                                                                0x01750D88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS54                                                            0x01750D8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG54                                                           0x01750D90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS54                                                           0x01750D94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG54                                                           0x01750D98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS54                                                           0x01750D9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS54                                                                  0x01750DA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG54                                                                  0x01750DA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR54                                                                     0x01750DA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR54                                                               0x01750DAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS54                                                              0x01750DB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT54                                                              0x01750DB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG55                                                                0x01750DC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG55                                                               0x01750DC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS55                                                                0x01750DC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS55                                                            0x01750DCC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG55                                                           0x01750DD0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS55                                                           0x01750DD4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG55                                                           0x01750DD8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS55                                                           0x01750DDC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS55                                                                  0x01750DE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG55                                                                  0x01750DE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR55                                                                     0x01750DE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR55                                                               0x01750DEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS55                                                              0x01750DF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT55                                                              0x01750DF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG56                                                                0x01750E00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG56                                                               0x01750E04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS56                                                                0x01750E08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS56                                                            0x01750E0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG56                                                           0x01750E10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS56                                                           0x01750E14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG56                                                           0x01750E18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS56                                                           0x01750E1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS56                                                                  0x01750E20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG56                                                                  0x01750E24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR56                                                                     0x01750E28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR56                                                               0x01750E2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS56                                                              0x01750E30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT56                                                              0x01750E34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG57                                                                0x01750E40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG57                                                               0x01750E44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS57                                                                0x01750E48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS57                                                            0x01750E4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG57                                                           0x01750E50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS57                                                           0x01750E54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG57                                                           0x01750E58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS57                                                           0x01750E5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS57                                                                  0x01750E60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG57                                                                  0x01750E64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR57                                                                     0x01750E68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR57                                                               0x01750E6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS57                                                              0x01750E70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT57                                                              0x01750E74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG58                                                                0x01750E80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG58                                                               0x01750E84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS58                                                                0x01750E88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS58                                                            0x01750E8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG58                                                           0x01750E90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS58                                                           0x01750E94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG58                                                           0x01750E98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS58                                                           0x01750E9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS58                                                                  0x01750EA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG58                                                                  0x01750EA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR58                                                                     0x01750EA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR58                                                               0x01750EAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS58                                                              0x01750EB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT58                                                              0x01750EB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG59                                                                0x01750EC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG59                                                               0x01750EC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS59                                                                0x01750EC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS59                                                            0x01750ECC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG59                                                           0x01750ED0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS59                                                           0x01750ED4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG59                                                           0x01750ED8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS59                                                           0x01750EDC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS59                                                                  0x01750EE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG59                                                                  0x01750EE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR59                                                                     0x01750EE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR59                                                               0x01750EEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS59                                                              0x01750EF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT59                                                              0x01750EF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG60                                                                0x01750F00
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG60                                                               0x01750F04
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS60                                                                0x01750F08
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS60                                                            0x01750F0C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG60                                                           0x01750F10
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS60                                                           0x01750F14
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG60                                                           0x01750F18
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS60                                                           0x01750F1C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS60                                                                  0x01750F20
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG60                                                                  0x01750F24
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR60                                                                     0x01750F28
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR60                                                               0x01750F2C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS60                                                              0x01750F30
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT60                                                              0x01750F34
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG61                                                                0x01750F40
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG61                                                               0x01750F44
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS61                                                                0x01750F48
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS61                                                            0x01750F4C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG61                                                           0x01750F50
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS61                                                           0x01750F54
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG61                                                           0x01750F58
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS61                                                           0x01750F5C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS61                                                                  0x01750F60
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG61                                                                  0x01750F64
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR61                                                                     0x01750F68
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR61                                                               0x01750F6C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS61                                                              0x01750F70
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT61                                                              0x01750F74
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG62                                                                0x01750F80
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG62                                                               0x01750F84
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS62                                                                0x01750F88
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS62                                                            0x01750F8C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG62                                                           0x01750F90
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS62                                                           0x01750F94
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG62                                                           0x01750F98
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS62                                                           0x01750F9C
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS62                                                                  0x01750FA0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG62                                                                  0x01750FA4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR62                                                                     0x01750FA8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR62                                                               0x01750FAC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS62                                                              0x01750FB0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT62                                                              0x01750FB4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INOUT_CONFIG63                                                                0x01750FC0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_EN_CONFIG63                                                               0x01750FC4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INPUT_STATUS63                                                                0x01750FC8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_STATUS63                                                            0x01750FCC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_CONFIG63                                                           0x01750FD0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER0_CLK_STATUS63                                                           0x01750FD4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_CONFIG63                                                           0x01750FD8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER1_CLK_STATUS63                                                           0x01750FDC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_STATUS63                                                                  0x01750FE0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_OUTPUT_REG63                                                                  0x01750FE4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_CLR63                                                                     0x01750FE8
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_INT_OVFLO_CLR63                                                               0x01750FEC
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_MAP_INT_STATUS63                                                              0x01750FF0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_PIN_TIMER_CLK_INIT63                                                              0x01750FF4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_0                                                                  0x01758000
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_1                                                                  0x01758004
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_SET_0                                                              0x01758040
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_SET_1                                                              0x01758044
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_CLR_0                                                              0x01758080
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_EN_CLR_1                                                              0x01758084
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_RW_0                                                             0x017580C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_RW_1                                                             0x017580C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_SET_0                                                            0x01758100
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_SET_1                                                            0x01758104
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_CLR_0                                                            0x01758140
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_OUTPUT_DATA_CLR_1                                                            0x01758144
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_CONFIG_0                                                              0x01758180
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_CONFIG_1                                                              0x01758184
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INPUT_STATUS_0                                                               0x017581C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INPUT_STATUS_1                                                               0x017581C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_CLEAR_0                                                                  0x01758200
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_CLEAR_1                                                                  0x01758204
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_OVFLO_STATUS_0                                                           0x01758240
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_OVFLO_STATUS_1                                                           0x01758244
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_OVFLO_CLEAR_0                                                            0x01758280
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_OVFLO_CLEAR_1                                                            0x01758284
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_SET_0                                                                 0x017582C0
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_SET_1                                                                 0x017582C4
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_CLR_0                                                                 0x01758300
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_WORD_INT_EN_CLR_1                                                                 0x01758304
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_TOP_INT_STATUS                                                                    0x01758400
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_TOP_ERR_STATUS                                                                    0x01758404
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_TOP_ERR_INT_EN                                                                    0x01758408
#define MED_XREG_ARB_APB_SLV_APB_REGS_GPIO_GPIO_TOP_WR_ERR_ADDR                                                                   0x0175840C
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_RESET_SET                                                                   0x01780000
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_RESET_CLR                                                                   0x01780004
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_RESET                                                                       0x01780008
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_CLOCK_ENABLE_SET                                                            0x01780100
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_CLOCK_ENABLE_CLR                                                            0x01780104
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_APB_MOD_CLOCK_ENABLE                                                                0x01780108
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                               0x01780200
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                               0x01780204
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                               0x01780208
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                               0x0178020C
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_TIMEOUT_EN                                                                     0x01780300
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                 0x01780304
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                  0x01780308
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                 0x01780310
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                   0x01780314
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_0                                                                    0x01780400
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                               0x01780404
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_1                                                                    0x01780410
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                               0x01780414
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_2                                                                    0x01780420
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_2_ADDR                                                               0x01780424
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_3                                                                    0x01780430
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_XREG_COHERENCY_3_ADDR                                                               0x01780434
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                         0x01780500
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                         0x01780504
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_ECO_REG                                                                             0x01780E00
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_MEM_ADJ_OUT                                                                         0x01780E10
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_UART_LOWPOWR_STS                                                                    0x01781000
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_UART_LOWPOWR_EN_SET                                                                 0x01781004
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_UART_LOWPOWR_EN_CLR                                                                 0x01781008
#define MED_XREG_ARB_APB_SLV_APB_MOD_BLK_CTRL_UART_LOWPOWR_EN                                                                     0x0178100C
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_BLOCK_RESET_SET                                                                       0x02000000
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_BLOCK_RESET_CLR                                                                       0x02000004
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_BLOCK_RESET                                                                           0x02000008
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_SYSTEM_RESET_SET                                                                      0x02000010
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_SYSTEM_RESET_CLR                                                                      0x02000014
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_SYSTEM_RESET                                                                          0x02000018
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_CLOCK_ENABLE_SET                                                                      0x02000800
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_CLOCK_ENABLE_CLR                                                                      0x02000804
#define MED_XREG_ARB_CLKRST_SLV_CLK_AND_RST_CLOCK_ENABLE                                                                          0x02000808
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_SS1                                                                              0x02010000
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_SS2                                                                              0x02010004
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_BW                                                                               0x02010008
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_CFG                                                                              0x0201000C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_CLK1                                                                             0x02010010
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_CLK2                                                                             0x02010014
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_CLK3                                                                             0x02010018
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_CLK4                                                                             0x0201001C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_DEBUG                                                                            0x02010020
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_SPARE                                                                            0x02010024
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_CORE_PLL_STATUS                                                                           0x02010028
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_SS1                                                                               0x02010030
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_SS2                                                                               0x02010034
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_BW                                                                                0x02010038
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_CFG                                                                               0x0201003C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_CLK1                                                                              0x02010040
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_CLK3                                                                              0x02010048
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_DEBUG                                                                             0x02010050
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_SPARE                                                                             0x02010054
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_DDR_PLL_STATUS                                                                            0x02010058
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_SS1                                                                               0x02010060
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_SS2                                                                               0x02010064
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_BW                                                                                0x02010068
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_CFG                                                                               0x0201006C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_CLK1                                                                              0x02010070
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_CLK2                                                                              0x02010074
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_CLK3                                                                              0x02010078
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_CLK4                                                                              0x0201007C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_DEBUG                                                                             0x02010080
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_SPARE                                                                             0x02010084
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_HPU_PLL_STATUS                                                                            0x02010088
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_FFB                                                                                0x02010090
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_BW                                                                                 0x02010098
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_CFG                                                                                0x0201009C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_CLK1                                                                               0x020100A0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_CLK2                                                                               0x020100A4
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_CLK3                                                                               0x020100A8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_CLK4                                                                               0x020100AC
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_DEBUG                                                                              0x020100B0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_SPARE                                                                              0x020100B4
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AV_PLL_STATUS                                                                             0x020100B8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_FFB                                                                               0x020100C0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_BW                                                                                0x020100C8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_CFG                                                                               0x020100CC
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_CLK1                                                                              0x020100D0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_CLK2                                                                              0x020100D4
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_CLK3                                                                              0x020100D8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_DEBUG                                                                             0x020100E0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_SPARE                                                                             0x020100E4
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVA_PLL_STATUS                                                                            0x020100E8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_FFB                                                                               0x020100F0
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_BW                                                                                0x020100F8
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_CFG                                                                               0x020100FC
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_CLK1                                                                              0x02010100
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_CLK2                                                                              0x02010104
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_CLK3                                                                              0x02010108
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_DEBUG                                                                             0x02010110
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_SPARE                                                                             0x02010114
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVB_PLL_STATUS                                                                            0x02010118
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_FFB                                                                               0x02010120
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_BW                                                                                0x02010128
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_CFG                                                                               0x0201012C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_CLK3                                                                              0x02010138
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_DEBUG                                                                             0x02010140
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_SPARE                                                                             0x02010144
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_AVC_PLL_STATUS                                                                            0x02010148
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_SS1                                                                               0x02010150
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_SS2                                                                               0x02010154
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_BW                                                                                0x02010158
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_CFG                                                                               0x0201015C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_CLK1                                                                              0x02010160
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_CLK2                                                                              0x02010164
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_CLK3                                                                              0x02010168
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_CLK4                                                                              0x0201016C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_DEBUG                                                                             0x02010170
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_SPARE                                                                             0x02010174
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PHY_PLL_STATUS                                                                            0x02010178
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL_SET                                                                           0x02010200
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL_CLR                                                                           0x02010204
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL                                                                               0x02010208
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL2_SET                                                                          0x0201020C
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL2_CLR                                                                          0x02010210
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_CLK_SEL2                                                                              0x02010214
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_PLL_LOCK_STATUS                                                                           0x02010800
#define MED_XREG_ARB_CLKRST_SLV_PLL_REG_TEST_CLK_CONFIG                                                                           0x02010900
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_GPIO_0_1                                                                              0x02020000
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_GPIO_2_3                                                                              0x02020004
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_GPIO_4_6                                                                              0x02020008
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_BOOTSEL_AJTAG1                                                                        0x0202000C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_I2C0                                                                                  0x02020010
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_I2C1                                                                                  0x02020014
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_MCARD                                                                                 0x02020018
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_MMC_PTS2                                                                              0x0202001C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_MTR                                                                                   0x02020020
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_NAND_MMC                                                                              0x02020024
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_PCIE_WAKE_BP_CLK7                                                                     0x02020028
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_PTS0                                                                                  0x0202002C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_PTS1                                                                                  0x02020030
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_PTS1PAR                                                                               0x02020034
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_RGMII_REFCLK                                                                          0x02020038
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_RGMII0                                                                                0x0202003C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_RGMII1_PTS3                                                                           0x02020040
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_RGMII1_PTS3PAR                                                                        0x02020044
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_SPI_QUAD                                                                              0x02020048
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_STS6                                                                                  0x0202004C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_STS7                                                                                  0x02020050
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_UART2                                                                                 0x02020054
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_STS5_AJTAG0                                                                           0x02020058
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_EXTUSB2RCLK_AJTAG1                                                                    0x0202005C
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_RGMII1_AJTAG0                                                                         0x02020060
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_MDINT_BP_CLK1                                                                         0x02020064
#define MED_XREG_ARB_CLKRST_SLV_PIN_MUX_SEL_STS4                                                                                  0x02020068
#define MED_XREG_ARB_CLKRST_SLV_BOOT_BOOT_STRAP                                                                                   0x02030000
#define MED_XREG_ARB_CLKRST_SLV_INTERRUPTS_INT_CLKRST_ENBL_SET                                                                    0x02040000
#define MED_XREG_ARB_CLKRST_SLV_INTERRUPTS_INT_CLKRST_ENBL_CLR                                                                    0x02040004
#define MED_XREG_ARB_CLKRST_SLV_INTERRUPTS_INT_CLKRST_STAT_SET                                                                    0x02040008
#define MED_XREG_ARB_CLKRST_SLV_INTERRUPTS_INT_CLKRST_STAT_CLR                                                                    0x0204000C
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_0_SET                                                                             0x02050000
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_0_CLR                                                                             0x02050004
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_0                                                                                 0x02050008
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_1_SET                                                                             0x02050010
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_1_CLR                                                                             0x02050014
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_1                                                                                 0x02050018
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_2_SET                                                                             0x02050020
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_2_CLR                                                                             0x02050024
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_2                                                                                 0x02050028
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_3_SET                                                                             0x02050030
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_3_CLR                                                                             0x02050034
#define MED_XREG_ARB_CLKRST_SLV_SCRATCH_SCRATCH_3                                                                                 0x02050038
#define MED_XREG_ARB_CLKRST_SLV_RNG_RAND_SEED_LSW                                                                                 0x02060000
#define MED_XREG_ARB_CLKRST_SLV_RNG_RAND_SEED_MSW                                                                                 0x02060004
#define MED_XREG_ARB_CLKRST_SLV_RNG_RNG_CTL                                                                                       0x02060008
#define MED_XREG_ARB_CLKRST_SLV_RNG_RNG_OSC1                                                                                      0x0206000C
#define MED_XREG_ARB_CLKRST_SLV_RNG_RNG_OSC2                                                                                      0x02060010
#define MED_XREG_ARB_CLKRST_SLV_RNG_RNG_OSC3                                                                                      0x02060014
#define MED_XREG_ARB_CLKRST_SLV_RNG_RNG_OSC4                                                                                      0x02060018
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                             0x020F0200
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                             0x020F0204
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                             0x020F0208
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                             0x020F020C
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_XREG_TIMEOUT_EN                                                                   0x020F0300
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                               0x020F0304
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                0x020F0308
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_XREG_TIMEOUT_STATUS                                                               0x020F0310
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                 0x020F0314
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_XREG_COHERENCY_0                                                                  0x020F0400
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                             0x020F0404
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                       0x020F0500
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                       0x020F0504
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_ECO_REG                                                                           0x020F0E00
#define MED_XREG_ARB_CLKRST_SLV_CLKRST_BLK_CTRL_MEM_ADJ_OUT                                                                       0x020F0E10
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SCRATCH_0                                                                             0x02210004
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SCRATCH_1                                                                             0x02210008
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SCRATCH_2                                                                             0x0221000C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SCRATCH_3                                                                             0x02210010
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_CHIP_ID                                                                               0x022100F0
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_TAG_VERSION                                                                           0x022100F4
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_FPGA_IDENTIFIER                                                                       0x022100F8
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_CPU_CROSS_TRIG                                                                        0x02210100
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_CPU_TRACE_CTRL                                                                        0x02210104
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_ECO_REG                                                                               0x02210234
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_MCARD                                                                         0x02210280
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_SPI                                                                           0x02210284
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_GPIO                                                                          0x02210288
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_GPIO_4_6                                                                      0x0221028C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_I2C0                                                                          0x02210290
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_I2C1                                                                          0x02210294
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_UART0                                                                         0x02210298
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_UART1                                                                         0x0221029C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_UART2                                                                         0x022102A0
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_MMC_PTS2                                                                      0x022102A4
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_NAND_MMC                                                                      0x022102A8
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_JTAG                                                                          0x022102AC
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_MISC                                                                          0x022102B0
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_RGMII0                                                                        0x022102B4
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_RGMII1_PTS3                                                                   0x022102B8
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_RGMII_REFCLK                                                                  0x022102BC
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_MOCA                                                                          0x022102C0
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_MOCA_AFE_CLK                                                                  0x022102C4
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_MTR                                                                           0x022102C8
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_PTS0                                                                          0x022102CC
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_PTS1                                                                          0x022102D0
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_STS0                                                                          0x022102D4
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_STS1                                                                          0x022102D8
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_STS2                                                                          0x022102DC
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_STS3                                                                          0x022102E0
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_STS4                                                                          0x022102E4
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_STS5                                                                          0x022102E8
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_STS6                                                                          0x022102EC
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_STS7                                                                          0x022102F0
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_CLOCK_OUT                                                                     0x022102F4
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_DRV_STR_PCIE_REFCLK_OUT                                                               0x022102F8
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_MCARD                                                                       0x02210300
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_SPI                                                                         0x02210304
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_GPIO                                                                        0x02210308
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_GPIO_4_6                                                                    0x0221030C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_I2C0                                                                        0x02210310
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_I2C1                                                                        0x02210314
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_UART0                                                                       0x02210318
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_UART1                                                                       0x0221031C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_UART2                                                                       0x02210320
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_MMC_PTS2                                                                    0x02210324
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_NAND_MMC                                                                    0x02210328
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_JTAG                                                                        0x0221032C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_MISC                                                                        0x02210330
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_RGMII0                                                                      0x02210334
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_RGMII1_PTS3                                                                 0x02210338
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_RGMII_REFCLK                                                                0x0221033C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_MOCA                                                                        0x02210340
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_MOCA_AFE_CLK                                                                0x02210344
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_MTR                                                                         0x02210348
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_PTS0                                                                        0x0221034C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_PTS1                                                                        0x02210350
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_STS0                                                                        0x02210354
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_STS1                                                                        0x02210358
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_STS2                                                                        0x0221035C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_STS3                                                                        0x02210360
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_STS4                                                                        0x02210364
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_STS5                                                                        0x02210368
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_STS6                                                                        0x0221036C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_STS7                                                                        0x02210370
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_CLOCK_OUT                                                                   0x02210374
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_REG_SLEW_RATE_PCIE_REFCLK_OUT                                                             0x02210378
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA00                                                                          0x02220000
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA01                                                                          0x02220004
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA02                                                                          0x02220008
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA03                                                                          0x0222000C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA04                                                                          0x02220010
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA05                                                                          0x02220014
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA06                                                                          0x02220018
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA07                                                                          0x0222001C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA08                                                                          0x02220020
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA09                                                                          0x02220024
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA10                                                                          0x02220028
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA11                                                                          0x0222002C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA12                                                                          0x02220030
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA13                                                                          0x02220034
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA14                                                                          0x02220038
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA15                                                                          0x0222003C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA16                                                                          0x02220040
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA17                                                                          0x02220044
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA18                                                                          0x02220048
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA19                                                                          0x0222004C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA20                                                                          0x02220050
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA21                                                                          0x02220054
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA22                                                                          0x02220058
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA23                                                                          0x0222005C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA24                                                                          0x02220060
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA25                                                                          0x02220064
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA26                                                                          0x02220068
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA27                                                                          0x0222006C
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA28                                                                          0x02220070
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA29                                                                          0x02220074
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA30                                                                          0x02220078
#define MED_XREG_ARB_MISC_SLV_MISC_CTRL_SEMAPHORE_SEMA31                                                                          0x0222007C
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER0_MODE                                                                 0x02230000
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER0_LOAD                                                                 0x02230008
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER0_COMPARE                                                              0x02230018
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER0                                                                      0x02230028
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER1_MODE                                                                 0x02230040
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER1_LOAD                                                                 0x02230048
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER1_COMPARE                                                              0x02230058
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER1                                                                      0x02230068
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER2_MODE                                                                 0x02230080
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER2_LOAD                                                                 0x02230088
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER2_COMPARE                                                              0x02230098
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER2                                                                      0x022300A8
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER3_MODE                                                                 0x022300C0
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER3_LOAD                                                                 0x022300C8
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER3_COMPARE                                                              0x022300D8
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_TIMER3                                                                      0x022300E8
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_INTERRUPT_ENABLE                                                            0x02230100
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_INTERRUPT_STATUS                                                            0x02230104
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_0_TIMER_XREG_INTERRUPT_CLEAR                                                             0x02230108
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER0_MODE                                                                 0x02230400
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER0_LOAD                                                                 0x02230408
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER0_COMPARE                                                              0x02230418
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER0                                                                      0x02230428
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER1_MODE                                                                 0x02230440
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER1_LOAD                                                                 0x02230448
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER1_COMPARE                                                              0x02230458
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER1                                                                      0x02230468
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER2_MODE                                                                 0x02230480
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER2_LOAD                                                                 0x02230488
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER2_COMPARE                                                              0x02230498
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER2                                                                      0x022304A8
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER3_MODE                                                                 0x022304C0
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER3_LOAD                                                                 0x022304C8
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER3_COMPARE                                                              0x022304D8
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_TIMER3                                                                      0x022304E8
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_INTERRUPT_ENABLE                                                            0x02230500
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_INTERRUPT_STATUS                                                            0x02230504
#define MED_XREG_ARB_MISC_SLV_TIMER_EVNT_1_TIMER_XREG_INTERRUPT_CLEAR                                                             0x02230508
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER0_MODE                                                                    0x02230800
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER0_LOAD                                                                    0x02230808
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER0_COMPARE                                                                 0x02230818
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER0                                                                         0x02230828
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER1_MODE                                                                    0x02230840
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER1_LOAD                                                                    0x02230848
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER1_COMPARE                                                                 0x02230858
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER1                                                                         0x02230868
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER2_MODE                                                                    0x02230880
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER2_LOAD                                                                    0x02230888
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER2_COMPARE                                                                 0x02230898
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER2                                                                         0x022308A8
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER3_MODE                                                                    0x022308C0
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER3_LOAD                                                                    0x022308C8
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER3_COMPARE                                                                 0x022308D8
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_TIMER3                                                                         0x022308E8
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_INTERRUPT_ENABLE                                                               0x02230900
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_INTERRUPT_STATUS                                                               0x02230904
#define MED_XREG_ARB_MISC_SLV_TIMER_WDT_TIMER_XREG_INTERRUPT_CLEAR                                                                0x02230908
#define MED_XREG_ARB_MISC_SLV_TIMER_INST_WDT_SECURITY_SEC_ENBL                                                                    0x02230F00
#define MED_XREG_ARB_MISC_SLV_TIMER_INST_WDT_SECURITY_SEC_STAT                                                                    0x02230F04
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_ISR_SET                                                     0x02400000
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_ISR_CLR                                                     0x02400004
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INT_EN_SET                                                  0x02400008
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INT_EN_CLR                                                  0x0240000C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS00                                               0x02400100
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS01                                               0x02400104
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS02                                               0x02400108
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS03                                               0x0240010C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS04                                               0x02400110
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS05                                               0x02400114
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS06                                               0x02400118
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS07                                               0x0240011C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS08                                               0x02400120
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS09                                               0x02400124
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS10                                               0x02400128
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS11                                               0x0240012C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS12                                               0x02400130
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS13                                               0x02400134
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS14                                               0x02400138
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS15                                               0x0240013C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS16                                               0x02400140
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS17                                               0x02400144
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS18                                               0x02400148
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS19                                               0x0240014C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS20                                               0x02400150
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS21                                               0x02400154
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS22                                               0x02400158
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS23                                               0x0240015C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS24                                               0x02400160
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS25                                               0x02400164
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS26                                               0x02400168
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS27                                               0x0240016C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS28                                               0x02400170
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS29                                               0x02400174
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS30                                               0x02400178
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_CONTROL_STS31                                               0x0240017C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL00                                            0x02400200
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL01                                            0x02400204
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL02                                            0x02400208
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL03                                            0x0240020C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL04                                            0x02400210
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL05                                            0x02400214
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL06                                            0x02400218
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL07                                            0x0240021C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL08                                            0x02400220
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL09                                            0x02400224
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL10                                            0x02400228
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL11                                            0x0240022C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL12                                            0x02400230
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL13                                            0x02400234
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL14                                            0x02400238
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL15                                            0x0240023C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL16                                            0x02400240
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL17                                            0x02400244
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL18                                            0x02400248
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL19                                            0x0240024C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL20                                            0x02400250
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL21                                            0x02400254
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL22                                            0x02400258
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL23                                            0x0240025C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL24                                            0x02400260
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL25                                            0x02400264
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL26                                            0x02400268
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL27                                            0x0240026C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL28                                            0x02400270
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL29                                            0x02400274
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL30                                            0x02400278
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK0_INTS_ENFOR_IOL31                                            0x0240027C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_ISR_SET                                                     0x02400400
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_ISR_CLR                                                     0x02400404
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INT_EN_SET                                                  0x02400408
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INT_EN_CLR                                                  0x0240040C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS00                                               0x02400500
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS01                                               0x02400504
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS02                                               0x02400508
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS03                                               0x0240050C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS04                                               0x02400510
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS05                                               0x02400514
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS06                                               0x02400518
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS07                                               0x0240051C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS08                                               0x02400520
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS09                                               0x02400524
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS10                                               0x02400528
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS11                                               0x0240052C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS12                                               0x02400530
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS13                                               0x02400534
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS14                                               0x02400538
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS15                                               0x0240053C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS16                                               0x02400540
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS17                                               0x02400544
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS18                                               0x02400548
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS19                                               0x0240054C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS20                                               0x02400550
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS21                                               0x02400554
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS22                                               0x02400558
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS23                                               0x0240055C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS24                                               0x02400560
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS25                                               0x02400564
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS26                                               0x02400568
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS27                                               0x0240056C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS28                                               0x02400570
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS29                                               0x02400574
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS30                                               0x02400578
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_CONTROL_STS31                                               0x0240057C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL00                                            0x02400600
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL01                                            0x02400604
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL02                                            0x02400608
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL03                                            0x0240060C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL04                                            0x02400610
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL05                                            0x02400614
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL06                                            0x02400618
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL07                                            0x0240061C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL08                                            0x02400620
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL09                                            0x02400624
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL10                                            0x02400628
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL11                                            0x0240062C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL12                                            0x02400630
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL13                                            0x02400634
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL14                                            0x02400638
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL15                                            0x0240063C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL16                                            0x02400640
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL17                                            0x02400644
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL18                                            0x02400648
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL19                                            0x0240064C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL20                                            0x02400650
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL21                                            0x02400654
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL22                                            0x02400658
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL23                                            0x0240065C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL24                                            0x02400660
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL25                                            0x02400664
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL26                                            0x02400668
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL27                                            0x0240066C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL28                                            0x02400670
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL29                                            0x02400674
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL30                                            0x02400678
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK1_INTS_ENFOR_IOL31                                            0x0240067C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_ISR_SET                                                     0x02400800
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_ISR_CLR                                                     0x02400804
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INT_EN_SET                                                  0x02400808
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INT_EN_CLR                                                  0x0240080C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS00                                               0x02400900
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS01                                               0x02400904
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS02                                               0x02400908
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS03                                               0x0240090C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS04                                               0x02400910
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS05                                               0x02400914
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS06                                               0x02400918
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS07                                               0x0240091C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS08                                               0x02400920
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS09                                               0x02400924
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS10                                               0x02400928
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS11                                               0x0240092C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS12                                               0x02400930
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS13                                               0x02400934
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS14                                               0x02400938
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS15                                               0x0240093C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS16                                               0x02400940
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS17                                               0x02400944
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS18                                               0x02400948
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS19                                               0x0240094C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS20                                               0x02400950
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS21                                               0x02400954
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS22                                               0x02400958
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS23                                               0x0240095C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS24                                               0x02400960
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS25                                               0x02400964
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS26                                               0x02400968
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS27                                               0x0240096C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS28                                               0x02400970
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS29                                               0x02400974
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS30                                               0x02400978
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_CONTROL_STS31                                               0x0240097C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL00                                            0x02400A00
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL01                                            0x02400A04
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL02                                            0x02400A08
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL03                                            0x02400A0C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL04                                            0x02400A10
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL05                                            0x02400A14
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL06                                            0x02400A18
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL07                                            0x02400A1C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL08                                            0x02400A20
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL09                                            0x02400A24
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL10                                            0x02400A28
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL11                                            0x02400A2C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL12                                            0x02400A30
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL13                                            0x02400A34
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL14                                            0x02400A38
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL15                                            0x02400A3C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL16                                            0x02400A40
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL17                                            0x02400A44
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL18                                            0x02400A48
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL19                                            0x02400A4C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL20                                            0x02400A50
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL21                                            0x02400A54
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL22                                            0x02400A58
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL23                                            0x02400A5C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL24                                            0x02400A60
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL25                                            0x02400A64
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL26                                            0x02400A68
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL27                                            0x02400A6C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL28                                            0x02400A70
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL29                                            0x02400A74
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL30                                            0x02400A78
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK2_INTS_ENFOR_IOL31                                            0x02400A7C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_ISR_SET                                                     0x02400C00
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_ISR_CLR                                                     0x02400C04
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INT_EN_SET                                                  0x02400C08
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INT_EN_CLR                                                  0x02400C0C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS00                                               0x02400D00
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS01                                               0x02400D04
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS02                                               0x02400D08
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS03                                               0x02400D0C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS04                                               0x02400D10
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS05                                               0x02400D14
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS06                                               0x02400D18
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS07                                               0x02400D1C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS08                                               0x02400D20
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS09                                               0x02400D24
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS10                                               0x02400D28
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS11                                               0x02400D2C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS12                                               0x02400D30
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS13                                               0x02400D34
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS14                                               0x02400D38
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS15                                               0x02400D3C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS16                                               0x02400D40
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS17                                               0x02400D44
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS18                                               0x02400D48
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS19                                               0x02400D4C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS20                                               0x02400D50
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS21                                               0x02400D54
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS22                                               0x02400D58
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS23                                               0x02400D5C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS24                                               0x02400D60
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS25                                               0x02400D64
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS26                                               0x02400D68
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS27                                               0x02400D6C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS28                                               0x02400D70
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS29                                               0x02400D74
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS30                                               0x02400D78
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_CONTROL_STS31                                               0x02400D7C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL00                                            0x02400E00
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL01                                            0x02400E04
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL02                                            0x02400E08
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL03                                            0x02400E0C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL04                                            0x02400E10
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL05                                            0x02400E14
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL06                                            0x02400E18
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL07                                            0x02400E1C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL08                                            0x02400E20
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL09                                            0x02400E24
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL10                                            0x02400E28
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL11                                            0x02400E2C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL12                                            0x02400E30
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL13                                            0x02400E34
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL14                                            0x02400E38
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL15                                            0x02400E3C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL16                                            0x02400E40
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL17                                            0x02400E44
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL18                                            0x02400E48
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL19                                            0x02400E4C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL20                                            0x02400E50
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL21                                            0x02400E54
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL22                                            0x02400E58
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL23                                            0x02400E5C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL24                                            0x02400E60
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL25                                            0x02400E64
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL26                                            0x02400E68
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL27                                            0x02400E6C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL28                                            0x02400E70
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL29                                            0x02400E74
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL30                                            0x02400E78
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK3_INTS_ENFOR_IOL31                                            0x02400E7C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_ISR_SET                                                     0x02401000
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_ISR_CLR                                                     0x02401004
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INT_EN_SET                                                  0x02401008
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INT_EN_CLR                                                  0x0240100C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS00                                               0x02401100
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS01                                               0x02401104
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS02                                               0x02401108
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS03                                               0x0240110C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS04                                               0x02401110
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS05                                               0x02401114
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS06                                               0x02401118
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS07                                               0x0240111C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS08                                               0x02401120
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS09                                               0x02401124
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS10                                               0x02401128
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS11                                               0x0240112C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS12                                               0x02401130
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS13                                               0x02401134
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS14                                               0x02401138
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS15                                               0x0240113C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS16                                               0x02401140
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS17                                               0x02401144
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS18                                               0x02401148
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS19                                               0x0240114C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS20                                               0x02401150
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS21                                               0x02401154
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS22                                               0x02401158
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS23                                               0x0240115C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS24                                               0x02401160
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS25                                               0x02401164
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS26                                               0x02401168
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS27                                               0x0240116C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS28                                               0x02401170
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS29                                               0x02401174
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS30                                               0x02401178
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_CONTROL_STS31                                               0x0240117C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL00                                            0x02401200
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL01                                            0x02401204
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL02                                            0x02401208
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL03                                            0x0240120C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL04                                            0x02401210
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL05                                            0x02401214
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL06                                            0x02401218
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL07                                            0x0240121C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL08                                            0x02401220
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL09                                            0x02401224
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL10                                            0x02401228
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL11                                            0x0240122C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL12                                            0x02401230
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL13                                            0x02401234
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL14                                            0x02401238
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL15                                            0x0240123C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL16                                            0x02401240
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL17                                            0x02401244
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL18                                            0x02401248
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL19                                            0x0240124C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL20                                            0x02401250
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL21                                            0x02401254
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL22                                            0x02401258
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL23                                            0x0240125C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL24                                            0x02401260
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL25                                            0x02401264
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL26                                            0x02401268
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL27                                            0x0240126C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL28                                            0x02401270
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL29                                            0x02401274
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL30                                            0x02401278
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK4_INTS_ENFOR_IOL31                                            0x0240127C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_ISR_SET                                                     0x02401400
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_ISR_CLR                                                     0x02401404
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INT_EN_SET                                                  0x02401408
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INT_EN_CLR                                                  0x0240140C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS00                                               0x02401500
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS01                                               0x02401504
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS02                                               0x02401508
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS03                                               0x0240150C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS04                                               0x02401510
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS05                                               0x02401514
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS06                                               0x02401518
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS07                                               0x0240151C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS08                                               0x02401520
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS09                                               0x02401524
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS10                                               0x02401528
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS11                                               0x0240152C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS12                                               0x02401530
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS13                                               0x02401534
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS14                                               0x02401538
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS15                                               0x0240153C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS16                                               0x02401540
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS17                                               0x02401544
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS18                                               0x02401548
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS19                                               0x0240154C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS20                                               0x02401550
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS21                                               0x02401554
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS22                                               0x02401558
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS23                                               0x0240155C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS24                                               0x02401560
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS25                                               0x02401564
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS26                                               0x02401568
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS27                                               0x0240156C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS28                                               0x02401570
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS29                                               0x02401574
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS30                                               0x02401578
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_CONTROL_STS31                                               0x0240157C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL00                                            0x02401600
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL01                                            0x02401604
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL02                                            0x02401608
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL03                                            0x0240160C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL04                                            0x02401610
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL05                                            0x02401614
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL06                                            0x02401618
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL07                                            0x0240161C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL08                                            0x02401620
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL09                                            0x02401624
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL10                                            0x02401628
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL11                                            0x0240162C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL12                                            0x02401630
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL13                                            0x02401634
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL14                                            0x02401638
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL15                                            0x0240163C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL16                                            0x02401640
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL17                                            0x02401644
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL18                                            0x02401648
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL19                                            0x0240164C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL20                                            0x02401650
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL21                                            0x02401654
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL22                                            0x02401658
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL23                                            0x0240165C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL24                                            0x02401660
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL25                                            0x02401664
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL26                                            0x02401668
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL27                                            0x0240166C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL28                                            0x02401670
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL29                                            0x02401674
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL30                                            0x02401678
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK5_INTS_ENFOR_IOL31                                            0x0240167C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_ISR_SET                                                     0x02401800
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_ISR_CLR                                                     0x02401804
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INT_EN_SET                                                  0x02401808
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INT_EN_CLR                                                  0x0240180C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS00                                               0x02401900
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS01                                               0x02401904
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS02                                               0x02401908
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS03                                               0x0240190C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS04                                               0x02401910
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS05                                               0x02401914
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS06                                               0x02401918
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS07                                               0x0240191C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS08                                               0x02401920
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS09                                               0x02401924
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS10                                               0x02401928
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS11                                               0x0240192C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS12                                               0x02401930
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS13                                               0x02401934
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS14                                               0x02401938
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS15                                               0x0240193C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS16                                               0x02401940
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS17                                               0x02401944
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS18                                               0x02401948
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS19                                               0x0240194C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS20                                               0x02401950
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS21                                               0x02401954
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS22                                               0x02401958
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS23                                               0x0240195C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS24                                               0x02401960
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS25                                               0x02401964
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS26                                               0x02401968
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS27                                               0x0240196C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS28                                               0x02401970
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS29                                               0x02401974
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS30                                               0x02401978
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_CONTROL_STS31                                               0x0240197C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL00                                            0x02401A00
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL01                                            0x02401A04
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL02                                            0x02401A08
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL03                                            0x02401A0C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL04                                            0x02401A10
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL05                                            0x02401A14
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL06                                            0x02401A18
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL07                                            0x02401A1C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL08                                            0x02401A20
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL09                                            0x02401A24
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL10                                            0x02401A28
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL11                                            0x02401A2C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL12                                            0x02401A30
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL13                                            0x02401A34
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL14                                            0x02401A38
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL15                                            0x02401A3C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL16                                            0x02401A40
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL17                                            0x02401A44
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL18                                            0x02401A48
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL19                                            0x02401A4C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL20                                            0x02401A50
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL21                                            0x02401A54
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL22                                            0x02401A58
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL23                                            0x02401A5C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL24                                            0x02401A60
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL25                                            0x02401A64
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL26                                            0x02401A68
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL27                                            0x02401A6C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL28                                            0x02401A70
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL29                                            0x02401A74
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL30                                            0x02401A78
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK6_INTS_ENFOR_IOL31                                            0x02401A7C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_ISR_SET                                                     0x02401C00
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_ISR_CLR                                                     0x02401C04
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INT_EN_SET                                                  0x02401C08
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INT_EN_CLR                                                  0x02401C0C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS00                                               0x02401D00
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS01                                               0x02401D04
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS02                                               0x02401D08
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS03                                               0x02401D0C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS04                                               0x02401D10
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS05                                               0x02401D14
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS06                                               0x02401D18
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS07                                               0x02401D1C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS08                                               0x02401D20
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS09                                               0x02401D24
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS10                                               0x02401D28
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS11                                               0x02401D2C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS12                                               0x02401D30
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS13                                               0x02401D34
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS14                                               0x02401D38
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS15                                               0x02401D3C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS16                                               0x02401D40
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS17                                               0x02401D44
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS18                                               0x02401D48
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS19                                               0x02401D4C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS20                                               0x02401D50
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS21                                               0x02401D54
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS22                                               0x02401D58
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS23                                               0x02401D5C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS24                                               0x02401D60
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS25                                               0x02401D64
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS26                                               0x02401D68
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS27                                               0x02401D6C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS28                                               0x02401D70
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS29                                               0x02401D74
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS30                                               0x02401D78
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_CONTROL_STS31                                               0x02401D7C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL00                                            0x02401E00
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL01                                            0x02401E04
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL02                                            0x02401E08
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL03                                            0x02401E0C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL04                                            0x02401E10
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL05                                            0x02401E14
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL06                                            0x02401E18
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL07                                            0x02401E1C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL08                                            0x02401E20
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL09                                            0x02401E24
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL10                                            0x02401E28
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL11                                            0x02401E2C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL12                                            0x02401E30
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL13                                            0x02401E34
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL14                                            0x02401E38
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL15                                            0x02401E3C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL16                                            0x02401E40
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL17                                            0x02401E44
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL18                                            0x02401E48
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL19                                            0x02401E4C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL20                                            0x02401E50
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL21                                            0x02401E54
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL22                                            0x02401E58
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL23                                            0x02401E5C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL24                                            0x02401E60
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL25                                            0x02401E64
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL26                                            0x02401E68
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL27                                            0x02401E6C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL28                                            0x02401E70
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL29                                            0x02401E74
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL30                                            0x02401E78
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_ISR_BANK7_INTS_ENFOR_IOL31                                            0x02401E7C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_CPU2CPU_STS_SET                                            0x02408000
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_CPU2CPU_STS_CLR                                            0x02408004
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_CPU2CPU_EN_SET                                             0x02408008
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_CPU2CPU_EN_CLR                                             0x0240800C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_IBER_SET                                                   0x02408010
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_IBER_CLR                                                   0x02408014
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_IBSR                                                       0x02408018
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK00_IOL_TO_CPU                                                 0x0240801C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_CPU2CPU_STS_SET                                            0x02408040
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_CPU2CPU_STS_CLR                                            0x02408044
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_CPU2CPU_EN_SET                                             0x02408048
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_CPU2CPU_EN_CLR                                             0x0240804C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_IBER_SET                                                   0x02408050
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_IBER_CLR                                                   0x02408054
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_IBSR                                                       0x02408058
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK01_IOL_TO_CPU                                                 0x0240805C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_CPU2CPU_STS_SET                                            0x02408080
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_CPU2CPU_STS_CLR                                            0x02408084
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_CPU2CPU_EN_SET                                             0x02408088
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_CPU2CPU_EN_CLR                                             0x0240808C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_IBER_SET                                                   0x02408090
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_IBER_CLR                                                   0x02408094
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_IBSR                                                       0x02408098
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK02_IOL_TO_CPU                                                 0x0240809C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_CPU2CPU_STS_SET                                            0x024080C0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_CPU2CPU_STS_CLR                                            0x024080C4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_CPU2CPU_EN_SET                                             0x024080C8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_CPU2CPU_EN_CLR                                             0x024080CC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_IBER_SET                                                   0x024080D0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_IBER_CLR                                                   0x024080D4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_IBSR                                                       0x024080D8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK03_IOL_TO_CPU                                                 0x024080DC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_CPU2CPU_STS_SET                                            0x02408100
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_CPU2CPU_STS_CLR                                            0x02408104
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_CPU2CPU_EN_SET                                             0x02408108
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_CPU2CPU_EN_CLR                                             0x0240810C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_IBER_SET                                                   0x02408110
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_IBER_CLR                                                   0x02408114
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_IBSR                                                       0x02408118
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK04_IOL_TO_CPU                                                 0x0240811C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_CPU2CPU_STS_SET                                            0x02408140
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_CPU2CPU_STS_CLR                                            0x02408144
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_CPU2CPU_EN_SET                                             0x02408148
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_CPU2CPU_EN_CLR                                             0x0240814C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_IBER_SET                                                   0x02408150
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_IBER_CLR                                                   0x02408154
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_IBSR                                                       0x02408158
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK05_IOL_TO_CPU                                                 0x0240815C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_CPU2CPU_STS_SET                                            0x02408180
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_CPU2CPU_STS_CLR                                            0x02408184
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_CPU2CPU_EN_SET                                             0x02408188
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_CPU2CPU_EN_CLR                                             0x0240818C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_IBER_SET                                                   0x02408190
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_IBER_CLR                                                   0x02408194
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_IBSR                                                       0x02408198
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK06_IOL_TO_CPU                                                 0x0240819C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_CPU2CPU_STS_SET                                            0x024081C0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_CPU2CPU_STS_CLR                                            0x024081C4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_CPU2CPU_EN_SET                                             0x024081C8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_CPU2CPU_EN_CLR                                             0x024081CC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_IBER_SET                                                   0x024081D0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_IBER_CLR                                                   0x024081D4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_IBSR                                                       0x024081D8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK07_IOL_TO_CPU                                                 0x024081DC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_CPU2CPU_STS_SET                                            0x02408200
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_CPU2CPU_STS_CLR                                            0x02408204
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_CPU2CPU_EN_SET                                             0x02408208
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_CPU2CPU_EN_CLR                                             0x0240820C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_IBER_SET                                                   0x02408210
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_IBER_CLR                                                   0x02408214
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_IBSR                                                       0x02408218
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK08_IOL_TO_CPU                                                 0x0240821C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_CPU2CPU_STS_SET                                            0x02408240
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_CPU2CPU_STS_CLR                                            0x02408244
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_CPU2CPU_EN_SET                                             0x02408248
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_CPU2CPU_EN_CLR                                             0x0240824C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_IBER_SET                                                   0x02408250
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_IBER_CLR                                                   0x02408254
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_IBSR                                                       0x02408258
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK09_IOL_TO_CPU                                                 0x0240825C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_CPU2CPU_STS_SET                                            0x02408280
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_CPU2CPU_STS_CLR                                            0x02408284
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_CPU2CPU_EN_SET                                             0x02408288
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_CPU2CPU_EN_CLR                                             0x0240828C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_IBER_SET                                                   0x02408290
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_IBER_CLR                                                   0x02408294
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_IBSR                                                       0x02408298
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK10_IOL_TO_CPU                                                 0x0240829C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_CPU2CPU_STS_SET                                            0x024082C0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_CPU2CPU_STS_CLR                                            0x024082C4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_CPU2CPU_EN_SET                                             0x024082C8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_CPU2CPU_EN_CLR                                             0x024082CC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_IBER_SET                                                   0x024082D0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_IBER_CLR                                                   0x024082D4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_IBSR                                                       0x024082D8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK11_IOL_TO_CPU                                                 0x024082DC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_CPU2CPU_STS_SET                                            0x02408300
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_CPU2CPU_STS_CLR                                            0x02408304
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_CPU2CPU_EN_SET                                             0x02408308
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_CPU2CPU_EN_CLR                                             0x0240830C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_IBER_SET                                                   0x02408310
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_IBER_CLR                                                   0x02408314
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_IBSR                                                       0x02408318
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK12_IOL_TO_CPU                                                 0x0240831C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_CPU2CPU_STS_SET                                            0x02408340
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_CPU2CPU_STS_CLR                                            0x02408344
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_CPU2CPU_EN_SET                                             0x02408348
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_CPU2CPU_EN_CLR                                             0x0240834C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_IBER_SET                                                   0x02408350
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_IBER_CLR                                                   0x02408354
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_IBSR                                                       0x02408358
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK13_IOL_TO_CPU                                                 0x0240835C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_CPU2CPU_STS_SET                                            0x02408380
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_CPU2CPU_STS_CLR                                            0x02408384
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_CPU2CPU_EN_SET                                             0x02408388
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_CPU2CPU_EN_CLR                                             0x0240838C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_IBER_SET                                                   0x02408390
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_IBER_CLR                                                   0x02408394
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_IBSR                                                       0x02408398
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK14_IOL_TO_CPU                                                 0x0240839C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_CPU2CPU_STS_SET                                            0x024083C0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_CPU2CPU_STS_CLR                                            0x024083C4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_CPU2CPU_EN_SET                                             0x024083C8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_CPU2CPU_EN_CLR                                             0x024083CC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_IBER_SET                                                   0x024083D0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_IBER_CLR                                                   0x024083D4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_IBSR                                                       0x024083D8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK15_IOL_TO_CPU                                                 0x024083DC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_CPU2CPU_STS_SET                                            0x02408400
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_CPU2CPU_STS_CLR                                            0x02408404
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_CPU2CPU_EN_SET                                             0x02408408
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_CPU2CPU_EN_CLR                                             0x0240840C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_IBER_SET                                                   0x02408410
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_IBER_CLR                                                   0x02408414
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_IBSR                                                       0x02408418
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK16_IOL_TO_CPU                                                 0x0240841C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_CPU2CPU_STS_SET                                            0x02408440
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_CPU2CPU_STS_CLR                                            0x02408444
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_CPU2CPU_EN_SET                                             0x02408448
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_CPU2CPU_EN_CLR                                             0x0240844C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_IBER_SET                                                   0x02408450
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_IBER_CLR                                                   0x02408454
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_IBSR                                                       0x02408458
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK17_IOL_TO_CPU                                                 0x0240845C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_CPU2CPU_STS_SET                                            0x02408480
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_CPU2CPU_STS_CLR                                            0x02408484
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_CPU2CPU_EN_SET                                             0x02408488
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_CPU2CPU_EN_CLR                                             0x0240848C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_IBER_SET                                                   0x02408490
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_IBER_CLR                                                   0x02408494
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_IBSR                                                       0x02408498
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK18_IOL_TO_CPU                                                 0x0240849C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_CPU2CPU_STS_SET                                            0x024084C0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_CPU2CPU_STS_CLR                                            0x024084C4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_CPU2CPU_EN_SET                                             0x024084C8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_CPU2CPU_EN_CLR                                             0x024084CC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_IBER_SET                                                   0x024084D0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_IBER_CLR                                                   0x024084D4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_IBSR                                                       0x024084D8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK19_IOL_TO_CPU                                                 0x024084DC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_CPU2CPU_STS_SET                                            0x02408500
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_CPU2CPU_STS_CLR                                            0x02408504
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_CPU2CPU_EN_SET                                             0x02408508
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_CPU2CPU_EN_CLR                                             0x0240850C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_IBER_SET                                                   0x02408510
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_IBER_CLR                                                   0x02408514
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_IBSR                                                       0x02408518
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK20_IOL_TO_CPU                                                 0x0240851C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_CPU2CPU_STS_SET                                            0x02408540
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_CPU2CPU_STS_CLR                                            0x02408544
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_CPU2CPU_EN_SET                                             0x02408548
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_CPU2CPU_EN_CLR                                             0x0240854C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_IBER_SET                                                   0x02408550
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_IBER_CLR                                                   0x02408554
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_IBSR                                                       0x02408558
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK21_IOL_TO_CPU                                                 0x0240855C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_CPU2CPU_STS_SET                                            0x02408580
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_CPU2CPU_STS_CLR                                            0x02408584
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_CPU2CPU_EN_SET                                             0x02408588
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_CPU2CPU_EN_CLR                                             0x0240858C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_IBER_SET                                                   0x02408590
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_IBER_CLR                                                   0x02408594
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_IBSR                                                       0x02408598
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK22_IOL_TO_CPU                                                 0x0240859C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_CPU2CPU_STS_SET                                            0x024085C0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_CPU2CPU_STS_CLR                                            0x024085C4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_CPU2CPU_EN_SET                                             0x024085C8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_CPU2CPU_EN_CLR                                             0x024085CC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_IBER_SET                                                   0x024085D0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_IBER_CLR                                                   0x024085D4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_IBSR                                                       0x024085D8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK23_IOL_TO_CPU                                                 0x024085DC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_CPU2CPU_STS_SET                                            0x02408600
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_CPU2CPU_STS_CLR                                            0x02408604
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_CPU2CPU_EN_SET                                             0x02408608
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_CPU2CPU_EN_CLR                                             0x0240860C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_IBER_SET                                                   0x02408610
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_IBER_CLR                                                   0x02408614
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_IBSR                                                       0x02408618
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK24_IOL_TO_CPU                                                 0x0240861C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_CPU2CPU_STS_SET                                            0x02408640
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_CPU2CPU_STS_CLR                                            0x02408644
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_CPU2CPU_EN_SET                                             0x02408648
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_CPU2CPU_EN_CLR                                             0x0240864C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_IBER_SET                                                   0x02408650
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_IBER_CLR                                                   0x02408654
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_IBSR                                                       0x02408658
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK25_IOL_TO_CPU                                                 0x0240865C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_CPU2CPU_STS_SET                                            0x02408680
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_CPU2CPU_STS_CLR                                            0x02408684
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_CPU2CPU_EN_SET                                             0x02408688
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_CPU2CPU_EN_CLR                                             0x0240868C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_IBER_SET                                                   0x02408690
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_IBER_CLR                                                   0x02408694
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_IBSR                                                       0x02408698
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK26_IOL_TO_CPU                                                 0x0240869C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_CPU2CPU_STS_SET                                            0x024086C0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_CPU2CPU_STS_CLR                                            0x024086C4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_CPU2CPU_EN_SET                                             0x024086C8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_CPU2CPU_EN_CLR                                             0x024086CC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_IBER_SET                                                   0x024086D0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_IBER_CLR                                                   0x024086D4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_IBSR                                                       0x024086D8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK27_IOL_TO_CPU                                                 0x024086DC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_CPU2CPU_STS_SET                                            0x02408700
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_CPU2CPU_STS_CLR                                            0x02408704
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_CPU2CPU_EN_SET                                             0x02408708
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_CPU2CPU_EN_CLR                                             0x0240870C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_IBER_SET                                                   0x02408710
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_IBER_CLR                                                   0x02408714
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_IBSR                                                       0x02408718
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK28_IOL_TO_CPU                                                 0x0240871C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_CPU2CPU_STS_SET                                            0x02408740
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_CPU2CPU_STS_CLR                                            0x02408744
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_CPU2CPU_EN_SET                                             0x02408748
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_CPU2CPU_EN_CLR                                             0x0240874C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_IBER_SET                                                   0x02408750
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_IBER_CLR                                                   0x02408754
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_IBSR                                                       0x02408758
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK29_IOL_TO_CPU                                                 0x0240875C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_CPU2CPU_STS_SET                                            0x02408780
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_CPU2CPU_STS_CLR                                            0x02408784
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_CPU2CPU_EN_SET                                             0x02408788
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_CPU2CPU_EN_CLR                                             0x0240878C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_IBER_SET                                                   0x02408790
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_IBER_CLR                                                   0x02408794
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_IBSR                                                       0x02408798
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK30_IOL_TO_CPU                                                 0x0240879C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_CPU2CPU_STS_SET                                            0x024087C0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_CPU2CPU_STS_CLR                                            0x024087C4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_CPU2CPU_EN_SET                                             0x024087C8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_CPU2CPU_EN_CLR                                             0x024087CC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_IBER_SET                                                   0x024087D0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_IBER_CLR                                                   0x024087D4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_IBSR                                                       0x024087D8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK31_IOL_TO_CPU                                                 0x024087DC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_CPU2CPU_STS_SET                                            0x02408800
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_CPU2CPU_STS_CLR                                            0x02408804
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_CPU2CPU_EN_SET                                             0x02408808
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_CPU2CPU_EN_CLR                                             0x0240880C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_IBER_SET                                                   0x02408810
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_IBER_CLR                                                   0x02408814
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_IBSR                                                       0x02408818
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK32_IOL_TO_CPU                                                 0x0240881C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_CPU2CPU_STS_SET                                            0x02408840
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_CPU2CPU_STS_CLR                                            0x02408844
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_CPU2CPU_EN_SET                                             0x02408848
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_CPU2CPU_EN_CLR                                             0x0240884C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_IBER_SET                                                   0x02408850
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_IBER_CLR                                                   0x02408854
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_IBSR                                                       0x02408858
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK33_IOL_TO_CPU                                                 0x0240885C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_CPU2CPU_STS_SET                                            0x02408880
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_CPU2CPU_STS_CLR                                            0x02408884
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_CPU2CPU_EN_SET                                             0x02408888
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_CPU2CPU_EN_CLR                                             0x0240888C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_IBER_SET                                                   0x02408890
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_IBER_CLR                                                   0x02408894
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_IBSR                                                       0x02408898
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK34_IOL_TO_CPU                                                 0x0240889C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_CPU2CPU_STS_SET                                            0x024088C0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_CPU2CPU_STS_CLR                                            0x024088C4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_CPU2CPU_EN_SET                                             0x024088C8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_CPU2CPU_EN_CLR                                             0x024088CC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_IBER_SET                                                   0x024088D0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_IBER_CLR                                                   0x024088D4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_IBSR                                                       0x024088D8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK35_IOL_TO_CPU                                                 0x024088DC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_CPU2CPU_STS_SET                                            0x02408900
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_CPU2CPU_STS_CLR                                            0x02408904
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_CPU2CPU_EN_SET                                             0x02408908
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_CPU2CPU_EN_CLR                                             0x0240890C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_IBER_SET                                                   0x02408910
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_IBER_CLR                                                   0x02408914
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_IBSR                                                       0x02408918
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK36_IOL_TO_CPU                                                 0x0240891C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_CPU2CPU_STS_SET                                            0x02408940
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_CPU2CPU_STS_CLR                                            0x02408944
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_CPU2CPU_EN_SET                                             0x02408948
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_CPU2CPU_EN_CLR                                             0x0240894C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_IBER_SET                                                   0x02408950
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_IBER_CLR                                                   0x02408954
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_IBSR                                                       0x02408958
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK37_IOL_TO_CPU                                                 0x0240895C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_CPU2CPU_STS_SET                                            0x02408980
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_CPU2CPU_STS_CLR                                            0x02408984
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_CPU2CPU_EN_SET                                             0x02408988
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_CPU2CPU_EN_CLR                                             0x0240898C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_IBER_SET                                                   0x02408990
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_IBER_CLR                                                   0x02408994
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_IBSR                                                       0x02408998
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK38_IOL_TO_CPU                                                 0x0240899C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_CPU2CPU_STS_SET                                            0x024089C0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_CPU2CPU_STS_CLR                                            0x024089C4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_CPU2CPU_EN_SET                                             0x024089C8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_CPU2CPU_EN_CLR                                             0x024089CC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_IBER_SET                                                   0x024089D0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_IBER_CLR                                                   0x024089D4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_IBSR                                                       0x024089D8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK39_IOL_TO_CPU                                                 0x024089DC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_CPU2CPU_STS_SET                                            0x02408A00
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_CPU2CPU_STS_CLR                                            0x02408A04
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_CPU2CPU_EN_SET                                             0x02408A08
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_CPU2CPU_EN_CLR                                             0x02408A0C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_IBER_SET                                                   0x02408A10
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_IBER_CLR                                                   0x02408A14
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_IBSR                                                       0x02408A18
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK40_IOL_TO_CPU                                                 0x02408A1C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_CPU2CPU_STS_SET                                            0x02408A40
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_CPU2CPU_STS_CLR                                            0x02408A44
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_CPU2CPU_EN_SET                                             0x02408A48
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_CPU2CPU_EN_CLR                                             0x02408A4C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_IBER_SET                                                   0x02408A50
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_IBER_CLR                                                   0x02408A54
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_IBSR                                                       0x02408A58
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK41_IOL_TO_CPU                                                 0x02408A5C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_CPU2CPU_STS_SET                                            0x02408A80
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_CPU2CPU_STS_CLR                                            0x02408A84
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_CPU2CPU_EN_SET                                             0x02408A88
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_CPU2CPU_EN_CLR                                             0x02408A8C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_IBER_SET                                                   0x02408A90
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_IBER_CLR                                                   0x02408A94
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_IBSR                                                       0x02408A98
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK42_IOL_TO_CPU                                                 0x02408A9C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_CPU2CPU_STS_SET                                            0x02408AC0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_CPU2CPU_STS_CLR                                            0x02408AC4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_CPU2CPU_EN_SET                                             0x02408AC8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_CPU2CPU_EN_CLR                                             0x02408ACC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_IBER_SET                                                   0x02408AD0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_IBER_CLR                                                   0x02408AD4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_IBSR                                                       0x02408AD8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK43_IOL_TO_CPU                                                 0x02408ADC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_CPU2CPU_STS_SET                                            0x02408B00
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_CPU2CPU_STS_CLR                                            0x02408B04
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_CPU2CPU_EN_SET                                             0x02408B08
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_CPU2CPU_EN_CLR                                             0x02408B0C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_IBER_SET                                                   0x02408B10
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_IBER_CLR                                                   0x02408B14
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_IBSR                                                       0x02408B18
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK44_IOL_TO_CPU                                                 0x02408B1C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_CPU2CPU_STS_SET                                            0x02408B40
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_CPU2CPU_STS_CLR                                            0x02408B44
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_CPU2CPU_EN_SET                                             0x02408B48
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_CPU2CPU_EN_CLR                                             0x02408B4C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_IBER_SET                                                   0x02408B50
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_IBER_CLR                                                   0x02408B54
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_IBSR                                                       0x02408B58
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK45_IOL_TO_CPU                                                 0x02408B5C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_CPU2CPU_STS_SET                                            0x02408B80
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_CPU2CPU_STS_CLR                                            0x02408B84
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_CPU2CPU_EN_SET                                             0x02408B88
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_CPU2CPU_EN_CLR                                             0x02408B8C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_IBER_SET                                                   0x02408B90
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_IBER_CLR                                                   0x02408B94
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_IBSR                                                       0x02408B98
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK46_IOL_TO_CPU                                                 0x02408B9C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_CPU2CPU_STS_SET                                            0x02408BC0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_CPU2CPU_STS_CLR                                            0x02408BC4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_CPU2CPU_EN_SET                                             0x02408BC8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_CPU2CPU_EN_CLR                                             0x02408BCC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_IBER_SET                                                   0x02408BD0
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_IBER_CLR                                                   0x02408BD4
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_IBSR                                                       0x02408BD8
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_INT_CTRL_IOL_BANK47_IOL_TO_CPU                                                 0x02408BDC
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER0                                                           0x0240A000
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER1                                                           0x0240A004
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER2                                                           0x0240A008
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER3                                                           0x0240A00C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER4                                                           0x0240A010
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER5                                                           0x0240A014
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER6                                                           0x0240A018
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER7                                                           0x0240A01C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER8                                                           0x0240A020
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_CPU2CPU_INT_TRIGGER9                                                           0x0240A024
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_STS0_SET                                                              0x0240C000
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_STS0_CLR                                                              0x0240C004
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_STS1_SET                                                              0x0240C008
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_STS1_CLR                                                              0x0240C00C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_STS2_SET                                                              0x0240C010
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_STS2_CLR                                                              0x0240C014
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_STS3_SET                                                              0x0240C018
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_STS3_CLR                                                              0x0240C01C
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_STS4_SET                                                              0x0240C020
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_STS4_CLR                                                              0x0240C024
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_MASK0                                                                 0x0240C100
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_MASK1                                                                 0x0240C108
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_MASK2                                                                 0x0240C110
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_MASK3                                                                 0x0240C118
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_COMP_INT_MASK4                                                                 0x0240C120
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_IOL_REG_ACCESS_ERR_STS                                                         0x0240C200
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_IOL_REG_ACCESS_INTR_EN                                                         0x0240C204
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_TRIGGER_REG_ACCESS_ERR_STS                                                     0x0240C208
#define MED_XREG_ARB_INT_CTRL_SLV_INT_CTRL_LCL_REG_TRIGGER_REG_ACCESS_INTR_EN                                                     0x0240C20C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG00_CH_REG1                                                                    0x02800000
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG00_CH_REG2                                                                    0x02800004
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG00_CH_REG3                                                                    0x02800008
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG00_CH_REG4                                                                    0x0280000C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG00_CH_REG5                                                                    0x02800010
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG00_CH_REG6                                                                    0x02800014
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG00_CH_REG7                                                                    0x02800018
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG00_CH_REG8                                                                    0x0280001C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG00_CH_REG9                                                                    0x02800020
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG01_CH_REG1                                                                    0x02800100
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG01_CH_REG2                                                                    0x02800104
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG01_CH_REG3                                                                    0x02800108
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG01_CH_REG4                                                                    0x0280010C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG01_CH_REG5                                                                    0x02800110
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG01_CH_REG6                                                                    0x02800114
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG01_CH_REG7                                                                    0x02800118
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG01_CH_REG8                                                                    0x0280011C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG01_CH_REG9                                                                    0x02800120
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG02_CH_REG1                                                                    0x02800200
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG02_CH_REG2                                                                    0x02800204
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG02_CH_REG3                                                                    0x02800208
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG02_CH_REG4                                                                    0x0280020C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG02_CH_REG5                                                                    0x02800210
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG02_CH_REG6                                                                    0x02800214
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG02_CH_REG7                                                                    0x02800218
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG02_CH_REG8                                                                    0x0280021C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG02_CH_REG9                                                                    0x02800220
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG03_CH_REG1                                                                    0x02800300
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG03_CH_REG2                                                                    0x02800304
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG03_CH_REG3                                                                    0x02800308
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG03_CH_REG4                                                                    0x0280030C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG03_CH_REG5                                                                    0x02800310
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG03_CH_REG6                                                                    0x02800314
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG03_CH_REG7                                                                    0x02800318
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG03_CH_REG8                                                                    0x0280031C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG03_CH_REG9                                                                    0x02800320
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG04_CH_REG1                                                                    0x02800400
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG04_CH_REG2                                                                    0x02800404
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG04_CH_REG3                                                                    0x02800408
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG04_CH_REG4                                                                    0x0280040C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG04_CH_REG5                                                                    0x02800410
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG04_CH_REG6                                                                    0x02800414
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG04_CH_REG7                                                                    0x02800418
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG04_CH_REG8                                                                    0x0280041C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG04_CH_REG9                                                                    0x02800420
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG05_CH_REG1                                                                    0x02800500
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG05_CH_REG2                                                                    0x02800504
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG05_CH_REG3                                                                    0x02800508
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG05_CH_REG4                                                                    0x0280050C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG05_CH_REG5                                                                    0x02800510
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG05_CH_REG6                                                                    0x02800514
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG05_CH_REG7                                                                    0x02800518
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG05_CH_REG8                                                                    0x0280051C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG05_CH_REG9                                                                    0x02800520
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG06_CH_REG1                                                                    0x02800600
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG06_CH_REG2                                                                    0x02800604
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG06_CH_REG3                                                                    0x02800608
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG06_CH_REG4                                                                    0x0280060C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG06_CH_REG5                                                                    0x02800610
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG06_CH_REG6                                                                    0x02800614
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG06_CH_REG7                                                                    0x02800618
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG06_CH_REG8                                                                    0x0280061C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG06_CH_REG9                                                                    0x02800620
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG07_CH_REG1                                                                    0x02800700
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG07_CH_REG2                                                                    0x02800704
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG07_CH_REG3                                                                    0x02800708
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG07_CH_REG4                                                                    0x0280070C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG07_CH_REG5                                                                    0x02800710
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG07_CH_REG6                                                                    0x02800714
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG07_CH_REG7                                                                    0x02800718
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG07_CH_REG8                                                                    0x0280071C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG07_CH_REG9                                                                    0x02800720
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG08_CH_REG1                                                                    0x02801000
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG08_CH_REG2                                                                    0x02801004
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG08_CH_REG3                                                                    0x02801008
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG08_CH_REG4                                                                    0x0280100C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG08_CH_REG5                                                                    0x02801010
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG08_CH_REG6                                                                    0x02801014
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG08_CH_REG7                                                                    0x02801018
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG08_CH_REG8                                                                    0x0280101C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG08_CH_REG9                                                                    0x02801020
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG09_CH_REG1                                                                    0x02801100
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG09_CH_REG2                                                                    0x02801104
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG09_CH_REG3                                                                    0x02801108
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG09_CH_REG4                                                                    0x0280110C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG09_CH_REG5                                                                    0x02801110
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG09_CH_REG6                                                                    0x02801114
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG09_CH_REG7                                                                    0x02801118
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG09_CH_REG8                                                                    0x0280111C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG09_CH_REG9                                                                    0x02801120
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG10_CH_REG1                                                                    0x02801200
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG10_CH_REG2                                                                    0x02801204
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG10_CH_REG3                                                                    0x02801208
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG10_CH_REG4                                                                    0x0280120C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG10_CH_REG5                                                                    0x02801210
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG10_CH_REG6                                                                    0x02801214
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG10_CH_REG7                                                                    0x02801218
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG10_CH_REG8                                                                    0x0280121C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG10_CH_REG9                                                                    0x02801220
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG11_CH_REG1                                                                    0x02801300
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG11_CH_REG2                                                                    0x02801304
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG11_CH_REG3                                                                    0x02801308
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG11_CH_REG4                                                                    0x0280130C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG11_CH_REG5                                                                    0x02801310
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG11_CH_REG6                                                                    0x02801314
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG11_CH_REG7                                                                    0x02801318
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG11_CH_REG8                                                                    0x0280131C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG11_CH_REG9                                                                    0x02801320
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG12_CH_REG1                                                                    0x02801400
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG12_CH_REG2                                                                    0x02801404
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG12_CH_REG3                                                                    0x02801408
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG12_CH_REG4                                                                    0x0280140C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG12_CH_REG5                                                                    0x02801410
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG12_CH_REG6                                                                    0x02801414
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG12_CH_REG7                                                                    0x02801418
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG12_CH_REG8                                                                    0x0280141C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG12_CH_REG9                                                                    0x02801420
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG13_CH_REG1                                                                    0x02801500
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG13_CH_REG2                                                                    0x02801504
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG13_CH_REG3                                                                    0x02801508
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG13_CH_REG4                                                                    0x0280150C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG13_CH_REG5                                                                    0x02801510
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG13_CH_REG6                                                                    0x02801514
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG13_CH_REG7                                                                    0x02801518
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG13_CH_REG8                                                                    0x0280151C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG13_CH_REG9                                                                    0x02801520
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG14_CH_REG1                                                                    0x02801600
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG14_CH_REG2                                                                    0x02801604
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG14_CH_REG3                                                                    0x02801608
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG14_CH_REG4                                                                    0x0280160C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG14_CH_REG5                                                                    0x02801610
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG14_CH_REG6                                                                    0x02801614
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG14_CH_REG7                                                                    0x02801618
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG14_CH_REG8                                                                    0x0280161C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG14_CH_REG9                                                                    0x02801620
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG15_CH_REG1                                                                    0x02801700
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG15_CH_REG2                                                                    0x02801704
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG15_CH_REG3                                                                    0x02801708
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG15_CH_REG4                                                                    0x0280170C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG15_CH_REG5                                                                    0x02801710
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG15_CH_REG6                                                                    0x02801714
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG15_CH_REG7                                                                    0x02801718
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG15_CH_REG8                                                                    0x0280171C
#define MED_XREG_ARB_MDMA_SLV_CHAN_DMA_CORE_CHAN_REG15_CH_REG9                                                                    0x02801720
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG00_LS_BASE_PTR                                                                    0x02840000
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG00_LS_CTRL1                                                                       0x02840008
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG00_LS_CTRL2                                                                       0x0284000C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG00_LS_WRITE_ADDR                                                                  0x02840010
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG00_LS_STAT                                                                        0x02840014
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG01_LS_BASE_PTR                                                                    0x02840100
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG01_LS_CTRL1                                                                       0x02840108
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG01_LS_CTRL2                                                                       0x0284010C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG01_LS_WRITE_ADDR                                                                  0x02840110
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG01_LS_STAT                                                                        0x02840114
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG02_LS_BASE_PTR                                                                    0x02840200
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG02_LS_CTRL1                                                                       0x02840208
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG02_LS_CTRL2                                                                       0x0284020C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG02_LS_WRITE_ADDR                                                                  0x02840210
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG02_LS_STAT                                                                        0x02840214
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG03_LS_BASE_PTR                                                                    0x02840300
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG03_LS_CTRL1                                                                       0x02840308
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG03_LS_CTRL2                                                                       0x0284030C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG03_LS_WRITE_ADDR                                                                  0x02840310
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG03_LS_STAT                                                                        0x02840314
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG04_LS_BASE_PTR                                                                    0x02840400
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG04_LS_CTRL1                                                                       0x02840408
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG04_LS_CTRL2                                                                       0x0284040C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG04_LS_WRITE_ADDR                                                                  0x02840410
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG04_LS_STAT                                                                        0x02840414
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG05_LS_BASE_PTR                                                                    0x02840500
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG05_LS_CTRL1                                                                       0x02840508
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG05_LS_CTRL2                                                                       0x0284050C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG05_LS_WRITE_ADDR                                                                  0x02840510
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG05_LS_STAT                                                                        0x02840514
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG06_LS_BASE_PTR                                                                    0x02840600
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG06_LS_CTRL1                                                                       0x02840608
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG06_LS_CTRL2                                                                       0x0284060C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG06_LS_WRITE_ADDR                                                                  0x02840610
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG06_LS_STAT                                                                        0x02840614
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG07_LS_BASE_PTR                                                                    0x02840700
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG07_LS_CTRL1                                                                       0x02840708
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG07_LS_CTRL2                                                                       0x0284070C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG07_LS_WRITE_ADDR                                                                  0x02840710
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG07_LS_STAT                                                                        0x02840714
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG08_LS_BASE_PTR                                                                    0x02840800
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG08_LS_CTRL1                                                                       0x02840808
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG08_LS_CTRL2                                                                       0x0284080C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG08_LS_WRITE_ADDR                                                                  0x02840810
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG08_LS_STAT                                                                        0x02840814
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG09_LS_BASE_PTR                                                                    0x02840900
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG09_LS_CTRL1                                                                       0x02840908
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG09_LS_CTRL2                                                                       0x0284090C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG09_LS_WRITE_ADDR                                                                  0x02840910
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG09_LS_STAT                                                                        0x02840914
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG10_LS_BASE_PTR                                                                    0x02840A00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG10_LS_CTRL1                                                                       0x02840A08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG10_LS_CTRL2                                                                       0x02840A0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG10_LS_WRITE_ADDR                                                                  0x02840A10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG10_LS_STAT                                                                        0x02840A14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG11_LS_BASE_PTR                                                                    0x02840B00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG11_LS_CTRL1                                                                       0x02840B08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG11_LS_CTRL2                                                                       0x02840B0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG11_LS_WRITE_ADDR                                                                  0x02840B10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG11_LS_STAT                                                                        0x02840B14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG12_LS_BASE_PTR                                                                    0x02840C00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG12_LS_CTRL1                                                                       0x02840C08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG12_LS_CTRL2                                                                       0x02840C0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG12_LS_WRITE_ADDR                                                                  0x02840C10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG12_LS_STAT                                                                        0x02840C14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG13_LS_BASE_PTR                                                                    0x02840D00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG13_LS_CTRL1                                                                       0x02840D08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG13_LS_CTRL2                                                                       0x02840D0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG13_LS_WRITE_ADDR                                                                  0x02840D10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG13_LS_STAT                                                                        0x02840D14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG14_LS_BASE_PTR                                                                    0x02840E00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG14_LS_CTRL1                                                                       0x02840E08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG14_LS_CTRL2                                                                       0x02840E0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG14_LS_WRITE_ADDR                                                                  0x02840E10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG14_LS_STAT                                                                        0x02840E14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG15_LS_BASE_PTR                                                                    0x02840F00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG15_LS_CTRL1                                                                       0x02840F08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG15_LS_CTRL2                                                                       0x02840F0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG15_LS_WRITE_ADDR                                                                  0x02840F10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG15_LS_STAT                                                                        0x02840F14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG16_LS_BASE_PTR                                                                    0x02841000
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG16_LS_CTRL1                                                                       0x02841008
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG16_LS_CTRL2                                                                       0x0284100C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG16_LS_WRITE_ADDR                                                                  0x02841010
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG16_LS_STAT                                                                        0x02841014
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG17_LS_BASE_PTR                                                                    0x02841100
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG17_LS_CTRL1                                                                       0x02841108
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG17_LS_CTRL2                                                                       0x0284110C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG17_LS_WRITE_ADDR                                                                  0x02841110
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG17_LS_STAT                                                                        0x02841114
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG18_LS_BASE_PTR                                                                    0x02841200
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG18_LS_CTRL1                                                                       0x02841208
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG18_LS_CTRL2                                                                       0x0284120C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG18_LS_WRITE_ADDR                                                                  0x02841210
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG18_LS_STAT                                                                        0x02841214
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG19_LS_BASE_PTR                                                                    0x02841300
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG19_LS_CTRL1                                                                       0x02841308
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG19_LS_CTRL2                                                                       0x0284130C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG19_LS_WRITE_ADDR                                                                  0x02841310
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG19_LS_STAT                                                                        0x02841314
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG20_LS_BASE_PTR                                                                    0x02841400
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG20_LS_CTRL1                                                                       0x02841408
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG20_LS_CTRL2                                                                       0x0284140C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG20_LS_WRITE_ADDR                                                                  0x02841410
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG20_LS_STAT                                                                        0x02841414
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG21_LS_BASE_PTR                                                                    0x02841500
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG21_LS_CTRL1                                                                       0x02841508
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG21_LS_CTRL2                                                                       0x0284150C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG21_LS_WRITE_ADDR                                                                  0x02841510
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG21_LS_STAT                                                                        0x02841514
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG22_LS_BASE_PTR                                                                    0x02841600
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG22_LS_CTRL1                                                                       0x02841608
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG22_LS_CTRL2                                                                       0x0284160C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG22_LS_WRITE_ADDR                                                                  0x02841610
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG22_LS_STAT                                                                        0x02841614
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG23_LS_BASE_PTR                                                                    0x02841700
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG23_LS_CTRL1                                                                       0x02841708
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG23_LS_CTRL2                                                                       0x0284170C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG23_LS_WRITE_ADDR                                                                  0x02841710
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG23_LS_STAT                                                                        0x02841714
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG24_LS_BASE_PTR                                                                    0x02841800
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG24_LS_CTRL1                                                                       0x02841808
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG24_LS_CTRL2                                                                       0x0284180C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG24_LS_WRITE_ADDR                                                                  0x02841810
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG24_LS_STAT                                                                        0x02841814
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG25_LS_BASE_PTR                                                                    0x02841900
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG25_LS_CTRL1                                                                       0x02841908
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG25_LS_CTRL2                                                                       0x0284190C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG25_LS_WRITE_ADDR                                                                  0x02841910
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG25_LS_STAT                                                                        0x02841914
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG26_LS_BASE_PTR                                                                    0x02841A00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG26_LS_CTRL1                                                                       0x02841A08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG26_LS_CTRL2                                                                       0x02841A0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG26_LS_WRITE_ADDR                                                                  0x02841A10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG26_LS_STAT                                                                        0x02841A14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG27_LS_BASE_PTR                                                                    0x02841B00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG27_LS_CTRL1                                                                       0x02841B08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG27_LS_CTRL2                                                                       0x02841B0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG27_LS_WRITE_ADDR                                                                  0x02841B10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG27_LS_STAT                                                                        0x02841B14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG28_LS_BASE_PTR                                                                    0x02841C00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG28_LS_CTRL1                                                                       0x02841C08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG28_LS_CTRL2                                                                       0x02841C0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG28_LS_WRITE_ADDR                                                                  0x02841C10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG28_LS_STAT                                                                        0x02841C14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG29_LS_BASE_PTR                                                                    0x02841D00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG29_LS_CTRL1                                                                       0x02841D08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG29_LS_CTRL2                                                                       0x02841D0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG29_LS_WRITE_ADDR                                                                  0x02841D10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG29_LS_STAT                                                                        0x02841D14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG30_LS_BASE_PTR                                                                    0x02841E00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG30_LS_CTRL1                                                                       0x02841E08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG30_LS_CTRL2                                                                       0x02841E0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG30_LS_WRITE_ADDR                                                                  0x02841E10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG30_LS_STAT                                                                        0x02841E14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG31_LS_BASE_PTR                                                                    0x02841F00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG31_LS_CTRL1                                                                       0x02841F08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG31_LS_CTRL2                                                                       0x02841F0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG31_LS_WRITE_ADDR                                                                  0x02841F10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG31_LS_STAT                                                                        0x02841F14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG32_LS_BASE_PTR                                                                    0x02842000
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG32_LS_CTRL1                                                                       0x02842008
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG32_LS_CTRL2                                                                       0x0284200C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG32_LS_WRITE_ADDR                                                                  0x02842010
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG32_LS_STAT                                                                        0x02842014
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG33_LS_BASE_PTR                                                                    0x02842100
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG33_LS_CTRL1                                                                       0x02842108
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG33_LS_CTRL2                                                                       0x0284210C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG33_LS_WRITE_ADDR                                                                  0x02842110
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG33_LS_STAT                                                                        0x02842114
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG34_LS_BASE_PTR                                                                    0x02842200
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG34_LS_CTRL1                                                                       0x02842208
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG34_LS_CTRL2                                                                       0x0284220C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG34_LS_WRITE_ADDR                                                                  0x02842210
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG34_LS_STAT                                                                        0x02842214
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG35_LS_BASE_PTR                                                                    0x02842300
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG35_LS_CTRL1                                                                       0x02842308
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG35_LS_CTRL2                                                                       0x0284230C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG35_LS_WRITE_ADDR                                                                  0x02842310
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG35_LS_STAT                                                                        0x02842314
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG36_LS_BASE_PTR                                                                    0x02842400
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG36_LS_CTRL1                                                                       0x02842408
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG36_LS_CTRL2                                                                       0x0284240C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG36_LS_WRITE_ADDR                                                                  0x02842410
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG36_LS_STAT                                                                        0x02842414
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG37_LS_BASE_PTR                                                                    0x02842500
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG37_LS_CTRL1                                                                       0x02842508
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG37_LS_CTRL2                                                                       0x0284250C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG37_LS_WRITE_ADDR                                                                  0x02842510
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG37_LS_STAT                                                                        0x02842514
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG38_LS_BASE_PTR                                                                    0x02842600
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG38_LS_CTRL1                                                                       0x02842608
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG38_LS_CTRL2                                                                       0x0284260C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG38_LS_WRITE_ADDR                                                                  0x02842610
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG38_LS_STAT                                                                        0x02842614
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG39_LS_BASE_PTR                                                                    0x02842700
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG39_LS_CTRL1                                                                       0x02842708
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG39_LS_CTRL2                                                                       0x0284270C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG39_LS_WRITE_ADDR                                                                  0x02842710
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG39_LS_STAT                                                                        0x02842714
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG40_LS_BASE_PTR                                                                    0x02842800
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG40_LS_CTRL1                                                                       0x02842808
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG40_LS_CTRL2                                                                       0x0284280C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG40_LS_WRITE_ADDR                                                                  0x02842810
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG40_LS_STAT                                                                        0x02842814
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG41_LS_BASE_PTR                                                                    0x02842900
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG41_LS_CTRL1                                                                       0x02842908
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG41_LS_CTRL2                                                                       0x0284290C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG41_LS_WRITE_ADDR                                                                  0x02842910
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG41_LS_STAT                                                                        0x02842914
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG42_LS_BASE_PTR                                                                    0x02842A00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG42_LS_CTRL1                                                                       0x02842A08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG42_LS_CTRL2                                                                       0x02842A0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG42_LS_WRITE_ADDR                                                                  0x02842A10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG42_LS_STAT                                                                        0x02842A14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG43_LS_BASE_PTR                                                                    0x02842B00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG43_LS_CTRL1                                                                       0x02842B08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG43_LS_CTRL2                                                                       0x02842B0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG43_LS_WRITE_ADDR                                                                  0x02842B10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG43_LS_STAT                                                                        0x02842B14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG44_LS_BASE_PTR                                                                    0x02842C00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG44_LS_CTRL1                                                                       0x02842C08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG44_LS_CTRL2                                                                       0x02842C0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG44_LS_WRITE_ADDR                                                                  0x02842C10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG44_LS_STAT                                                                        0x02842C14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG45_LS_BASE_PTR                                                                    0x02842D00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG45_LS_CTRL1                                                                       0x02842D08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG45_LS_CTRL2                                                                       0x02842D0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG45_LS_WRITE_ADDR                                                                  0x02842D10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG45_LS_STAT                                                                        0x02842D14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG46_LS_BASE_PTR                                                                    0x02842E00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG46_LS_CTRL1                                                                       0x02842E08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG46_LS_CTRL2                                                                       0x02842E0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG46_LS_WRITE_ADDR                                                                  0x02842E10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG46_LS_STAT                                                                        0x02842E14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG47_LS_BASE_PTR                                                                    0x02842F00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG47_LS_CTRL1                                                                       0x02842F08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG47_LS_CTRL2                                                                       0x02842F0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG47_LS_WRITE_ADDR                                                                  0x02842F10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG47_LS_STAT                                                                        0x02842F14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG48_LS_BASE_PTR                                                                    0x02843000
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG48_LS_CTRL1                                                                       0x02843008
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG48_LS_CTRL2                                                                       0x0284300C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG48_LS_WRITE_ADDR                                                                  0x02843010
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG48_LS_STAT                                                                        0x02843014
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG49_LS_BASE_PTR                                                                    0x02843100
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG49_LS_CTRL1                                                                       0x02843108
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG49_LS_CTRL2                                                                       0x0284310C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG49_LS_WRITE_ADDR                                                                  0x02843110
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG49_LS_STAT                                                                        0x02843114
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG50_LS_BASE_PTR                                                                    0x02843200
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG50_LS_CTRL1                                                                       0x02843208
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG50_LS_CTRL2                                                                       0x0284320C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG50_LS_WRITE_ADDR                                                                  0x02843210
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG50_LS_STAT                                                                        0x02843214
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG51_LS_BASE_PTR                                                                    0x02843300
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG51_LS_CTRL1                                                                       0x02843308
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG51_LS_CTRL2                                                                       0x0284330C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG51_LS_WRITE_ADDR                                                                  0x02843310
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG51_LS_STAT                                                                        0x02843314
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG52_LS_BASE_PTR                                                                    0x02843400
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG52_LS_CTRL1                                                                       0x02843408
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG52_LS_CTRL2                                                                       0x0284340C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG52_LS_WRITE_ADDR                                                                  0x02843410
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG52_LS_STAT                                                                        0x02843414
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG53_LS_BASE_PTR                                                                    0x02843500
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG53_LS_CTRL1                                                                       0x02843508
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG53_LS_CTRL2                                                                       0x0284350C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG53_LS_WRITE_ADDR                                                                  0x02843510
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG53_LS_STAT                                                                        0x02843514
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG54_LS_BASE_PTR                                                                    0x02843600
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG54_LS_CTRL1                                                                       0x02843608
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG54_LS_CTRL2                                                                       0x0284360C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG54_LS_WRITE_ADDR                                                                  0x02843610
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG54_LS_STAT                                                                        0x02843614
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG55_LS_BASE_PTR                                                                    0x02843700
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG55_LS_CTRL1                                                                       0x02843708
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG55_LS_CTRL2                                                                       0x0284370C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG55_LS_WRITE_ADDR                                                                  0x02843710
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG55_LS_STAT                                                                        0x02843714
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG56_LS_BASE_PTR                                                                    0x02843800
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG56_LS_CTRL1                                                                       0x02843808
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG56_LS_CTRL2                                                                       0x0284380C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG56_LS_WRITE_ADDR                                                                  0x02843810
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG56_LS_STAT                                                                        0x02843814
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG57_LS_BASE_PTR                                                                    0x02843900
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG57_LS_CTRL1                                                                       0x02843908
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG57_LS_CTRL2                                                                       0x0284390C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG57_LS_WRITE_ADDR                                                                  0x02843910
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG57_LS_STAT                                                                        0x02843914
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG58_LS_BASE_PTR                                                                    0x02843A00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG58_LS_CTRL1                                                                       0x02843A08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG58_LS_CTRL2                                                                       0x02843A0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG58_LS_WRITE_ADDR                                                                  0x02843A10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG58_LS_STAT                                                                        0x02843A14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG59_LS_BASE_PTR                                                                    0x02843B00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG59_LS_CTRL1                                                                       0x02843B08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG59_LS_CTRL2                                                                       0x02843B0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG59_LS_WRITE_ADDR                                                                  0x02843B10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG59_LS_STAT                                                                        0x02843B14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG60_LS_BASE_PTR                                                                    0x02843C00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG60_LS_CTRL1                                                                       0x02843C08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG60_LS_CTRL2                                                                       0x02843C0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG60_LS_WRITE_ADDR                                                                  0x02843C10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG60_LS_STAT                                                                        0x02843C14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG61_LS_BASE_PTR                                                                    0x02843D00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG61_LS_CTRL1                                                                       0x02843D08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG61_LS_CTRL2                                                                       0x02843D0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG61_LS_WRITE_ADDR                                                                  0x02843D10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG61_LS_STAT                                                                        0x02843D14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG62_LS_BASE_PTR                                                                    0x02843E00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG62_LS_CTRL1                                                                       0x02843E08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG62_LS_CTRL2                                                                       0x02843E0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG62_LS_WRITE_ADDR                                                                  0x02843E10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG62_LS_STAT                                                                        0x02843E14
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG63_LS_BASE_PTR                                                                    0x02843F00
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG63_LS_CTRL1                                                                       0x02843F08
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG63_LS_CTRL2                                                                       0x02843F0C
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG63_LS_WRITE_ADDR                                                                  0x02843F10
#define MED_XREG_ARB_MDMA_SLV_LIST_MDMA_LIST_REG63_LS_STAT                                                                        0x02843F14
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG00_LS_BLOCK_ADDR                                                           0x02860000
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG00_LS_BLOCK_STAT                                                           0x02860004
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG01_LS_BLOCK_ADDR                                                           0x02860100
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG01_LS_BLOCK_STAT                                                           0x02860104
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG02_LS_BLOCK_ADDR                                                           0x02860200
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG02_LS_BLOCK_STAT                                                           0x02860204
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG03_LS_BLOCK_ADDR                                                           0x02860300
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG03_LS_BLOCK_STAT                                                           0x02860304
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG04_LS_BLOCK_ADDR                                                           0x02860400
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG04_LS_BLOCK_STAT                                                           0x02860404
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG05_LS_BLOCK_ADDR                                                           0x02860500
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG05_LS_BLOCK_STAT                                                           0x02860504
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG06_LS_BLOCK_ADDR                                                           0x02860600
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG06_LS_BLOCK_STAT                                                           0x02860604
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG07_LS_BLOCK_ADDR                                                           0x02860700
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG07_LS_BLOCK_STAT                                                           0x02860704
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG08_LS_BLOCK_ADDR                                                           0x02860800
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG08_LS_BLOCK_STAT                                                           0x02860804
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG09_LS_BLOCK_ADDR                                                           0x02860900
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG09_LS_BLOCK_STAT                                                           0x02860904
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG10_LS_BLOCK_ADDR                                                           0x02860A00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG10_LS_BLOCK_STAT                                                           0x02860A04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG11_LS_BLOCK_ADDR                                                           0x02860B00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG11_LS_BLOCK_STAT                                                           0x02860B04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG12_LS_BLOCK_ADDR                                                           0x02860C00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG12_LS_BLOCK_STAT                                                           0x02860C04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG13_LS_BLOCK_ADDR                                                           0x02860D00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG13_LS_BLOCK_STAT                                                           0x02860D04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG14_LS_BLOCK_ADDR                                                           0x02860E00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG14_LS_BLOCK_STAT                                                           0x02860E04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG15_LS_BLOCK_ADDR                                                           0x02860F00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG15_LS_BLOCK_STAT                                                           0x02860F04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG16_LS_BLOCK_ADDR                                                           0x02861000
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG16_LS_BLOCK_STAT                                                           0x02861004
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG17_LS_BLOCK_ADDR                                                           0x02861100
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG17_LS_BLOCK_STAT                                                           0x02861104
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG18_LS_BLOCK_ADDR                                                           0x02861200
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG18_LS_BLOCK_STAT                                                           0x02861204
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG19_LS_BLOCK_ADDR                                                           0x02861300
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG19_LS_BLOCK_STAT                                                           0x02861304
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG20_LS_BLOCK_ADDR                                                           0x02861400
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG20_LS_BLOCK_STAT                                                           0x02861404
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG21_LS_BLOCK_ADDR                                                           0x02861500
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG21_LS_BLOCK_STAT                                                           0x02861504
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG22_LS_BLOCK_ADDR                                                           0x02861600
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG22_LS_BLOCK_STAT                                                           0x02861604
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG23_LS_BLOCK_ADDR                                                           0x02861700
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG23_LS_BLOCK_STAT                                                           0x02861704
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG24_LS_BLOCK_ADDR                                                           0x02861800
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG24_LS_BLOCK_STAT                                                           0x02861804
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG25_LS_BLOCK_ADDR                                                           0x02861900
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG25_LS_BLOCK_STAT                                                           0x02861904
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG26_LS_BLOCK_ADDR                                                           0x02861A00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG26_LS_BLOCK_STAT                                                           0x02861A04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG27_LS_BLOCK_ADDR                                                           0x02861B00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG27_LS_BLOCK_STAT                                                           0x02861B04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG28_LS_BLOCK_ADDR                                                           0x02861C00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG28_LS_BLOCK_STAT                                                           0x02861C04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG29_LS_BLOCK_ADDR                                                           0x02861D00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG29_LS_BLOCK_STAT                                                           0x02861D04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG30_LS_BLOCK_ADDR                                                           0x02861E00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG30_LS_BLOCK_STAT                                                           0x02861E04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG31_LS_BLOCK_ADDR                                                           0x02861F00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG31_LS_BLOCK_STAT                                                           0x02861F04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG32_LS_BLOCK_ADDR                                                           0x02862000
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG32_LS_BLOCK_STAT                                                           0x02862004
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG33_LS_BLOCK_ADDR                                                           0x02862100
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG33_LS_BLOCK_STAT                                                           0x02862104
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG34_LS_BLOCK_ADDR                                                           0x02862200
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG34_LS_BLOCK_STAT                                                           0x02862204
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG35_LS_BLOCK_ADDR                                                           0x02862300
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG35_LS_BLOCK_STAT                                                           0x02862304
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG36_LS_BLOCK_ADDR                                                           0x02862400
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG36_LS_BLOCK_STAT                                                           0x02862404
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG37_LS_BLOCK_ADDR                                                           0x02862500
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG37_LS_BLOCK_STAT                                                           0x02862504
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG38_LS_BLOCK_ADDR                                                           0x02862600
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG38_LS_BLOCK_STAT                                                           0x02862604
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG39_LS_BLOCK_ADDR                                                           0x02862700
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG39_LS_BLOCK_STAT                                                           0x02862704
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG40_LS_BLOCK_ADDR                                                           0x02862800
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG40_LS_BLOCK_STAT                                                           0x02862804
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG41_LS_BLOCK_ADDR                                                           0x02862900
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG41_LS_BLOCK_STAT                                                           0x02862904
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG42_LS_BLOCK_ADDR                                                           0x02862A00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG42_LS_BLOCK_STAT                                                           0x02862A04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG43_LS_BLOCK_ADDR                                                           0x02862B00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG43_LS_BLOCK_STAT                                                           0x02862B04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG44_LS_BLOCK_ADDR                                                           0x02862C00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG44_LS_BLOCK_STAT                                                           0x02862C04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG45_LS_BLOCK_ADDR                                                           0x02862D00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG45_LS_BLOCK_STAT                                                           0x02862D04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG46_LS_BLOCK_ADDR                                                           0x02862E00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG46_LS_BLOCK_STAT                                                           0x02862E04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG47_LS_BLOCK_ADDR                                                           0x02862F00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG47_LS_BLOCK_STAT                                                           0x02862F04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG48_LS_BLOCK_ADDR                                                           0x02863000
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG48_LS_BLOCK_STAT                                                           0x02863004
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG49_LS_BLOCK_ADDR                                                           0x02863100
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG49_LS_BLOCK_STAT                                                           0x02863104
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG50_LS_BLOCK_ADDR                                                           0x02863200
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG50_LS_BLOCK_STAT                                                           0x02863204
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG51_LS_BLOCK_ADDR                                                           0x02863300
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG51_LS_BLOCK_STAT                                                           0x02863304
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG52_LS_BLOCK_ADDR                                                           0x02863400
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG52_LS_BLOCK_STAT                                                           0x02863404
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG53_LS_BLOCK_ADDR                                                           0x02863500
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG53_LS_BLOCK_STAT                                                           0x02863504
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG54_LS_BLOCK_ADDR                                                           0x02863600
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG54_LS_BLOCK_STAT                                                           0x02863604
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG55_LS_BLOCK_ADDR                                                           0x02863700
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG55_LS_BLOCK_STAT                                                           0x02863704
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG56_LS_BLOCK_ADDR                                                           0x02863800
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG56_LS_BLOCK_STAT                                                           0x02863804
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG57_LS_BLOCK_ADDR                                                           0x02863900
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG57_LS_BLOCK_STAT                                                           0x02863904
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG58_LS_BLOCK_ADDR                                                           0x02863A00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG58_LS_BLOCK_STAT                                                           0x02863A04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG59_LS_BLOCK_ADDR                                                           0x02863B00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG59_LS_BLOCK_STAT                                                           0x02863B04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG60_LS_BLOCK_ADDR                                                           0x02863C00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG60_LS_BLOCK_STAT                                                           0x02863C04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG61_LS_BLOCK_ADDR                                                           0x02863D00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG61_LS_BLOCK_STAT                                                           0x02863D04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG62_LS_BLOCK_ADDR                                                           0x02863E00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG62_LS_BLOCK_STAT                                                           0x02863E04
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG63_LS_BLOCK_ADDR                                                           0x02863F00
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_MDMA_HW_LS_REG63_LS_BLOCK_STAT                                                           0x02863F04
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG00_DESCR_INT_STAT_SET                                                        0x028E0000
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG00_DESCR_INT_STAT_CLR                                                        0x028E0004
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG00_DESCR_INT_EN_SET                                                          0x028E0010
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG00_DESCR_INT_EN_CLR                                                          0x028E0014
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG01_DESCR_INT_STAT_SET                                                        0x028E0100
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG01_DESCR_INT_STAT_CLR                                                        0x028E0104
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG01_DESCR_INT_EN_SET                                                          0x028E0110
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG01_DESCR_INT_EN_CLR                                                          0x028E0114
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG02_DESCR_INT_STAT_SET                                                        0x028E0200
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG02_DESCR_INT_STAT_CLR                                                        0x028E0204
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG02_DESCR_INT_EN_SET                                                          0x028E0210
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG02_DESCR_INT_EN_CLR                                                          0x028E0214
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG03_DESCR_INT_STAT_SET                                                        0x028E0300
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG03_DESCR_INT_STAT_CLR                                                        0x028E0304
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG03_DESCR_INT_EN_SET                                                          0x028E0310
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG03_DESCR_INT_EN_CLR                                                          0x028E0314
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG04_DESCR_INT_STAT_SET                                                        0x028E0400
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG04_DESCR_INT_STAT_CLR                                                        0x028E0404
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG04_DESCR_INT_EN_SET                                                          0x028E0410
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG04_DESCR_INT_EN_CLR                                                          0x028E0414
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG05_DESCR_INT_STAT_SET                                                        0x028E0500
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG05_DESCR_INT_STAT_CLR                                                        0x028E0504
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG05_DESCR_INT_EN_SET                                                          0x028E0510
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG05_DESCR_INT_EN_CLR                                                          0x028E0514
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG06_DESCR_INT_STAT_SET                                                        0x028E0600
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG06_DESCR_INT_STAT_CLR                                                        0x028E0604
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG06_DESCR_INT_EN_SET                                                          0x028E0610
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG06_DESCR_INT_EN_CLR                                                          0x028E0614
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG07_DESCR_INT_STAT_SET                                                        0x028E0700
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG07_DESCR_INT_STAT_CLR                                                        0x028E0704
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG07_DESCR_INT_EN_SET                                                          0x028E0710
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG07_DESCR_INT_EN_CLR                                                          0x028E0714
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG08_DESCR_INT_STAT_SET                                                        0x028E0800
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG08_DESCR_INT_STAT_CLR                                                        0x028E0804
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG08_DESCR_INT_EN_SET                                                          0x028E0810
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG08_DESCR_INT_EN_CLR                                                          0x028E0814
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG09_DESCR_INT_STAT_SET                                                        0x028E0900
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG09_DESCR_INT_STAT_CLR                                                        0x028E0904
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG09_DESCR_INT_EN_SET                                                          0x028E0910
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG09_DESCR_INT_EN_CLR                                                          0x028E0914
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG10_DESCR_INT_STAT_SET                                                        0x028E0A00
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG10_DESCR_INT_STAT_CLR                                                        0x028E0A04
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG10_DESCR_INT_EN_SET                                                          0x028E0A10
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG10_DESCR_INT_EN_CLR                                                          0x028E0A14
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG11_DESCR_INT_STAT_SET                                                        0x028E0B00
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG11_DESCR_INT_STAT_CLR                                                        0x028E0B04
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG11_DESCR_INT_EN_SET                                                          0x028E0B10
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG11_DESCR_INT_EN_CLR                                                          0x028E0B14
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG12_DESCR_INT_STAT_SET                                                        0x028E0C00
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG12_DESCR_INT_STAT_CLR                                                        0x028E0C04
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG12_DESCR_INT_EN_SET                                                          0x028E0C10
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG12_DESCR_INT_EN_CLR                                                          0x028E0C14
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG13_DESCR_INT_STAT_SET                                                        0x028E0D00
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG13_DESCR_INT_STAT_CLR                                                        0x028E0D04
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG13_DESCR_INT_EN_SET                                                          0x028E0D10
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG13_DESCR_INT_EN_CLR                                                          0x028E0D14
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG14_DESCR_INT_STAT_SET                                                        0x028E0E00
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG14_DESCR_INT_STAT_CLR                                                        0x028E0E04
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG14_DESCR_INT_EN_SET                                                          0x028E0E10
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG14_DESCR_INT_EN_CLR                                                          0x028E0E14
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG15_DESCR_INT_STAT_SET                                                        0x028E0F00
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG15_DESCR_INT_STAT_CLR                                                        0x028E0F04
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG15_DESCR_INT_EN_SET                                                          0x028E0F10
#define MED_XREG_ARB_MDMA_SLV_DESCR_INT_DESCR_INT_REG15_DESCR_INT_EN_CLR                                                          0x028E0F14
#define MED_XREG_ARB_MDMA_SLV_MDMA_INT_STAT_SET                                                                                   0x028F0000
#define MED_XREG_ARB_MDMA_SLV_MDMA_INT_STAT_CLR                                                                                   0x028F0004
#define MED_XREG_ARB_MDMA_SLV_MDMA_INT_EN_SET                                                                                     0x028F0010
#define MED_XREG_ARB_MDMA_SLV_MDMA_INT_EN_CLR                                                                                     0x028F0014
#define MED_XREG_ARB_MDMA_SLV_LISTDONE_INT_STAT0_SET                                                                              0x028F0020
#define MED_XREG_ARB_MDMA_SLV_LISTDONE_INT_STAT0_CLR                                                                              0x028F0024
#define MED_XREG_ARB_MDMA_SLV_LISTDONE_INT_EN0_SET                                                                                0x028F0030
#define MED_XREG_ARB_MDMA_SLV_LISTDONE_INT_EN0_CLR                                                                                0x028F0034
#define MED_XREG_ARB_MDMA_SLV_LISTDONE_INT_STAT1_SET                                                                              0x028F0040
#define MED_XREG_ARB_MDMA_SLV_LISTDONE_INT_STAT1_CLR                                                                              0x028F0044
#define MED_XREG_ARB_MDMA_SLV_LISTDONE_INT_EN1_SET                                                                                0x028F0050
#define MED_XREG_ARB_MDMA_SLV_LISTDONE_INT_EN1_CLR                                                                                0x028F0054
#define MED_XREG_ARB_MDMA_SLV_LIST_MT_INT_STAT0_SET                                                                               0x028F0060
#define MED_XREG_ARB_MDMA_SLV_LIST_MT_INT_STAT0_CLR                                                                               0x028F0064
#define MED_XREG_ARB_MDMA_SLV_LIST_MT_INT_EN0_SET                                                                                 0x028F0070
#define MED_XREG_ARB_MDMA_SLV_LIST_MT_INT_EN0_CLR                                                                                 0x028F0074
#define MED_XREG_ARB_MDMA_SLV_LIST_MT_INT_STAT1_SET                                                                               0x028F0080
#define MED_XREG_ARB_MDMA_SLV_LIST_MT_INT_STAT1_CLR                                                                               0x028F0084
#define MED_XREG_ARB_MDMA_SLV_LIST_MT_INT_EN1_SET                                                                                 0x028F0090
#define MED_XREG_ARB_MDMA_SLV_LIST_MT_INT_EN1_CLR                                                                                 0x028F0094
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_STAT                                                                                     0x028F0100
#define MED_XREG_ARB_MDMA_SLV_MDMA_HW_LS_Q_FLUSH                                                                                  0x028F0200
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG1                                                                0x02A00000
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG2                                                                0x02A00004
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG3                                                                0x02A00008
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG4                                                                0x02A0000C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG5                                                                0x02A00010
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG6                                                                0x02A00014
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG7                                                                0x02A00018
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG8                                                                0x02A0001C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG00_CH_REG9                                                                0x02A00020
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG1                                                                0x02A00100
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG2                                                                0x02A00104
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG3                                                                0x02A00108
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG4                                                                0x02A0010C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG5                                                                0x02A00110
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG6                                                                0x02A00114
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG7                                                                0x02A00118
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG8                                                                0x02A0011C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG01_CH_REG9                                                                0x02A00120
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG1                                                                0x02A00200
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG2                                                                0x02A00204
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG3                                                                0x02A00208
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG4                                                                0x02A0020C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG5                                                                0x02A00210
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG6                                                                0x02A00214
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG7                                                                0x02A00218
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG8                                                                0x02A0021C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG02_CH_REG9                                                                0x02A00220
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG1                                                                0x02A00300
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG2                                                                0x02A00304
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG3                                                                0x02A00308
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG4                                                                0x02A0030C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG5                                                                0x02A00310
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG6                                                                0x02A00314
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG7                                                                0x02A00318
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG8                                                                0x02A0031C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG03_CH_REG9                                                                0x02A00320
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG1                                                                0x02A00400
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG2                                                                0x02A00404
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG3                                                                0x02A00408
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG4                                                                0x02A0040C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG5                                                                0x02A00410
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG6                                                                0x02A00414
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG7                                                                0x02A00418
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG8                                                                0x02A0041C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG04_CH_REG9                                                                0x02A00420
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG1                                                                0x02A00500
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG2                                                                0x02A00504
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG3                                                                0x02A00508
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG4                                                                0x02A0050C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG5                                                                0x02A00510
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG6                                                                0x02A00514
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG7                                                                0x02A00518
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG8                                                                0x02A0051C
#define MED_XREG_ARB_FDMA_SLV_CHAN_REG_DMA_CORE_CHAN_REG05_CH_REG9                                                                0x02A00520
#define MED_XREG_ARB_FDMA_SLV_FDMA_INT_STAT_SET                                                                                   0x02A80000
#define MED_XREG_ARB_FDMA_SLV_FDMA_INT_STAT_CLR                                                                                   0x02A80004
#define MED_XREG_ARB_FDMA_SLV_FDMA_INT_EN_SET                                                                                     0x02A80010
#define MED_XREG_ARB_FDMA_SLV_FDMA_INT_EN_CLR                                                                                     0x02A80014
#define MED_XREG_ARB_PPM_SLV_PPM_GLBL_REGS_PPM_VERSION                                                                            0x02C00000
#define MED_XREG_ARB_PPM_SLV_PPM_GLBL_REGS_PPM_INT_CTRL_ENBL_SET                                                                  0x02C00010
#define MED_XREG_ARB_PPM_SLV_PPM_GLBL_REGS_PPM_INT_CTRL_ENBL_CLR                                                                  0x02C00014
#define MED_XREG_ARB_PPM_SLV_PPM_GLBL_REGS_PPM_INT_CTRL_STAT_SET                                                                  0x02C00018
#define MED_XREG_ARB_PPM_SLV_PPM_GLBL_REGS_PPM_INT_CTRL_STAT_CLR                                                                  0x02C0001C
#define MED_XREG_ARB_PPM_SLV_PPM_SCHED_REGS_SCHED_CONTROL                                                                         0x02C10000
#define MED_XREG_ARB_PPM_SLV_PPM_SCHED_REGS_SCHED_CONFIG                                                                          0x02C10004
#define MED_XREG_ARB_PPM_SLV_PPM_SCHED_REGS_SCHED_STATUS                                                                          0x02C10008
#define MED_XREG_ARB_PPM_SLV_PPM_SCHED_REGS_PPM_BASE_ADDR                                                                         0x02C10020
#define MED_XREG_ARB_PPM_SLV_PPM_SCHED_REGS_PPM_CRYPTO_DESC0                                                                      0x02C10040
#define MED_XREG_ARB_PPM_SLV_PPM_SCHED_REGS_PPM_CRYPTO_DESC1                                                                      0x02C10044
#define MED_XREG_ARB_PPM_SLV_PPM_SCHED_REGS_PPM_CRYPTO_DESC2                                                                      0x02C10048
#define MED_XREG_ARB_PPM_SLV_PPM_SCHED_REGS_PPM_CRYPTO_DESC3                                                                      0x02C1004C
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_CONTROL                                                                             0x02C40000
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_CONFIG                                                                              0x02C40004
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_STATUS                                                                              0x02C40008
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_MATCH_INDEX                                                                         0x02C4000C
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_FILTER_MASK                                                                         0x02C40010
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_START_ADDR                                                                          0x02C40020
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_PACKET_CNT                                                                          0x02C40024
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_RESULT_ADDR                                                                         0x02C40040
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_DEBUG0                                                                              0x02C40100
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_DEBUG1                                                                              0x02C40104
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_DEBUG2                                                                              0x02C40108
#define MED_XREG_ARB_PPM_SLV_PPM_PID_REGS_PID_DEBUG3                                                                              0x02C4010C
#define MED_XREG_ARB_PPM_SLV_PPM_SCD0_REGS_SCD_CONTROL                                                                            0x02C50000
#define MED_XREG_ARB_PPM_SLV_PPM_SCD0_REGS_SCD_CONFIG                                                                             0x02C50004
#define MED_XREG_ARB_PPM_SLV_PPM_SCD0_REGS_SCD_STATUS                                                                             0x02C50008
#define MED_XREG_ARB_PPM_SLV_PPM_SCD0_REGS_SCD_MASK                                                                               0x02C50010
#define MED_XREG_ARB_PPM_SLV_PPM_SCD0_REGS_SCD_PATTERN                                                                            0x02C50014
#define MED_XREG_ARB_PPM_SLV_PPM_SCD0_REGS_SCD_START_ADDR                                                                         0x02C50020
#define MED_XREG_ARB_PPM_SLV_PPM_SCD0_REGS_SCD_SIZE                                                                               0x02C50024
#define MED_XREG_ARB_PPM_SLV_PPM_SCD0_REGS_SCD_INDEX                                                                              0x02C50028
#define MED_XREG_ARB_PPM_SLV_PPM_SCD0_REGS_SCD_RESULT_ADDR                                                                        0x02C50040
#define MED_XREG_ARB_PPM_SLV_PPM_SCD0_REGS_SCD_DEBUG0                                                                             0x02C50100
#define MED_XREG_ARB_PPM_SLV_PPM_SCD0_REGS_SCD_DEBUG1                                                                             0x02C50104
#define MED_XREG_ARB_PPM_SLV_PPM_SCD1_REGS_SCD_CONTROL                                                                            0x02C51000
#define MED_XREG_ARB_PPM_SLV_PPM_SCD1_REGS_SCD_CONFIG                                                                             0x02C51004
#define MED_XREG_ARB_PPM_SLV_PPM_SCD1_REGS_SCD_STATUS                                                                             0x02C51008
#define MED_XREG_ARB_PPM_SLV_PPM_SCD1_REGS_SCD_MASK                                                                               0x02C51010
#define MED_XREG_ARB_PPM_SLV_PPM_SCD1_REGS_SCD_PATTERN                                                                            0x02C51014
#define MED_XREG_ARB_PPM_SLV_PPM_SCD1_REGS_SCD_START_ADDR                                                                         0x02C51020
#define MED_XREG_ARB_PPM_SLV_PPM_SCD1_REGS_SCD_SIZE                                                                               0x02C51024
#define MED_XREG_ARB_PPM_SLV_PPM_SCD1_REGS_SCD_INDEX                                                                              0x02C51028
#define MED_XREG_ARB_PPM_SLV_PPM_SCD1_REGS_SCD_RESULT_ADDR                                                                        0x02C51040
#define MED_XREG_ARB_PPM_SLV_PPM_SCD1_REGS_SCD_DEBUG0                                                                             0x02C51100
#define MED_XREG_ARB_PPM_SLV_PPM_SCD1_REGS_SCD_DEBUG1                                                                             0x02C51104
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_GLBL_REGS_CRYPTO_VERSION                                                                   0x02E00000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_GLBL_REGS_CRYPTO_INT_CTRL_ENBL_SET                                                         0x02E00010
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_GLBL_REGS_CRYPTO_INT_CTRL_ENBL_CLR                                                         0x02E00014
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_GLBL_REGS_CRYPTO_INT_CTRL_STAT_SET                                                         0x02E00018
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_GLBL_REGS_CRYPTO_INT_CTRL_STAT_CLR                                                         0x02E0001C
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_GLBL_REGS_CRYPTO_XREG_M_ERR                                                                0x02E00020
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_GLBL_REGS_CROSSBAR_HASH                                                                    0x02E00040
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_GLBL_REGS_CROSSBAR_CIPHER                                                                  0x02E00044
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_CONTROL                                                                      0x02E10000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_CONFIG                                                                       0x02E10004
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_STATUS                                                                       0x02E10008
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_DESC_ID                                                                      0x02E1000C
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_ERR_FLAGS_SET                                                                0x02E10018
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_ERR_FLAGS_CLR                                                                0x02E1001C
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_SRC_ADDR                                                                     0x02E10020
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_SRC_SIZE                                                                     0x02E10024
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_SRC_DCNT                                                                     0x02E10028
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_DST_ADDR                                                                     0x02E10030
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_DST_SIZE                                                                     0x02E10034
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_CHN_DST_DCNT                                                                     0x02E10038
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_REGS_SPARE                                                                            0x02E103FC
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_CONTROL                                                                      0x02E11000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_CONFIG                                                                       0x02E11004
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_STATUS                                                                       0x02E11008
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_DESC_ID                                                                      0x02E1100C
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_ERR_FLAGS_SET                                                                0x02E11018
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_ERR_FLAGS_CLR                                                                0x02E1101C
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_SRC_ADDR                                                                     0x02E11020
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_SRC_SIZE                                                                     0x02E11024
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_SRC_DCNT                                                                     0x02E11028
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_DST_ADDR                                                                     0x02E11030
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_DST_SIZE                                                                     0x02E11034
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_CHN_DST_DCNT                                                                     0x02E11038
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_REGS_SPARE                                                                            0x02E113FC
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_CONTROL                                                                      0x02E12000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_CONFIG                                                                       0x02E12004
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_STATUS                                                                       0x02E12008
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_DESC_ID                                                                      0x02E1200C
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_ERR_FLAGS_SET                                                                0x02E12018
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_ERR_FLAGS_CLR                                                                0x02E1201C
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_SRC_ADDR                                                                     0x02E12020
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_SRC_SIZE                                                                     0x02E12024
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_SRC_DCNT                                                                     0x02E12028
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_DST_ADDR                                                                     0x02E12030
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_DST_SIZE                                                                     0x02E12034
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_CHN_DST_DCNT                                                                     0x02E12038
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_REGS_SPARE                                                                            0x02E123FC
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_CONTROL                                                                      0x02E13000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_CONFIG                                                                       0x02E13004
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_STATUS                                                                       0x02E13008
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_DESC_ID                                                                      0x02E1300C
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_ERR_FLAGS_SET                                                                0x02E13018
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_ERR_FLAGS_CLR                                                                0x02E1301C
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_SRC_ADDR                                                                     0x02E13020
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_SRC_SIZE                                                                     0x02E13024
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_SRC_DCNT                                                                     0x02E13028
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_DST_ADDR                                                                     0x02E13030
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_DST_SIZE                                                                     0x02E13034
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_CHN_DST_DCNT                                                                     0x02E13038
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_REGS_SPARE                                                                            0x02E133FC
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_AES0_REGS_CRYPTO_AES_CNTR_MASK                                                             0x02E3A100
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_AES1_REGS_CRYPTO_AES_CNTR_MASK                                                             0x02E3B100
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MULTI20_REGS_CRYPTO_MULTI2_CFG                                                             0x02E3C000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MULTI20_REGS_CRYPTO_MULTI2_DBG                                                             0x02E3C004
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MULTI21_REGS_CRYPTO_MULTI2_CFG                                                             0x02E3D000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MULTI21_REGS_CRYPTO_MULTI2_DBG                                                             0x02E3D004
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN0_KEY_ACCESS_SET                                                      0x02E50000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN0_KEY_ACCESS_CLR                                                      0x02E50004
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN1_KEY_ACCESS_SET                                                      0x02E50010
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN1_KEY_ACCESS_CLR                                                      0x02E50014
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN2_KEY_ACCESS_SET                                                      0x02E50020
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN2_KEY_ACCESS_CLR                                                      0x02E50024
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN3_KEY_ACCESS_SET                                                      0x02E50030
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN3_KEY_ACCESS_CLR                                                      0x02E50034
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_XREG_KEY_MASK_SET                                                        0x02E50100
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_XREG_KEY_MASK_CLR                                                        0x02E50104
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_XREG_KEY_VIOL                                                            0x02E50110
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN0_DESC_ACCESS_SET                                                     0x02E50200
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN0_DESC_ACCESS_CLR                                                     0x02E50204
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN1_DESC_ACCESS_SET                                                     0x02E50210
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN1_DESC_ACCESS_CLR                                                     0x02E50214
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN2_DESC_ACCESS_SET                                                     0x02E50220
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN2_DESC_ACCESS_CLR                                                     0x02E50224
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN3_DESC_ACCESS_SET                                                     0x02E50230
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_CHN3_DESC_ACCESS_CLR                                                     0x02E50234
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_XREG_DESC_MASK_SET                                                       0x02E50300
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_XREG_DESC_MASK_CLR                                                       0x02E50304
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_ACCESS_CRYPTO_XREG_DESC_VIOL                                                           0x02E50310
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_SECURITY_SEC_ENBL                                                                     0x02EE0000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN0_SECURITY_SEC_STAT                                                                     0x02EE0004
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_SECURITY_SEC_ENBL                                                                     0x02EE0010
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN1_SECURITY_SEC_STAT                                                                     0x02EE0014
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_SECURITY_SEC_ENBL                                                                     0x02EE0020
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN2_SECURITY_SEC_STAT                                                                     0x02EE0024
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_SECURITY_SEC_ENBL                                                                     0x02EE0030
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_CHN3_SECURITY_SEC_STAT                                                                     0x02EE0034
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_KEY_SECURITY_SEC_ENBL                                                                      0x02EE1000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_KEY_SECURITY_SEC_STAT                                                                      0x02EE1004
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_SECURITY_SEC_ENBL                                                                      0x02EE2000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_MEM_SECURITY_SEC_STAT                                                                      0x02EE2004
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_AES0_SECURITY_SEC_ENBL                                                                     0x02EE3000
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_AES0_SECURITY_SEC_STAT                                                                     0x02EE3004
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_AES1_SECURITY_SEC_ENBL                                                                     0x02EE3010
#define MED_XREG_ARB_CRYPTO_SLV_CRYPTO_AES1_SECURITY_SEC_STAT                                                                     0x02EE3014
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_CONTROL                                                                       0x03210000
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_MEM_CONTROLLER_STATUS                                                              0x03210004
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_ECO_REGISTER                                                                       0x03210008
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DISABLE_CLIENTS_SET                                                                0x03210010
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DISABLE_CLIENTS_CLR                                                                0x03210014
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DISABLE_CLIENTS                                                                    0x03210018
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENTS_DISABLE                                                                    0x0321001C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DWC_LOW_POWER                                                                      0x03210030
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DWC_APB_PCTL                                                                       0x03210034
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_0_REQ_CONFIG                                                                0x03213000
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_1_REQ_CONFIG                                                                0x03213004
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_2_REQ_CONFIG                                                                0x03213008
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_3_REQ_CONFIG                                                                0x0321300C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_4_REQ_CONFIG                                                                0x03213010
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_5_REQ_CONFIG                                                                0x03213014
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_6_REQ_CONFIG                                                                0x03213018
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_7_REQ_CONFIG                                                                0x0321301C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_8_REQ_CONFIG                                                                0x03213020
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_9_REQ_CONFIG                                                                0x03213024
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_10_REQ_CONFIG                                                               0x03213028
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_11_REQ_CONFIG                                                               0x0321302C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_12_REQ_CONFIG                                                               0x03213030
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_13_REQ_CONFIG                                                               0x03213034
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_14_REQ_CONFIG                                                               0x03213038
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_15_REQ_CONFIG                                                               0x0321303C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_16_REQ_CONFIG                                                               0x03213040
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_AXIMUX_PRI_REQ_CONFIG                                                              0x03213100
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_AXIMUX_PRI_1_CONFIG                                                                0x03213114
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_AXIMUX_PRI_2_CONFIG                                                                0x03213118
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_AXIMUX_PRI_3_CONFIG                                                                0x0321311C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_AXIMUX_PRI_4_CONFIG                                                                0x03213120
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_AXIMUX_PRI_5_CONFIG                                                                0x03213124
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_AXIMUX_PRI_6_CONFIG                                                                0x03213128
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_AXIMUX_PRI_7_CONFIG                                                                0x0321312C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_START_ADDR_TRAP_0                                                                  0x03214000
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_END_ADDR_TRAP_0                                                                    0x03214004
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_EN_WR_TRAP_0                                                                0x03214008
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_EN_RD_TRAP_0                                                                0x0321400C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_ADDR_TRAPPED_0                                                              0x03214010
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_INFO_TRAPPED_0                                                              0x03214014
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_START_ADDR_TRAP_1                                                                  0x03214020
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_END_ADDR_TRAP_1                                                                    0x03214024
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_EN_WR_TRAP_1                                                                0x03214028
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_EN_RD_TRAP_1                                                                0x0321402C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_ADDR_TRAPPED_1                                                              0x03214030
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_INFO_TRAPPED_1                                                              0x03214034
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_START_ADDR_TRAP_2                                                                  0x03214040
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_END_ADDR_TRAP_2                                                                    0x03214044
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_EN_WR_TRAP_2                                                                0x03214048
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_EN_RD_TRAP_2                                                                0x0321404C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_ADDR_TRAPPED_2                                                              0x03214050
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_INFO_TRAPPED_2                                                              0x03214054
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_START_ADDR_TRAP_3                                                                  0x03214060
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_END_ADDR_TRAP_3                                                                    0x03214064
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_EN_WR_TRAP_3                                                                0x03214068
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_EN_RD_TRAP_3                                                                0x0321406C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_ADDR_TRAPPED_3                                                              0x03214070
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CLIENT_INFO_TRAPPED_3                                                              0x03214074
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_ENABLE                                                                0x03214080
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_ENABLE                                                                 0x03214084
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_0                                                      0x0321408C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_0                                                       0x03214090
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_1                                                      0x03214094
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_1                                                       0x03214098
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_2                                                      0x0321409C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_2                                                       0x03214100
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_3                                                      0x03214104
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_3                                                       0x03214108
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_4                                                      0x0321410C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_4                                                       0x03214110
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_5                                                      0x03214114
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_5                                                       0x03214118
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_6                                                      0x0321411C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_6                                                       0x03214120
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_7                                                      0x03214124
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_7                                                       0x03214128
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_8                                                      0x0321412C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_8                                                       0x03214130
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_9                                                      0x03214134
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_9                                                       0x03214138
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_10                                                     0x0321413C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_10                                                      0x03214140
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_11                                                     0x03214144
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_11                                                      0x03214148
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_12                                                     0x0321414C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_12                                                      0x03214150
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_13                                                     0x03214154
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_13                                                      0x03214158
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_14                                                     0x0321415C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_14                                                      0x03214160
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_15                                                     0x03214164
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_15                                                      0x03214168
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_WRITE_COUNTER_STATUS_16                                                     0x0321416C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DDR_BW_READ_COUNTER_STATUS_16                                                      0x03214170
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_INTERRUPT_ENBL_SET                                                            0x03215000
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_INTERRUPT_ENBL_CLR                                                            0x03215004
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_INTERRUPT_STAT_SET                                                            0x03215008
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_INTERRUPT_STAT_CLR                                                            0x0321500C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_COMP_CONTROL                                                                       0x03216000
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_COMP_STATUS                                                                        0x03216004
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_COMP_UPDATE                                                                        0x03216008
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DQS_SKEW_WRSEL_MOD                                                                 0x03216100
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DM_SKEW_WRSEL_MOD                                                                  0x03216104
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DQ_SKEW_WRSEL_MOD0                                                                 0x03216110
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DQ_SKEW_WRSEL_MOD1                                                                 0x03216114
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DQ_SKEW_WRSEL_MOD2                                                                 0x03216118
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DQ_SKEW_WRSEL_MOD3                                                                 0x0321611C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CTL_DLL_CONTROL                                                                    0x03216300
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CTL_DLL_STATUS                                                                     0x03216304
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CTL_DLL_LIMIT                                                                      0x03216310
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_CTL_DLL_BYPCTL                                                                     0x03216320
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DATA_DLL_CONTROL                                                                   0x03216380
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DATA_DLL_STATUS                                                                    0x03216384
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DATA_DLL_LIMIT                                                                     0x03216390
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_DATA_DLL_BYPCTL                                                                    0x032163A0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_MISC_CONTROL                                                                       0x03216400
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_ODIS_CONTROL                                                                       0x03216410
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_OUTBYPEN_CONTROL                                                                   0x03216420
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_OUT_CONTROL                                                                        0x03216430
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_IMPED_OBSERVE                                                                      0x03216440
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_MUX                                                                            0x03216500
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_BIST_CTRL                                                                      0x03216580
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_BISTERR_DQ                                                                     0x03216584
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_BISTERR_ADDR                                                                   0x03216588
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_BISTERR_CTRL                                                                   0x0321658C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_RESET_N_SET                                                              0x03216600
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_RESET_N_CLR                                                              0x03216604
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_RESET_N                                                                  0x03216608
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_STATUS                                                                   0x03216610
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_SETTING_LOWER_0                                                          0x03216620
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_SETTING_UPPER_0                                                          0x03216624
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_SETTING_LOWER_1                                                          0x03216628
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_SETTING_UPPER_1                                                          0x0321662C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_SETTING_LOWER_2                                                          0x03216630
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_SETTING_UPPER_2                                                          0x03216634
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_SETTING_LOWER_3                                                          0x03216638
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_SETTING_UPPER_3                                                          0x0321663C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_DELAY_LOWER_0                                                            0x03216640
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_DELAY_UPPER_0                                                            0x03216644
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_DELAY_LOWER_1                                                            0x03216648
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_DELAY_UPPER_1                                                            0x0321664C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_DELAY_LOWER_2                                                            0x03216650
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_DELAY_UPPER_2                                                            0x03216654
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_DELAY_LOWER_3                                                            0x03216658
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_DELAY_UPPER_3                                                            0x0321665C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_GATE_RESET_N_SET                                                         0x03216660
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_GATE_RESET_N_CLR                                                         0x03216664
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_RDLVL_GATE_RESET_N                                                             0x03216668
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_WRLVL_RESET_N_SET                                                              0x03216680
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_WRLVL_RESET_N_CLR                                                              0x03216684
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_WRLVL_RESET_N                                                                  0x03216688
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_WRLVL_STATUS                                                                   0x03216690
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_WRLVL_SETTING_0                                                                0x032166A0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_WRLVL_SETTING_1                                                                0x032166A4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_WRLVL_SETTING_2                                                                0x032166A8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_WRLVL_SETTING_3                                                                0x032166AC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_LOOPBACK_ADDRCMD                                                               0x032166B0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_LFSR_WRDATA                                                                    0x032166B4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_LFSR_RDDATA                                                                    0x032166B8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_PHY_LOOPBACK_STATUS                                                                0x032166C0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURITY_CTRL_SEC_ENBL                                                        0x0321FFF0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURITY_CTRL_SEC_STAT                                                        0x0321FFF4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_DDR_OBFUSCATION_ENABLE                                              0x03220008
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_DDR_OBFUSCATION_STATUS                                              0x0322000C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_DDR_OBFUSCATION_ODD_KEY_0                                           0x03220010
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_DDR_OBFUSCATION_ODD_KEY_1                                           0x03220014
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_DDR_OBFUSCATION_ODD_KEY_2                                           0x03220018
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_DDR_OBFUSCATION_ODD_KEY_3                                           0x0322001C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_DDR_OBFUSCATION_EVEN_KEY_0                                          0x03220020
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_DDR_OBFUSCATION_EVEN_KEY_1                                          0x03220024
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_DDR_OBFUSCATION_EVEN_KEY_2                                          0x03220028
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_DDR_OBFUSCATION_EVEN_KEY_3                                          0x0322002C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_OBFUS_DMA_RD_WR_INTERVAL                                            0x03220030
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_OBFUS_DMA_DATA_SIZE                                                 0x03220034
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_0                                                 0x03220100
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_0                                                   0x03220104
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_1                                                 0x03220110
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_1                                                   0x03220114
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_2                                                 0x03220120
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_2                                                   0x03220124
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_3                                                 0x03220130
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_3                                                   0x03220134
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_4                                                 0x03220140
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_4                                                   0x03220144
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_5                                                 0x03220150
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_5                                                   0x03220154
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_6                                                 0x03220160
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_6                                                   0x03220164
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_7                                                 0x03220170
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_7                                                   0x03220174
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_8                                                 0x03220180
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_8                                                   0x03220184
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_9                                                 0x03220190
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_9                                                   0x03220194
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_10                                                0x032201A0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_10                                                  0x032201A4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_11                                                0x032201B0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_11                                                  0x032201B4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_12                                                0x032201C0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_12                                                  0x032201C4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_13                                                0x032201D0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_13                                                  0x032201D4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_14                                                0x032201E0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_14                                                  0x032201E4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_START_ADDR_15                                                0x032201F0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURE_END_ADDR_15                                                  0x032201F4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_ENABLE_SECURITY                                                     0x032201FC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_HPU_SECURITY_ACCESS                                                 0x03220204
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_FWPU_SECURITY_ACCESS                                                0x03220208
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_MEPU_SECURITY_ACCESS                                                0x0322020C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_APU_SECURITY_ACCESS                                                 0x03220210
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_FUSION_SECURITY_ACCESS                                              0x03220214
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_PCIE_SECURITY_ACCESS                                                0x03220218
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_MDMA_SECURITY_ACCESS                                                0x0322021C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_USB_SECURITY_ACCESS                                                 0x03220220
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_XUVI_SECURITY_ACCESS                                                0x03220224
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_GMAC0_SECURITY_ACCESS                                               0x03220228
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_GMAC1_SECURITY_ACCESS                                               0x0322022C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_UNUSED_SECURITY_ACCESS                                              0x03220230
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_VPIPE_SECURITY_ACCESS                                               0x03220234
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_JTAG_SECURITY_ACCESS                                                0x03220238
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SPU_SECURITY_ACCESS                                                 0x0322023C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SPI_SECURITY_ACCESS                                                 0x03220240
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_MCARD_SECURITY_ACCESS                                               0x03220244
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_NAND_SECURITY_ACCESS                                                0x03220248
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SDMMC_SECURITY_ACCESS                                               0x0322024C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_GLOBAL_SECURITY_ACCESS                                              0x03220250
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURITY_INTERRUPT_ENBL_SET                                         0x03220300
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURITY_INTERRUPT_ENBL_CLR                                         0x03220304
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURITY_INTERRUPT_STAT_SET                                         0x03220308
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURITY_INTERRUPT_STAT_CLR                                         0x0322030C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURITY_CAPTURE_EN                                                 0x03220310
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURITY_STATUS                                                     0x03220314
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SECURITY_ADDR_STATUS                                                0x03220318
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_OBFUS_DEBUG                                                         0x03220500
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_00                                     0x03228000
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_01                                     0x03228004
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_02                                     0x03228008
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_03                                     0x0322800C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_04                                     0x03228010
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_05                                     0x03228014
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_06                                     0x03228018
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_07                                     0x0322801C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_08                                     0x03228020
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_09                                     0x03228024
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_10                                     0x03228028
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_11                                     0x0322802C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_12                                     0x03228030
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_13                                     0x03228034
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_14                                     0x03228038
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_15                                     0x0322803C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_16                                     0x03228040
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_17                                     0x03228044
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_18                                     0x03228048
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_19                                     0x0322804C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_20                                     0x03228050
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_21                                     0x03228054
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_22                                     0x03228058
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_23                                     0x0322805C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_24                                     0x03228060
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_25                                     0x03228064
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_26                                     0x03228068
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_27                                     0x0322806C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_28                                     0x03228070
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_29                                     0x03228074
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_30                                     0x03228078
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_31                                     0x0322807C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_32                                     0x03228080
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_33                                     0x03228084
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_34                                     0x03228088
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_35                                     0x0322808C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_36                                     0x03228090
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_37                                     0x03228094
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_38                                     0x03228098
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_39                                     0x0322809C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_40                                     0x032280A0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_41                                     0x032280A4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_42                                     0x032280A8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_43                                     0x032280AC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_44                                     0x032280B0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_45                                     0x032280B4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_46                                     0x032280B8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_47                                     0x032280BC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_48                                     0x032280C0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_49                                     0x032280C4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_50                                     0x032280C8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_51                                     0x032280CC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_52                                     0x032280D0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_53                                     0x032280D4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_54                                     0x032280D8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_55                                     0x032280DC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_56                                     0x032280E0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_57                                     0x032280E4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_58                                     0x032280E8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_59                                     0x032280EC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_60                                     0x032280F0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_61                                     0x032280F4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_62                                     0x032280F8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_63                                     0x032280FC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_00                                    0x03228200
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_01                                    0x03228204
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_02                                    0x03228208
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_03                                    0x0322820C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_04                                    0x03228210
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_05                                    0x03228214
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_06                                    0x03228218
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_07                                    0x0322821C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_08                                    0x03228220
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_09                                    0x03228224
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_10                                    0x03228228
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_11                                    0x0322822C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_12                                    0x03228230
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_13                                    0x03228234
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_14                                    0x03228238
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_15                                    0x0322823C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_16                                    0x03228240
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_17                                    0x03228244
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_18                                    0x03228248
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_19                                    0x0322824C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_20                                    0x03228250
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_21                                    0x03228254
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_22                                    0x03228258
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_23                                    0x0322825C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_24                                    0x03228260
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_25                                    0x03228264
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_26                                    0x03228268
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_27                                    0x0322826C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_28                                    0x03228270
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_29                                    0x03228274
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_30                                    0x03228278
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_31                                    0x0322827C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_32                                    0x03228280
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_33                                    0x03228284
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_34                                    0x03228288
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_35                                    0x0322828C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_36                                    0x03228290
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_37                                    0x03228294
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_38                                    0x03228298
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_39                                    0x0322829C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_40                                    0x032282A0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_41                                    0x032282A4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_42                                    0x032282A8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_43                                    0x032282AC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_44                                    0x032282B0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_45                                    0x032282B4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_46                                    0x032282B8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_47                                    0x032282BC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_48                                    0x032282C0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_49                                    0x032282C4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_50                                    0x032282C8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_51                                    0x032282CC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_52                                    0x032282D0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_53                                    0x032282D4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_54                                    0x032282D8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_55                                    0x032282DC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_56                                    0x032282E0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_57                                    0x032282E4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_58                                    0x032282E8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_59                                    0x032282EC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_60                                    0x032282F0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_61                                    0x032282F4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_62                                    0x032282F8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_63                                    0x032282FC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_00                                 0x03228800
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_01                                 0x03228804
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_02                                 0x03228808
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_03                                 0x0322880C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_04                                 0x03228810
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_05                                 0x03228814
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_06                                 0x03228818
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_07                                 0x0322881C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_08                                 0x03228820
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_09                                 0x03228824
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_10                                 0x03228828
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_11                                 0x0322882C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_12                                 0x03228830
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_13                                 0x03228834
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_14                                 0x03228838
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_15                                 0x0322883C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_16                                 0x03228840
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_17                                 0x03228844
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_18                                 0x03228848
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_19                                 0x0322884C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_20                                 0x03228850
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_21                                 0x03228854
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_22                                 0x03228858
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_23                                 0x0322885C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_24                                 0x03228860
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_25                                 0x03228864
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_26                                 0x03228868
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_27                                 0x0322886C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_28                                 0x03228870
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_29                                 0x03228874
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_30                                 0x03228878
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_31                                 0x0322887C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_32                                 0x03228880
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_33                                 0x03228884
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_34                                 0x03228888
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_35                                 0x0322888C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_36                                 0x03228890
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_37                                 0x03228894
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_38                                 0x03228898
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_39                                 0x0322889C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_40                                 0x032288A0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_41                                 0x032288A4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_42                                 0x032288A8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_43                                 0x032288AC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_44                                 0x032288B0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_45                                 0x032288B4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_46                                 0x032288B8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_47                                 0x032288BC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_48                                 0x032288C0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_49                                 0x032288C4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_50                                 0x032288C8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_51                                 0x032288CC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_52                                 0x032288D0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_53                                 0x032288D4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_54                                 0x032288D8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_55                                 0x032288DC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_56                                 0x032288E0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_57                                 0x032288E4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_58                                 0x032288E8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_59                                 0x032288EC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_60                                 0x032288F0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_61                                 0x032288F4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_62                                 0x032288F8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_ODD_63                                 0x032288FC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_00                                0x03228A00
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_01                                0x03228A04
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_02                                0x03228A08
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_03                                0x03228A0C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_04                                0x03228A10
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_05                                0x03228A14
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_06                                0x03228A18
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_07                                0x03228A1C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_08                                0x03228A20
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_09                                0x03228A24
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_10                                0x03228A28
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_11                                0x03228A2C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_12                                0x03228A30
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_13                                0x03228A34
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_14                                0x03228A38
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_15                                0x03228A3C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_16                                0x03228A40
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_17                                0x03228A44
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_18                                0x03228A48
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_19                                0x03228A4C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_20                                0x03228A50
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_21                                0x03228A54
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_22                                0x03228A58
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_23                                0x03228A5C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_24                                0x03228A60
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_25                                0x03228A64
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_26                                0x03228A68
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_27                                0x03228A6C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_28                                0x03228A70
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_29                                0x03228A74
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_30                                0x03228A78
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_31                                0x03228A7C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_32                                0x03228A80
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_33                                0x03228A84
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_34                                0x03228A88
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_35                                0x03228A8C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_36                                0x03228A90
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_37                                0x03228A94
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_38                                0x03228A98
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_39                                0x03228A9C
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_40                                0x03228AA0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_41                                0x03228AA4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_42                                0x03228AA8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_43                                0x03228AAC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_44                                0x03228AB0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_45                                0x03228AB4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_46                                0x03228AB8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_47                                0x03228ABC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_48                                0x03228AC0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_49                                0x03228AC4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_50                                0x03228AC8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_51                                0x03228ACC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_52                                0x03228AD0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_53                                0x03228AD4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_54                                0x03228AD8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_55                                0x03228ADC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_56                                0x03228AE0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_57                                0x03228AE4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_58                                0x03228AE8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_59                                0x03228AEC
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_60                                0x03228AF0
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_61                                0x03228AF4
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_62                                0x03228AF8
#define MED_XREG_ARB_XMEM_SLV_XMEM_REGISTER_IF_XMEM_SECURE_IF_INV_SBOX_ADDR_DDR_OBFUS_SBOX_EVEN_63                                0x03228AFC
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XMEM_RESET_SET                                                                        0x032F0000
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XMEM_RESET_CLR                                                                        0x032F0004
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XMEM_RESET                                                                            0x032F0008
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XMEM_CLOCK_ENABLE_SET                                                                 0x032F0100
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XMEM_CLOCK_ENABLE_CLR                                                                 0x032F0104
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XMEM_CLOCK_ENABLE                                                                     0x032F0108
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                 0x032F0200
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                 0x032F0204
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                 0x032F0208
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                 0x032F020C
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XREG_TIMEOUT_EN                                                                       0x032F0300
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                   0x032F0304
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                    0x032F0308
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                   0x032F0310
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                     0x032F0314
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XREG_COHERENCY_0                                                                      0x032F0400
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                 0x032F0404
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XREG_COHERENCY_1                                                                      0x032F0410
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                                 0x032F0414
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                           0x032F0500
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                           0x032F0504
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_ECO_REG                                                                               0x032F0E00
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_MEM_ADJ_OUT                                                                           0x032F0E10
#define MED_XREG_ARB_XMEM_SLV_XMEM_BLK_CTRL_DWC_MEM_ADJ_OUT                                                                       0x032F0E14
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_PIPE_CONFIG                                                                       0x03600000
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_PIPE                                                                        0x03600010
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_PIXEL_SIZE                                                                  0x03600014
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_MB_SIZE                                                                     0x03600018
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_H264                                                                        0x03600024
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_MPEG2                                                                       0x03600028
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_MPEG2_4_PARAM1                                                              0x03600034
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_H264_PARAM1                                                                 0x03600038
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_OUTPUT_PIPE                                                                       0x03600040
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_OUTPUT_PIXEL_SIZE                                                                 0x03600044
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_OUTPUT_MB_SIZE                                                                    0x03600048
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_OUTPUT_SIDE_CROP                                                                  0x0360004C
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_OUTPUT_VERT_CROP                                                                  0x03600050
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_OUTPUT_H264                                                                       0x03600054
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_OUTPUT_MPEG2                                                                      0x03600058
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_OUTPUT_MPEG2_4_PARAM1                                                             0x03600064
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_OUTPUT_H264_PARAM1                                                                0x03600068
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_COL_BD_REG_0_1                                                         0x03600080
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_COL_BD_REG_2_3                                                         0x03600084
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_COL_BD_REG_4_5                                                         0x03600088
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_COL_BD_REG_6_7                                                         0x0360008C
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_COL_BD_REG_8_9                                                         0x03600090
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_0_1                                                         0x03600094
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_2_3                                                         0x03600098
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_4_5                                                         0x0360009C
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_6_7                                                         0x036000A0
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_8_9                                                         0x036000A4
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_ROW_BD_REG_10                                                          0x036000A8
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_SLICE_CONFIG_0                                                         0x036000AC
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_INPUT_HEVC_BLOCK_CONFIG_0                                                         0x036000B0
#define MED_XREG_ARB_GLOBAL_CTRL_SLV_GLOBAL_REG_ECO_REGISTER                                                                      0x036000FC
#define MED_XREG_ARB_SCB_SEC_CTRL_FWPU_SECURITY_CTRL_SEC_ENBL                                                                     0x036E0000
#define MED_XREG_ARB_SCB_SEC_CTRL_FWPU_SECURITY_CTRL_SEC_STAT                                                                     0x036E0004
#define MED_XREG_ARB_SCB_SEC_CTRL_PPM_SECURITY_CTRL_SEC_ENBL                                                                      0x036E0010
#define MED_XREG_ARB_SCB_SEC_CTRL_PPM_SECURITY_CTRL_SEC_STAT                                                                      0x036E0014
#define MED_XREG_ARB_SCB_SEC_CTRL_CRYPTO_SECURITY_CTRL_SEC_ENBL                                                                   0x036E0020
#define MED_XREG_ARB_SCB_SEC_CTRL_CRYPTO_SECURITY_CTRL_SEC_STAT                                                                   0x036E0024
#define MED_XREG_ARB_SCB_BLK_CTRL_MISC_CTRL_RESET_SET                                                                             0x036F0000
#define MED_XREG_ARB_SCB_BLK_CTRL_MISC_CTRL_RESET_CLR                                                                             0x036F0004
#define MED_XREG_ARB_SCB_BLK_CTRL_MISC_CTRL_RESET                                                                                 0x036F0008
#define MED_XREG_ARB_SCB_BLK_CTRL_INT_CTRL_RESET_SET                                                                              0x036F0010
#define MED_XREG_ARB_SCB_BLK_CTRL_INT_CTRL_RESET_CLR                                                                              0x036F0014
#define MED_XREG_ARB_SCB_BLK_CTRL_INT_CTRL_RESET                                                                                  0x036F0018
#define MED_XREG_ARB_SCB_BLK_CTRL_GLOBAL_CTRL_RESET_SET                                                                           0x036F0020
#define MED_XREG_ARB_SCB_BLK_CTRL_GLOBAL_CTRL_RESET_CLR                                                                           0x036F0024
#define MED_XREG_ARB_SCB_BLK_CTRL_GLOBAL_CTRL_RESET                                                                               0x036F0028
#define MED_XREG_ARB_SCB_BLK_CTRL_FDMA_RESET_SET                                                                                  0x036F0030
#define MED_XREG_ARB_SCB_BLK_CTRL_FDMA_RESET_CLR                                                                                  0x036F0034
#define MED_XREG_ARB_SCB_BLK_CTRL_FDMA_RESET                                                                                      0x036F0038
#define MED_XREG_ARB_SCB_BLK_CTRL_MDMA_RESET_SET                                                                                  0x036F0040
#define MED_XREG_ARB_SCB_BLK_CTRL_MDMA_RESET_CLR                                                                                  0x036F0044
#define MED_XREG_ARB_SCB_BLK_CTRL_MDMA_RESET                                                                                      0x036F0048
#define MED_XREG_ARB_SCB_BLK_CTRL_PPM_RESET_SET                                                                                   0x036F0050
#define MED_XREG_ARB_SCB_BLK_CTRL_PPM_RESET_CLR                                                                                   0x036F0054
#define MED_XREG_ARB_SCB_BLK_CTRL_PPM_RESET                                                                                       0x036F0058
#define MED_XREG_ARB_SCB_BLK_CTRL_CRYPTO_RESET_SET                                                                                0x036F0060
#define MED_XREG_ARB_SCB_BLK_CTRL_CRYPTO_RESET_CLR                                                                                0x036F0064
#define MED_XREG_ARB_SCB_BLK_CTRL_CRYPTO_RESET                                                                                    0x036F0068
#define MED_XREG_ARB_SCB_BLK_CTRL_FWPU_RESET_SET                                                                                  0x036F0070
#define MED_XREG_ARB_SCB_BLK_CTRL_FWPU_RESET_CLR                                                                                  0x036F0074
#define MED_XREG_ARB_SCB_BLK_CTRL_FWPU_RESET                                                                                      0x036F0078
#define MED_XREG_ARB_SCB_BLK_CTRL_GDMA_XMEM_RESET_SET                                                                             0x036F0080
#define MED_XREG_ARB_SCB_BLK_CTRL_GDMA_XMEM_RESET_CLR                                                                             0x036F0084
#define MED_XREG_ARB_SCB_BLK_CTRL_GDMA_XMEM_RESET                                                                                 0x036F0088
#define MED_XREG_ARB_SCB_BLK_CTRL_MISC_CTRL_CLK_EN_SET                                                                            0x036F0100
#define MED_XREG_ARB_SCB_BLK_CTRL_MISC_CTRL_CLK_EN_CLR                                                                            0x036F0104
#define MED_XREG_ARB_SCB_BLK_CTRL_MISC_CTRL_CLK_EN                                                                                0x036F0108
#define MED_XREG_ARB_SCB_BLK_CTRL_INT_CTRL_CLK_EN_SET                                                                             0x036F0110
#define MED_XREG_ARB_SCB_BLK_CTRL_INT_CTRL_CLK_EN_CLR                                                                             0x036F0114
#define MED_XREG_ARB_SCB_BLK_CTRL_INT_CTRL_CLK_EN                                                                                 0x036F0118
#define MED_XREG_ARB_SCB_BLK_CTRL_GLOBAL_CTRL_CLK_EN_SET                                                                          0x036F0120
#define MED_XREG_ARB_SCB_BLK_CTRL_GLOBAL_CTRL_CLK_EN_CLR                                                                          0x036F0124
#define MED_XREG_ARB_SCB_BLK_CTRL_GLOBAL_CTRL_CLK_EN                                                                              0x036F0128
#define MED_XREG_ARB_SCB_BLK_CTRL_FDMA_CLK_EN_SET                                                                                 0x036F0130
#define MED_XREG_ARB_SCB_BLK_CTRL_FDMA_CLK_EN_CLR                                                                                 0x036F0134
#define MED_XREG_ARB_SCB_BLK_CTRL_FDMA_CLK_EN                                                                                     0x036F0138
#define MED_XREG_ARB_SCB_BLK_CTRL_MDMA_CLK_EN_SET                                                                                 0x036F0140
#define MED_XREG_ARB_SCB_BLK_CTRL_MDMA_CLK_EN_CLR                                                                                 0x036F0144
#define MED_XREG_ARB_SCB_BLK_CTRL_MDMA_CLK_EN                                                                                     0x036F0148
#define MED_XREG_ARB_SCB_BLK_CTRL_PPM_CLK_EN_SET                                                                                  0x036F0150
#define MED_XREG_ARB_SCB_BLK_CTRL_PPM_CLK_EN_CLR                                                                                  0x036F0154
#define MED_XREG_ARB_SCB_BLK_CTRL_PPM_CLK_EN                                                                                      0x036F0158
#define MED_XREG_ARB_SCB_BLK_CTRL_CRYPTO_CLK_EN_SET                                                                               0x036F0160
#define MED_XREG_ARB_SCB_BLK_CTRL_CRYPTO_CLK_EN_CLR                                                                               0x036F0164
#define MED_XREG_ARB_SCB_BLK_CTRL_CRYPTO_CLK_EN                                                                                   0x036F0168
#define MED_XREG_ARB_SCB_BLK_CTRL_FWPU_CLK_EN_SET                                                                                 0x036F0170
#define MED_XREG_ARB_SCB_BLK_CTRL_FWPU_CLK_EN_CLR                                                                                 0x036F0174
#define MED_XREG_ARB_SCB_BLK_CTRL_FWPU_CLK_EN                                                                                     0x036F0178
#define MED_XREG_ARB_SCB_BLK_CTRL_GDMA_XMEM_CLK_EN_SET                                                                            0x036F0180
#define MED_XREG_ARB_SCB_BLK_CTRL_GDMA_XMEM_CLK_EN_CLR                                                                            0x036F0184
#define MED_XREG_ARB_SCB_BLK_CTRL_GDMA_XMEM_CLK_EN                                                                                0x036F0188
#define MED_XREG_ARB_SCB_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                           0x036F0200
#define MED_XREG_ARB_SCB_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                           0x036F0204
#define MED_XREG_ARB_SCB_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                           0x036F0208
#define MED_XREG_ARB_SCB_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                           0x036F020C
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_TIMEOUT_EN                                                                                 0x036F0300
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                             0x036F0304
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                              0x036F0308
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                             0x036F0310
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                               0x036F0314
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_MASTERTIMEOUT_EN                                                                           0x036F0380
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_MASTERTIMEOUT_RELOAD                                                                       0x036F0384
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_MASTERTIMEOUT_COUNT                                                                        0x036F0388
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_MASTERTIMEOUT_STATUS                                                                       0x036F0390
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_MASTERTIMEOUT_ADDR                                                                         0x036F0394
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_0                                                                                0x036F0400
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                           0x036F0404
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_1                                                                                0x036F0410
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                                           0x036F0414
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_2                                                                                0x036F0420
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_2_ADDR                                                                           0x036F0424
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_3                                                                                0x036F0430
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_3_ADDR                                                                           0x036F0434
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_4                                                                                0x036F0440
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_4_ADDR                                                                           0x036F0444
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_5                                                                                0x036F0450
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_5_ADDR                                                                           0x036F0454
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_6                                                                                0x036F0460
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_6_ADDR                                                                           0x036F0464
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_7                                                                                0x036F0470
#define MED_XREG_ARB_SCB_BLK_CTRL_XREG_COHERENCY_7_ADDR                                                                           0x036F0474
#define MED_XREG_ARB_SCB_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                                     0x036F0500
#define MED_XREG_ARB_SCB_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                                     0x036F0504
#define MED_XREG_ARB_SCB_BLK_CTRL_ECO_REG                                                                                         0x036F0E00
#define MED_XREG_ARB_SCB_BLK_CTRL_MEM_ADJ_OUT                                                                                     0x036F0E10
#define MED_XREG_ARB_USB_BLK_CTRL_USB3_DRD_RESET_SET                                                                              0x037E0000
#define MED_XREG_ARB_USB_BLK_CTRL_USB3_DRD_RESET_CLR                                                                              0x037E0004
#define MED_XREG_ARB_USB_BLK_CTRL_USB3_DRD_RESET                                                                                  0x037E0008
#define MED_XREG_ARB_USB_BLK_CTRL_USB3_PHY_RESET_CONFIG                                                                           0x037E0010
#define MED_XREG_ARB_USB_BLK_CTRL_USB3_DRD_CLOCK_ENABLE_SET                                                                       0x037E0100
#define MED_XREG_ARB_USB_BLK_CTRL_USB3_DRD_CLOCK_ENABLE_CLR                                                                       0x037E0104
#define MED_XREG_ARB_USB_BLK_CTRL_USB3_DRD_CLOCK_ENABLE                                                                           0x037E0108
#define MED_XREG_ARB_USB_BLK_CTRL_USB3_PHY_CLOCK_CONFIG                                                                           0x037E0110
#define MED_XREG_ARB_USB_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                           0x037E0200
#define MED_XREG_ARB_USB_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                           0x037E0204
#define MED_XREG_ARB_USB_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                           0x037E0208
#define MED_XREG_ARB_USB_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                           0x037E020C
#define MED_XREG_ARB_USB_BLK_CTRL_XREG_TIMEOUT_EN                                                                                 0x037E0300
#define MED_XREG_ARB_USB_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                             0x037E0304
#define MED_XREG_ARB_USB_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                              0x037E0308
#define MED_XREG_ARB_USB_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                             0x037E0310
#define MED_XREG_ARB_USB_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                               0x037E0314
#define MED_XREG_ARB_USB_BLK_CTRL_XREG_COHERENCY_0                                                                                0x037E0400
#define MED_XREG_ARB_USB_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                           0x037E0404
#define MED_XREG_ARB_USB_BLK_CTRL_XREG_COHERENCY_1                                                                                0x037E0410
#define MED_XREG_ARB_USB_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                                           0x037E0414
#define MED_XREG_ARB_USB_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                                     0x037E0500
#define MED_XREG_ARB_USB_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                                     0x037E0504
#define MED_XREG_ARB_USB_BLK_CTRL_ECO_REG                                                                                         0x037E0E00
#define MED_XREG_ARB_USB_BLK_CTRL_MEM_ADJ_OUT                                                                                     0x037E0E10
#define MED_XREG_ARB_USB_BLK_CTRL_USB_PHY_STATUS_REG                                                                              0x037E0F00
#define MED_XREG_ARB_USB_BLK_CTRL_USB_PHY_CONFIG_REG                                                                              0x037E0F04
#define MED_XREG_ARB_USB_BLK_CTRL_DMA_SLAVE_ERR_TAG                                                                               0x037E1050
#define MED_XREG_ARB_HPU_BLK_CTRL_CPU_RESET_SET                                                                                   0x037F0000
#define MED_XREG_ARB_HPU_BLK_CTRL_CPU_RESET_CLR                                                                                   0x037F0004
#define MED_XREG_ARB_HPU_BLK_CTRL_CPU_RESET                                                                                       0x037F0008
#define MED_XREG_ARB_HPU_BLK_CTRL_MIPS_TRACE_RESET_SET                                                                            0x037F0010
#define MED_XREG_ARB_HPU_BLK_CTRL_MIPS_TRACE_RESET_CLR                                                                            0x037F0014
#define MED_XREG_ARB_HPU_BLK_CTRL_MIPS_TRACE_RESET                                                                                0x037F0018
#define MED_XREG_ARB_HPU_BLK_CTRL_CPU_CLOCK_ENABLE_SET                                                                            0x037F0100
#define MED_XREG_ARB_HPU_BLK_CTRL_CPU_CLOCK_ENABLE_CLR                                                                            0x037F0104
#define MED_XREG_ARB_HPU_BLK_CTRL_CPU_CLOCK_ENABLE                                                                                0x037F0108
#define MED_XREG_ARB_HPU_BLK_CTRL_MIPS_TRACE_CLOCK_ENABLE_SET                                                                     0x037F0110
#define MED_XREG_ARB_HPU_BLK_CTRL_MIPS_TRACE_CLOCK_ENABLE_CLR                                                                     0x037F0114
#define MED_XREG_ARB_HPU_BLK_CTRL_MIPS_TRACE_CLOCK_ENABLE                                                                         0x037F0118
#define MED_XREG_ARB_HPU_BLK_CTRL_BLK_CTRL_INT_ENBL_SET                                                                           0x037F0200
#define MED_XREG_ARB_HPU_BLK_CTRL_BLK_CTRL_INT_ENBL_CLR                                                                           0x037F0204
#define MED_XREG_ARB_HPU_BLK_CTRL_BLK_CTRL_INT_STAT_SET                                                                           0x037F0208
#define MED_XREG_ARB_HPU_BLK_CTRL_BLK_CTRL_INT_STAT_CLR                                                                           0x037F020C
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_TIMEOUT_EN                                                                                 0x037F0300
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_TIMEOUT_RELOAD                                                                             0x037F0304
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_TIMEOUT_COUNT                                                                              0x037F0308
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_TIMEOUT_STATUS                                                                             0x037F0310
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_TIMEOUT_ADDR                                                                               0x037F0314
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_MASTERTIMEOUT_EN                                                                           0x037F0380
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_MASTERTIMEOUT_RELOAD                                                                       0x037F0384
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_MASTERTIMEOUT_COUNT                                                                        0x037F0388
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_MASTERTIMEOUT_STATUS                                                                       0x037F0390
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_MASTERTIMEOUT_ADDR                                                                         0x037F0394
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_COHERENCY_0                                                                                0x037F0400
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_COHERENCY_0_ADDR                                                                           0x037F0404
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_COHERENCY_1                                                                                0x037F0410
#define MED_XREG_ARB_HPU_BLK_CTRL_XREG_COHERENCY_1_ADDR                                                                           0x037F0414
#define MED_XREG_ARB_HPU_BLK_CTRL_FLOORPLAN_SECURITY_SEC_ENBL                                                                     0x037F0500
#define MED_XREG_ARB_HPU_BLK_CTRL_FLOORPLAN_SECURITY_SEC_STAT                                                                     0x037F0504
#define MED_XREG_ARB_HPU_BLK_CTRL_ECO_REG                                                                                         0x037F0E00
#define MED_XREG_ARB_HPU_BLK_CTRL_MEM_ADJ_OUT                                                                                     0x037F0E10
#define MED_XREG_ARB_HPU_BLK_CTRL_IOCU_MODE_ENABLE                                                                                0x037F1000
