{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576104516614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576104516614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 16:48:36 2019 " "Processing started: Wed Dec 11 16:48:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576104516614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576104516614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmpacc_demo -c cmpacc_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmpacc_demo -c cmpacc_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576104516614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576104517075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576104517075 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cmpalu.v(73) " "Verilog HDL warning at cmpalu.v(73): extended using \"x\" or \"z\"" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576104524347 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cmpalu.v(99) " "Verilog HDL warning at cmpalu.v(99): extended using \"x\" or \"z\"" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576104524347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpalu.v 1 1 " "Found 1 design units, including 1 entities, in source file cmpalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmpalu " "Found entity 1: cmpalu" {  } { { "cmpalu.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpalu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576104524347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576104524347 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bmpreg.v(43) " "Verilog HDL information at bmpreg.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576104524347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bmpreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bmpreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bmpreg " "Found entity 1: bmpreg" {  } { { "bmpreg.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/bmpreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576104524347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576104524347 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmpacc_demo.v 1 1 " "Using design file cmpacc_demo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmpacc_demo " "Found entity 1: cmpacc_demo" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576104524394 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576104524394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmpacc_demo " "Elaborating entity \"cmpacc_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576104524394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 9 cmpacc_demo.v(49) " "Verilog HDL assignment warning at cmpacc_demo.v(49): truncated value with size 13 to match size of target (9)" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576104524394 "|cmpacc_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmpreg bmpreg:bitmapreg " "Elaborating entity \"bmpreg\" for hierarchy \"bmpreg:bitmapreg\"" {  } { { "cmpacc_demo.v" "bitmapreg" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576104524394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpalu cmpalu:alu " "Elaborating entity \"cmpalu\" for hierarchy \"cmpalu:alu\"" {  } { { "cmpacc_demo.v" "alu" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576104524394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576104525019 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576104525156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.map.smsg " "Generated suppressed messages file C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576104525188 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576104525297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576104525297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "cmpacc_demo.v" "" { Text "C:/Users/ECE_STUDENT/verilog/Music_Rockcessor/verilog/compareacc/cmpacc_demo.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576104525391 "|cmpacc_demo|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576104525391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576104525391 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576104525391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576104525391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576104525391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576104525422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 16:48:45 2019 " "Processing ended: Wed Dec 11 16:48:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576104525422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576104525422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576104525422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576104525422 ""}
