/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.54
Hash     : 48b2de3
Date     : May 14 2024
Type     : Engineering
Log Time   : Tue May 14 10:44:40 2024 GMT
#Timing report of worst 67 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 8

#Path 1
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : out:ready_buf.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[2].C[0] (dffre)                                         0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                       0.154     1.048
$abc$1668$new_new_n26__.in[0] (.names)                           0.308     1.356
$abc$1668$new_new_n26__.out[0] (.names)                          0.103     1.459
ready_buf.in[0] (.names)                                         0.085     1.544
ready_buf.out[0] (.names)                                        0.099     1.643
out:ready_buf.outpad[0] (.output)                                2.266     3.909
data arrival time                                                          3.909

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.909


#Path 2
Startpoint: data_i_serdes_reg[4].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[4].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[4].C[0] (dffre)                                  0.894     0.894
data_i_serdes_reg[4].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:data_i_serdes_reg[4].outpad[0] (.output)                       2.208     3.257
data arrival time                                                            3.257

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -3.257
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -3.257


#Path 3
Startpoint: data_i_serdes_reg[7].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[7].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[7].C[0] (dffre)                                  0.894     0.894
data_i_serdes_reg[7].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:data_i_serdes_reg[7].outpad[0] (.output)                       1.852     2.900
data arrival time                                                            2.900

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.900
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.900


#Path 4
Startpoint: data_i_serdes_reg[8].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[8].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[8].C[0] (dffre)                                  0.894     0.894
data_i_serdes_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:data_i_serdes_reg[8].outpad[0] (.output)                       1.730     2.778
data arrival time                                                            2.778

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.778
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.778


#Path 5
Startpoint: data_i_serdes_reg[9].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[9].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[9].C[0] (dffre)                                  0.894     0.894
data_i_serdes_reg[9].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:data_i_serdes_reg[9].outpad[0] (.output)                       1.727     2.775
data arrival time                                                            2.775

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.775
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.775


#Path 6
Startpoint: data_i_serdes_reg[6].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[6].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[6].C[0] (dffre)                                  0.894     0.894
data_i_serdes_reg[6].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:data_i_serdes_reg[6].outpad[0] (.output)                       1.669     2.717
data arrival time                                                            2.717

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.717
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.717


#Path 7
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : out:reset_buf_n.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
out:reset_buf_n.outpad[0] (.output)                              1.193     2.662
data arrival time                                                          2.662

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.662
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.662


#Path 8
Startpoint: data_i_serdes_reg[3].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[3].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[3].C[0] (dffre)                                  0.894     0.894
data_i_serdes_reg[3].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:data_i_serdes_reg[3].outpad[0] (.output)                       1.550     2.598
data arrival time                                                            2.598

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.598
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.598


#Path 9
Startpoint: data_i_serdes_reg[0].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[0].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[0].C[0] (dffre)                                  0.894     0.894
data_i_serdes_reg[0].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:data_i_serdes_reg[0].outpad[0] (.output)                       1.373     2.421
data arrival time                                                            2.421

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.421
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.421


#Path 10
Startpoint: data_i_serdes_reg[2].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[2].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[2].C[0] (dffre)                                  0.894     0.894
data_i_serdes_reg[2].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:data_i_serdes_reg[2].outpad[0] (.output)                       1.373     2.421
data arrival time                                                            2.421

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.421
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.421


#Path 11
Startpoint: enable_buf_n.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : out:enable_buf.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
enable_buf_n.inpad[0] (.input)                                   0.000     0.000
enable_buf.in[0] (.names)                                        1.321     1.321
enable_buf.out[0] (.names)                                       0.148     1.469
out:enable_buf.outpad[0] (.output)                               0.952     2.421
data arrival time                                                          2.421

clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.421
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.421


#Path 12
Startpoint: data_i_serdes_reg[1].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[1].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[1].C[0] (dffre)                                  0.894     0.894
data_i_serdes_reg[1].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:data_i_serdes_reg[1].outpad[0] (.output)                       1.370     2.418
data arrival time                                                            2.418

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.418
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.418


#Path 13
Startpoint: data_i_serdes_reg[5].Q[0] (dffre clocked by fabric_clk_div)
Endpoint  : out:data_i_serdes_reg[5].outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock fabric_clk_div (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
fabric_clk_div.inpad[0] (.input)                                   0.000     0.000
data_i_serdes_reg[5].C[0] (dffre)                                  0.894     0.894
data_i_serdes_reg[5].Q[0] (dffre) [clock-to-output]                0.154     1.048
out:data_i_serdes_reg[5].outpad[0] (.output)                       1.370     2.418
data arrival time                                                            2.418

clock virtual_io_clock (rise edge)                                 0.000     0.000
clock source latency                                               0.000     0.000
clock uncertainty                                                  0.000     0.000
output external delay                                              0.000     0.000
data required time                                                           0.000
----------------------------------------------------------------------------------
data required time                                                           0.000
data arrival time                                                           -2.418
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -2.418


#Path 14
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[0].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[2].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     1.048
$abc$1668$new_new_n26__.in[0] (.names)                                                                                                                                                                                                              0.308     1.356
$abc$1668$new_new_n26__.out[0] (.names)                                                                                                                                                                                                             0.103     1.459
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names)                        0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.099     1.643
wait_pll[0].E[0] (dffre)                                                                                                                                                                                                                            0.305     1.948
data arrival time                                                                                                                                                                                                                                             1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[0].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
clock uncertainty                                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                                            -1.948
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.085


#Path 15
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[7].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[2].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     1.048
$abc$1668$new_new_n26__.in[0] (.names)                                                                                                                                                                                                              0.308     1.356
$abc$1668$new_new_n26__.out[0] (.names)                                                                                                                                                                                                             0.103     1.459
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names)                        0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.099     1.643
wait_pll[7].E[0] (dffre)                                                                                                                                                                                                                            0.305     1.948
data arrival time                                                                                                                                                                                                                                             1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[7].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
clock uncertainty                                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                                            -1.948
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.085


#Path 16
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[6].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[2].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     1.048
$abc$1668$new_new_n26__.in[0] (.names)                                                                                                                                                                                                              0.308     1.356
$abc$1668$new_new_n26__.out[0] (.names)                                                                                                                                                                                                             0.103     1.459
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names)                        0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.099     1.643
wait_pll[6].E[0] (dffre)                                                                                                                                                                                                                            0.305     1.948
data arrival time                                                                                                                                                                                                                                             1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[6].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
clock uncertainty                                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                                            -1.948
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.085


#Path 17
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[5].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[2].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     1.048
$abc$1668$new_new_n26__.in[0] (.names)                                                                                                                                                                                                              0.308     1.356
$abc$1668$new_new_n26__.out[0] (.names)                                                                                                                                                                                                             0.103     1.459
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names)                        0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.099     1.643
wait_pll[5].E[0] (dffre)                                                                                                                                                                                                                            0.305     1.948
data arrival time                                                                                                                                                                                                                                             1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[5].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
clock uncertainty                                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                                            -1.948
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.085


#Path 18
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[4].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[2].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     1.048
$abc$1668$new_new_n26__.in[0] (.names)                                                                                                                                                                                                              0.308     1.356
$abc$1668$new_new_n26__.out[0] (.names)                                                                                                                                                                                                             0.103     1.459
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names)                        0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.099     1.643
wait_pll[4].E[0] (dffre)                                                                                                                                                                                                                            0.305     1.948
data arrival time                                                                                                                                                                                                                                             1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[4].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
clock uncertainty                                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                                            -1.948
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.085


#Path 19
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[2].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[2].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     1.048
$abc$1668$new_new_n26__.in[0] (.names)                                                                                                                                                                                                              0.308     1.356
$abc$1668$new_new_n26__.out[0] (.names)                                                                                                                                                                                                             0.103     1.459
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names)                        0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.099     1.643
wait_pll[2].E[0] (dffre)                                                                                                                                                                                                                            0.305     1.948
data arrival time                                                                                                                                                                                                                                             1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[2].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
clock uncertainty                                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                                            -1.948
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.085


#Path 20
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[1].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[2].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     1.048
$abc$1668$new_new_n26__.in[0] (.names)                                                                                                                                                                                                              0.308     1.356
$abc$1668$new_new_n26__.out[0] (.names)                                                                                                                                                                                                             0.103     1.459
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names)                        0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.099     1.643
wait_pll[1].E[0] (dffre)                                                                                                                                                                                                                            0.305     1.948
data arrival time                                                                                                                                                                                                                                             1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[1].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
clock uncertainty                                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                                            -1.948
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.085


#Path 21
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[3].E[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                                                                                                                                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[2].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                          0.154     1.048
$abc$1668$new_new_n26__.in[0] (.names)                                                                                                                                                                                                              0.308     1.356
$abc$1668$new_new_n26__.out[0] (.names)                                                                                                                                                                                                             0.103     1.459
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.in[0] (.names)                        0.085     1.544
$abc$1668$techmap$techmap1289$abc$687$auto$blifparse.cc:377:parse_blif$690.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1239_Y.out[0] (.names)                       0.099     1.643
wait_pll[3].E[0] (dffre)                                                                                                                                                                                                                            0.305     1.948
data arrival time                                                                                                                                                                                                                                             1.948

clock clkGHz_clkbuf (rise edge)                                                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                                                0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                                                                                                                                                                                                     0.000     0.000
wait_pll[3].C[0] (dffre)                                                                                                                                                                                                                            0.894     0.894
clock uncertainty                                                                                                                                                                                                                                   0.000     0.894
cell setup time                                                                                                                                                                                                                                    -0.032     0.863
data required time                                                                                                                                                                                                                                            0.863
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                            0.863
data arrival time                                                                                                                                                                                                                                            -1.948
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                             -1.085


#Path 22
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].E[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.443     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.135     1.578
data_i_serdes_reg[0].E[0] (dffre)                                                                                                                                                                                    0.366     1.944
data arrival time                                                                                                                                                                                                              1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[0].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                    0.000     0.894
cell setup time                                                                                                                                                                                                     -0.032     0.863
data required time                                                                                                                                                                                                             0.863
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             0.863
data arrival time                                                                                                                                                                                                             -1.944
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -1.081


#Path 23
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].E[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.443     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.135     1.578
data_i_serdes_reg[1].E[0] (dffre)                                                                                                                                                                                    0.366     1.944
data arrival time                                                                                                                                                                                                              1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[1].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                    0.000     0.894
cell setup time                                                                                                                                                                                                     -0.032     0.863
data required time                                                                                                                                                                                                             0.863
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             0.863
data arrival time                                                                                                                                                                                                             -1.944
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -1.081


#Path 24
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].E[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.443     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.135     1.578
data_i_serdes_reg[2].E[0] (dffre)                                                                                                                                                                                    0.366     1.944
data arrival time                                                                                                                                                                                                              1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[2].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                    0.000     0.894
cell setup time                                                                                                                                                                                                     -0.032     0.863
data required time                                                                                                                                                                                                             0.863
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             0.863
data arrival time                                                                                                                                                                                                             -1.944
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -1.081


#Path 25
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].E[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.443     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.135     1.578
data_i_serdes_reg[3].E[0] (dffre)                                                                                                                                                                                    0.366     1.944
data arrival time                                                                                                                                                                                                              1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[3].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                    0.000     0.894
cell setup time                                                                                                                                                                                                     -0.032     0.863
data required time                                                                                                                                                                                                             0.863
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             0.863
data arrival time                                                                                                                                                                                                             -1.944
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -1.081


#Path 26
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].E[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.443     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.135     1.578
data_i_serdes_reg[4].E[0] (dffre)                                                                                                                                                                                    0.366     1.944
data arrival time                                                                                                                                                                                                              1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[4].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                    0.000     0.894
cell setup time                                                                                                                                                                                                     -0.032     0.863
data required time                                                                                                                                                                                                             0.863
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             0.863
data arrival time                                                                                                                                                                                                             -1.944
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -1.081


#Path 27
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].E[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.443     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.135     1.578
data_i_serdes_reg[5].E[0] (dffre)                                                                                                                                                                                    0.366     1.944
data arrival time                                                                                                                                                                                                              1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[5].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                    0.000     0.894
cell setup time                                                                                                                                                                                                     -0.032     0.863
data required time                                                                                                                                                                                                             0.863
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             0.863
data arrival time                                                                                                                                                                                                             -1.944
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -1.081


#Path 28
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].E[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.443     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.135     1.578
data_i_serdes_reg[6].E[0] (dffre)                                                                                                                                                                                    0.366     1.944
data arrival time                                                                                                                                                                                                              1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[6].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                    0.000     0.894
cell setup time                                                                                                                                                                                                     -0.032     0.863
data required time                                                                                                                                                                                                             0.863
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             0.863
data arrival time                                                                                                                                                                                                             -1.944
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -1.081


#Path 29
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].E[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.443     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.135     1.578
data_i_serdes_reg[7].E[0] (dffre)                                                                                                                                                                                    0.366     1.944
data arrival time                                                                                                                                                                                                              1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[7].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                    0.000     0.894
cell setup time                                                                                                                                                                                                     -0.032     0.863
data required time                                                                                                                                                                                                             0.863
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             0.863
data arrival time                                                                                                                                                                                                             -1.944
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -1.081


#Path 30
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].E[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.443     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.135     1.578
data_i_serdes_reg[8].E[0] (dffre)                                                                                                                                                                                    0.366     1.944
data arrival time                                                                                                                                                                                                              1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[8].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                    0.000     0.894
cell setup time                                                                                                                                                                                                     -0.032     0.863
data required time                                                                                                                                                                                                             0.863
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             0.863
data arrival time                                                                                                                                                                                                             -1.944
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -1.081


#Path 31
Startpoint: data_i_valid.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].E[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                                                                                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
input external delay                                                                                                                                                                                                 0.000     0.000
data_i_valid.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.in[1] (.names)                        1.443     1.443
$abc$1140$abc$482$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC44/results_dir/.././rtl/GJC44.v:90$10_Y.out[0] (.names)                       0.135     1.578
data_i_serdes_reg[9].E[0] (dffre)                                                                                                                                                                                    0.366     1.944
data arrival time                                                                                                                                                                                                              1.944

clock fabric_clk_div (rise edge)                                                                                                                                                                                     0.000     0.000
clock source latency                                                                                                                                                                                                 0.000     0.000
fabric_clk_div.inpad[0] (.input)                                                                                                                                                                                     0.000     0.000
data_i_serdes_reg[9].C[0] (dffre)                                                                                                                                                                                    0.894     0.894
clock uncertainty                                                                                                                                                                                                    0.000     0.894
cell setup time                                                                                                                                                                                                     -0.032     0.863
data required time                                                                                                                                                                                                             0.863
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                             0.863
data arrival time                                                                                                                                                                                                             -1.944
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                              -1.081


#Path 32
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].R[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
data_i_serdes_reg[9].R[0] (dffre)                                0.424     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[9].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 33
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].R[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
data_i_serdes_reg[8].R[0] (dffre)                                0.424     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[8].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 34
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].R[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
data_i_serdes_reg[7].R[0] (dffre)                                0.424     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[7].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 35
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].R[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
data_i_serdes_reg[6].R[0] (dffre)                                0.424     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[6].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 36
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].R[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
data_i_serdes_reg[5].R[0] (dffre)                                0.424     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[5].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 37
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].R[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
data_i_serdes_reg[4].R[0] (dffre)                                0.424     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[4].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 38
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].R[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
data_i_serdes_reg[3].R[0] (dffre)                                0.424     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[3].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 39
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].R[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
data_i_serdes_reg[2].R[0] (dffre)                                0.424     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[2].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 40
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].R[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
data_i_serdes_reg[1].R[0] (dffre)                                0.424     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[1].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 41
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].R[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
data_i_serdes_reg[0].R[0] (dffre)                                0.424     1.892
data arrival time                                                          1.892

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[0].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.030


#Path 42
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[1].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
wait_pll[1].R[0] (dffre)                                         0.247     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[1].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 43
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[0].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
wait_pll[0].R[0] (dffre)                                         0.247     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[0].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 44
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[7].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
wait_pll[7].R[0] (dffre)                                         0.247     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[7].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 45
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[6].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
wait_pll[6].R[0] (dffre)                                         0.247     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[6].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 46
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[5].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
wait_pll[5].R[0] (dffre)                                         0.247     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[5].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 47
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[4].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
wait_pll[4].R[0] (dffre)                                         0.247     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[4].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 48
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[3].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
wait_pll[3].R[0] (dffre)                                         0.247     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[3].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 49
Startpoint: reset_buf.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : wait_pll[2].R[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset_buf.inpad[0] (.input)                                      0.000     0.000
reset_buf_n.in[0] (.names)                                       1.321     1.321
reset_buf_n.out[0] (.names)                                      0.148     1.469
wait_pll[2].R[0] (dffre)                                         0.247     1.716
data arrival time                                                          1.716

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[2].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.853


#Path 50
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[7].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[2].C[0] (dffre)                                         0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                       0.154     1.048
$abc$1668$new_new_n26__.in[0] (.names)                           0.308     1.356
$abc$1668$new_new_n26__.out[0] (.names)                          0.103     1.459
$abc$1140$abc$687$li7_li7.in[1] (.names)                         0.085     1.544
$abc$1140$abc$687$li7_li7.out[0] (.names)                        0.099     1.643
wait_pll[7].D[0] (dffre)                                         0.000     1.643
data arrival time                                                          1.643

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[7].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.643
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.780


#Path 51
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[6].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[2].C[0] (dffre)                                         0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                       0.154     1.048
$abc$1668$new_new_n26__.in[0] (.names)                           0.308     1.356
$abc$1668$new_new_n26__.out[0] (.names)                          0.103     1.459
$abc$1140$abc$687$li6_li6.in[0] (.names)                         0.085     1.544
$abc$1140$abc$687$li6_li6.out[0] (.names)                        0.099     1.643
wait_pll[6].D[0] (dffre)                                         0.000     1.643
data arrival time                                                          1.643

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[6].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.643
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.780


#Path 52
Startpoint: data_i_serdes[0].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[0].D[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[0].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[0].D[0] (dffre)                                1.637     1.637
data arrival time                                                          1.637

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[0].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.637
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.774


#Path 53
Startpoint: data_i_serdes[5].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[5].D[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[5].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[5].D[0] (dffre)                                1.539     1.539
data arrival time                                                          1.539

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[5].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.676


#Path 54
Startpoint: data_i_serdes[7].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[7].D[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[7].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[7].D[0] (dffre)                                1.539     1.539
data arrival time                                                          1.539

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[7].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.676


#Path 55
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[2].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[2].C[0] (dffre)                                         0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                       0.154     1.048
$abc$1140$abc$687$li2_li2.in[0] (.names)                         0.308     1.356
$abc$1140$abc$687$li2_li2.out[0] (.names)                        0.148     1.504
wait_pll[2].D[0] (dffre)                                         0.000     1.504
data arrival time                                                          1.504

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[2].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.641


#Path 56
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[4].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[2].C[0] (dffre)                                         0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                       0.154     1.048
$abc$1140$abc$687$li4_li4.in[1] (.names)                         0.308     1.356
$abc$1140$abc$687$li4_li4.out[0] (.names)                        0.148     1.504
wait_pll[4].D[0] (dffre)                                         0.000     1.504
data arrival time                                                          1.504

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[4].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.641


#Path 57
Startpoint: wait_pll[1].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[3].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[1].C[0] (dffre)                                         0.894     0.894
wait_pll[1].Q[0] (dffre) [clock-to-output]                       0.154     1.048
$abc$1140$abc$687$li3_li3.in[2] (.names)                         0.247     1.295
$abc$1140$abc$687$li3_li3.out[0] (.names)                        0.197     1.492
wait_pll[3].D[0] (dffre)                                         0.000     1.492
data arrival time                                                          1.492

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[3].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.492
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.629


#Path 58
Startpoint: wait_pll[1].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[1].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[1].C[0] (dffre)                                         0.894     0.894
wait_pll[1].Q[0] (dffre) [clock-to-output]                       0.154     1.048
$abc$1140$abc$687$li1_li1.in[0] (.names)                         0.247     1.295
$abc$1140$abc$687$li1_li1.out[0] (.names)                        0.197     1.492
wait_pll[1].D[0] (dffre)                                         0.000     1.492
data arrival time                                                          1.492

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[1].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.492
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.629


#Path 59
Startpoint: data_i_serdes[2].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[2].D[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[2].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[2].D[0] (dffre)                                1.478     1.478
data arrival time                                                          1.478

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[2].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.478
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.615


#Path 60
Startpoint: wait_pll[2].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[5].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[2].C[0] (dffre)                                         0.894     0.894
wait_pll[2].Q[0] (dffre) [clock-to-output]                       0.154     1.048
$abc$1140$abc$687$li5_li5.in[1] (.names)                         0.308     1.356
$abc$1140$abc$687$li5_li5.out[0] (.names)                        0.103     1.459
wait_pll[5].D[0] (dffre)                                         0.000     1.459
data arrival time                                                          1.459

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[5].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.459
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.596


#Path 61
Startpoint: data_i_serdes[3].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[3].D[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[3].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[3].D[0] (dffre)                                1.457     1.457
data arrival time                                                          1.457

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[3].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.594


#Path 62
Startpoint: data_i_serdes[9].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[9].D[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[9].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[9].D[0] (dffre)                                1.420     1.420
data arrival time                                                          1.420

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[9].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.420
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.557


#Path 63
Startpoint: data_i_serdes[4].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[4].D[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[4].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[4].D[0] (dffre)                                1.408     1.408
data arrival time                                                          1.408

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[4].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.408
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.545


#Path 64
Startpoint: data_i_serdes[1].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[1].D[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[1].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[1].D[0] (dffre)                                1.408     1.408
data arrival time                                                          1.408

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[1].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.408
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.545


#Path 65
Startpoint: data_i_serdes[6].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[6].D[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[6].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[6].D[0] (dffre)                                1.396     1.396
data arrival time                                                          1.396

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[6].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.533


#Path 66
Startpoint: data_i_serdes[8].inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : data_i_serdes_reg[8].D[0] (dffre clocked by fabric_clk_div)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                               0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
data_i_serdes[8].inpad[0] (.input)                               0.000     0.000
data_i_serdes_reg[8].D[0] (dffre)                                1.396     1.396
data arrival time                                                          1.396

clock fabric_clk_div (rise edge)                                 0.000     0.000
clock source latency                                             0.000     0.000
fabric_clk_div.inpad[0] (.input)                                 0.000     0.000
data_i_serdes_reg[8].C[0] (dffre)                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.396
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.533


#Path 67
Startpoint: wait_pll[0].Q[0] (dffre clocked by clkGHz_clkbuf)
Endpoint  : wait_pll[0].D[0] (dffre clocked by clkGHz_clkbuf)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[0].C[0] (dffre)                                         0.894     0.894
wait_pll[0].Q[0] (dffre) [clock-to-output]                       0.154     1.048
$abc$1140$abc$687$li0_li0.in[0] (.names)                         0.085     1.133
$abc$1140$abc$687$li0_li0.out[0] (.names)                        0.218     1.352
wait_pll[0].D[0] (dffre)                                         0.000     1.352
data arrival time                                                          1.352

clock clkGHz_clkbuf (rise edge)                                  0.000     0.000
clock source latency                                             0.000     0.000
clkGHz_clkbuf.inpad[0] (.input)                                  0.000     0.000
wait_pll[0].C[0] (dffre)                                         0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -1.352
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.489


#End of timing report
