// Seed: 382695448
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1)
    if (id_4) id_4 <= #1 id_3;
    else assign id_5 = 1;
  module_0();
endmodule
module module_2 (
    output tri1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand id_3
    , id_5
);
  uwire id_6, id_7, id_8, id_9;
  tri id_10 = {1{1}};
  initial begin
    disable id_11;
    assert (id_9 == id_1) $display(id_5);
  end
  module_0();
endmodule
