# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl" --include "../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl" --include "../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_processing_system7_0_0/sim/main_design_processing_system7_0_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_1/sim/main_design_xbar_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_pc_0/sim/main_design_auto_pc_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_2/sim/main_design_xbar_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_us_0/sim/main_design_auto_us_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_us_1/sim/main_design_auto_us_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_us_2/sim/main_design_auto_us_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_pc_1/sim/main_design_auto_pc_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_3/sim/main_design_xbar_3.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slid_0/hdl/tdata_main_design_auto_ss_slid_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slid_0/hdl/tuser_main_design_auto_ss_slid_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slid_0/hdl/tstrb_main_design_auto_ss_slid_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slid_0/hdl/tkeep_main_design_auto_ss_slid_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slid_0/hdl/tid_main_design_auto_ss_slid_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slid_0/hdl/tdest_main_design_auto_ss_slid_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slid_0/hdl/tlast_main_design_auto_ss_slid_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slid_0/hdl/top_main_design_auto_ss_slid_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slid_0/sim/main_design_auto_ss_slid_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_0/hdl/tdata_main_design_auto_ss_k_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_0/hdl/tuser_main_design_auto_ss_k_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_0/hdl/tstrb_main_design_auto_ss_k_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_0/hdl/tkeep_main_design_auto_ss_k_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_0/hdl/tid_main_design_auto_ss_k_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_0/hdl/tdest_main_design_auto_ss_k_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_0/hdl/tlast_main_design_auto_ss_k_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_0/hdl/top_main_design_auto_ss_k_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_0/sim/main_design_auto_ss_k_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tdata_main_design_auto_ss_slidr_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tuser_main_design_auto_ss_slidr_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tstrb_main_design_auto_ss_slidr_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tkeep_main_design_auto_ss_slidr_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tid_main_design_auto_ss_slidr_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tdest_main_design_auto_ss_slidr_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/tlast_main_design_auto_ss_slidr_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_0/hdl/top_main_design_auto_ss_slidr_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_0/sim/main_design_auto_ss_slidr_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_1/hdl/tdata_main_design_auto_ss_k_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_1/hdl/tuser_main_design_auto_ss_k_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_1/hdl/tstrb_main_design_auto_ss_k_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_1/hdl/tkeep_main_design_auto_ss_k_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_1/hdl/tid_main_design_auto_ss_k_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_1/hdl/tdest_main_design_auto_ss_k_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_1/hdl/tlast_main_design_auto_ss_k_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_1/hdl/top_main_design_auto_ss_k_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_1/sim/main_design_auto_ss_k_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_1/hdl/tdata_main_design_auto_ss_slidr_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_1/hdl/tuser_main_design_auto_ss_slidr_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_1/hdl/tstrb_main_design_auto_ss_slidr_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_1/hdl/tkeep_main_design_auto_ss_slidr_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_1/hdl/tid_main_design_auto_ss_slidr_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_1/hdl/tdest_main_design_auto_ss_slidr_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_1/hdl/tlast_main_design_auto_ss_slidr_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_1/hdl/top_main_design_auto_ss_slidr_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_1/sim/main_design_auto_ss_slidr_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_4/sim/main_design_xbar_4.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_s_arb_req_suppress_concat_0/sim/main_design_s_arb_req_suppress_concat_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_2/hdl/tdata_main_design_auto_ss_k_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_2/hdl/tuser_main_design_auto_ss_k_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_2/hdl/tstrb_main_design_auto_ss_k_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_2/hdl/tkeep_main_design_auto_ss_k_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_2/hdl/tid_main_design_auto_ss_k_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_2/hdl/tdest_main_design_auto_ss_k_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_2/hdl/tlast_main_design_auto_ss_k_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_2/hdl/top_main_design_auto_ss_k_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_2/sim/main_design_auto_ss_k_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_2/hdl/tdata_main_design_auto_ss_slidr_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_2/hdl/tuser_main_design_auto_ss_slidr_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_2/hdl/tstrb_main_design_auto_ss_slidr_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_2/hdl/tkeep_main_design_auto_ss_slidr_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_2/hdl/tid_main_design_auto_ss_slidr_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_2/hdl/tdest_main_design_auto_ss_slidr_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_2/hdl/tlast_main_design_auto_ss_slidr_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_2/hdl/top_main_design_auto_ss_slidr_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_2/sim/main_design_auto_ss_slidr_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlconcat_0_0/sim/main_design_xlconcat_0_0.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlslice_0_1/sim/main_design_xlslice_0_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlslice_0_2/sim/main_design_xlslice_0_2.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_monitor0_slice0_1/sim/main_design_monitor0_slice0_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_monitor0_slice1_1/sim/main_design_monitor0_slice1_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlconcat_0_1/sim/main_design_xlconcat_0_1.v" \
"../../../../ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_data_0_concat_1/sim/main_design_lvds_data_0_concat_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
