<profile>

<section name = "Vitis HLS Report for 'mmWBramWriter'" level="0">
<item name = "Date">Tue Mar 29 16:34:29 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">IWR_BRAM_writer</item>
<item name = "Solution">mmWaveBramWriter (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.424 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- load_loop">32, 32, 2, 1, 1, 32, yes</column>
<column name="- write_loop">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 617, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 36, 40, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 146, -</column>
<column name="Register">-, -, 157, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buffer_U">buffer, 4, 0, 0, 0, 32, 128, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln29_fu_159_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln50_fu_216_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln31_fu_188_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln29_fu_165_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln31_fu_182_p2">icmp, 0, 0, 20, 32, 6</column>
<column name="icmp_ln48_fu_222_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln870_fu_176_p2">icmp, 0, 0, 50, 128, 1</column>
<column name="lshr_ln50_fu_257_p2">lshr, 0, 0, 423, 128, 128</column>
<column name="n_points_3_fu_202_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">14, 3, 1, 3</column>
<column name="ap_phi_mux_i_2_phi_fu_127_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_i_phi_fu_152_p4">9, 2, 32, 64</column>
<column name="buffer_address0">14, 3, 5, 15</column>
<column name="buffer_out_address0">14, 3, 8, 24</column>
<column name="buffer_out_d0">14, 3, 32, 96</column>
<column name="i_2_reg_123">9, 2, 6, 12</column>
<column name="i_reg_148">9, 2, 32, 64</column>
<column name="n_points_reg_135">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln29_reg_272">6, 0, 6, 0</column>
<column name="add_ln50_reg_301">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="empty_10_reg_296">30, 0, 32, 2</column>
<column name="i_2_cast_reg_281">6, 0, 64, 58</column>
<column name="i_2_reg_123">6, 0, 6, 0</column>
<column name="i_reg_148">32, 0, 32, 0</column>
<column name="icmp_ln29_reg_277">1, 0, 1, 0</column>
<column name="icmp_ln48_reg_307">1, 0, 1, 0</column>
<column name="n_points_reg_135">32, 0, 32, 0</column>
<column name="trunc_ln50_reg_316">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, mmWBramWriter, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, mmWBramWriter, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, mmWBramWriter, return value</column>
<column name="buffer_in_address0">out, 5, ap_memory, buffer_in, array</column>
<column name="buffer_in_ce0">out, 1, ap_memory, buffer_in, array</column>
<column name="buffer_in_q0">in, 128, ap_memory, buffer_in, array</column>
<column name="buffer_out_address0">out, 8, ap_memory, buffer_out, array</column>
<column name="buffer_out_ce0">out, 1, ap_memory, buffer_out, array</column>
<column name="buffer_out_we0">out, 1, ap_memory, buffer_out, array</column>
<column name="buffer_out_d0">out, 32, ap_memory, buffer_out, array</column>
</table>
</item>
</section>
</profile>
