<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>failure analysis | Genetic Logic Lab</title><link>/tag/failure-analysis/</link><atom:link href="/tag/failure-analysis/index.xml" rel="self" type="application/rss+xml"/><description>failure analysis</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Wed, 01 Mar 2006 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>failure analysis</title><link>/tag/failure-analysis/</link></image><item><title>Verification of timed circuits with failure-directed abstractions</title><link>/publication/hao-zheng-verification-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-verification-2006/</guid><description/></item><item><title>Automatic Derivation of Timing Constraints by Failure Analysis</title><link>/publication/yoneda-automatic-2002/</link><pubDate>Mon, 01 Jul 2002 00:00:00 +0000</pubDate><guid>/publication/yoneda-automatic-2002/</guid><description/></item></channel></rss>