#  Simulation Model Generator
#  Xilinx EDK 14.7 EDK_P.20131013
#  Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
#
#  File     system.do (Sat Mar 17 02:06:09 2018)
#
vmap secureip "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/secureip/"
vmap simprim "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/simprim/"
vmap simprims_ver "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/simprims_ver/"
vmap unimacro "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/unimacro/"
vmap unimacro_ver "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/unimacro_ver/"
vmap unisim "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/unisim/"
vmap unisims_ver "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/unisims_ver/"
vmap xilinxcorelib "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/xilinxcorelib/"
vmap xilinxcorelib_ver "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/xilinxcorelib_ver/"
vmap microblaze_v8_50_c "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/microblaze_v8_50_c/"
vmap proc_common_v3_00_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/proc_common_v3_00_a/"
vmap plb_v46_v1_05_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/plb_v46_v1_05_a/"
vmap lmb_v10_v2_00_b "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/lmb_v10_v2_00_b/"
vmap lmb_bram_if_cntlr_v3_10_c "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/lmb_bram_if_cntlr_v3_10_c/"
vlib lmb_bram_elaborate_v1_00_a
vmap lmb_bram_elaborate_v1_00_a lmb_bram_elaborate_v1_00_a
vmap plbv46_slave_single_v1_01_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/plbv46_slave_single_v1_01_a/"
vmap lib_common_v1_00_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/lib_common_v1_00_a/"
vmap soft_temac_wrap_v2_03_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/soft_temac_wrap_v2_03_a/"
vmap eth_stat_wrap_v2_03_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/eth_stat_wrap_v2_03_a/"
vmap xps_ll_temac_v2_03_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/xps_ll_temac_v2_03_a/"
vmap interrupt_control_v2_01_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/interrupt_control_v2_01_a/"
vmap xps_gpio_v2_00_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/xps_gpio_v2_00_a/"
vmap mpmc_v6_06_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/mpmc_v6_06_a/"
vmap xps_spi_v2_02_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/xps_spi_v2_02_a/"
vmap clock_generator_v4_03_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/clock_generator_v4_03_a/"
vlib clock_generator_0_v4_03_a
vmap clock_generator_0_v4_03_a clock_generator_0_v4_03_a
vmap axi_lite_ipif_v1_01_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/axi_lite_ipif_v1_01_a/"
vmap mdm_v2_10_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/mdm_v2_10_a/"
vmap proc_sys_reset_v3_00_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/proc_sys_reset_v3_00_a/"
vmap xps_timer_v1_02_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/xps_timer_v1_02_a/"
vmap xps_intc_v2_01_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/xps_intc_v2_01_a/"
vmap xps_iic_v2_03_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/xps_iic_v2_03_a/"
vmap plbv46_slave_burst_v1_01_a "/home/shebalin/Xilinx/14.7/ISE_DS/ISE/mti_se/10.1c/lin/edk/plbv46_slave_burst_v1_01_a/"
vlib mb_eth_ifc_v1_00_a
vmap mb_eth_ifc_v1_00_a mb_eth_ifc_v1_00_a
vlib work
vmap work work
vcom -novopt -93 -work lmb_bram_elaborate_v1_00_a "elaborate/lmb_bram_elaborate_v1_00_a/hdl/vhdl/lmb_bram_elaborate.vhd"
vcom -novopt -93 -work clock_generator_0_v4_03_a "elaborate/clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd"
vcom -novopt -93 -work mb_eth_ifc_v1_00_a "/home/shebalin/lom/fpga/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_00_a/hdl/vhdl/user_logic.vhd"
vcom -novopt -93 -work mb_eth_ifc_v1_00_a "/home/shebalin/lom/fpga/IPRepository/MyProcessorIPLib/pcores/mb_eth_ifc_v1_00_a/hdl/vhdl/mb_eth_ifc.vhd"
vcom -novopt -93 -work work "system_microblaze_0_wrapper.vhd"
vcom -novopt -93 -work work "system_mb_plb_wrapper.vhd"
vcom -novopt -93 -work work "system_ilmb_wrapper.vhd"
vcom -novopt -93 -work work "system_dlmb_wrapper.vhd"
vcom -novopt -93 -work work "system_dlmb_cntlr_wrapper.vhd"
vcom -novopt -93 -work work "system_ilmb_cntlr_wrapper.vhd"
vcom -novopt -93 -work work "system_lmb_bram_wrapper.vhd"
vcom -novopt -93 -work work "system_soft_temac_wrapper.vhd"
vcom -novopt -93 -work work "system_leds_wrapper.vhd"
vcom -novopt -93 -work work "system_dip_switches_wrapper.vhd"
vlog -novopt -incr -work work "system_mcb_ddr3_wrapper.v"
vcom -novopt -93 -work work "system_generic_spi_wrapper.vhd"
vcom -novopt -93 -work work "system_clock_generator_0_wrapper.vhd"
vcom -novopt -93 -work work "system_mdm_0_wrapper.vhd"
vcom -novopt -93 -work work "system_proc_sys_reset_0_wrapper.vhd"
vcom -novopt -93 -work work "system_xps_timer_0_wrapper.vhd"
vcom -novopt -93 -work work "system_xps_intc_0_wrapper.vhd"
vcom -novopt -93 -work work "system_xps_iic_0_wrapper.vhd"
vcom -novopt -93 -work work "system_mb_eth_ifc_0_wrapper.vhd"
vcom -novopt -93 -work work "system_fadc_spi_wrapper.vhd"
vcom -novopt -93 -work work "system.vhd"
vcom -novopt -93 -work work "system_tb.vhd"
vlog -novopt -incr -work work "/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v" {+incdir+/opt/Xilinx/14.7/ISE_DS/ISE/verilog/src/}
