$date
	Wed Feb 15 16:04:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module gateExample_tb $end
$var reg 1 ! a $end
$upscope $end
$scope module gateExample_tb $end
$var reg 1 " b $end
$upscope $end
$scope module gateExample_tb $end
$var reg 1 # c $end
$upscope $end
$scope module gateExample_tb $end
$var reg 1 $ d $end
$upscope $end
$scope module gateExample_tb $end
$var wire 1 % e $end
$upscope $end
$scope module gateExample_tb $end
$var wire 1 & f $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#2
1$
#4
1%
0$
1#
#6
1&
1$
#8
0&
0%
0$
0#
1"
#10
1$
#12
1%
0$
1#
#14
1&
1$
#16
0&
0%
0$
0#
0"
1!
#18
1$
#20
1%
0$
1#
#22
1&
1$
#24
0&
0$
0#
1"
#26
1&
1$
#28
0&
0$
1#
#30
1&
1$
#32
