

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Tue Feb 26 02:14:48 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.32|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

 <State 1> : 3.18ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%corState_load = load i1* @corState, align 1" [correlator.cpp:191]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phaseClass0_V_3_load = load i16* @phaseClass0_V_3, align 2" [correlator.cpp:211]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phaseClass0_V_2_load = load i16* @phaseClass0_V_2, align 2" [correlator.cpp:211]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%phaseClass0_V_1_load = load i16* @phaseClass0_V_1, align 2" [correlator.cpp:211]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%phaseClass0_V_0_load = load i16* @phaseClass0_V_0, align 2" [correlator.cpp:211]
ST_1 : Operation 12 [1/1] (1.06ns)   --->   "br i1 %corState_load, label %0, label %._crit_edge957" [correlator.cpp:200]
ST_1 : Operation 13 [1/1] (1.08ns)   --->   "%cond = icmp eq i4 %phaseClass_V_read, 0" [correlator.cpp:206]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %cond, label %.preheader562.0, label %._crit_edge958" [correlator.cpp:206]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_7_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_3_load, i5 0)" [correlator.cpp:211]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_7_4_cast = sext i21 %tmp_7_4 to i22" [correlator.cpp:211]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_7_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_1_load, i5 0)" [correlator.cpp:211]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7_6_cast = sext i21 %tmp_7_6 to i23" [correlator.cpp:211]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_7_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_0_load, i5 0)" [correlator.cpp:211]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7_7_cast = sext i21 %tmp_7_7 to i22" [correlator.cpp:211]
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%tmp5 = add i22 %tmp_7_7_cast, %tmp_7_4_cast" [correlator.cpp:211]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i22 %tmp5 to i23" [correlator.cpp:211]
ST_1 : Operation 23 [1/1] (1.59ns)   --->   "%tmp4 = add i23 %tmp_7_6_cast, %tmp5_cast" [correlator.cpp:211]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.06ns)   --->   "br label %._crit_edge957" [correlator.cpp:390]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%corState_flag = phi i1 [ false, %._crit_edge958 ], [ true, %.preheader705.preheader ]"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1" [correlator.cpp:395]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %4, label %2" [correlator.cpp:395]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %3, label %._crit_edge962" [correlator.cpp:397]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:398]
ST_1 : Operation 30 [1/1] (1.06ns)   --->   "br label %._crit_edge961" [correlator.cpp:399]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)" [correlator.cpp:401]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 32 [1/1] (1.06ns)   --->   "br i1 %tmp, label %5, label %._crit_edge963" [correlator.cpp:401]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [correlator.cpp:402]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i1 } %empty, 0" [correlator.cpp:402]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %tmp_data_V, i32 16, i32 26)" [correlator.cpp:402]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_2, i5 0)" [correlator.cpp:404]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "store i16 %tmp_s, i16* @newVal_V, align 2" [correlator.cpp:404]
ST_1 : Operation 38 [1/1] (1.11ns)   --->   "switch i4 %phaseClass_V_read, label %._crit_edge964 [
    i4 0, label %.preheader561.0
    i4 1, label %.preheader560.0
    i4 2, label %.preheader559.0
    i4 3, label %.preheader558.0
    i4 4, label %.preheader557.0
    i4 5, label %.preheader556.0
    i4 6, label %.preheader555.0
    i4 7, label %.preheader.0
  ]" [correlator.cpp:406]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "store i1 true, i1* @phaseClassValid_V_7, align 1" [correlator.cpp:469]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "store i1 true, i1* @phaseClassValid_V_6, align 1" [correlator.cpp:461]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "store i1 true, i1* @phaseClassValid_V_5, align 1" [correlator.cpp:453]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i1 true, i1* @phaseClassValid_V_4, align 1" [correlator.cpp:445]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i1 true, i1* @phaseClassValid_V_3, align 1" [correlator.cpp:437]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "store i1 true, i1* @phaseClassValid_V_2, align 1" [correlator.cpp:429]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i1 true, i1* @phaseClassValid_V_1, align 1" [correlator.cpp:421]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_2_load, i16* @phaseClass0_V_3, align 2" [correlator.cpp:410]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_1_load, i16* @phaseClass0_V_2, align 2" [correlator.cpp:410]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_0_load, i16* @phaseClass0_V_1, align 2" [correlator.cpp:410]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %tmp_s, i16* @phaseClass0_V_0, align 16" [correlator.cpp:412]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "store i1 true, i1* @phaseClassValid_V_0, align 1" [correlator.cpp:413]
ST_1 : Operation 51 [1/1] (1.06ns)   --->   "br label %._crit_edge963" [correlator.cpp:540]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%corState_flag_1 = phi i1 [ true, %._crit_edge964 ], [ %corState_flag, %4 ]"
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%corState_new_1 = phi i1 [ true, %._crit_edge964 ], [ false, %4 ]"
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:541]
ST_1 : Operation 55 [1/1] (1.06ns)   --->   "br label %._crit_edge961" [correlator.cpp:542]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%corState_flag_2 = phi i1 [ %corState_flag_1, %._crit_edge963 ], [ %corState_flag, %._crit_edge962 ]"
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%corState_new_2 = phi i1 [ %corState_new_1, %._crit_edge963 ], [ false, %._crit_edge962 ]"
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %corState_flag_2, label %mergeST, label %._crit_edge961.new"
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "store i1 %corState_new_2, i1* @corState, align 1" [correlator.cpp:202]

 <State 2> : 4.32ns
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%corHelper_V_load = load i32* @corHelper_V, align 4" [correlator.cpp:211]
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_7_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_2_load, i5 0)" [correlator.cpp:211]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7_5_cast = sext i21 %tmp_7_5 to i32" [correlator.cpp:211]
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp_7_5_cast, %corHelper_V_load" [correlator.cpp:211]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i23 %tmp4 to i32" [correlator.cpp:211]
ST_2 : Operation 65 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%p_Val2_2_7 = add i32 %tmp3, %tmp4_cast" [correlator.cpp:211]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %p_Val2_2_7, i32* @corHelper_V, align 4" [correlator.cpp:211]
ST_2 : Operation 67 [1/1] (1.54ns)   --->   "%tmp_4 = icmp sgt i32 %p_Val2_2_7, 4096" [correlator.cpp:217]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %1, label %._crit_edge960" [correlator.cpp:217]

 <State 3> : 1.78ns
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%out_sample_data_V = load i32* @loadCount_V, align 4" [correlator.cpp:218]
ST_3 : Operation 70 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %out_sample_data_V, i1 undef)" [correlator.cpp:219]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 71 [1/1] (1.78ns)   --->   "%tmp_1 = add nsw i32 %out_sample_data_V, 1" [correlator.cpp:537]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %tmp_1, i32* @loadCount_V, align 4" [correlator.cpp:537]

 <State 4> : 0.00ns
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !88"
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !92"
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !96"
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !100"
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !104"
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !110"
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind"
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [correlator.cpp:13]
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:14]
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:15]
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:16]
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [correlator.cpp:18]
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:165]
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @phaseClassValid_V_0, i1* @phaseClassValid_V_1, i1* @phaseClassValid_V_2, i1* @phaseClassValid_V_3, i1* @phaseClassValid_V_4, i1* @phaseClassValid_V_5, i1* @phaseClassValid_V_6, i1* @phaseClassValid_V_7, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:169]
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:179]
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:182]
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:187]
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @corState, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:191]
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @corHelper_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:194]
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:199]
ST_4 : Operation 93 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %out_sample_data_V, i1 undef)" [correlator.cpp:219]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "br label %._crit_edge960" [correlator.cpp:220]
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge958" [correlator.cpp:221]
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %._crit_edge962" [correlator.cpp:398]
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "br label %._crit_edge964" [correlator.cpp:470]
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "br label %._crit_edge964" [correlator.cpp:462]
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br label %._crit_edge964" [correlator.cpp:454]
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "br label %._crit_edge964" [correlator.cpp:446]
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge964" [correlator.cpp:438]
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "br label %._crit_edge964" [correlator.cpp:430]
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge964" [correlator.cpp:422]
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "br label %._crit_edge964" [correlator.cpp:414]
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %._crit_edge961.new"
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:544]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.18ns
The critical path consists of the following:
	'load' operation ('corState_load', correlator.cpp:191) on static variable 'corState' [43]  (0 ns)
	multiplexor before 'phi' operation ('corState_flag') [83]  (1.06 ns)
	'phi' operation ('corState_flag') [83]  (0 ns)
	multiplexor before 'phi' operation ('corState_flag_1') [136]  (1.06 ns)
	'phi' operation ('corState_flag_1') [136]  (0 ns)
	multiplexor before 'phi' operation ('corState_flag_2') [141]  (1.06 ns)

 <State 2>: 4.32ns
The critical path consists of the following:
	'load' operation ('corHelper_V_load', correlator.cpp:211) on static variable 'corHelper_V' [57]  (0 ns)
	'add' operation ('tmp3', correlator.cpp:211) [66]  (0 ns)
	'add' operation ('p_Val2_2_7', correlator.cpp:211) [71]  (2.78 ns)
	'icmp' operation ('tmp_4', correlator.cpp:217) [73]  (1.55 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'load' operation ('out_sample.data.V', correlator.cpp:218) on static variable 'loadCount_V' [51]  (0 ns)
	'add' operation ('tmp_1', correlator.cpp:537) [132]  (1.78 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
