#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 14 16:38:47 2025
# Process ID: 104668
# Current directory: D:/TJU/tju-digital-design/lab02
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent93572 D:\TJU\tju-digital-design\lab02\UART.xpr
# Log file: D:/TJU/tju-digital-design/lab02/vivado.log
# Journal file: D:/TJU/tju-digital-design/lab02\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/TJU/tju-digital-design/lab02/UART.xpr
INFO: [Project 1-313] Project file moved from 'D:/project/cslab/lab/UART' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/StrongTools/Xilinx2018/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property top tb_async_transmitter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_async_transmitter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_async_transmitter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_async_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/StrongTools/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e54d41bc0e2a49f59f80f681377361c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_async_transmitter_behav xil_defaultlib.tb_async_transmitter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_transmitter.sv" Line 11. Module async_transmitter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.tb_async_transmitter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_async_transmitter_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim/xsim.dir/tb_async_transmitter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 14 16:42:14 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_async_transmitter_behav -key {Behavioral:sim_1:Functional:tb_async_transmitter} -tclbatch {tb_async_transmitter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_async_transmitter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 160000 ns | Expected: 00 | Received: 00 | PASS
Time: 270000 ns | Expected: 01 | Received: 01 | PASS
Time: 380000 ns | Expected: 02 | Received: 02 | PASS
Time: 490000 ns | Expected: 03 | Received: 03 | PASS
Time: 600000 ns | Expected: 04 | Received: 04 | PASS
Time: 710000 ns | Expected: 05 | Received: 05 | PASS
Time: 820000 ns | Expected: 06 | Received: 06 | PASS
Time: 930000 ns | Expected: 07 | Received: 07 | PASS
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_async_transmitter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 828.426 ; gain = 60.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_async_receiver [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_async_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_async_receiver_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_async_receiver
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/StrongTools/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e54d41bc0e2a49f59f80f681377361c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_async_receiver_behav xil_defaultlib.tb_async_receiver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_receiver.sv" Line 11. Module async_receiver doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.async_receiver
Compiling module xil_defaultlib.tb_async_receiver
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_async_receiver_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim/xsim.dir/tb_async_receiver_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 14 16:44:47 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_async_receiver_behav -key {Behavioral:sim_1:Functional:tb_async_receiver} -tclbatch {tb_async_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_async_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
reference: 0x00, yours: 0x00
reference: 0x01, yours: 0x01
reference: 0x02, yours: 0x02
reference: 0x03, yours: 0x03
reference: 0x04, yours: 0x04
reference: 0x05, yours: 0x05
reference: 0x06, yours: 0x06
reference: 0x07, yours: 0x07
RX Test Pass!
$finish called at time : 940 ns : File "D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_receiver.sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_async_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 828.426 ; gain = 0.000
update_compile_order -fileset sources_1
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.saif_all_signals} -value {true} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/new/async_receiver.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_receiver.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_async_receiver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_async_receiver_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/StrongTools/Xilinx2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e54d41bc0e2a49f59f80f681377361c9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_async_receiver_behav xil_defaultlib.tb_async_receiver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TJU/tju-digital-design/lab02/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_async_receiver_behav -key {Behavioral:sim_1:Functional:tb_async_receiver} -tclbatch {tb_async_receiver.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_async_receiver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
reference: 0x00, yours: 0x00
reference: 0x01, yours: 0x01
reference: 0x02, yours: 0x02
reference: 0x03, yours: 0x03
reference: 0x04, yours: 0x04
reference: 0x05, yours: 0x05
reference: 0x06, yours: 0x06
reference: 0x07, yours: 0x07
RX Test Pass!
$finish called at time : 940 ns : File "D:/TJU/tju-digital-design/lab02/UART.srcs/sim_1/new/tb_async_receiver.sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_async_receiver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_async_receiver/async_receiver_inst/RxD_data_ready}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_async_receiver/async_receiver_inst/RxD_state}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/TJU/tju-digital-design/lab02 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TJU/tju-digital-design/lab02'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  D:/TJU/tju-digital-design/lab00/cg_fpga_2018_1_4 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TJU/tju-digital-design/lab00/cg_fpga_2018_1_4'.
create_bd_design "design_1"
Wrote  : <D:\TJU\tju-digital-design\lab02\UART.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv educg.net:user:cg_fpga:1.4 cg_fpga_0
endgroup
create_bd_cell -type module -reference top top_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/TJU/tju-digital-design/lab00/cg_fpga_2018_1_4'.
connect_bd_net [get_bd_pins top_0/txd] [get_bd_pins cg_fpga_0/rx_0]
connect_bd_net [get_bd_pins top_0/rxd] [get_bd_pins cg_fpga_0/tx_0]
connect_bd_net [get_bd_pins top_0/clk] [get_bd_pins cg_fpga_0/clk_100M]
WARNING: [BD 41-1731] Type mismatch between connected pins: /top_0/clk(clk) and /cg_fpga_0/clk_100M(undef)
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins cg_fpga_0/DDR]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins cg_fpga_0/FIXED_IO]
endgroup
make_wrapper -files [get_files D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/design_1.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/cg_fpga_0/audio
/cg_fpga_0/gpio_led
/cg_fpga_0/ledm_cs
/cg_fpga_0/ledm_data
/cg_fpga_0/seg_cs
/cg_fpga_0/seg_data
/cg_fpga_0/vid_active
/cg_fpga_0/vid_data
/cg_fpga_0/vid_hblank
/cg_fpga_0/vid_hsync
/cg_fpga_0/vid_io_in_clk
/cg_fpga_0/vid_vblank
/cg_fpga_0/vid_vsync

Wrote  : <D:\TJU\tju-digital-design\lab02\UART.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/cg_fpga_0/audio
/cg_fpga_0/gpio_led
/cg_fpga_0/ledm_cs
/cg_fpga_0/ledm_data
/cg_fpga_0/seg_cs
/cg_fpga_0/seg_data
/cg_fpga_0/vid_active
/cg_fpga_0/vid_data
/cg_fpga_0/vid_hblank
/cg_fpga_0/vid_hsync
/cg_fpga_0/vid_io_in_clk
/cg_fpga_0/vid_vblank
/cg_fpga_0/vid_vsync

VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xbar_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_axi_vdma_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_axi_intc_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_axi_uartlite_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_fpga_axi_gpio_i1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_fpga_axi_gpio_i2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_fpga_axi_gpio_o1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_cg_fpga_axi_gpio_o2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xbar_1 to use current project options
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_rst_ps7_0_100M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_util_vector_logic_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_v_vid_in_axi4s_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconcat_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconcat_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconcat_2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconcat_3_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconstant_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconstant_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlconstant_2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlslice_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlslice_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_xlslice_2_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_auto_pc_0 to use current project options
INFO: [IP_Flow 19-3420] Updated cg_fpga_full_auto_pc_1 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block cg_fpga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block top_0 .
Exporting to file D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/TJU/tju-digital-design/lab02/UART.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Dec 14 16:54:07 2025] Launched design_1_top_0_0_synth_1, design_1_cg_fpga_0_0_synth_1...
Run output will be captured here:
design_1_top_0_0_synth_1: D:/TJU/tju-digital-design/lab02/UART.runs/design_1_top_0_0_synth_1/runme.log
design_1_cg_fpga_0_0_synth_1: D:/TJU/tju-digital-design/lab02/UART.runs/design_1_cg_fpga_0_0_synth_1/runme.log
[Sun Dec 14 16:54:07 2025] Launched synth_1...
Run output will be captured here: D:/TJU/tju-digital-design/lab02/UART.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1449.285 ; gain = 250.598
launch_runs impl_1 -jobs 12
[Sun Dec 14 16:57:58 2025] Launched impl_1...
Run output will be captured here: D:/TJU/tju-digital-design/lab02/UART.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Dec 14 17:01:11 2025] Launched impl_1...
Run output will be captured here: D:/TJU/tju-digital-design/lab02/UART.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 14 17:15:54 2025...
