$comment
	File created using the following command:
		vcd file I2E.msim.vcd -direction
$end
$date
	Thu Oct 30 14:34:57 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module I2E_completo_vlg_vec_tst $end
$var reg 7 ! Direccion [6:0] $end
$var reg 1 " SCL $end
$var reg 1 # treg_SDA $end
$var wire 1 $ ACK $end
$var wire 1 % DATO [7] $end
$var wire 1 & DATO [6] $end
$var wire 1 ' DATO [5] $end
$var wire 1 ( DATO [4] $end
$var wire 1 ) DATO [3] $end
$var wire 1 * DATO [2] $end
$var wire 1 + DATO [1] $end
$var wire 1 , DATO [0] $end
$var wire 1 - SDA $end
$var wire 1 . sampler $end
$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 contador8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 6 inst|fstate.Guarda_dir~q $end
$var wire 1 7 inst28|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~1_combout $end
$var wire 1 8 inst|fstate.Idle~q $end
$var wire 1 9 inst|Selector1~0_combout $end
$var wire 1 : inst|Selector2~0_combout $end
$var wire 1 ; inst|Selector2~1_combout $end
$var wire 1 < inst2~combout $end
$var wire 1 = Direccion[4]~input_o $end
$var wire 1 > Direccion[5]~input_o $end
$var wire 1 ? Direccion[2]~input_o $end
$var wire 1 @ Direccion[0]~input_o $end
$var wire 1 A inst2~clkctrl_outclk $end
$var wire 1 B bidireccional~o $end
$var wire 1 C ACK~output_o $end
$var wire 1 D DATO[7]~output_o $end
$var wire 1 E DATO[6]~output_o $end
$var wire 1 F DATO[5]~output_o $end
$var wire 1 G DATO[4]~output_o $end
$var wire 1 H DATO[3]~output_o $end
$var wire 1 I DATO[2]~output_o $end
$var wire 1 J DATO[1]~output_o $end
$var wire 1 K DATO[0]~output_o $end
$var wire 1 L SCL~input_o $end
$var wire 1 M SCL~inputclkctrl_outclk $end
$var wire 1 N contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 O contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 P contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 Q contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 R contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 S contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 T contador7|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout $end
$var wire 1 U Direccion[6]~input_o $end
$var wire 1 V bidireccional_ibuf~o $end
$var wire 1 W registro7|LPM_SHIFTREG_component|dffs[6]~feeder_combout $end
$var wire 1 X registro7|LPM_SHIFTREG_component|dffs[5]~feeder_combout $end
$var wire 1 Y registro7|LPM_SHIFTREG_component|dffs[4]~feeder_combout $end
$var wire 1 Z inst28|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout $end
$var wire 1 [ Direccion[1]~input_o $end
$var wire 1 \ registro7|LPM_SHIFTREG_component|dffs[3]~feeder_combout $end
$var wire 1 ] registro7|LPM_SHIFTREG_component|dffs[2]~feeder_combout $end
$var wire 1 ^ registro7|LPM_SHIFTREG_component|dffs[1]~feeder_combout $end
$var wire 1 _ inst28|LPM_COMPARE_component|auto_generated|data_wire[0]~0_combout $end
$var wire 1 ` Direccion[3]~input_o $end
$var wire 1 a registro7|LPM_SHIFTREG_component|dffs[0]~feeder_combout $end
$var wire 1 b inst28|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~2_combout $end
$var wire 1 c inst28|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~3_combout $end
$var wire 1 d inst|reg_fstate~1_combout $end
$var wire 1 e inst|fstate.RoW~q $end
$var wire 1 f inst|fstate.ACK_State~feeder_combout $end
$var wire 1 g inst|fstate.ACK_State~q $end
$var wire 1 h contador8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 i contador8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 j contador8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 k contador8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 l contador8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 m contador8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout $end
$var wire 1 n inst|Selector0~0_combout $end
$var wire 1 o inst|fstate.Guarda_Dat~q $end
$var wire 1 p inst3~combout $end
$var wire 1 q inst3~clkctrl_outclk $end
$var wire 1 r registro8bits|LPM_SHIFTREG_component|dffs[7]~feeder_combout $end
$var wire 1 s registro8bits|LPM_SHIFTREG_component|dffs[6]~feeder_combout $end
$var wire 1 t registro8bits|LPM_SHIFTREG_component|dffs[5]~feeder_combout $end
$var wire 1 u registro8bits|LPM_SHIFTREG_component|dffs[4]~feeder_combout $end
$var wire 1 v registro8bits|LPM_SHIFTREG_component|dffs[3]~feeder_combout $end
$var wire 1 w registro8bits|LPM_SHIFTREG_component|dffs[2]~feeder_combout $end
$var wire 1 x registro8bits|LPM_SHIFTREG_component|dffs[1]~feeder_combout $end
$var wire 1 y registro8bits|LPM_SHIFTREG_component|dffs[0]~feeder_combout $end
$var wire 1 z contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 { contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 | contador8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 } contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 ~ contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 !! contador7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 "! registro7|LPM_SHIFTREG_component|dffs [6] $end
$var wire 1 #! registro7|LPM_SHIFTREG_component|dffs [5] $end
$var wire 1 $! registro7|LPM_SHIFTREG_component|dffs [4] $end
$var wire 1 %! registro7|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 &! registro7|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 '! registro7|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 (! registro7|LPM_SHIFTREG_component|dffs [0] $end
$var wire 1 )! registro8bits|LPM_SHIFTREG_component|dffs [7] $end
$var wire 1 *! registro8bits|LPM_SHIFTREG_component|dffs [6] $end
$var wire 1 +! registro8bits|LPM_SHIFTREG_component|dffs [5] $end
$var wire 1 ,! registro8bits|LPM_SHIFTREG_component|dffs [4] $end
$var wire 1 -! registro8bits|LPM_SHIFTREG_component|dffs [3] $end
$var wire 1 .! registro8bits|LPM_SHIFTREG_component|dffs [2] $end
$var wire 1 /! registro8bits|LPM_SHIFTREG_component|dffs [1] $end
$var wire 1 0! registro8bits|LPM_SHIFTREG_component|dffs [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100011 !
1"
1#
0$
0,
0+
0*
0)
0(
0'
0&
0%
1-
x.
0/
10
x1
12
13
14
05
06
07
08
09
1:
0;
0<
0=
1>
0?
1@
0A
zB
0C
0D
0E
0F
0G
0H
0I
0J
0K
1L
1M
1N
0O
0P
1Q
0R
0S
0T
0U
1V
1W
0X
0Y
1Z
1[
0\
0]
0^
1_
0`
0a
0b
0c
0d
0e
0f
0g
1h
0i
1j
0k
0l
0m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
0x
0y
0|
0{
0z
0!!
0~
0}
0(!
0'!
0&!
0%!
0$!
0#!
0"!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
$end
#20000
0#
0-
0V
0.
0r
0W
0:
19
1;
#22466
0"
0L
0M
1.
#32500
1"
1L
1M
0.
16
18
1<
0;
09
1A
1!!
1O
0N
1P
#37500
0"
0L
0M
1.
0<
0A
#40000
1#
1-
1V
0.
1r
1W
#42500
1"
1L
1M
1.
1<
1A
1"!
1~
0!!
06
08
0Z
1X
0Q
0P
0O
1N
0<
1;
1:
0A
1R
1Q
1P
0;
0R
#47500
0"
0L
0M
0.
#50000
0#
0-
0V
1.
0r
0W
0:
19
1;
#52500
1"
1L
1M
0.
16
18
1<
0;
09
1A
1#!
0"!
1!!
1Y
17
1Z
0X
1O
0N
0Q
0P
1R
#57500
0"
0L
0M
1.
0<
0A
#62500
1"
1L
1M
0.
1<
1A
1$!
0#!
1}
0~
0!!
06
08
1\
0Z
0Y
07
1S
0R
1Q
1P
0O
1N
0<
1;
19
0A
1T
0S
1R
0P
0T
#67500
0"
0L
0M
1.
#72500
1"
1L
1M
0.
16
18
1<
0;
09
1A
1%!
0$!
1!!
1]
0\
1Z
1O
0N
1P
#77500
0"
0L
0M
1.
0<
0A
#80000
1#
1-
1V
0.
1r
1W
#82500
1"
1L
1M
1.
1<
1A
1&!
0%!
1"!
1~
0!!
06
08
1^
0]
0Z
1X
0Q
0P
0O
1N
0<
1;
1:
0A
1S
0R
1Q
1P
0;
1T
0S
1R
0T
#87500
0"
0L
0M
0.
#92500
1"
1L
1M
1.
#97500
0"
0L
0M
0.
#100000
0#
0-
0V
1.
0r
0W
0:
19
1;
#102500
1"
1L
1M
0.
16
18
1<
0;
09
1A
1'!
0&!
1#!
0"!
1!!
1a
0_
0^
17
1Y
1Z
0X
1O
0N
0Q
0P
1S
0R
1T
1d
1;
#107500
0"
0L
0M
1.
0<
0A
#112500
1"
1L
1M
0.
1<
1A
1(!
0'!
1$!
0#!
0}
0~
0!!
06
1e
1b
0a
1_
1\
0Z
0Y
07
0S
1R
1Q
1P
0O
1N
0d
0<
1f
0A
0T
0R
0P
#117500
0"
0L
0M
1.
#120000
x#
x-
xV
0.
xr
xW
#140000
0#
0-
0V
1.
0r
0W
#142500
1"
1L
1M
0.
0e
1g
0f
1n
1C
1B
1$
x-
xV
xr
xW
#147500
0"
0L
0M
1.
#150000
1#
1-
1V
0.
1r
1W
#152500
1"
1L
1M
1.
1o
0g
1p
0C
zB
1q
0$
1|
1)!
1i
0h
1s
1D
1%
15
#157500
0"
0L
0M
0.
0p
0q
#160000
0#
0-
0V
1.
0r
0W
#162500
1"
1L
1M
0.
1p
1q
0|
1{
1*!
0)!
0i
1h
0j
05
1t
0s
1E
0D
1&
0%
1j
15
1k
0k
#167500
0"
0L
0M
1.
0p
0q
#172500
1"
1L
1M
0.
1p
1q
1|
1+!
0*!
1i
0h
1u
0t
1F
0E
1'
0&
0j
05
1k
#177500
0"
0L
0M
1.
0p
0q
#182500
1"
1L
1M
0.
1p
1q
1z
0|
0{
1,!
0+!
1l
0k
0i
1h
1j
15
1v
0u
1G
0F
1(
0'
1m
05
0l
1k
0n
1:
0m
0;
1n
0:
1;
#187500
0"
0L
0M
1.
0p
0q
#192500
1"
1L
1M
0.
1p
1q
1|
1-!
0,!
1i
0h
1w
0v
1H
0G
1)
0(
15
#197500
0"
0L
0M
1.
0p
0q
#202500
1"
1L
1M
0.
1p
1q
0|
1{
1.!
0-!
0i
1h
0j
05
1x
0w
1I
0H
1*
0)
1j
15
1l
0k
0l
1k
1m
0m
0n
1:
1n
0:
0;
1;
#207500
0"
0L
0M
1.
0p
0q
#210000
1#
1-
1V
0.
1r
1W
#212500
1"
1L
1M
1.
1p
1q
1|
1/!
0.!
1)!
1i
0h
1y
0x
1s
1J
0I
1D
1+
0*
1%
0j
05
1l
0k
1m
0n
1:
0;
#217500
0"
0L
0M
0.
0p
0q
#220000
0#
0-
0V
1.
0r
0W
#222500
1"
1L
1M
0.
1p
1q
0z
0|
0{
0o
08
10!
0/!
1*!
0)!
0l
1k
0i
1h
1j
15
0p
0:
19
0y
1t
0s
1K
0J
1E
0D
0q
1,
0+
1&
0%
0m
05
0k
1;
#227500
0"
0L
0M
1.
#237506
1"
1L
1M
0.
16
18
1<
0;
09
1A
0(!
1%!
0$!
1!!
0b
1]
0\
1Z
1O
0N
1P
#240000
1#
1-
1V
1.
1r
1W
#330000
0"
0#
0-
0L
0V
0M
0.
0<
0r
0W
0A
#1000000
