\doxysection{Référence de la structure OPAMP\+\_\+\+Type\+Def}
\hypertarget{struct_o_p_a_m_p___type_def}{}\label{struct_o_p_a_m_p___type_def}\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}}


Operational Amplifier (OPAMP)  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsubsection*{Attributs publics}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_aa3123f8a6ca8605b6687b9ee3f11e8ef}{CSR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a9b1fb8c088771cdbe64ef9f5417fb5ea}{RESERVED}} \mbox{[}5\mbox{]}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_o_p_a_m_p___type_def_a4cbb5efb7ec7a46e99a983569a850eb5}{TCMR}}
\end{DoxyCompactItemize}


\doxysubsection{Description détaillée}
Operational Amplifier (OPAMP) 

\doxysubsection{Documentation des données membres}
\Hypertarget{struct_o_p_a_m_p___type_def_aa3123f8a6ca8605b6687b9ee3f11e8ef}\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \label{struct_o_p_a_m_p___type_def_aa3123f8a6ca8605b6687b9ee3f11e8ef} 
\+\_\+\+\_\+\+IO uint32\+\_\+t OPAMP\+\_\+\+Type\+Def\+::\+CSR}

OPAMP control/status register, Address offset\+: 0x00 \Hypertarget{struct_o_p_a_m_p___type_def_a9b1fb8c088771cdbe64ef9f5417fb5ea}\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily \label{struct_o_p_a_m_p___type_def_a9b1fb8c088771cdbe64ef9f5417fb5ea} 
\+\_\+\+\_\+\+IO uint32\+\_\+t OPAMP\+\_\+\+Type\+Def\+::\+RESERVED\mbox{[}5\mbox{]}}

OPAMP offset trimming register for normal mode, Address offset\+: 0x04 \Hypertarget{struct_o_p_a_m_p___type_def_a4cbb5efb7ec7a46e99a983569a850eb5}\index{OPAMP\_TypeDef@{OPAMP\_TypeDef}!TCMR@{TCMR}}
\index{TCMR@{TCMR}!OPAMP\_TypeDef@{OPAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TCMR}{TCMR}}
{\footnotesize\ttfamily \label{struct_o_p_a_m_p___type_def_a4cbb5efb7ec7a46e99a983569a850eb5} 
\+\_\+\+\_\+\+IO uint32\+\_\+t OPAMP\+\_\+\+Type\+Def\+::\+TCMR}

OPAMP timer controlled mux mode register, Address offset\+: 0x18 