
9_ResummingASuspendingTask.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fa4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08005174  08005174  00006174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051e4  080051e4  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080051e4  080051e4  000061e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080051ec  080051ec  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051ec  080051ec  000061ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080051f0  080051f0  000061f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080051f4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a20  20000010  08005204  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004a30  08005204  00007a30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016b5e  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003262  00000000  00000000  0001db9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001430  00000000  00000000  00020e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fb9  00000000  00000000  00022230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000039f8  00000000  00000000  000231e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016749  00000000  00000000  00026be1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db32f  00000000  00000000  0003d32a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118659  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000556c  00000000  00000000  0011869c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  0011dc08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000010 	.word	0x20000010
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800515c 	.word	0x0800515c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000014 	.word	0x20000014
 800020c:	0800515c 	.word	0x0800515c

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <main>:
uint32_t suspend_monitor;
uint32_t resume_monitor;
bool is_suspended = false;

int main(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af02      	add	r7, sp, #8


	HAL_Init();
 8000542:	f000 fab7 	bl	8000ab4 <HAL_Init>
	SystemClock_Config();
 8000546:	f000 f8b1 	bl	80006ac <SystemClock_Config>
	MX_GPIO_Init();
 800054a:	f000 f939 	bl	80007c0 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800054e:	f000 f90d 	bl	800076c <MX_USART2_UART_Init>

	xTaskCreate(vBlueLedContrllerTask,
 8000552:	4b11      	ldr	r3, [pc, #68]	@ (8000598 <main+0x5c>)
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	2301      	movs	r3, #1
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	2300      	movs	r3, #0
 800055c:	2264      	movs	r2, #100	@ 0x64
 800055e:	490f      	ldr	r1, [pc, #60]	@ (800059c <main+0x60>)
 8000560:	480f      	ldr	r0, [pc, #60]	@ (80005a0 <main+0x64>)
 8000562:	f002 fea5 	bl	80032b0 <xTaskCreate>
			100,
			NULL,
			1,
			&Blue_Handle);

	xTaskCreate(vRedLedContrllerTask,
 8000566:	4b0f      	ldr	r3, [pc, #60]	@ (80005a4 <main+0x68>)
 8000568:	9301      	str	r3, [sp, #4]
 800056a:	2301      	movs	r3, #1
 800056c:	9300      	str	r3, [sp, #0]
 800056e:	2300      	movs	r3, #0
 8000570:	2264      	movs	r2, #100	@ 0x64
 8000572:	490d      	ldr	r1, [pc, #52]	@ (80005a8 <main+0x6c>)
 8000574:	480d      	ldr	r0, [pc, #52]	@ (80005ac <main+0x70>)
 8000576:	f002 fe9b 	bl	80032b0 <xTaskCreate>
			100,
			NULL,
			1,
			&Red_Handle);

	xTaskCreate(vGreenLedContrllerTask,
 800057a:	4b0d      	ldr	r3, [pc, #52]	@ (80005b0 <main+0x74>)
 800057c:	9301      	str	r3, [sp, #4]
 800057e:	2301      	movs	r3, #1
 8000580:	9300      	str	r3, [sp, #0]
 8000582:	2300      	movs	r3, #0
 8000584:	2264      	movs	r2, #100	@ 0x64
 8000586:	490b      	ldr	r1, [pc, #44]	@ (80005b4 <main+0x78>)
 8000588:	480b      	ldr	r0, [pc, #44]	@ (80005b8 <main+0x7c>)
 800058a:	f002 fe91 	bl	80032b0 <xTaskCreate>
			&Green_Handle);




	vTaskStartScheduler();
 800058e:	f003 f8dd 	bl	800374c <vTaskStartScheduler>

	while (1)
 8000592:	bf00      	nop
 8000594:	e7fd      	b.n	8000592 <main+0x56>
 8000596:	bf00      	nop
 8000598:	20000074 	.word	0x20000074
 800059c:	08005174 	.word	0x08005174
 80005a0:	080005bd 	.word	0x080005bd
 80005a4:	20000078 	.word	0x20000078
 80005a8:	08005188 	.word	0x08005188
 80005ac:	080005ed 	.word	0x080005ed
 80005b0:	2000007c 	.word	0x2000007c
 80005b4:	0800519c 	.word	0x0800519c
 80005b8:	08000649 	.word	0x08000649

080005bc <vBlueLedContrllerTask>:
	}
}


void vBlueLedContrllerTask(void *pvParameters)
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
	int i;
	while(1)
	{


		BlueTaskProFiler++;
 80005c4:	4b07      	ldr	r3, [pc, #28]	@ (80005e4 <vBlueLedContrllerTask+0x28>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	3301      	adds	r3, #1
 80005ca:	4a06      	ldr	r2, [pc, #24]	@ (80005e4 <vBlueLedContrllerTask+0x28>)
 80005cc:	6013      	str	r3, [r2, #0]
		for(i=0;i<100000;i++){}
 80005ce:	2300      	movs	r3, #0
 80005d0:	60fb      	str	r3, [r7, #12]
 80005d2:	e002      	b.n	80005da <vBlueLedContrllerTask+0x1e>
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	3301      	adds	r3, #1
 80005d8:	60fb      	str	r3, [r7, #12]
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	4a02      	ldr	r2, [pc, #8]	@ (80005e8 <vBlueLedContrllerTask+0x2c>)
 80005de:	4293      	cmp	r3, r2
 80005e0:	ddf8      	ble.n	80005d4 <vBlueLedContrllerTask+0x18>
		BlueTaskProFiler++;
 80005e2:	e7ef      	b.n	80005c4 <vBlueLedContrllerTask+0x8>
 80005e4:	20000080 	.word	0x20000080
 80005e8:	0001869f 	.word	0x0001869f

080005ec <vRedLedContrllerTask>:
}



void vRedLedContrllerTask(void *pvParameters)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	int i;
	while(1)
	{


		RedTaskProFiler++;
 80005f4:	4b10      	ldr	r3, [pc, #64]	@ (8000638 <vRedLedContrllerTask+0x4c>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	3301      	adds	r3, #1
 80005fa:	4a0f      	ldr	r2, [pc, #60]	@ (8000638 <vRedLedContrllerTask+0x4c>)
 80005fc:	6013      	str	r3, [r2, #0]
		for(i=0;i<100000;i++){}
 80005fe:	2300      	movs	r3, #0
 8000600:	60fb      	str	r3, [r7, #12]
 8000602:	e002      	b.n	800060a <vRedLedContrllerTask+0x1e>
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	3301      	adds	r3, #1
 8000608:	60fb      	str	r3, [r7, #12]
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	4a0b      	ldr	r2, [pc, #44]	@ (800063c <vRedLedContrllerTask+0x50>)
 800060e:	4293      	cmp	r3, r2
 8000610:	ddf8      	ble.n	8000604 <vRedLedContrllerTask+0x18>

		suspend_monitor++;
 8000612:	4b0b      	ldr	r3, [pc, #44]	@ (8000640 <vRedLedContrllerTask+0x54>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	3301      	adds	r3, #1
 8000618:	4a09      	ldr	r2, [pc, #36]	@ (8000640 <vRedLedContrllerTask+0x54>)
 800061a:	6013      	str	r3, [r2, #0]
		if (suspend_monitor >= 50)
 800061c:	4b08      	ldr	r3, [pc, #32]	@ (8000640 <vRedLedContrllerTask+0x54>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2b31      	cmp	r3, #49	@ 0x31
 8000622:	d9e7      	bls.n	80005f4 <vRedLedContrllerTask+0x8>
		{

			is_suspended=true;
 8000624:	4b07      	ldr	r3, [pc, #28]	@ (8000644 <vRedLedContrllerTask+0x58>)
 8000626:	2201      	movs	r2, #1
 8000628:	701a      	strb	r2, [r3, #0]
			suspend_monitor=0;
 800062a:	4b05      	ldr	r3, [pc, #20]	@ (8000640 <vRedLedContrllerTask+0x54>)
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
			vTaskSuspend(NULL);
 8000630:	2000      	movs	r0, #0
 8000632:	f002 ff83 	bl	800353c <vTaskSuspend>
		RedTaskProFiler++;
 8000636:	e7dd      	b.n	80005f4 <vRedLedContrllerTask+0x8>
 8000638:	20000084 	.word	0x20000084
 800063c:	0001869f 	.word	0x0001869f
 8000640:	2000008c 	.word	0x2000008c
 8000644:	20000094 	.word	0x20000094

08000648 <vGreenLedContrllerTask>:




void vGreenLedContrllerTask(void *pvParameters)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
	int i;
	while(1)
	{

		GreenTaskProFiler++;
 8000650:	4b11      	ldr	r3, [pc, #68]	@ (8000698 <vGreenLedContrllerTask+0x50>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	3301      	adds	r3, #1
 8000656:	4a10      	ldr	r2, [pc, #64]	@ (8000698 <vGreenLedContrllerTask+0x50>)
 8000658:	6013      	str	r3, [r2, #0]
		for(i=0;i<100000;i++){}
 800065a:	2300      	movs	r3, #0
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	e002      	b.n	8000666 <vGreenLedContrllerTask+0x1e>
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	3301      	adds	r3, #1
 8000664:	60fb      	str	r3, [r7, #12]
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	4a0c      	ldr	r2, [pc, #48]	@ (800069c <vGreenLedContrllerTask+0x54>)
 800066a:	4293      	cmp	r3, r2
 800066c:	ddf8      	ble.n	8000660 <vGreenLedContrllerTask+0x18>

		resume_monitor++;
 800066e:	4b0c      	ldr	r3, [pc, #48]	@ (80006a0 <vGreenLedContrllerTask+0x58>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	3301      	adds	r3, #1
 8000674:	4a0a      	ldr	r2, [pc, #40]	@ (80006a0 <vGreenLedContrllerTask+0x58>)
 8000676:	6013      	str	r3, [r2, #0]
		if (resume_monitor>=30)
 8000678:	4b09      	ldr	r3, [pc, #36]	@ (80006a0 <vGreenLedContrllerTask+0x58>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	2b1d      	cmp	r3, #29
 800067e:	d9e7      	bls.n	8000650 <vGreenLedContrllerTask+0x8>
		{

			vTaskResume(Red_Handle);
 8000680:	4b08      	ldr	r3, [pc, #32]	@ (80006a4 <vGreenLedContrllerTask+0x5c>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4618      	mov	r0, r3
 8000686:	f003 f801 	bl	800368c <vTaskResume>
			resume_monitor=0;
 800068a:	4b05      	ldr	r3, [pc, #20]	@ (80006a0 <vGreenLedContrllerTask+0x58>)
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
			is_suspended=false;
 8000690:	4b05      	ldr	r3, [pc, #20]	@ (80006a8 <vGreenLedContrllerTask+0x60>)
 8000692:	2200      	movs	r2, #0
 8000694:	701a      	strb	r2, [r3, #0]
		GreenTaskProFiler++;
 8000696:	e7db      	b.n	8000650 <vGreenLedContrllerTask+0x8>
 8000698:	20000088 	.word	0x20000088
 800069c:	0001869f 	.word	0x0001869f
 80006a0:	20000090 	.word	0x20000090
 80006a4:	20000078 	.word	0x20000078
 80006a8:	20000094 	.word	0x20000094

080006ac <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b094      	sub	sp, #80	@ 0x50
 80006b0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b2:	f107 031c 	add.w	r3, r7, #28
 80006b6:	2234      	movs	r2, #52	@ 0x34
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f004 fd14 	bl	80050e8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c0:	f107 0308 	add.w	r3, r7, #8
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80006d0:	2300      	movs	r3, #0
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	4b23      	ldr	r3, [pc, #140]	@ (8000764 <SystemClock_Config+0xb8>)
 80006d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d8:	4a22      	ldr	r2, [pc, #136]	@ (8000764 <SystemClock_Config+0xb8>)
 80006da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006de:	6413      	str	r3, [r2, #64]	@ 0x40
 80006e0:	4b20      	ldr	r3, [pc, #128]	@ (8000764 <SystemClock_Config+0xb8>)
 80006e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e8:	607b      	str	r3, [r7, #4]
 80006ea:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006ec:	2300      	movs	r3, #0
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000768 <SystemClock_Config+0xbc>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000768 <SystemClock_Config+0xbc>)
 80006fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006fe:	6013      	str	r3, [r2, #0]
 8000700:	4b19      	ldr	r3, [pc, #100]	@ (8000768 <SystemClock_Config+0xbc>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000708:	603b      	str	r3, [r7, #0]
 800070a:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800070c:	2302      	movs	r3, #2
 800070e:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000710:	2301      	movs	r3, #1
 8000712:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000714:	2310      	movs	r3, #16
 8000716:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000718:	2300      	movs	r3, #0
 800071a:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071c:	f107 031c 	add.w	r3, r7, #28
 8000720:	4618      	mov	r0, r3
 8000722:	f000 ff75 	bl	8001610 <HAL_RCC_OscConfig>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0x84>
	{
		Error_Handler();
 800072c:	f000 f874 	bl	8000818 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000730:	230f      	movs	r3, #15
 8000732:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000734:	2300      	movs	r3, #0
 8000736:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000738:	2300      	movs	r3, #0
 800073a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800073c:	2300      	movs	r3, #0
 800073e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000744:	f107 0308 	add.w	r3, r7, #8
 8000748:	2100      	movs	r1, #0
 800074a:	4618      	mov	r0, r3
 800074c:	f000 fc6a 	bl	8001024 <HAL_RCC_ClockConfig>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0xae>
	{
		Error_Handler();
 8000756:	f000 f85f 	bl	8000818 <Error_Handler>
	}
}
 800075a:	bf00      	nop
 800075c:	3750      	adds	r7, #80	@ 0x50
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	40023800 	.word	0x40023800
 8000768:	40007000 	.word	0x40007000

0800076c <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8000770:	4b11      	ldr	r3, [pc, #68]	@ (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000772:	4a12      	ldr	r2, [pc, #72]	@ (80007bc <MX_USART2_UART_Init+0x50>)
 8000774:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000776:	4b10      	ldr	r3, [pc, #64]	@ (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000778:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800077c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800077e:	4b0e      	ldr	r3, [pc, #56]	@ (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000784:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800078a:	4b0b      	ldr	r3, [pc, #44]	@ (80007b8 <MX_USART2_UART_Init+0x4c>)
 800078c:	2200      	movs	r2, #0
 800078e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000790:	4b09      	ldr	r3, [pc, #36]	@ (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000792:	220c      	movs	r2, #12
 8000794:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000796:	4b08      	ldr	r3, [pc, #32]	@ (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000798:	2200      	movs	r2, #0
 800079a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800079c:	4b06      	ldr	r3, [pc, #24]	@ (80007b8 <MX_USART2_UART_Init+0x4c>)
 800079e:	2200      	movs	r2, #0
 80007a0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80007a2:	4805      	ldr	r0, [pc, #20]	@ (80007b8 <MX_USART2_UART_Init+0x4c>)
 80007a4:	f001 fc6e 	bl	8002084 <HAL_UART_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80007ae:	f000 f833 	bl	8000818 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	2000002c 	.word	0x2000002c
 80007bc:	40004400 	.word	0x40004400

080007c0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	4b09      	ldr	r3, [pc, #36]	@ (80007f0 <MX_GPIO_Init+0x30>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ce:	4a08      	ldr	r2, [pc, #32]	@ (80007f0 <MX_GPIO_Init+0x30>)
 80007d0:	f043 0301 	orr.w	r3, r3, #1
 80007d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d6:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <MX_GPIO_Init+0x30>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	f003 0301 	and.w	r3, r3, #1
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	40023800 	.word	0x40023800

080007f4 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a04      	ldr	r2, [pc, #16]	@ (8000814 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d101      	bne.n	800080a <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		HAL_IncTick();
 8000806:	f000 f977 	bl	8000af8 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40010000 	.word	0x40010000

08000818 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800081c:	b672      	cpsid	i
}
 800081e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000820:	bf00      	nop
 8000822:	e7fd      	b.n	8000820 <Error_Handler+0x8>

08000824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	607b      	str	r3, [r7, #4]
 800082e:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <HAL_MspInit+0x54>)
 8000830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000832:	4a11      	ldr	r2, [pc, #68]	@ (8000878 <HAL_MspInit+0x54>)
 8000834:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000838:	6453      	str	r3, [r2, #68]	@ 0x44
 800083a:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <HAL_MspInit+0x54>)
 800083c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800083e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	603b      	str	r3, [r7, #0]
 800084a:	4b0b      	ldr	r3, [pc, #44]	@ (8000878 <HAL_MspInit+0x54>)
 800084c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084e:	4a0a      	ldr	r2, [pc, #40]	@ (8000878 <HAL_MspInit+0x54>)
 8000850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000854:	6413      	str	r3, [r2, #64]	@ 0x40
 8000856:	4b08      	ldr	r3, [pc, #32]	@ (8000878 <HAL_MspInit+0x54>)
 8000858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800085a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800085e:	603b      	str	r3, [r7, #0]
 8000860:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000862:	2200      	movs	r2, #0
 8000864:	210f      	movs	r1, #15
 8000866:	f06f 0001 	mvn.w	r0, #1
 800086a:	f000 fa1d 	bl	8000ca8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800086e:	bf00      	nop
 8000870:	3708      	adds	r7, #8
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	40023800 	.word	0x40023800

0800087c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b08a      	sub	sp, #40	@ 0x28
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000884:	f107 0314 	add.w	r3, r7, #20
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
 800088c:	605a      	str	r2, [r3, #4]
 800088e:	609a      	str	r2, [r3, #8]
 8000890:	60da      	str	r2, [r3, #12]
 8000892:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a19      	ldr	r2, [pc, #100]	@ (8000900 <HAL_UART_MspInit+0x84>)
 800089a:	4293      	cmp	r3, r2
 800089c:	d12b      	bne.n	80008f6 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	613b      	str	r3, [r7, #16]
 80008a2:	4b18      	ldr	r3, [pc, #96]	@ (8000904 <HAL_UART_MspInit+0x88>)
 80008a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a6:	4a17      	ldr	r2, [pc, #92]	@ (8000904 <HAL_UART_MspInit+0x88>)
 80008a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80008ae:	4b15      	ldr	r3, [pc, #84]	@ (8000904 <HAL_UART_MspInit+0x88>)
 80008b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008b6:	613b      	str	r3, [r7, #16]
 80008b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <HAL_UART_MspInit+0x88>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	4a10      	ldr	r2, [pc, #64]	@ (8000904 <HAL_UART_MspInit+0x88>)
 80008c4:	f043 0301 	orr.w	r3, r3, #1
 80008c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <HAL_UART_MspInit+0x88>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	f003 0301 	and.w	r3, r3, #1
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008d6:	230c      	movs	r3, #12
 80008d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008da:	2302      	movs	r3, #2
 80008dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008e2:	2303      	movs	r3, #3
 80008e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008e6:	2307      	movs	r3, #7
 80008e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	4619      	mov	r1, r3
 80008f0:	4805      	ldr	r0, [pc, #20]	@ (8000908 <HAL_UART_MspInit+0x8c>)
 80008f2:	f000 fa03 	bl	8000cfc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80008f6:	bf00      	nop
 80008f8:	3728      	adds	r7, #40	@ 0x28
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40004400 	.word	0x40004400
 8000904:	40023800 	.word	0x40023800
 8000908:	40020000 	.word	0x40020000

0800090c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08c      	sub	sp, #48	@ 0x30
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000914:	2300      	movs	r3, #0
 8000916:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000918:	2300      	movs	r3, #0
 800091a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800091c:	2300      	movs	r3, #0
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	4b2e      	ldr	r3, [pc, #184]	@ (80009dc <HAL_InitTick+0xd0>)
 8000922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000924:	4a2d      	ldr	r2, [pc, #180]	@ (80009dc <HAL_InitTick+0xd0>)
 8000926:	f043 0301 	orr.w	r3, r3, #1
 800092a:	6453      	str	r3, [r2, #68]	@ 0x44
 800092c:	4b2b      	ldr	r3, [pc, #172]	@ (80009dc <HAL_InitTick+0xd0>)
 800092e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000930:	f003 0301 	and.w	r3, r3, #1
 8000934:	60bb      	str	r3, [r7, #8]
 8000936:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000938:	f107 020c 	add.w	r2, r7, #12
 800093c:	f107 0310 	add.w	r3, r7, #16
 8000940:	4611      	mov	r1, r2
 8000942:	4618      	mov	r0, r3
 8000944:	f000 fc88 	bl	8001258 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000948:	f000 fc72 	bl	8001230 <HAL_RCC_GetPCLK2Freq>
 800094c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800094e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000950:	4a23      	ldr	r2, [pc, #140]	@ (80009e0 <HAL_InitTick+0xd4>)
 8000952:	fba2 2303 	umull	r2, r3, r2, r3
 8000956:	0c9b      	lsrs	r3, r3, #18
 8000958:	3b01      	subs	r3, #1
 800095a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800095c:	4b21      	ldr	r3, [pc, #132]	@ (80009e4 <HAL_InitTick+0xd8>)
 800095e:	4a22      	ldr	r2, [pc, #136]	@ (80009e8 <HAL_InitTick+0xdc>)
 8000960:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000962:	4b20      	ldr	r3, [pc, #128]	@ (80009e4 <HAL_InitTick+0xd8>)
 8000964:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000968:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800096a:	4a1e      	ldr	r2, [pc, #120]	@ (80009e4 <HAL_InitTick+0xd8>)
 800096c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800096e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000970:	4b1c      	ldr	r3, [pc, #112]	@ (80009e4 <HAL_InitTick+0xd8>)
 8000972:	2200      	movs	r2, #0
 8000974:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000976:	4b1b      	ldr	r3, [pc, #108]	@ (80009e4 <HAL_InitTick+0xd8>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800097c:	4b19      	ldr	r3, [pc, #100]	@ (80009e4 <HAL_InitTick+0xd8>)
 800097e:	2200      	movs	r2, #0
 8000980:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000982:	4818      	ldr	r0, [pc, #96]	@ (80009e4 <HAL_InitTick+0xd8>)
 8000984:	f001 f8e2 	bl	8001b4c <HAL_TIM_Base_Init>
 8000988:	4603      	mov	r3, r0
 800098a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800098e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000992:	2b00      	cmp	r3, #0
 8000994:	d11b      	bne.n	80009ce <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000996:	4813      	ldr	r0, [pc, #76]	@ (80009e4 <HAL_InitTick+0xd8>)
 8000998:	f001 f932 	bl	8001c00 <HAL_TIM_Base_Start_IT>
 800099c:	4603      	mov	r3, r0
 800099e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80009a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d111      	bne.n	80009ce <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009aa:	2019      	movs	r0, #25
 80009ac:	f000 f998 	bl	8000ce0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2b0f      	cmp	r3, #15
 80009b4:	d808      	bhi.n	80009c8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80009b6:	2200      	movs	r2, #0
 80009b8:	6879      	ldr	r1, [r7, #4]
 80009ba:	2019      	movs	r0, #25
 80009bc:	f000 f974 	bl	8000ca8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009c0:	4a0a      	ldr	r2, [pc, #40]	@ (80009ec <HAL_InitTick+0xe0>)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	6013      	str	r3, [r2, #0]
 80009c6:	e002      	b.n	80009ce <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80009c8:	2301      	movs	r3, #1
 80009ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80009ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3730      	adds	r7, #48	@ 0x30
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40023800 	.word	0x40023800
 80009e0:	431bde83 	.word	0x431bde83
 80009e4:	20000098 	.word	0x20000098
 80009e8:	40010000 	.word	0x40010000
 80009ec:	20000004 	.word	0x20000004

080009f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009f4:	bf00      	nop
 80009f6:	e7fd      	b.n	80009f4 <NMI_Handler+0x4>

080009f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009fc:	bf00      	nop
 80009fe:	e7fd      	b.n	80009fc <HardFault_Handler+0x4>

08000a00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <MemManage_Handler+0x4>

08000a08 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <BusFault_Handler+0x4>

08000a10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a14:	bf00      	nop
 8000a16:	e7fd      	b.n	8000a14 <UsageFault_Handler+0x4>

08000a18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
	...

08000a28 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a2c:	4802      	ldr	r0, [pc, #8]	@ (8000a38 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a2e:	f001 f957 	bl	8001ce0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000098 	.word	0x20000098

08000a3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a40:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <SystemInit+0x20>)
 8000a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a46:	4a05      	ldr	r2, [pc, #20]	@ (8000a5c <SystemInit+0x20>)
 8000a48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	e000ed00 	.word	0xe000ed00

08000a60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
uint32_t suspend_monitor;  ldr   sp, =_estack      /* set stack pointer */
 8000a60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a98 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a64:	f7ff ffea 	bl	8000a3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a68:	480c      	ldr	r0, [pc, #48]	@ (8000a9c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a6a:	490d      	ldr	r1, [pc, #52]	@ (8000aa0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000aa4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a70:	e002      	b.n	8000a78 <LoopCopyDataInit>

08000a72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a76:	3304      	adds	r3, #4

08000a78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a7c:	d3f9      	bcc.n	8000a72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000aa8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a80:	4c0a      	ldr	r4, [pc, #40]	@ (8000aac <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a84:	e001      	b.n	8000a8a <LoopFillZerobss>

08000a86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a88:	3204      	adds	r2, #4

08000a8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a8c:	d3fb      	bcc.n	8000a86 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000a8e:	f004 fb33 	bl	80050f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a92:	f7ff fd53 	bl	800053c <main>
  bx  lr    
 8000a96:	4770      	bx	lr
uint32_t suspend_monitor;  ldr   sp, =_estack      /* set stack pointer */
 8000a98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000aa0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000aa4:	080051f4 	.word	0x080051f4
  ldr r2, =_sbss
 8000aa8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000aac:	20004a30 	.word	0x20004a30

08000ab0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ab0:	e7fe      	b.n	8000ab0 <ADC_IRQHandler>
	...

08000ab4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8000af4 <HAL_Init+0x40>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a0d      	ldr	r2, [pc, #52]	@ (8000af4 <HAL_Init+0x40>)
 8000abe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ac2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8000af4 <HAL_Init+0x40>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	4a0a      	ldr	r2, [pc, #40]	@ (8000af4 <HAL_Init+0x40>)
 8000aca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ace:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ad0:	4b08      	ldr	r3, [pc, #32]	@ (8000af4 <HAL_Init+0x40>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a07      	ldr	r2, [pc, #28]	@ (8000af4 <HAL_Init+0x40>)
 8000ad6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ada:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000adc:	2003      	movs	r0, #3
 8000ade:	f000 f8d8 	bl	8000c92 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ae2:	200f      	movs	r0, #15
 8000ae4:	f7ff ff12 	bl	800090c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ae8:	f7ff fe9c 	bl	8000824 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000aec:	2300      	movs	r3, #0
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	40023c00 	.word	0x40023c00

08000af8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000afc:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <HAL_IncTick+0x20>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	461a      	mov	r2, r3
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <HAL_IncTick+0x24>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4413      	add	r3, r2
 8000b08:	4a04      	ldr	r2, [pc, #16]	@ (8000b1c <HAL_IncTick+0x24>)
 8000b0a:	6013      	str	r3, [r2, #0]
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	20000008 	.word	0x20000008
 8000b1c:	200000e0 	.word	0x200000e0

08000b20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  return uwTick;
 8000b24:	4b03      	ldr	r3, [pc, #12]	@ (8000b34 <HAL_GetTick+0x14>)
 8000b26:	681b      	ldr	r3, [r3, #0]
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	200000e0 	.word	0x200000e0

08000b38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	f003 0307 	and.w	r3, r3, #7
 8000b46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b48:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <__NVIC_SetPriorityGrouping+0x44>)
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b4e:	68ba      	ldr	r2, [r7, #8]
 8000b50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b54:	4013      	ands	r3, r2
 8000b56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b6a:	4a04      	ldr	r2, [pc, #16]	@ (8000b7c <__NVIC_SetPriorityGrouping+0x44>)
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	60d3      	str	r3, [r2, #12]
}
 8000b70:	bf00      	nop
 8000b72:	3714      	adds	r7, #20
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b84:	4b04      	ldr	r3, [pc, #16]	@ (8000b98 <__NVIC_GetPriorityGrouping+0x18>)
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	0a1b      	lsrs	r3, r3, #8
 8000b8a:	f003 0307 	and.w	r3, r3, #7
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	db0b      	blt.n	8000bc6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	f003 021f 	and.w	r2, r3, #31
 8000bb4:	4907      	ldr	r1, [pc, #28]	@ (8000bd4 <__NVIC_EnableIRQ+0x38>)
 8000bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bba:	095b      	lsrs	r3, r3, #5
 8000bbc:	2001      	movs	r0, #1
 8000bbe:	fa00 f202 	lsl.w	r2, r0, r2
 8000bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000bc6:	bf00      	nop
 8000bc8:	370c      	adds	r7, #12
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	e000e100 	.word	0xe000e100

08000bd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	6039      	str	r1, [r7, #0]
 8000be2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	db0a      	blt.n	8000c02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	b2da      	uxtb	r2, r3
 8000bf0:	490c      	ldr	r1, [pc, #48]	@ (8000c24 <__NVIC_SetPriority+0x4c>)
 8000bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf6:	0112      	lsls	r2, r2, #4
 8000bf8:	b2d2      	uxtb	r2, r2
 8000bfa:	440b      	add	r3, r1
 8000bfc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c00:	e00a      	b.n	8000c18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	b2da      	uxtb	r2, r3
 8000c06:	4908      	ldr	r1, [pc, #32]	@ (8000c28 <__NVIC_SetPriority+0x50>)
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	f003 030f 	and.w	r3, r3, #15
 8000c0e:	3b04      	subs	r3, #4
 8000c10:	0112      	lsls	r2, r2, #4
 8000c12:	b2d2      	uxtb	r2, r2
 8000c14:	440b      	add	r3, r1
 8000c16:	761a      	strb	r2, [r3, #24]
}
 8000c18:	bf00      	nop
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c22:	4770      	bx	lr
 8000c24:	e000e100 	.word	0xe000e100
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b089      	sub	sp, #36	@ 0x24
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	60f8      	str	r0, [r7, #12]
 8000c34:	60b9      	str	r1, [r7, #8]
 8000c36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	f003 0307 	and.w	r3, r3, #7
 8000c3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c40:	69fb      	ldr	r3, [r7, #28]
 8000c42:	f1c3 0307 	rsb	r3, r3, #7
 8000c46:	2b04      	cmp	r3, #4
 8000c48:	bf28      	it	cs
 8000c4a:	2304      	movcs	r3, #4
 8000c4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	3304      	adds	r3, #4
 8000c52:	2b06      	cmp	r3, #6
 8000c54:	d902      	bls.n	8000c5c <NVIC_EncodePriority+0x30>
 8000c56:	69fb      	ldr	r3, [r7, #28]
 8000c58:	3b03      	subs	r3, #3
 8000c5a:	e000      	b.n	8000c5e <NVIC_EncodePriority+0x32>
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c60:	f04f 32ff 	mov.w	r2, #4294967295
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	43da      	mvns	r2, r3
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	401a      	ands	r2, r3
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c74:	f04f 31ff 	mov.w	r1, #4294967295
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7e:	43d9      	mvns	r1, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c84:	4313      	orrs	r3, r2
         );
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3724      	adds	r7, #36	@ 0x24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr

08000c92 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f7ff ff4c 	bl	8000b38 <__NVIC_SetPriorityGrouping>
}
 8000ca0:	bf00      	nop
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	60b9      	str	r1, [r7, #8]
 8000cb2:	607a      	str	r2, [r7, #4]
 8000cb4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cba:	f7ff ff61 	bl	8000b80 <__NVIC_GetPriorityGrouping>
 8000cbe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cc0:	687a      	ldr	r2, [r7, #4]
 8000cc2:	68b9      	ldr	r1, [r7, #8]
 8000cc4:	6978      	ldr	r0, [r7, #20]
 8000cc6:	f7ff ffb1 	bl	8000c2c <NVIC_EncodePriority>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cd0:	4611      	mov	r1, r2
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ff80 	bl	8000bd8 <__NVIC_SetPriority>
}
 8000cd8:	bf00      	nop
 8000cda:	3718      	adds	r7, #24
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff ff54 	bl	8000b9c <__NVIC_EnableIRQ>
}
 8000cf4:	bf00      	nop
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}

08000cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b089      	sub	sp, #36	@ 0x24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d06:	2300      	movs	r3, #0
 8000d08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d12:	2300      	movs	r3, #0
 8000d14:	61fb      	str	r3, [r7, #28]
 8000d16:	e165      	b.n	8000fe4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d18:	2201      	movs	r2, #1
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	697a      	ldr	r2, [r7, #20]
 8000d28:	4013      	ands	r3, r2
 8000d2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	f040 8154 	bne.w	8000fde <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f003 0303 	and.w	r3, r3, #3
 8000d3e:	2b01      	cmp	r3, #1
 8000d40:	d005      	beq.n	8000d4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	d130      	bne.n	8000db0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	689b      	ldr	r3, [r3, #8]
 8000d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d54:	69fb      	ldr	r3, [r7, #28]
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	2203      	movs	r2, #3
 8000d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	69ba      	ldr	r2, [r7, #24]
 8000d62:	4013      	ands	r3, r2
 8000d64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	68da      	ldr	r2, [r3, #12]
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d72:	69ba      	ldr	r2, [r7, #24]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	69ba      	ldr	r2, [r7, #24]
 8000d7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d84:	2201      	movs	r2, #1
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	43db      	mvns	r3, r3
 8000d8e:	69ba      	ldr	r2, [r7, #24]
 8000d90:	4013      	ands	r3, r2
 8000d92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	091b      	lsrs	r3, r3, #4
 8000d9a:	f003 0201 	and.w	r2, r3, #1
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	69ba      	ldr	r2, [r7, #24]
 8000da6:	4313      	orrs	r3, r2
 8000da8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	69ba      	ldr	r2, [r7, #24]
 8000dae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f003 0303 	and.w	r3, r3, #3
 8000db8:	2b03      	cmp	r3, #3
 8000dba:	d017      	beq.n	8000dec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000dc2:	69fb      	ldr	r3, [r7, #28]
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	2203      	movs	r2, #3
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	69ba      	ldr	r2, [r7, #24]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	689a      	ldr	r2, [r3, #8]
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8000de0:	69ba      	ldr	r2, [r7, #24]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	69ba      	ldr	r2, [r7, #24]
 8000dea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	f003 0303 	and.w	r3, r3, #3
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	d123      	bne.n	8000e40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000df8:	69fb      	ldr	r3, [r7, #28]
 8000dfa:	08da      	lsrs	r2, r3, #3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	3208      	adds	r2, #8
 8000e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	f003 0307 	and.w	r3, r3, #7
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	220f      	movs	r2, #15
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	43db      	mvns	r3, r3
 8000e16:	69ba      	ldr	r2, [r7, #24]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	691a      	ldr	r2, [r3, #16]
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	f003 0307 	and.w	r3, r3, #7
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	08da      	lsrs	r2, r3, #3
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	3208      	adds	r2, #8
 8000e3a:	69b9      	ldr	r1, [r7, #24]
 8000e3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	2203      	movs	r2, #3
 8000e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e50:	43db      	mvns	r3, r3
 8000e52:	69ba      	ldr	r2, [r7, #24]
 8000e54:	4013      	ands	r3, r2
 8000e56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	f003 0203 	and.w	r2, r3, #3
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	fa02 f303 	lsl.w	r3, r2, r3
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	f000 80ae 	beq.w	8000fde <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	60fb      	str	r3, [r7, #12]
 8000e86:	4b5d      	ldr	r3, [pc, #372]	@ (8000ffc <HAL_GPIO_Init+0x300>)
 8000e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e8a:	4a5c      	ldr	r2, [pc, #368]	@ (8000ffc <HAL_GPIO_Init+0x300>)
 8000e8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e90:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e92:	4b5a      	ldr	r3, [pc, #360]	@ (8000ffc <HAL_GPIO_Init+0x300>)
 8000e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e9a:	60fb      	str	r3, [r7, #12]
 8000e9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e9e:	4a58      	ldr	r2, [pc, #352]	@ (8001000 <HAL_GPIO_Init+0x304>)
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	089b      	lsrs	r3, r3, #2
 8000ea4:	3302      	adds	r3, #2
 8000ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000eac:	69fb      	ldr	r3, [r7, #28]
 8000eae:	f003 0303 	and.w	r3, r3, #3
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	220f      	movs	r2, #15
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	43db      	mvns	r3, r3
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a4f      	ldr	r2, [pc, #316]	@ (8001004 <HAL_GPIO_Init+0x308>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d025      	beq.n	8000f16 <HAL_GPIO_Init+0x21a>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a4e      	ldr	r2, [pc, #312]	@ (8001008 <HAL_GPIO_Init+0x30c>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d01f      	beq.n	8000f12 <HAL_GPIO_Init+0x216>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a4d      	ldr	r2, [pc, #308]	@ (800100c <HAL_GPIO_Init+0x310>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d019      	beq.n	8000f0e <HAL_GPIO_Init+0x212>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a4c      	ldr	r2, [pc, #304]	@ (8001010 <HAL_GPIO_Init+0x314>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d013      	beq.n	8000f0a <HAL_GPIO_Init+0x20e>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4a4b      	ldr	r2, [pc, #300]	@ (8001014 <HAL_GPIO_Init+0x318>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d00d      	beq.n	8000f06 <HAL_GPIO_Init+0x20a>
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4a4a      	ldr	r2, [pc, #296]	@ (8001018 <HAL_GPIO_Init+0x31c>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d007      	beq.n	8000f02 <HAL_GPIO_Init+0x206>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4a49      	ldr	r2, [pc, #292]	@ (800101c <HAL_GPIO_Init+0x320>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d101      	bne.n	8000efe <HAL_GPIO_Init+0x202>
 8000efa:	2306      	movs	r3, #6
 8000efc:	e00c      	b.n	8000f18 <HAL_GPIO_Init+0x21c>
 8000efe:	2307      	movs	r3, #7
 8000f00:	e00a      	b.n	8000f18 <HAL_GPIO_Init+0x21c>
 8000f02:	2305      	movs	r3, #5
 8000f04:	e008      	b.n	8000f18 <HAL_GPIO_Init+0x21c>
 8000f06:	2304      	movs	r3, #4
 8000f08:	e006      	b.n	8000f18 <HAL_GPIO_Init+0x21c>
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	e004      	b.n	8000f18 <HAL_GPIO_Init+0x21c>
 8000f0e:	2302      	movs	r3, #2
 8000f10:	e002      	b.n	8000f18 <HAL_GPIO_Init+0x21c>
 8000f12:	2301      	movs	r3, #1
 8000f14:	e000      	b.n	8000f18 <HAL_GPIO_Init+0x21c>
 8000f16:	2300      	movs	r3, #0
 8000f18:	69fa      	ldr	r2, [r7, #28]
 8000f1a:	f002 0203 	and.w	r2, r2, #3
 8000f1e:	0092      	lsls	r2, r2, #2
 8000f20:	4093      	lsls	r3, r2
 8000f22:	69ba      	ldr	r2, [r7, #24]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f28:	4935      	ldr	r1, [pc, #212]	@ (8001000 <HAL_GPIO_Init+0x304>)
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	089b      	lsrs	r3, r3, #2
 8000f2e:	3302      	adds	r3, #2
 8000f30:	69ba      	ldr	r2, [r7, #24]
 8000f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f36:	4b3a      	ldr	r3, [pc, #232]	@ (8001020 <HAL_GPIO_Init+0x324>)
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	4013      	ands	r3, r2
 8000f44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d003      	beq.n	8000f5a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000f52:	69ba      	ldr	r2, [r7, #24]
 8000f54:	693b      	ldr	r3, [r7, #16]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f5a:	4a31      	ldr	r2, [pc, #196]	@ (8001020 <HAL_GPIO_Init+0x324>)
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f60:	4b2f      	ldr	r3, [pc, #188]	@ (8001020 <HAL_GPIO_Init+0x324>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	43db      	mvns	r3, r3
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d003      	beq.n	8000f84 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f84:	4a26      	ldr	r2, [pc, #152]	@ (8001020 <HAL_GPIO_Init+0x324>)
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f8a:	4b25      	ldr	r3, [pc, #148]	@ (8001020 <HAL_GPIO_Init+0x324>)
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	43db      	mvns	r3, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4013      	ands	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fae:	4a1c      	ldr	r2, [pc, #112]	@ (8001020 <HAL_GPIO_Init+0x324>)
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8001020 <HAL_GPIO_Init+0x324>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d003      	beq.n	8000fd8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000fd8:	4a11      	ldr	r2, [pc, #68]	@ (8001020 <HAL_GPIO_Init+0x324>)
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	61fb      	str	r3, [r7, #28]
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	2b0f      	cmp	r3, #15
 8000fe8:	f67f ae96 	bls.w	8000d18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000fec:	bf00      	nop
 8000fee:	bf00      	nop
 8000ff0:	3724      	adds	r7, #36	@ 0x24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	40023800 	.word	0x40023800
 8001000:	40013800 	.word	0x40013800
 8001004:	40020000 	.word	0x40020000
 8001008:	40020400 	.word	0x40020400
 800100c:	40020800 	.word	0x40020800
 8001010:	40020c00 	.word	0x40020c00
 8001014:	40021000 	.word	0x40021000
 8001018:	40021400 	.word	0x40021400
 800101c:	40021800 	.word	0x40021800
 8001020:	40013c00 	.word	0x40013c00

08001024 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d101      	bne.n	8001038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001034:	2301      	movs	r3, #1
 8001036:	e0cc      	b.n	80011d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001038:	4b68      	ldr	r3, [pc, #416]	@ (80011dc <HAL_RCC_ClockConfig+0x1b8>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f003 030f 	and.w	r3, r3, #15
 8001040:	683a      	ldr	r2, [r7, #0]
 8001042:	429a      	cmp	r2, r3
 8001044:	d90c      	bls.n	8001060 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001046:	4b65      	ldr	r3, [pc, #404]	@ (80011dc <HAL_RCC_ClockConfig+0x1b8>)
 8001048:	683a      	ldr	r2, [r7, #0]
 800104a:	b2d2      	uxtb	r2, r2
 800104c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800104e:	4b63      	ldr	r3, [pc, #396]	@ (80011dc <HAL_RCC_ClockConfig+0x1b8>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f003 030f 	and.w	r3, r3, #15
 8001056:	683a      	ldr	r2, [r7, #0]
 8001058:	429a      	cmp	r2, r3
 800105a:	d001      	beq.n	8001060 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800105c:	2301      	movs	r3, #1
 800105e:	e0b8      	b.n	80011d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f003 0302 	and.w	r3, r3, #2
 8001068:	2b00      	cmp	r3, #0
 800106a:	d020      	beq.n	80010ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 0304 	and.w	r3, r3, #4
 8001074:	2b00      	cmp	r3, #0
 8001076:	d005      	beq.n	8001084 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001078:	4b59      	ldr	r3, [pc, #356]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 800107a:	689b      	ldr	r3, [r3, #8]
 800107c:	4a58      	ldr	r2, [pc, #352]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 800107e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001082:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 0308 	and.w	r3, r3, #8
 800108c:	2b00      	cmp	r3, #0
 800108e:	d005      	beq.n	800109c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001090:	4b53      	ldr	r3, [pc, #332]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	4a52      	ldr	r2, [pc, #328]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001096:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800109a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800109c:	4b50      	ldr	r3, [pc, #320]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	494d      	ldr	r1, [pc, #308]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 80010aa:	4313      	orrs	r3, r2
 80010ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f003 0301 	and.w	r3, r3, #1
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d044      	beq.n	8001144 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d107      	bne.n	80010d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010c2:	4b47      	ldr	r3, [pc, #284]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d119      	bne.n	8001102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e07f      	b.n	80011d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	2b02      	cmp	r3, #2
 80010d8:	d003      	beq.n	80010e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010de:	2b03      	cmp	r3, #3
 80010e0:	d107      	bne.n	80010f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010e2:	4b3f      	ldr	r3, [pc, #252]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d109      	bne.n	8001102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e06f      	b.n	80011d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010f2:	4b3b      	ldr	r3, [pc, #236]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 0302 	and.w	r3, r3, #2
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d101      	bne.n	8001102 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010fe:	2301      	movs	r3, #1
 8001100:	e067      	b.n	80011d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001102:	4b37      	ldr	r3, [pc, #220]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	f023 0203 	bic.w	r2, r3, #3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	4934      	ldr	r1, [pc, #208]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001110:	4313      	orrs	r3, r2
 8001112:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001114:	f7ff fd04 	bl	8000b20 <HAL_GetTick>
 8001118:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800111a:	e00a      	b.n	8001132 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800111c:	f7ff fd00 	bl	8000b20 <HAL_GetTick>
 8001120:	4602      	mov	r2, r0
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	f241 3288 	movw	r2, #5000	@ 0x1388
 800112a:	4293      	cmp	r3, r2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e04f      	b.n	80011d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001132:	4b2b      	ldr	r3, [pc, #172]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	f003 020c 	and.w	r2, r3, #12
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	429a      	cmp	r2, r3
 8001142:	d1eb      	bne.n	800111c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001144:	4b25      	ldr	r3, [pc, #148]	@ (80011dc <HAL_RCC_ClockConfig+0x1b8>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 030f 	and.w	r3, r3, #15
 800114c:	683a      	ldr	r2, [r7, #0]
 800114e:	429a      	cmp	r2, r3
 8001150:	d20c      	bcs.n	800116c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001152:	4b22      	ldr	r3, [pc, #136]	@ (80011dc <HAL_RCC_ClockConfig+0x1b8>)
 8001154:	683a      	ldr	r2, [r7, #0]
 8001156:	b2d2      	uxtb	r2, r2
 8001158:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800115a:	4b20      	ldr	r3, [pc, #128]	@ (80011dc <HAL_RCC_ClockConfig+0x1b8>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f003 030f 	and.w	r3, r3, #15
 8001162:	683a      	ldr	r2, [r7, #0]
 8001164:	429a      	cmp	r2, r3
 8001166:	d001      	beq.n	800116c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001168:	2301      	movs	r3, #1
 800116a:	e032      	b.n	80011d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 0304 	and.w	r3, r3, #4
 8001174:	2b00      	cmp	r3, #0
 8001176:	d008      	beq.n	800118a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001178:	4b19      	ldr	r3, [pc, #100]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 800117a:	689b      	ldr	r3, [r3, #8]
 800117c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	4916      	ldr	r1, [pc, #88]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001186:	4313      	orrs	r3, r2
 8001188:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f003 0308 	and.w	r3, r3, #8
 8001192:	2b00      	cmp	r3, #0
 8001194:	d009      	beq.n	80011aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001196:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	691b      	ldr	r3, [r3, #16]
 80011a2:	00db      	lsls	r3, r3, #3
 80011a4:	490e      	ldr	r1, [pc, #56]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 80011a6:	4313      	orrs	r3, r2
 80011a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80011aa:	f000 f887 	bl	80012bc <HAL_RCC_GetSysClockFreq>
 80011ae:	4602      	mov	r2, r0
 80011b0:	4b0b      	ldr	r3, [pc, #44]	@ (80011e0 <HAL_RCC_ClockConfig+0x1bc>)
 80011b2:	689b      	ldr	r3, [r3, #8]
 80011b4:	091b      	lsrs	r3, r3, #4
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	490a      	ldr	r1, [pc, #40]	@ (80011e4 <HAL_RCC_ClockConfig+0x1c0>)
 80011bc:	5ccb      	ldrb	r3, [r1, r3]
 80011be:	fa22 f303 	lsr.w	r3, r2, r3
 80011c2:	4a09      	ldr	r2, [pc, #36]	@ (80011e8 <HAL_RCC_ClockConfig+0x1c4>)
 80011c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80011c6:	4b09      	ldr	r3, [pc, #36]	@ (80011ec <HAL_RCC_ClockConfig+0x1c8>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff fb9e 	bl	800090c <HAL_InitTick>

  return HAL_OK;
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3710      	adds	r7, #16
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40023c00 	.word	0x40023c00
 80011e0:	40023800 	.word	0x40023800
 80011e4:	080051cc 	.word	0x080051cc
 80011e8:	20000000 	.word	0x20000000
 80011ec:	20000004 	.word	0x20000004

080011f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80011f4:	4b03      	ldr	r3, [pc, #12]	@ (8001204 <HAL_RCC_GetHCLKFreq+0x14>)
 80011f6:	681b      	ldr	r3, [r3, #0]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	20000000 	.word	0x20000000

08001208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800120c:	f7ff fff0 	bl	80011f0 <HAL_RCC_GetHCLKFreq>
 8001210:	4602      	mov	r2, r0
 8001212:	4b05      	ldr	r3, [pc, #20]	@ (8001228 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	0a9b      	lsrs	r3, r3, #10
 8001218:	f003 0307 	and.w	r3, r3, #7
 800121c:	4903      	ldr	r1, [pc, #12]	@ (800122c <HAL_RCC_GetPCLK1Freq+0x24>)
 800121e:	5ccb      	ldrb	r3, [r1, r3]
 8001220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001224:	4618      	mov	r0, r3
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40023800 	.word	0x40023800
 800122c:	080051dc 	.word	0x080051dc

08001230 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001234:	f7ff ffdc 	bl	80011f0 <HAL_RCC_GetHCLKFreq>
 8001238:	4602      	mov	r2, r0
 800123a:	4b05      	ldr	r3, [pc, #20]	@ (8001250 <HAL_RCC_GetPCLK2Freq+0x20>)
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	0b5b      	lsrs	r3, r3, #13
 8001240:	f003 0307 	and.w	r3, r3, #7
 8001244:	4903      	ldr	r1, [pc, #12]	@ (8001254 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001246:	5ccb      	ldrb	r3, [r1, r3]
 8001248:	fa22 f303 	lsr.w	r3, r2, r3
}
 800124c:	4618      	mov	r0, r3
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40023800 	.word	0x40023800
 8001254:	080051dc 	.word	0x080051dc

08001258 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	220f      	movs	r2, #15
 8001266:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <HAL_RCC_GetClockConfig+0x5c>)
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	f003 0203 	and.w	r2, r3, #3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001274:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <HAL_RCC_GetClockConfig+0x5c>)
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001280:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <HAL_RCC_GetClockConfig+0x5c>)
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800128c:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <HAL_RCC_GetClockConfig+0x5c>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	08db      	lsrs	r3, r3, #3
 8001292:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800129a:	4b07      	ldr	r3, [pc, #28]	@ (80012b8 <HAL_RCC_GetClockConfig+0x60>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f003 020f 	and.w	r2, r3, #15
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	601a      	str	r2, [r3, #0]
}
 80012a6:	bf00      	nop
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40023800 	.word	0x40023800
 80012b8:	40023c00 	.word	0x40023c00

080012bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012c0:	b0a6      	sub	sp, #152	@ 0x98
 80012c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80012c4:	2300      	movs	r3, #0
 80012c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80012ca:	2300      	movs	r3, #0
 80012cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80012d0:	2300      	movs	r3, #0
 80012d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80012d6:	2300      	movs	r3, #0
 80012d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80012dc:	2300      	movs	r3, #0
 80012de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80012e2:	4bc8      	ldr	r3, [pc, #800]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x348>)
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	f003 030c 	and.w	r3, r3, #12
 80012ea:	2b0c      	cmp	r3, #12
 80012ec:	f200 817e 	bhi.w	80015ec <HAL_RCC_GetSysClockFreq+0x330>
 80012f0:	a201      	add	r2, pc, #4	@ (adr r2, 80012f8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80012f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012f6:	bf00      	nop
 80012f8:	0800132d 	.word	0x0800132d
 80012fc:	080015ed 	.word	0x080015ed
 8001300:	080015ed 	.word	0x080015ed
 8001304:	080015ed 	.word	0x080015ed
 8001308:	08001335 	.word	0x08001335
 800130c:	080015ed 	.word	0x080015ed
 8001310:	080015ed 	.word	0x080015ed
 8001314:	080015ed 	.word	0x080015ed
 8001318:	0800133d 	.word	0x0800133d
 800131c:	080015ed 	.word	0x080015ed
 8001320:	080015ed 	.word	0x080015ed
 8001324:	080015ed 	.word	0x080015ed
 8001328:	080014a7 	.word	0x080014a7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800132c:	4bb6      	ldr	r3, [pc, #728]	@ (8001608 <HAL_RCC_GetSysClockFreq+0x34c>)
 800132e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8001332:	e15f      	b.n	80015f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001334:	4bb5      	ldr	r3, [pc, #724]	@ (800160c <HAL_RCC_GetSysClockFreq+0x350>)
 8001336:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800133a:	e15b      	b.n	80015f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800133c:	4bb1      	ldr	r3, [pc, #708]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x348>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001344:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001348:	4bae      	ldr	r3, [pc, #696]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x348>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001350:	2b00      	cmp	r3, #0
 8001352:	d031      	beq.n	80013b8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001354:	4bab      	ldr	r3, [pc, #684]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x348>)
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	099b      	lsrs	r3, r3, #6
 800135a:	2200      	movs	r2, #0
 800135c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800135e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001360:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001366:	663b      	str	r3, [r7, #96]	@ 0x60
 8001368:	2300      	movs	r3, #0
 800136a:	667b      	str	r3, [r7, #100]	@ 0x64
 800136c:	4ba7      	ldr	r3, [pc, #668]	@ (800160c <HAL_RCC_GetSysClockFreq+0x350>)
 800136e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001372:	462a      	mov	r2, r5
 8001374:	fb03 f202 	mul.w	r2, r3, r2
 8001378:	2300      	movs	r3, #0
 800137a:	4621      	mov	r1, r4
 800137c:	fb01 f303 	mul.w	r3, r1, r3
 8001380:	4413      	add	r3, r2
 8001382:	4aa2      	ldr	r2, [pc, #648]	@ (800160c <HAL_RCC_GetSysClockFreq+0x350>)
 8001384:	4621      	mov	r1, r4
 8001386:	fba1 1202 	umull	r1, r2, r1, r2
 800138a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800138c:	460a      	mov	r2, r1
 800138e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8001390:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001392:	4413      	add	r3, r2
 8001394:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001396:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800139a:	2200      	movs	r2, #0
 800139c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800139e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80013a0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80013a4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80013a8:	f7fe ff32 	bl	8000210 <__aeabi_uldivmod>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	4613      	mov	r3, r2
 80013b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80013b6:	e064      	b.n	8001482 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013b8:	4b92      	ldr	r3, [pc, #584]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x348>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	099b      	lsrs	r3, r3, #6
 80013be:	2200      	movs	r2, #0
 80013c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80013c2:	657a      	str	r2, [r7, #84]	@ 0x54
 80013c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80013cc:	2300      	movs	r3, #0
 80013ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80013d0:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80013d4:	4622      	mov	r2, r4
 80013d6:	462b      	mov	r3, r5
 80013d8:	f04f 0000 	mov.w	r0, #0
 80013dc:	f04f 0100 	mov.w	r1, #0
 80013e0:	0159      	lsls	r1, r3, #5
 80013e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80013e6:	0150      	lsls	r0, r2, #5
 80013e8:	4602      	mov	r2, r0
 80013ea:	460b      	mov	r3, r1
 80013ec:	4621      	mov	r1, r4
 80013ee:	1a51      	subs	r1, r2, r1
 80013f0:	6139      	str	r1, [r7, #16]
 80013f2:	4629      	mov	r1, r5
 80013f4:	eb63 0301 	sbc.w	r3, r3, r1
 80013f8:	617b      	str	r3, [r7, #20]
 80013fa:	f04f 0200 	mov.w	r2, #0
 80013fe:	f04f 0300 	mov.w	r3, #0
 8001402:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001406:	4659      	mov	r1, fp
 8001408:	018b      	lsls	r3, r1, #6
 800140a:	4651      	mov	r1, sl
 800140c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001410:	4651      	mov	r1, sl
 8001412:	018a      	lsls	r2, r1, #6
 8001414:	4651      	mov	r1, sl
 8001416:	ebb2 0801 	subs.w	r8, r2, r1
 800141a:	4659      	mov	r1, fp
 800141c:	eb63 0901 	sbc.w	r9, r3, r1
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800142c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001430:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001434:	4690      	mov	r8, r2
 8001436:	4699      	mov	r9, r3
 8001438:	4623      	mov	r3, r4
 800143a:	eb18 0303 	adds.w	r3, r8, r3
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	462b      	mov	r3, r5
 8001442:	eb49 0303 	adc.w	r3, r9, r3
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001454:	4629      	mov	r1, r5
 8001456:	028b      	lsls	r3, r1, #10
 8001458:	4621      	mov	r1, r4
 800145a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800145e:	4621      	mov	r1, r4
 8001460:	028a      	lsls	r2, r1, #10
 8001462:	4610      	mov	r0, r2
 8001464:	4619      	mov	r1, r3
 8001466:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800146a:	2200      	movs	r2, #0
 800146c:	643b      	str	r3, [r7, #64]	@ 0x40
 800146e:	647a      	str	r2, [r7, #68]	@ 0x44
 8001470:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001474:	f7fe fecc 	bl	8000210 <__aeabi_uldivmod>
 8001478:	4602      	mov	r2, r0
 800147a:	460b      	mov	r3, r1
 800147c:	4613      	mov	r3, r2
 800147e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001482:	4b60      	ldr	r3, [pc, #384]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x348>)
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	0c1b      	lsrs	r3, r3, #16
 8001488:	f003 0303 	and.w	r3, r3, #3
 800148c:	3301      	adds	r3, #1
 800148e:	005b      	lsls	r3, r3, #1
 8001490:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8001494:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001498:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800149c:	fbb2 f3f3 	udiv	r3, r2, r3
 80014a0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80014a4:	e0a6      	b.n	80015f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014a6:	4b57      	ldr	r3, [pc, #348]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x348>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80014ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014b2:	4b54      	ldr	r3, [pc, #336]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x348>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d02a      	beq.n	8001514 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014be:	4b51      	ldr	r3, [pc, #324]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x348>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	099b      	lsrs	r3, r3, #6
 80014c4:	2200      	movs	r2, #0
 80014c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80014c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80014ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014cc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80014d0:	2100      	movs	r1, #0
 80014d2:	4b4e      	ldr	r3, [pc, #312]	@ (800160c <HAL_RCC_GetSysClockFreq+0x350>)
 80014d4:	fb03 f201 	mul.w	r2, r3, r1
 80014d8:	2300      	movs	r3, #0
 80014da:	fb00 f303 	mul.w	r3, r0, r3
 80014de:	4413      	add	r3, r2
 80014e0:	4a4a      	ldr	r2, [pc, #296]	@ (800160c <HAL_RCC_GetSysClockFreq+0x350>)
 80014e2:	fba0 1202 	umull	r1, r2, r0, r2
 80014e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80014e8:	460a      	mov	r2, r1
 80014ea:	673a      	str	r2, [r7, #112]	@ 0x70
 80014ec:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80014ee:	4413      	add	r3, r2
 80014f0:	677b      	str	r3, [r7, #116]	@ 0x74
 80014f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014f6:	2200      	movs	r2, #0
 80014f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80014fa:	637a      	str	r2, [r7, #52]	@ 0x34
 80014fc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001500:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001504:	f7fe fe84 	bl	8000210 <__aeabi_uldivmod>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	4613      	mov	r3, r2
 800150e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001512:	e05b      	b.n	80015cc <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001514:	4b3b      	ldr	r3, [pc, #236]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x348>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	099b      	lsrs	r3, r3, #6
 800151a:	2200      	movs	r2, #0
 800151c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800151e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001526:	623b      	str	r3, [r7, #32]
 8001528:	2300      	movs	r3, #0
 800152a:	627b      	str	r3, [r7, #36]	@ 0x24
 800152c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001530:	4642      	mov	r2, r8
 8001532:	464b      	mov	r3, r9
 8001534:	f04f 0000 	mov.w	r0, #0
 8001538:	f04f 0100 	mov.w	r1, #0
 800153c:	0159      	lsls	r1, r3, #5
 800153e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001542:	0150      	lsls	r0, r2, #5
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	4641      	mov	r1, r8
 800154a:	ebb2 0a01 	subs.w	sl, r2, r1
 800154e:	4649      	mov	r1, r9
 8001550:	eb63 0b01 	sbc.w	fp, r3, r1
 8001554:	f04f 0200 	mov.w	r2, #0
 8001558:	f04f 0300 	mov.w	r3, #0
 800155c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001560:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001564:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001568:	ebb2 040a 	subs.w	r4, r2, sl
 800156c:	eb63 050b 	sbc.w	r5, r3, fp
 8001570:	f04f 0200 	mov.w	r2, #0
 8001574:	f04f 0300 	mov.w	r3, #0
 8001578:	00eb      	lsls	r3, r5, #3
 800157a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800157e:	00e2      	lsls	r2, r4, #3
 8001580:	4614      	mov	r4, r2
 8001582:	461d      	mov	r5, r3
 8001584:	4643      	mov	r3, r8
 8001586:	18e3      	adds	r3, r4, r3
 8001588:	603b      	str	r3, [r7, #0]
 800158a:	464b      	mov	r3, r9
 800158c:	eb45 0303 	adc.w	r3, r5, r3
 8001590:	607b      	str	r3, [r7, #4]
 8001592:	f04f 0200 	mov.w	r2, #0
 8001596:	f04f 0300 	mov.w	r3, #0
 800159a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800159e:	4629      	mov	r1, r5
 80015a0:	028b      	lsls	r3, r1, #10
 80015a2:	4621      	mov	r1, r4
 80015a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80015a8:	4621      	mov	r1, r4
 80015aa:	028a      	lsls	r2, r1, #10
 80015ac:	4610      	mov	r0, r2
 80015ae:	4619      	mov	r1, r3
 80015b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015b4:	2200      	movs	r2, #0
 80015b6:	61bb      	str	r3, [r7, #24]
 80015b8:	61fa      	str	r2, [r7, #28]
 80015ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80015be:	f7fe fe27 	bl	8000210 <__aeabi_uldivmod>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4613      	mov	r3, r2
 80015c8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80015cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x348>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	0f1b      	lsrs	r3, r3, #28
 80015d2:	f003 0307 	and.w	r3, r3, #7
 80015d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 80015da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80015de:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80015e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80015ea:	e003      	b.n	80015f4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80015ec:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <HAL_RCC_GetSysClockFreq+0x34c>)
 80015ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80015f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3798      	adds	r7, #152	@ 0x98
 80015fc:	46bd      	mov	sp, r7
 80015fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001602:	bf00      	nop
 8001604:	40023800 	.word	0x40023800
 8001608:	00f42400 	.word	0x00f42400
 800160c:	017d7840 	.word	0x017d7840

08001610 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d101      	bne.n	8001622 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e28d      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	2b00      	cmp	r3, #0
 800162c:	f000 8083 	beq.w	8001736 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001630:	4b94      	ldr	r3, [pc, #592]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f003 030c 	and.w	r3, r3, #12
 8001638:	2b04      	cmp	r3, #4
 800163a:	d019      	beq.n	8001670 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800163c:	4b91      	ldr	r3, [pc, #580]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	f003 030c 	and.w	r3, r3, #12
        || \
 8001644:	2b08      	cmp	r3, #8
 8001646:	d106      	bne.n	8001656 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001648:	4b8e      	ldr	r3, [pc, #568]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001650:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001654:	d00c      	beq.n	8001670 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001656:	4b8b      	ldr	r3, [pc, #556]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800165e:	2b0c      	cmp	r3, #12
 8001660:	d112      	bne.n	8001688 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001662:	4b88      	ldr	r3, [pc, #544]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800166a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800166e:	d10b      	bne.n	8001688 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001670:	4b84      	ldr	r3, [pc, #528]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d05b      	beq.n	8001734 <HAL_RCC_OscConfig+0x124>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d157      	bne.n	8001734 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e25a      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001690:	d106      	bne.n	80016a0 <HAL_RCC_OscConfig+0x90>
 8001692:	4b7c      	ldr	r3, [pc, #496]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a7b      	ldr	r2, [pc, #492]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001698:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800169c:	6013      	str	r3, [r2, #0]
 800169e:	e01d      	b.n	80016dc <HAL_RCC_OscConfig+0xcc>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016a8:	d10c      	bne.n	80016c4 <HAL_RCC_OscConfig+0xb4>
 80016aa:	4b76      	ldr	r3, [pc, #472]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a75      	ldr	r2, [pc, #468]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016b4:	6013      	str	r3, [r2, #0]
 80016b6:	4b73      	ldr	r3, [pc, #460]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a72      	ldr	r2, [pc, #456]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016c0:	6013      	str	r3, [r2, #0]
 80016c2:	e00b      	b.n	80016dc <HAL_RCC_OscConfig+0xcc>
 80016c4:	4b6f      	ldr	r3, [pc, #444]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a6e      	ldr	r2, [pc, #440]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016ce:	6013      	str	r3, [r2, #0]
 80016d0:	4b6c      	ldr	r3, [pc, #432]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a6b      	ldr	r2, [pc, #428]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80016d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d013      	beq.n	800170c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e4:	f7ff fa1c 	bl	8000b20 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ea:	e008      	b.n	80016fe <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016ec:	f7ff fa18 	bl	8000b20 <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b64      	cmp	r3, #100	@ 0x64
 80016f8:	d901      	bls.n	80016fe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e21f      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016fe:	4b61      	ldr	r3, [pc, #388]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d0f0      	beq.n	80016ec <HAL_RCC_OscConfig+0xdc>
 800170a:	e014      	b.n	8001736 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800170c:	f7ff fa08 	bl	8000b20 <HAL_GetTick>
 8001710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001712:	e008      	b.n	8001726 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001714:	f7ff fa04 	bl	8000b20 <HAL_GetTick>
 8001718:	4602      	mov	r2, r0
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	2b64      	cmp	r3, #100	@ 0x64
 8001720:	d901      	bls.n	8001726 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001722:	2303      	movs	r3, #3
 8001724:	e20b      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001726:	4b57      	ldr	r3, [pc, #348]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d1f0      	bne.n	8001714 <HAL_RCC_OscConfig+0x104>
 8001732:	e000      	b.n	8001736 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001734:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	2b00      	cmp	r3, #0
 8001740:	d06f      	beq.n	8001822 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001742:	4b50      	ldr	r3, [pc, #320]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f003 030c 	and.w	r3, r3, #12
 800174a:	2b00      	cmp	r3, #0
 800174c:	d017      	beq.n	800177e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800174e:	4b4d      	ldr	r3, [pc, #308]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	f003 030c 	and.w	r3, r3, #12
        || \
 8001756:	2b08      	cmp	r3, #8
 8001758:	d105      	bne.n	8001766 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800175a:	4b4a      	ldr	r3, [pc, #296]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d00b      	beq.n	800177e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001766:	4b47      	ldr	r3, [pc, #284]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800176e:	2b0c      	cmp	r3, #12
 8001770:	d11c      	bne.n	80017ac <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001772:	4b44      	ldr	r3, [pc, #272]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d116      	bne.n	80017ac <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800177e:	4b41      	ldr	r3, [pc, #260]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d005      	beq.n	8001796 <HAL_RCC_OscConfig+0x186>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	2b01      	cmp	r3, #1
 8001790:	d001      	beq.n	8001796 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e1d3      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001796:	4b3b      	ldr	r3, [pc, #236]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	691b      	ldr	r3, [r3, #16]
 80017a2:	00db      	lsls	r3, r3, #3
 80017a4:	4937      	ldr	r1, [pc, #220]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80017a6:	4313      	orrs	r3, r2
 80017a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017aa:	e03a      	b.n	8001822 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d020      	beq.n	80017f6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017b4:	4b34      	ldr	r3, [pc, #208]	@ (8001888 <HAL_RCC_OscConfig+0x278>)
 80017b6:	2201      	movs	r2, #1
 80017b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ba:	f7ff f9b1 	bl	8000b20 <HAL_GetTick>
 80017be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017c0:	e008      	b.n	80017d4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017c2:	f7ff f9ad 	bl	8000b20 <HAL_GetTick>
 80017c6:	4602      	mov	r2, r0
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d901      	bls.n	80017d4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e1b4      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0302 	and.w	r3, r3, #2
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d0f0      	beq.n	80017c2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017e0:	4b28      	ldr	r3, [pc, #160]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	691b      	ldr	r3, [r3, #16]
 80017ec:	00db      	lsls	r3, r3, #3
 80017ee:	4925      	ldr	r1, [pc, #148]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 80017f0:	4313      	orrs	r3, r2
 80017f2:	600b      	str	r3, [r1, #0]
 80017f4:	e015      	b.n	8001822 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017f6:	4b24      	ldr	r3, [pc, #144]	@ (8001888 <HAL_RCC_OscConfig+0x278>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017fc:	f7ff f990 	bl	8000b20 <HAL_GetTick>
 8001800:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001802:	e008      	b.n	8001816 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001804:	f7ff f98c 	bl	8000b20 <HAL_GetTick>
 8001808:	4602      	mov	r2, r0
 800180a:	693b      	ldr	r3, [r7, #16]
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b02      	cmp	r3, #2
 8001810:	d901      	bls.n	8001816 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001812:	2303      	movs	r3, #3
 8001814:	e193      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001816:	4b1b      	ldr	r3, [pc, #108]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1f0      	bne.n	8001804 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0308 	and.w	r3, r3, #8
 800182a:	2b00      	cmp	r3, #0
 800182c:	d036      	beq.n	800189c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	695b      	ldr	r3, [r3, #20]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d016      	beq.n	8001864 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001836:	4b15      	ldr	r3, [pc, #84]	@ (800188c <HAL_RCC_OscConfig+0x27c>)
 8001838:	2201      	movs	r2, #1
 800183a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800183c:	f7ff f970 	bl	8000b20 <HAL_GetTick>
 8001840:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001842:	e008      	b.n	8001856 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001844:	f7ff f96c 	bl	8000b20 <HAL_GetTick>
 8001848:	4602      	mov	r2, r0
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e173      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001856:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <HAL_RCC_OscConfig+0x274>)
 8001858:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0f0      	beq.n	8001844 <HAL_RCC_OscConfig+0x234>
 8001862:	e01b      	b.n	800189c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001864:	4b09      	ldr	r3, [pc, #36]	@ (800188c <HAL_RCC_OscConfig+0x27c>)
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800186a:	f7ff f959 	bl	8000b20 <HAL_GetTick>
 800186e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001870:	e00e      	b.n	8001890 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001872:	f7ff f955 	bl	8000b20 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d907      	bls.n	8001890 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e15c      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
 8001884:	40023800 	.word	0x40023800
 8001888:	42470000 	.word	0x42470000
 800188c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001890:	4b8a      	ldr	r3, [pc, #552]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001892:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001894:	f003 0302 	and.w	r3, r3, #2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d1ea      	bne.n	8001872 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0304 	and.w	r3, r3, #4
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	f000 8097 	beq.w	80019d8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018aa:	2300      	movs	r3, #0
 80018ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ae:	4b83      	ldr	r3, [pc, #524]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d10f      	bne.n	80018da <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60bb      	str	r3, [r7, #8]
 80018be:	4b7f      	ldr	r3, [pc, #508]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 80018c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c2:	4a7e      	ldr	r2, [pc, #504]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 80018c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ca:	4b7c      	ldr	r3, [pc, #496]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 80018cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018d2:	60bb      	str	r3, [r7, #8]
 80018d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018d6:	2301      	movs	r3, #1
 80018d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018da:	4b79      	ldr	r3, [pc, #484]	@ (8001ac0 <HAL_RCC_OscConfig+0x4b0>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d118      	bne.n	8001918 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018e6:	4b76      	ldr	r3, [pc, #472]	@ (8001ac0 <HAL_RCC_OscConfig+0x4b0>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a75      	ldr	r2, [pc, #468]	@ (8001ac0 <HAL_RCC_OscConfig+0x4b0>)
 80018ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018f2:	f7ff f915 	bl	8000b20 <HAL_GetTick>
 80018f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f8:	e008      	b.n	800190c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018fa:	f7ff f911 	bl	8000b20 <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b02      	cmp	r3, #2
 8001906:	d901      	bls.n	800190c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e118      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190c:	4b6c      	ldr	r3, [pc, #432]	@ (8001ac0 <HAL_RCC_OscConfig+0x4b0>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001914:	2b00      	cmp	r3, #0
 8001916:	d0f0      	beq.n	80018fa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	2b01      	cmp	r3, #1
 800191e:	d106      	bne.n	800192e <HAL_RCC_OscConfig+0x31e>
 8001920:	4b66      	ldr	r3, [pc, #408]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001924:	4a65      	ldr	r2, [pc, #404]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001926:	f043 0301 	orr.w	r3, r3, #1
 800192a:	6713      	str	r3, [r2, #112]	@ 0x70
 800192c:	e01c      	b.n	8001968 <HAL_RCC_OscConfig+0x358>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2b05      	cmp	r3, #5
 8001934:	d10c      	bne.n	8001950 <HAL_RCC_OscConfig+0x340>
 8001936:	4b61      	ldr	r3, [pc, #388]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800193a:	4a60      	ldr	r2, [pc, #384]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 800193c:	f043 0304 	orr.w	r3, r3, #4
 8001940:	6713      	str	r3, [r2, #112]	@ 0x70
 8001942:	4b5e      	ldr	r3, [pc, #376]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001944:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001946:	4a5d      	ldr	r2, [pc, #372]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	6713      	str	r3, [r2, #112]	@ 0x70
 800194e:	e00b      	b.n	8001968 <HAL_RCC_OscConfig+0x358>
 8001950:	4b5a      	ldr	r3, [pc, #360]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001952:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001954:	4a59      	ldr	r2, [pc, #356]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001956:	f023 0301 	bic.w	r3, r3, #1
 800195a:	6713      	str	r3, [r2, #112]	@ 0x70
 800195c:	4b57      	ldr	r3, [pc, #348]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 800195e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001960:	4a56      	ldr	r2, [pc, #344]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001962:	f023 0304 	bic.w	r3, r3, #4
 8001966:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d015      	beq.n	800199c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001970:	f7ff f8d6 	bl	8000b20 <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001976:	e00a      	b.n	800198e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001978:	f7ff f8d2 	bl	8000b20 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001986:	4293      	cmp	r3, r2
 8001988:	d901      	bls.n	800198e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e0d7      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800198e:	4b4b      	ldr	r3, [pc, #300]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001990:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d0ee      	beq.n	8001978 <HAL_RCC_OscConfig+0x368>
 800199a:	e014      	b.n	80019c6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800199c:	f7ff f8c0 	bl	8000b20 <HAL_GetTick>
 80019a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019a2:	e00a      	b.n	80019ba <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019a4:	f7ff f8bc 	bl	8000b20 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e0c1      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ba:	4b40      	ldr	r3, [pc, #256]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 80019bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d1ee      	bne.n	80019a4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80019c6:	7dfb      	ldrb	r3, [r7, #23]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d105      	bne.n	80019d8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019cc:	4b3b      	ldr	r3, [pc, #236]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 80019ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d0:	4a3a      	ldr	r2, [pc, #232]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 80019d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	f000 80ad 	beq.w	8001b3c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019e2:	4b36      	ldr	r3, [pc, #216]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f003 030c 	and.w	r3, r3, #12
 80019ea:	2b08      	cmp	r3, #8
 80019ec:	d060      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	699b      	ldr	r3, [r3, #24]
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d145      	bne.n	8001a82 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019f6:	4b33      	ldr	r3, [pc, #204]	@ (8001ac4 <HAL_RCC_OscConfig+0x4b4>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019fc:	f7ff f890 	bl	8000b20 <HAL_GetTick>
 8001a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a02:	e008      	b.n	8001a16 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a04:	f7ff f88c 	bl	8000b20 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e093      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a16:	4b29      	ldr	r3, [pc, #164]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1f0      	bne.n	8001a04 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	69da      	ldr	r2, [r3, #28]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a1b      	ldr	r3, [r3, #32]
 8001a2a:	431a      	orrs	r2, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a30:	019b      	lsls	r3, r3, #6
 8001a32:	431a      	orrs	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a38:	085b      	lsrs	r3, r3, #1
 8001a3a:	3b01      	subs	r3, #1
 8001a3c:	041b      	lsls	r3, r3, #16
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a44:	061b      	lsls	r3, r3, #24
 8001a46:	431a      	orrs	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4c:	071b      	lsls	r3, r3, #28
 8001a4e:	491b      	ldr	r1, [pc, #108]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001a50:	4313      	orrs	r3, r2
 8001a52:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a54:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac4 <HAL_RCC_OscConfig+0x4b4>)
 8001a56:	2201      	movs	r2, #1
 8001a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a5a:	f7ff f861 	bl	8000b20 <HAL_GetTick>
 8001a5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a60:	e008      	b.n	8001a74 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a62:	f7ff f85d 	bl	8000b20 <HAL_GetTick>
 8001a66:	4602      	mov	r2, r0
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	d901      	bls.n	8001a74 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001a70:	2303      	movs	r3, #3
 8001a72:	e064      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a74:	4b11      	ldr	r3, [pc, #68]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d0f0      	beq.n	8001a62 <HAL_RCC_OscConfig+0x452>
 8001a80:	e05c      	b.n	8001b3c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a82:	4b10      	ldr	r3, [pc, #64]	@ (8001ac4 <HAL_RCC_OscConfig+0x4b4>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a88:	f7ff f84a 	bl	8000b20 <HAL_GetTick>
 8001a8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a8e:	e008      	b.n	8001aa2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a90:	f7ff f846 	bl	8000b20 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e04d      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aa2:	4b06      	ldr	r3, [pc, #24]	@ (8001abc <HAL_RCC_OscConfig+0x4ac>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d1f0      	bne.n	8001a90 <HAL_RCC_OscConfig+0x480>
 8001aae:	e045      	b.n	8001b3c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d107      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e040      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	40007000 	.word	0x40007000
 8001ac4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ac8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b48 <HAL_RCC_OscConfig+0x538>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	699b      	ldr	r3, [r3, #24]
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d030      	beq.n	8001b38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d129      	bne.n	8001b38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d122      	bne.n	8001b38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001af2:	68fa      	ldr	r2, [r7, #12]
 8001af4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001af8:	4013      	ands	r3, r2
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001afe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d119      	bne.n	8001b38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b0e:	085b      	lsrs	r3, r3, #1
 8001b10:	3b01      	subs	r3, #1
 8001b12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d10f      	bne.n	8001b38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d107      	bne.n	8001b38 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b32:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d001      	beq.n	8001b3c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e000      	b.n	8001b3e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3718      	adds	r7, #24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40023800 	.word	0x40023800

08001b4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e041      	b.n	8001be2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d106      	bne.n	8001b78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f000 f839 	bl	8001bea <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	3304      	adds	r3, #4
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4610      	mov	r0, r2
 8001b8c:	f000 f9c0 	bl	8001f10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2201      	movs	r2, #1
 8001b94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001bea:	b480      	push	{r7}
 8001bec:	b083      	sub	sp, #12
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c0e:	b2db      	uxtb	r3, r3
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d001      	beq.n	8001c18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e04e      	b.n	8001cb6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	68da      	ldr	r2, [r3, #12]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f042 0201 	orr.w	r2, r2, #1
 8001c2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a23      	ldr	r2, [pc, #140]	@ (8001cc4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d022      	beq.n	8001c80 <HAL_TIM_Base_Start_IT+0x80>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c42:	d01d      	beq.n	8001c80 <HAL_TIM_Base_Start_IT+0x80>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a1f      	ldr	r2, [pc, #124]	@ (8001cc8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d018      	beq.n	8001c80 <HAL_TIM_Base_Start_IT+0x80>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a1e      	ldr	r2, [pc, #120]	@ (8001ccc <HAL_TIM_Base_Start_IT+0xcc>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d013      	beq.n	8001c80 <HAL_TIM_Base_Start_IT+0x80>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a1c      	ldr	r2, [pc, #112]	@ (8001cd0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d00e      	beq.n	8001c80 <HAL_TIM_Base_Start_IT+0x80>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a1b      	ldr	r2, [pc, #108]	@ (8001cd4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d009      	beq.n	8001c80 <HAL_TIM_Base_Start_IT+0x80>
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a19      	ldr	r2, [pc, #100]	@ (8001cd8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d004      	beq.n	8001c80 <HAL_TIM_Base_Start_IT+0x80>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a18      	ldr	r2, [pc, #96]	@ (8001cdc <HAL_TIM_Base_Start_IT+0xdc>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d111      	bne.n	8001ca4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	2b06      	cmp	r3, #6
 8001c90:	d010      	beq.n	8001cb4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f042 0201 	orr.w	r2, r2, #1
 8001ca0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ca2:	e007      	b.n	8001cb4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f042 0201 	orr.w	r2, r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3714      	adds	r7, #20
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	40010000 	.word	0x40010000
 8001cc8:	40000400 	.word	0x40000400
 8001ccc:	40000800 	.word	0x40000800
 8001cd0:	40000c00 	.word	0x40000c00
 8001cd4:	40010400 	.word	0x40010400
 8001cd8:	40014000 	.word	0x40014000
 8001cdc:	40001800 	.word	0x40001800

08001ce0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	691b      	ldr	r3, [r3, #16]
 8001cf6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	f003 0302 	and.w	r3, r3, #2
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d020      	beq.n	8001d44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d01b      	beq.n	8001d44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f06f 0202 	mvn.w	r2, #2
 8001d14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2201      	movs	r2, #1
 8001d1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d003      	beq.n	8001d32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f000 f8d2 	bl	8001ed4 <HAL_TIM_IC_CaptureCallback>
 8001d30:	e005      	b.n	8001d3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f8c4 	bl	8001ec0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	f000 f8d5 	bl	8001ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	f003 0304 	and.w	r3, r3, #4
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d020      	beq.n	8001d90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f003 0304 	and.w	r3, r3, #4
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d01b      	beq.n	8001d90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f06f 0204 	mvn.w	r2, #4
 8001d60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2202      	movs	r2, #2
 8001d66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	699b      	ldr	r3, [r3, #24]
 8001d6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d003      	beq.n	8001d7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f000 f8ac 	bl	8001ed4 <HAL_TIM_IC_CaptureCallback>
 8001d7c:	e005      	b.n	8001d8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f000 f89e 	bl	8001ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 f8af 	bl	8001ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	f003 0308 	and.w	r3, r3, #8
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d020      	beq.n	8001ddc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	f003 0308 	and.w	r3, r3, #8
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d01b      	beq.n	8001ddc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f06f 0208 	mvn.w	r2, #8
 8001dac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2204      	movs	r2, #4
 8001db2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	f003 0303 	and.w	r3, r3, #3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d003      	beq.n	8001dca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 f886 	bl	8001ed4 <HAL_TIM_IC_CaptureCallback>
 8001dc8:	e005      	b.n	8001dd6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f000 f878 	bl	8001ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 f889 	bl	8001ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	f003 0310 	and.w	r3, r3, #16
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d020      	beq.n	8001e28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	f003 0310 	and.w	r3, r3, #16
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d01b      	beq.n	8001e28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f06f 0210 	mvn.w	r2, #16
 8001df8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2208      	movs	r2, #8
 8001dfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	69db      	ldr	r3, [r3, #28]
 8001e06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 f860 	bl	8001ed4 <HAL_TIM_IC_CaptureCallback>
 8001e14:	e005      	b.n	8001e22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f000 f852 	bl	8001ec0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f000 f863 	bl	8001ee8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d00c      	beq.n	8001e4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d007      	beq.n	8001e4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f06f 0201 	mvn.w	r2, #1
 8001e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7fe fcd4 	bl	80007f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d00c      	beq.n	8001e70 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d007      	beq.n	8001e70 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f000 f900 	bl	8002070 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d00c      	beq.n	8001e94 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d007      	beq.n	8001e94 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f000 f834 	bl	8001efc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	f003 0320 	and.w	r3, r3, #32
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00c      	beq.n	8001eb8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f003 0320 	and.w	r3, r3, #32
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d007      	beq.n	8001eb8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0220 	mvn.w	r2, #32
 8001eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f000 f8d2 	bl	800205c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001eb8:	bf00      	nop
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b083      	sub	sp, #12
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f04:	bf00      	nop
 8001f06:	370c      	adds	r7, #12
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a43      	ldr	r2, [pc, #268]	@ (8002030 <TIM_Base_SetConfig+0x120>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d013      	beq.n	8001f50 <TIM_Base_SetConfig+0x40>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f2e:	d00f      	beq.n	8001f50 <TIM_Base_SetConfig+0x40>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a40      	ldr	r2, [pc, #256]	@ (8002034 <TIM_Base_SetConfig+0x124>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d00b      	beq.n	8001f50 <TIM_Base_SetConfig+0x40>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a3f      	ldr	r2, [pc, #252]	@ (8002038 <TIM_Base_SetConfig+0x128>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d007      	beq.n	8001f50 <TIM_Base_SetConfig+0x40>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a3e      	ldr	r2, [pc, #248]	@ (800203c <TIM_Base_SetConfig+0x12c>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d003      	beq.n	8001f50 <TIM_Base_SetConfig+0x40>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	4a3d      	ldr	r2, [pc, #244]	@ (8002040 <TIM_Base_SetConfig+0x130>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d108      	bne.n	8001f62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a32      	ldr	r2, [pc, #200]	@ (8002030 <TIM_Base_SetConfig+0x120>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d02b      	beq.n	8001fc2 <TIM_Base_SetConfig+0xb2>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f70:	d027      	beq.n	8001fc2 <TIM_Base_SetConfig+0xb2>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a2f      	ldr	r2, [pc, #188]	@ (8002034 <TIM_Base_SetConfig+0x124>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d023      	beq.n	8001fc2 <TIM_Base_SetConfig+0xb2>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a2e      	ldr	r2, [pc, #184]	@ (8002038 <TIM_Base_SetConfig+0x128>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d01f      	beq.n	8001fc2 <TIM_Base_SetConfig+0xb2>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a2d      	ldr	r2, [pc, #180]	@ (800203c <TIM_Base_SetConfig+0x12c>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d01b      	beq.n	8001fc2 <TIM_Base_SetConfig+0xb2>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a2c      	ldr	r2, [pc, #176]	@ (8002040 <TIM_Base_SetConfig+0x130>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d017      	beq.n	8001fc2 <TIM_Base_SetConfig+0xb2>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a2b      	ldr	r2, [pc, #172]	@ (8002044 <TIM_Base_SetConfig+0x134>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d013      	beq.n	8001fc2 <TIM_Base_SetConfig+0xb2>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a2a      	ldr	r2, [pc, #168]	@ (8002048 <TIM_Base_SetConfig+0x138>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d00f      	beq.n	8001fc2 <TIM_Base_SetConfig+0xb2>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a29      	ldr	r2, [pc, #164]	@ (800204c <TIM_Base_SetConfig+0x13c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d00b      	beq.n	8001fc2 <TIM_Base_SetConfig+0xb2>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a28      	ldr	r2, [pc, #160]	@ (8002050 <TIM_Base_SetConfig+0x140>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d007      	beq.n	8001fc2 <TIM_Base_SetConfig+0xb2>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a27      	ldr	r2, [pc, #156]	@ (8002054 <TIM_Base_SetConfig+0x144>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d003      	beq.n	8001fc2 <TIM_Base_SetConfig+0xb2>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a26      	ldr	r2, [pc, #152]	@ (8002058 <TIM_Base_SetConfig+0x148>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d108      	bne.n	8001fd4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	689a      	ldr	r2, [r3, #8]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a0e      	ldr	r2, [pc, #56]	@ (8002030 <TIM_Base_SetConfig+0x120>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d003      	beq.n	8002002 <TIM_Base_SetConfig+0xf2>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a10      	ldr	r2, [pc, #64]	@ (8002040 <TIM_Base_SetConfig+0x130>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d103      	bne.n	800200a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	691a      	ldr	r2, [r3, #16]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f043 0204 	orr.w	r2, r3, #4
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2201      	movs	r2, #1
 800201a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	601a      	str	r2, [r3, #0]
}
 8002022:	bf00      	nop
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	40010000 	.word	0x40010000
 8002034:	40000400 	.word	0x40000400
 8002038:	40000800 	.word	0x40000800
 800203c:	40000c00 	.word	0x40000c00
 8002040:	40010400 	.word	0x40010400
 8002044:	40014000 	.word	0x40014000
 8002048:	40014400 	.word	0x40014400
 800204c:	40014800 	.word	0x40014800
 8002050:	40001800 	.word	0x40001800
 8002054:	40001c00 	.word	0x40001c00
 8002058:	40002000 	.word	0x40002000

0800205c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002078:	bf00      	nop
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e042      	b.n	800211c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800209c:	b2db      	uxtb	r3, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d106      	bne.n	80020b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7fe fbe6 	bl	800087c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2224      	movs	r2, #36	@ 0x24
 80020b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	68da      	ldr	r2, [r3, #12]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80020c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f000 f82b 	bl	8002124 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	691a      	ldr	r2, [r3, #16]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80020dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	695a      	ldr	r2, [r3, #20]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80020ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68da      	ldr	r2, [r3, #12]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80020fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2220      	movs	r2, #32
 8002108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2220      	movs	r2, #32
 8002110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002124:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002128:	b0c0      	sub	sp, #256	@ 0x100
 800212a:	af00      	add	r7, sp, #0
 800212c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	691b      	ldr	r3, [r3, #16]
 8002138:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800213c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002140:	68d9      	ldr	r1, [r3, #12]
 8002142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	ea40 0301 	orr.w	r3, r0, r1
 800214c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800214e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002152:	689a      	ldr	r2, [r3, #8]
 8002154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	431a      	orrs	r2, r3
 800215c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	431a      	orrs	r2, r3
 8002164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	4313      	orrs	r3, r2
 800216c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800217c:	f021 010c 	bic.w	r1, r1, #12
 8002180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800218a:	430b      	orrs	r3, r1
 800218c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800218e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	695b      	ldr	r3, [r3, #20]
 8002196:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800219a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800219e:	6999      	ldr	r1, [r3, #24]
 80021a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	ea40 0301 	orr.w	r3, r0, r1
 80021aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	4b8f      	ldr	r3, [pc, #572]	@ (80023f0 <UART_SetConfig+0x2cc>)
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d005      	beq.n	80021c4 <UART_SetConfig+0xa0>
 80021b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	4b8d      	ldr	r3, [pc, #564]	@ (80023f4 <UART_SetConfig+0x2d0>)
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d104      	bne.n	80021ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80021c4:	f7ff f834 	bl	8001230 <HAL_RCC_GetPCLK2Freq>
 80021c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80021cc:	e003      	b.n	80021d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80021ce:	f7ff f81b 	bl	8001208 <HAL_RCC_GetPCLK1Freq>
 80021d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021e0:	f040 810c 	bne.w	80023fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80021e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80021e8:	2200      	movs	r2, #0
 80021ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80021ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80021f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80021f6:	4622      	mov	r2, r4
 80021f8:	462b      	mov	r3, r5
 80021fa:	1891      	adds	r1, r2, r2
 80021fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80021fe:	415b      	adcs	r3, r3
 8002200:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002202:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002206:	4621      	mov	r1, r4
 8002208:	eb12 0801 	adds.w	r8, r2, r1
 800220c:	4629      	mov	r1, r5
 800220e:	eb43 0901 	adc.w	r9, r3, r1
 8002212:	f04f 0200 	mov.w	r2, #0
 8002216:	f04f 0300 	mov.w	r3, #0
 800221a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800221e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002222:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002226:	4690      	mov	r8, r2
 8002228:	4699      	mov	r9, r3
 800222a:	4623      	mov	r3, r4
 800222c:	eb18 0303 	adds.w	r3, r8, r3
 8002230:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002234:	462b      	mov	r3, r5
 8002236:	eb49 0303 	adc.w	r3, r9, r3
 800223a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800223e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800224a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800224e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002252:	460b      	mov	r3, r1
 8002254:	18db      	adds	r3, r3, r3
 8002256:	653b      	str	r3, [r7, #80]	@ 0x50
 8002258:	4613      	mov	r3, r2
 800225a:	eb42 0303 	adc.w	r3, r2, r3
 800225e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002260:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002264:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002268:	f7fd ffd2 	bl	8000210 <__aeabi_uldivmod>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	4b61      	ldr	r3, [pc, #388]	@ (80023f8 <UART_SetConfig+0x2d4>)
 8002272:	fba3 2302 	umull	r2, r3, r3, r2
 8002276:	095b      	lsrs	r3, r3, #5
 8002278:	011c      	lsls	r4, r3, #4
 800227a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800227e:	2200      	movs	r2, #0
 8002280:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002284:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002288:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800228c:	4642      	mov	r2, r8
 800228e:	464b      	mov	r3, r9
 8002290:	1891      	adds	r1, r2, r2
 8002292:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002294:	415b      	adcs	r3, r3
 8002296:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002298:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800229c:	4641      	mov	r1, r8
 800229e:	eb12 0a01 	adds.w	sl, r2, r1
 80022a2:	4649      	mov	r1, r9
 80022a4:	eb43 0b01 	adc.w	fp, r3, r1
 80022a8:	f04f 0200 	mov.w	r2, #0
 80022ac:	f04f 0300 	mov.w	r3, #0
 80022b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80022b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80022b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022bc:	4692      	mov	sl, r2
 80022be:	469b      	mov	fp, r3
 80022c0:	4643      	mov	r3, r8
 80022c2:	eb1a 0303 	adds.w	r3, sl, r3
 80022c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80022ca:	464b      	mov	r3, r9
 80022cc:	eb4b 0303 	adc.w	r3, fp, r3
 80022d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80022d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80022e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80022e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80022e8:	460b      	mov	r3, r1
 80022ea:	18db      	adds	r3, r3, r3
 80022ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80022ee:	4613      	mov	r3, r2
 80022f0:	eb42 0303 	adc.w	r3, r2, r3
 80022f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80022f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80022fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80022fe:	f7fd ff87 	bl	8000210 <__aeabi_uldivmod>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4611      	mov	r1, r2
 8002308:	4b3b      	ldr	r3, [pc, #236]	@ (80023f8 <UART_SetConfig+0x2d4>)
 800230a:	fba3 2301 	umull	r2, r3, r3, r1
 800230e:	095b      	lsrs	r3, r3, #5
 8002310:	2264      	movs	r2, #100	@ 0x64
 8002312:	fb02 f303 	mul.w	r3, r2, r3
 8002316:	1acb      	subs	r3, r1, r3
 8002318:	00db      	lsls	r3, r3, #3
 800231a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800231e:	4b36      	ldr	r3, [pc, #216]	@ (80023f8 <UART_SetConfig+0x2d4>)
 8002320:	fba3 2302 	umull	r2, r3, r3, r2
 8002324:	095b      	lsrs	r3, r3, #5
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800232c:	441c      	add	r4, r3
 800232e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002332:	2200      	movs	r2, #0
 8002334:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002338:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800233c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002340:	4642      	mov	r2, r8
 8002342:	464b      	mov	r3, r9
 8002344:	1891      	adds	r1, r2, r2
 8002346:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002348:	415b      	adcs	r3, r3
 800234a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800234c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002350:	4641      	mov	r1, r8
 8002352:	1851      	adds	r1, r2, r1
 8002354:	6339      	str	r1, [r7, #48]	@ 0x30
 8002356:	4649      	mov	r1, r9
 8002358:	414b      	adcs	r3, r1
 800235a:	637b      	str	r3, [r7, #52]	@ 0x34
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	f04f 0300 	mov.w	r3, #0
 8002364:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002368:	4659      	mov	r1, fp
 800236a:	00cb      	lsls	r3, r1, #3
 800236c:	4651      	mov	r1, sl
 800236e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002372:	4651      	mov	r1, sl
 8002374:	00ca      	lsls	r2, r1, #3
 8002376:	4610      	mov	r0, r2
 8002378:	4619      	mov	r1, r3
 800237a:	4603      	mov	r3, r0
 800237c:	4642      	mov	r2, r8
 800237e:	189b      	adds	r3, r3, r2
 8002380:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002384:	464b      	mov	r3, r9
 8002386:	460a      	mov	r2, r1
 8002388:	eb42 0303 	adc.w	r3, r2, r3
 800238c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800239c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80023a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80023a4:	460b      	mov	r3, r1
 80023a6:	18db      	adds	r3, r3, r3
 80023a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023aa:	4613      	mov	r3, r2
 80023ac:	eb42 0303 	adc.w	r3, r2, r3
 80023b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80023ba:	f7fd ff29 	bl	8000210 <__aeabi_uldivmod>
 80023be:	4602      	mov	r2, r0
 80023c0:	460b      	mov	r3, r1
 80023c2:	4b0d      	ldr	r3, [pc, #52]	@ (80023f8 <UART_SetConfig+0x2d4>)
 80023c4:	fba3 1302 	umull	r1, r3, r3, r2
 80023c8:	095b      	lsrs	r3, r3, #5
 80023ca:	2164      	movs	r1, #100	@ 0x64
 80023cc:	fb01 f303 	mul.w	r3, r1, r3
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	3332      	adds	r3, #50	@ 0x32
 80023d6:	4a08      	ldr	r2, [pc, #32]	@ (80023f8 <UART_SetConfig+0x2d4>)
 80023d8:	fba2 2303 	umull	r2, r3, r2, r3
 80023dc:	095b      	lsrs	r3, r3, #5
 80023de:	f003 0207 	and.w	r2, r3, #7
 80023e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4422      	add	r2, r4
 80023ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80023ec:	e106      	b.n	80025fc <UART_SetConfig+0x4d8>
 80023ee:	bf00      	nop
 80023f0:	40011000 	.word	0x40011000
 80023f4:	40011400 	.word	0x40011400
 80023f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002400:	2200      	movs	r2, #0
 8002402:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002406:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800240a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800240e:	4642      	mov	r2, r8
 8002410:	464b      	mov	r3, r9
 8002412:	1891      	adds	r1, r2, r2
 8002414:	6239      	str	r1, [r7, #32]
 8002416:	415b      	adcs	r3, r3
 8002418:	627b      	str	r3, [r7, #36]	@ 0x24
 800241a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800241e:	4641      	mov	r1, r8
 8002420:	1854      	adds	r4, r2, r1
 8002422:	4649      	mov	r1, r9
 8002424:	eb43 0501 	adc.w	r5, r3, r1
 8002428:	f04f 0200 	mov.w	r2, #0
 800242c:	f04f 0300 	mov.w	r3, #0
 8002430:	00eb      	lsls	r3, r5, #3
 8002432:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002436:	00e2      	lsls	r2, r4, #3
 8002438:	4614      	mov	r4, r2
 800243a:	461d      	mov	r5, r3
 800243c:	4643      	mov	r3, r8
 800243e:	18e3      	adds	r3, r4, r3
 8002440:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002444:	464b      	mov	r3, r9
 8002446:	eb45 0303 	adc.w	r3, r5, r3
 800244a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800244e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800245a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800245e:	f04f 0200 	mov.w	r2, #0
 8002462:	f04f 0300 	mov.w	r3, #0
 8002466:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800246a:	4629      	mov	r1, r5
 800246c:	008b      	lsls	r3, r1, #2
 800246e:	4621      	mov	r1, r4
 8002470:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002474:	4621      	mov	r1, r4
 8002476:	008a      	lsls	r2, r1, #2
 8002478:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800247c:	f7fd fec8 	bl	8000210 <__aeabi_uldivmod>
 8002480:	4602      	mov	r2, r0
 8002482:	460b      	mov	r3, r1
 8002484:	4b60      	ldr	r3, [pc, #384]	@ (8002608 <UART_SetConfig+0x4e4>)
 8002486:	fba3 2302 	umull	r2, r3, r3, r2
 800248a:	095b      	lsrs	r3, r3, #5
 800248c:	011c      	lsls	r4, r3, #4
 800248e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002492:	2200      	movs	r2, #0
 8002494:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002498:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800249c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80024a0:	4642      	mov	r2, r8
 80024a2:	464b      	mov	r3, r9
 80024a4:	1891      	adds	r1, r2, r2
 80024a6:	61b9      	str	r1, [r7, #24]
 80024a8:	415b      	adcs	r3, r3
 80024aa:	61fb      	str	r3, [r7, #28]
 80024ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024b0:	4641      	mov	r1, r8
 80024b2:	1851      	adds	r1, r2, r1
 80024b4:	6139      	str	r1, [r7, #16]
 80024b6:	4649      	mov	r1, r9
 80024b8:	414b      	adcs	r3, r1
 80024ba:	617b      	str	r3, [r7, #20]
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	f04f 0300 	mov.w	r3, #0
 80024c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80024c8:	4659      	mov	r1, fp
 80024ca:	00cb      	lsls	r3, r1, #3
 80024cc:	4651      	mov	r1, sl
 80024ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024d2:	4651      	mov	r1, sl
 80024d4:	00ca      	lsls	r2, r1, #3
 80024d6:	4610      	mov	r0, r2
 80024d8:	4619      	mov	r1, r3
 80024da:	4603      	mov	r3, r0
 80024dc:	4642      	mov	r2, r8
 80024de:	189b      	adds	r3, r3, r2
 80024e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80024e4:	464b      	mov	r3, r9
 80024e6:	460a      	mov	r2, r1
 80024e8:	eb42 0303 	adc.w	r3, r2, r3
 80024ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80024f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	2200      	movs	r2, #0
 80024f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80024fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80024fc:	f04f 0200 	mov.w	r2, #0
 8002500:	f04f 0300 	mov.w	r3, #0
 8002504:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002508:	4649      	mov	r1, r9
 800250a:	008b      	lsls	r3, r1, #2
 800250c:	4641      	mov	r1, r8
 800250e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002512:	4641      	mov	r1, r8
 8002514:	008a      	lsls	r2, r1, #2
 8002516:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800251a:	f7fd fe79 	bl	8000210 <__aeabi_uldivmod>
 800251e:	4602      	mov	r2, r0
 8002520:	460b      	mov	r3, r1
 8002522:	4611      	mov	r1, r2
 8002524:	4b38      	ldr	r3, [pc, #224]	@ (8002608 <UART_SetConfig+0x4e4>)
 8002526:	fba3 2301 	umull	r2, r3, r3, r1
 800252a:	095b      	lsrs	r3, r3, #5
 800252c:	2264      	movs	r2, #100	@ 0x64
 800252e:	fb02 f303 	mul.w	r3, r2, r3
 8002532:	1acb      	subs	r3, r1, r3
 8002534:	011b      	lsls	r3, r3, #4
 8002536:	3332      	adds	r3, #50	@ 0x32
 8002538:	4a33      	ldr	r2, [pc, #204]	@ (8002608 <UART_SetConfig+0x4e4>)
 800253a:	fba2 2303 	umull	r2, r3, r2, r3
 800253e:	095b      	lsrs	r3, r3, #5
 8002540:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002544:	441c      	add	r4, r3
 8002546:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800254a:	2200      	movs	r2, #0
 800254c:	673b      	str	r3, [r7, #112]	@ 0x70
 800254e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002550:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002554:	4642      	mov	r2, r8
 8002556:	464b      	mov	r3, r9
 8002558:	1891      	adds	r1, r2, r2
 800255a:	60b9      	str	r1, [r7, #8]
 800255c:	415b      	adcs	r3, r3
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002564:	4641      	mov	r1, r8
 8002566:	1851      	adds	r1, r2, r1
 8002568:	6039      	str	r1, [r7, #0]
 800256a:	4649      	mov	r1, r9
 800256c:	414b      	adcs	r3, r1
 800256e:	607b      	str	r3, [r7, #4]
 8002570:	f04f 0200 	mov.w	r2, #0
 8002574:	f04f 0300 	mov.w	r3, #0
 8002578:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800257c:	4659      	mov	r1, fp
 800257e:	00cb      	lsls	r3, r1, #3
 8002580:	4651      	mov	r1, sl
 8002582:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002586:	4651      	mov	r1, sl
 8002588:	00ca      	lsls	r2, r1, #3
 800258a:	4610      	mov	r0, r2
 800258c:	4619      	mov	r1, r3
 800258e:	4603      	mov	r3, r0
 8002590:	4642      	mov	r2, r8
 8002592:	189b      	adds	r3, r3, r2
 8002594:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002596:	464b      	mov	r3, r9
 8002598:	460a      	mov	r2, r1
 800259a:	eb42 0303 	adc.w	r3, r2, r3
 800259e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80025a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80025aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80025ac:	f04f 0200 	mov.w	r2, #0
 80025b0:	f04f 0300 	mov.w	r3, #0
 80025b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80025b8:	4649      	mov	r1, r9
 80025ba:	008b      	lsls	r3, r1, #2
 80025bc:	4641      	mov	r1, r8
 80025be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80025c2:	4641      	mov	r1, r8
 80025c4:	008a      	lsls	r2, r1, #2
 80025c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80025ca:	f7fd fe21 	bl	8000210 <__aeabi_uldivmod>
 80025ce:	4602      	mov	r2, r0
 80025d0:	460b      	mov	r3, r1
 80025d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002608 <UART_SetConfig+0x4e4>)
 80025d4:	fba3 1302 	umull	r1, r3, r3, r2
 80025d8:	095b      	lsrs	r3, r3, #5
 80025da:	2164      	movs	r1, #100	@ 0x64
 80025dc:	fb01 f303 	mul.w	r3, r1, r3
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	011b      	lsls	r3, r3, #4
 80025e4:	3332      	adds	r3, #50	@ 0x32
 80025e6:	4a08      	ldr	r2, [pc, #32]	@ (8002608 <UART_SetConfig+0x4e4>)
 80025e8:	fba2 2303 	umull	r2, r3, r2, r3
 80025ec:	095b      	lsrs	r3, r3, #5
 80025ee:	f003 020f 	and.w	r2, r3, #15
 80025f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4422      	add	r2, r4
 80025fa:	609a      	str	r2, [r3, #8]
}
 80025fc:	bf00      	nop
 80025fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002602:	46bd      	mov	sp, r7
 8002604:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002608:	51eb851f 	.word	0x51eb851f

0800260c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002610:	4b05      	ldr	r3, [pc, #20]	@ (8002628 <SysTick_Handler+0x1c>)
 8002612:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002614:	f001 fce8 	bl	8003fe8 <xTaskGetSchedulerState>
 8002618:	4603      	mov	r3, r0
 800261a:	2b01      	cmp	r3, #1
 800261c:	d001      	beq.n	8002622 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800261e:	f002 fae3 	bl	8004be8 <xPortSysTickHandler>
  }
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	e000e010 	.word	0xe000e010

0800262c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	4a07      	ldr	r2, [pc, #28]	@ (8002658 <vApplicationGetIdleTaskMemory+0x2c>)
 800263c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	4a06      	ldr	r2, [pc, #24]	@ (800265c <vApplicationGetIdleTaskMemory+0x30>)
 8002642:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2280      	movs	r2, #128	@ 0x80
 8002648:	601a      	str	r2, [r3, #0]
}
 800264a:	bf00      	nop
 800264c:	3714      	adds	r7, #20
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	200000e4 	.word	0x200000e4
 800265c:	20000140 	.word	0x20000140

08002660 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	4a07      	ldr	r2, [pc, #28]	@ (800268c <vApplicationGetTimerTaskMemory+0x2c>)
 8002670:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	4a06      	ldr	r2, [pc, #24]	@ (8002690 <vApplicationGetTimerTaskMemory+0x30>)
 8002676:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800267e:	601a      	str	r2, [r3, #0]
}
 8002680:	bf00      	nop
 8002682:	3714      	adds	r7, #20
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	20000340 	.word	0x20000340
 8002690:	2000039c 	.word	0x2000039c

08002694 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f103 0208 	add.w	r2, r3, #8
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f04f 32ff 	mov.w	r2, #4294967295
 80026ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f103 0208 	add.w	r2, r3, #8
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f103 0208 	add.w	r2, r3, #8
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80026ee:	b480      	push	{r7}
 80026f0:	b085      	sub	sp, #20
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	68fa      	ldr	r2, [r7, #12]
 8002702:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	1c5a      	adds	r2, r3, #1
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	601a      	str	r2, [r3, #0]
}
 800272a:	bf00      	nop
 800272c:	3714      	adds	r7, #20
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr

08002736 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002736:	b480      	push	{r7}
 8002738:	b085      	sub	sp, #20
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
 800273e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800274c:	d103      	bne.n	8002756 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	e00c      	b.n	8002770 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	3308      	adds	r3, #8
 800275a:	60fb      	str	r3, [r7, #12]
 800275c:	e002      	b.n	8002764 <vListInsert+0x2e>
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	60fb      	str	r3, [r7, #12]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68ba      	ldr	r2, [r7, #8]
 800276c:	429a      	cmp	r2, r3
 800276e:	d2f6      	bcs.n	800275e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	1c5a      	adds	r2, r3, #1
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	601a      	str	r2, [r3, #0]
}
 800279c:	bf00      	nop
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	691b      	ldr	r3, [r3, #16]
 80027b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	6892      	ldr	r2, [r2, #8]
 80027be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6852      	ldr	r2, [r2, #4]
 80027c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d103      	bne.n	80027dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689a      	ldr	r2, [r3, #8]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	1e5a      	subs	r2, r3, #1
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3714      	adds	r7, #20
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d10b      	bne.n	8002828 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002814:	f383 8811 	msr	BASEPRI, r3
 8002818:	f3bf 8f6f 	isb	sy
 800281c:	f3bf 8f4f 	dsb	sy
 8002820:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002822:	bf00      	nop
 8002824:	bf00      	nop
 8002826:	e7fd      	b.n	8002824 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002828:	f002 f94e 	bl	8004ac8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002834:	68f9      	ldr	r1, [r7, #12]
 8002836:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002838:	fb01 f303 	mul.w	r3, r1, r3
 800283c:	441a      	add	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002858:	3b01      	subs	r3, #1
 800285a:	68f9      	ldr	r1, [r7, #12]
 800285c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800285e:	fb01 f303 	mul.w	r3, r1, r3
 8002862:	441a      	add	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	22ff      	movs	r2, #255	@ 0xff
 800286c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	22ff      	movs	r2, #255	@ 0xff
 8002874:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d114      	bne.n	80028a8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d01a      	beq.n	80028bc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	3310      	adds	r3, #16
 800288a:	4618      	mov	r0, r3
 800288c:	f001 f9ec 	bl	8003c68 <xTaskRemoveFromEventList>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d012      	beq.n	80028bc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002896:	4b0d      	ldr	r3, [pc, #52]	@ (80028cc <xQueueGenericReset+0xd0>)
 8002898:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800289c:	601a      	str	r2, [r3, #0]
 800289e:	f3bf 8f4f 	dsb	sy
 80028a2:	f3bf 8f6f 	isb	sy
 80028a6:	e009      	b.n	80028bc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	3310      	adds	r3, #16
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff fef1 	bl	8002694 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	3324      	adds	r3, #36	@ 0x24
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff feec 	bl	8002694 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80028bc:	f002 f936 	bl	8004b2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80028c0:	2301      	movs	r3, #1
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	e000ed04 	.word	0xe000ed04

080028d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b08e      	sub	sp, #56	@ 0x38
 80028d4:	af02      	add	r7, sp, #8
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	607a      	str	r2, [r7, #4]
 80028dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10b      	bne.n	80028fc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80028e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028e8:	f383 8811 	msr	BASEPRI, r3
 80028ec:	f3bf 8f6f 	isb	sy
 80028f0:	f3bf 8f4f 	dsb	sy
 80028f4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80028f6:	bf00      	nop
 80028f8:	bf00      	nop
 80028fa:	e7fd      	b.n	80028f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d10b      	bne.n	800291a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002906:	f383 8811 	msr	BASEPRI, r3
 800290a:	f3bf 8f6f 	isb	sy
 800290e:	f3bf 8f4f 	dsb	sy
 8002912:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002914:	bf00      	nop
 8002916:	bf00      	nop
 8002918:	e7fd      	b.n	8002916 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d002      	beq.n	8002926 <xQueueGenericCreateStatic+0x56>
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <xQueueGenericCreateStatic+0x5a>
 8002926:	2301      	movs	r3, #1
 8002928:	e000      	b.n	800292c <xQueueGenericCreateStatic+0x5c>
 800292a:	2300      	movs	r3, #0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d10b      	bne.n	8002948 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002934:	f383 8811 	msr	BASEPRI, r3
 8002938:	f3bf 8f6f 	isb	sy
 800293c:	f3bf 8f4f 	dsb	sy
 8002940:	623b      	str	r3, [r7, #32]
}
 8002942:	bf00      	nop
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d102      	bne.n	8002954 <xQueueGenericCreateStatic+0x84>
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d101      	bne.n	8002958 <xQueueGenericCreateStatic+0x88>
 8002954:	2301      	movs	r3, #1
 8002956:	e000      	b.n	800295a <xQueueGenericCreateStatic+0x8a>
 8002958:	2300      	movs	r3, #0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d10b      	bne.n	8002976 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800295e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002962:	f383 8811 	msr	BASEPRI, r3
 8002966:	f3bf 8f6f 	isb	sy
 800296a:	f3bf 8f4f 	dsb	sy
 800296e:	61fb      	str	r3, [r7, #28]
}
 8002970:	bf00      	nop
 8002972:	bf00      	nop
 8002974:	e7fd      	b.n	8002972 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002976:	2350      	movs	r3, #80	@ 0x50
 8002978:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	2b50      	cmp	r3, #80	@ 0x50
 800297e:	d00b      	beq.n	8002998 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002984:	f383 8811 	msr	BASEPRI, r3
 8002988:	f3bf 8f6f 	isb	sy
 800298c:	f3bf 8f4f 	dsb	sy
 8002990:	61bb      	str	r3, [r7, #24]
}
 8002992:	bf00      	nop
 8002994:	bf00      	nop
 8002996:	e7fd      	b.n	8002994 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002998:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800299e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d00d      	beq.n	80029c0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80029a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80029ac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80029b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	4613      	mov	r3, r2
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	68b9      	ldr	r1, [r7, #8]
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 f805 	bl	80029ca <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80029c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3730      	adds	r7, #48	@ 0x30
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	b084      	sub	sp, #16
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	60f8      	str	r0, [r7, #12]
 80029d2:	60b9      	str	r1, [r7, #8]
 80029d4:	607a      	str	r2, [r7, #4]
 80029d6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d103      	bne.n	80029e6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	e002      	b.n	80029ec <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80029ec:	69bb      	ldr	r3, [r7, #24]
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80029f8:	2101      	movs	r1, #1
 80029fa:	69b8      	ldr	r0, [r7, #24]
 80029fc:	f7ff fefe 	bl	80027fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	78fa      	ldrb	r2, [r7, #3]
 8002a04:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002a08:	bf00      	nop
 8002a0a:	3710      	adds	r7, #16
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08e      	sub	sp, #56	@ 0x38
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
 8002a1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d10b      	bne.n	8002a44 <xQueueGenericSend+0x34>
	__asm volatile
 8002a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a30:	f383 8811 	msr	BASEPRI, r3
 8002a34:	f3bf 8f6f 	isb	sy
 8002a38:	f3bf 8f4f 	dsb	sy
 8002a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002a3e:	bf00      	nop
 8002a40:	bf00      	nop
 8002a42:	e7fd      	b.n	8002a40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d103      	bne.n	8002a52 <xQueueGenericSend+0x42>
 8002a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <xQueueGenericSend+0x46>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <xQueueGenericSend+0x48>
 8002a56:	2300      	movs	r3, #0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d10b      	bne.n	8002a74 <xQueueGenericSend+0x64>
	__asm volatile
 8002a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a60:	f383 8811 	msr	BASEPRI, r3
 8002a64:	f3bf 8f6f 	isb	sy
 8002a68:	f3bf 8f4f 	dsb	sy
 8002a6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002a6e:	bf00      	nop
 8002a70:	bf00      	nop
 8002a72:	e7fd      	b.n	8002a70 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d103      	bne.n	8002a82 <xQueueGenericSend+0x72>
 8002a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d101      	bne.n	8002a86 <xQueueGenericSend+0x76>
 8002a82:	2301      	movs	r3, #1
 8002a84:	e000      	b.n	8002a88 <xQueueGenericSend+0x78>
 8002a86:	2300      	movs	r3, #0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d10b      	bne.n	8002aa4 <xQueueGenericSend+0x94>
	__asm volatile
 8002a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a90:	f383 8811 	msr	BASEPRI, r3
 8002a94:	f3bf 8f6f 	isb	sy
 8002a98:	f3bf 8f4f 	dsb	sy
 8002a9c:	623b      	str	r3, [r7, #32]
}
 8002a9e:	bf00      	nop
 8002aa0:	bf00      	nop
 8002aa2:	e7fd      	b.n	8002aa0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002aa4:	f001 faa0 	bl	8003fe8 <xTaskGetSchedulerState>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d102      	bne.n	8002ab4 <xQueueGenericSend+0xa4>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d101      	bne.n	8002ab8 <xQueueGenericSend+0xa8>
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e000      	b.n	8002aba <xQueueGenericSend+0xaa>
 8002ab8:	2300      	movs	r3, #0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10b      	bne.n	8002ad6 <xQueueGenericSend+0xc6>
	__asm volatile
 8002abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ac2:	f383 8811 	msr	BASEPRI, r3
 8002ac6:	f3bf 8f6f 	isb	sy
 8002aca:	f3bf 8f4f 	dsb	sy
 8002ace:	61fb      	str	r3, [r7, #28]
}
 8002ad0:	bf00      	nop
 8002ad2:	bf00      	nop
 8002ad4:	e7fd      	b.n	8002ad2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002ad6:	f001 fff7 	bl	8004ac8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002adc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d302      	bcc.n	8002aec <xQueueGenericSend+0xdc>
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d129      	bne.n	8002b40 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	68b9      	ldr	r1, [r7, #8]
 8002af0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002af2:	f000 fa0f 	bl	8002f14 <prvCopyDataToQueue>
 8002af6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d010      	beq.n	8002b22 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b02:	3324      	adds	r3, #36	@ 0x24
 8002b04:	4618      	mov	r0, r3
 8002b06:	f001 f8af 	bl	8003c68 <xTaskRemoveFromEventList>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d013      	beq.n	8002b38 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002b10:	4b3f      	ldr	r3, [pc, #252]	@ (8002c10 <xQueueGenericSend+0x200>)
 8002b12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	f3bf 8f4f 	dsb	sy
 8002b1c:	f3bf 8f6f 	isb	sy
 8002b20:	e00a      	b.n	8002b38 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d007      	beq.n	8002b38 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002b28:	4b39      	ldr	r3, [pc, #228]	@ (8002c10 <xQueueGenericSend+0x200>)
 8002b2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	f3bf 8f4f 	dsb	sy
 8002b34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002b38:	f001 fff8 	bl	8004b2c <vPortExitCritical>
				return pdPASS;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e063      	b.n	8002c08 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d103      	bne.n	8002b4e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002b46:	f001 fff1 	bl	8004b2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	e05c      	b.n	8002c08 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d106      	bne.n	8002b62 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002b54:	f107 0314 	add.w	r3, r7, #20
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f001 f8e9 	bl	8003d30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002b62:	f001 ffe3 	bl	8004b2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002b66:	f000 fe59 	bl	800381c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002b6a:	f001 ffad 	bl	8004ac8 <vPortEnterCritical>
 8002b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002b74:	b25b      	sxtb	r3, r3
 8002b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b7a:	d103      	bne.n	8002b84 <xQueueGenericSend+0x174>
 8002b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002b8a:	b25b      	sxtb	r3, r3
 8002b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b90:	d103      	bne.n	8002b9a <xQueueGenericSend+0x18a>
 8002b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b94:	2200      	movs	r2, #0
 8002b96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002b9a:	f001 ffc7 	bl	8004b2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002b9e:	1d3a      	adds	r2, r7, #4
 8002ba0:	f107 0314 	add.w	r3, r7, #20
 8002ba4:	4611      	mov	r1, r2
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f001 f8d8 	bl	8003d5c <xTaskCheckForTimeOut>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d124      	bne.n	8002bfc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002bb2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002bb4:	f000 faa6 	bl	8003104 <prvIsQueueFull>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d018      	beq.n	8002bf0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc0:	3310      	adds	r3, #16
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	4611      	mov	r1, r2
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f000 fffc 	bl	8003bc4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002bcc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002bce:	f000 fa31 	bl	8003034 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002bd2:	f000 fe31 	bl	8003838 <xTaskResumeAll>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	f47f af7c 	bne.w	8002ad6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002bde:	4b0c      	ldr	r3, [pc, #48]	@ (8002c10 <xQueueGenericSend+0x200>)
 8002be0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002be4:	601a      	str	r2, [r3, #0]
 8002be6:	f3bf 8f4f 	dsb	sy
 8002bea:	f3bf 8f6f 	isb	sy
 8002bee:	e772      	b.n	8002ad6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002bf0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002bf2:	f000 fa1f 	bl	8003034 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002bf6:	f000 fe1f 	bl	8003838 <xTaskResumeAll>
 8002bfa:	e76c      	b.n	8002ad6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002bfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002bfe:	f000 fa19 	bl	8003034 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c02:	f000 fe19 	bl	8003838 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002c06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3738      	adds	r7, #56	@ 0x38
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	e000ed04 	.word	0xe000ed04

08002c14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b090      	sub	sp, #64	@ 0x40
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
 8002c20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d10b      	bne.n	8002c44 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c30:	f383 8811 	msr	BASEPRI, r3
 8002c34:	f3bf 8f6f 	isb	sy
 8002c38:	f3bf 8f4f 	dsb	sy
 8002c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002c3e:	bf00      	nop
 8002c40:	bf00      	nop
 8002c42:	e7fd      	b.n	8002c40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d103      	bne.n	8002c52 <xQueueGenericSendFromISR+0x3e>
 8002c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d101      	bne.n	8002c56 <xQueueGenericSendFromISR+0x42>
 8002c52:	2301      	movs	r3, #1
 8002c54:	e000      	b.n	8002c58 <xQueueGenericSendFromISR+0x44>
 8002c56:	2300      	movs	r3, #0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d10b      	bne.n	8002c74 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c60:	f383 8811 	msr	BASEPRI, r3
 8002c64:	f3bf 8f6f 	isb	sy
 8002c68:	f3bf 8f4f 	dsb	sy
 8002c6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002c6e:	bf00      	nop
 8002c70:	bf00      	nop
 8002c72:	e7fd      	b.n	8002c70 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d103      	bne.n	8002c82 <xQueueGenericSendFromISR+0x6e>
 8002c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d101      	bne.n	8002c86 <xQueueGenericSendFromISR+0x72>
 8002c82:	2301      	movs	r3, #1
 8002c84:	e000      	b.n	8002c88 <xQueueGenericSendFromISR+0x74>
 8002c86:	2300      	movs	r3, #0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10b      	bne.n	8002ca4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c90:	f383 8811 	msr	BASEPRI, r3
 8002c94:	f3bf 8f6f 	isb	sy
 8002c98:	f3bf 8f4f 	dsb	sy
 8002c9c:	623b      	str	r3, [r7, #32]
}
 8002c9e:	bf00      	nop
 8002ca0:	bf00      	nop
 8002ca2:	e7fd      	b.n	8002ca0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ca4:	f001 fff0 	bl	8004c88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002ca8:	f3ef 8211 	mrs	r2, BASEPRI
 8002cac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cb0:	f383 8811 	msr	BASEPRI, r3
 8002cb4:	f3bf 8f6f 	isb	sy
 8002cb8:	f3bf 8f4f 	dsb	sy
 8002cbc:	61fa      	str	r2, [r7, #28]
 8002cbe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002cc0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002cc2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d302      	bcc.n	8002cd6 <xQueueGenericSendFromISR+0xc2>
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d12f      	bne.n	8002d36 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002cdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ce6:	683a      	ldr	r2, [r7, #0]
 8002ce8:	68b9      	ldr	r1, [r7, #8]
 8002cea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002cec:	f000 f912 	bl	8002f14 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002cf0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf8:	d112      	bne.n	8002d20 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d016      	beq.n	8002d30 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d04:	3324      	adds	r3, #36	@ 0x24
 8002d06:	4618      	mov	r0, r3
 8002d08:	f000 ffae 	bl	8003c68 <xTaskRemoveFromEventList>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00e      	beq.n	8002d30 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d00b      	beq.n	8002d30 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	e007      	b.n	8002d30 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002d20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002d24:	3301      	adds	r3, #1
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	b25a      	sxtb	r2, r3
 8002d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002d30:	2301      	movs	r3, #1
 8002d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002d34:	e001      	b.n	8002d3a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002d36:	2300      	movs	r3, #0
 8002d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d3c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002d44:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002d46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3740      	adds	r7, #64	@ 0x40
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b08c      	sub	sp, #48	@ 0x30
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	60b9      	str	r1, [r7, #8]
 8002d5a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10b      	bne.n	8002d82 <xQueueReceive+0x32>
	__asm volatile
 8002d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d6e:	f383 8811 	msr	BASEPRI, r3
 8002d72:	f3bf 8f6f 	isb	sy
 8002d76:	f3bf 8f4f 	dsb	sy
 8002d7a:	623b      	str	r3, [r7, #32]
}
 8002d7c:	bf00      	nop
 8002d7e:	bf00      	nop
 8002d80:	e7fd      	b.n	8002d7e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d103      	bne.n	8002d90 <xQueueReceive+0x40>
 8002d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <xQueueReceive+0x44>
 8002d90:	2301      	movs	r3, #1
 8002d92:	e000      	b.n	8002d96 <xQueueReceive+0x46>
 8002d94:	2300      	movs	r3, #0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d10b      	bne.n	8002db2 <xQueueReceive+0x62>
	__asm volatile
 8002d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d9e:	f383 8811 	msr	BASEPRI, r3
 8002da2:	f3bf 8f6f 	isb	sy
 8002da6:	f3bf 8f4f 	dsb	sy
 8002daa:	61fb      	str	r3, [r7, #28]
}
 8002dac:	bf00      	nop
 8002dae:	bf00      	nop
 8002db0:	e7fd      	b.n	8002dae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002db2:	f001 f919 	bl	8003fe8 <xTaskGetSchedulerState>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d102      	bne.n	8002dc2 <xQueueReceive+0x72>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d101      	bne.n	8002dc6 <xQueueReceive+0x76>
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e000      	b.n	8002dc8 <xQueueReceive+0x78>
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10b      	bne.n	8002de4 <xQueueReceive+0x94>
	__asm volatile
 8002dcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dd0:	f383 8811 	msr	BASEPRI, r3
 8002dd4:	f3bf 8f6f 	isb	sy
 8002dd8:	f3bf 8f4f 	dsb	sy
 8002ddc:	61bb      	str	r3, [r7, #24]
}
 8002dde:	bf00      	nop
 8002de0:	bf00      	nop
 8002de2:	e7fd      	b.n	8002de0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002de4:	f001 fe70 	bl	8004ac8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002dec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d01f      	beq.n	8002e34 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002df4:	68b9      	ldr	r1, [r7, #8]
 8002df6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002df8:	f000 f8f6 	bl	8002fe8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfe:	1e5a      	subs	r2, r3, #1
 8002e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e02:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d00f      	beq.n	8002e2c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e0e:	3310      	adds	r3, #16
 8002e10:	4618      	mov	r0, r3
 8002e12:	f000 ff29 	bl	8003c68 <xTaskRemoveFromEventList>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d007      	beq.n	8002e2c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002e1c:	4b3c      	ldr	r3, [pc, #240]	@ (8002f10 <xQueueReceive+0x1c0>)
 8002e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	f3bf 8f4f 	dsb	sy
 8002e28:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002e2c:	f001 fe7e 	bl	8004b2c <vPortExitCritical>
				return pdPASS;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e069      	b.n	8002f08 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d103      	bne.n	8002e42 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002e3a:	f001 fe77 	bl	8004b2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	e062      	b.n	8002f08 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d106      	bne.n	8002e56 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002e48:	f107 0310 	add.w	r3, r7, #16
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 ff6f 	bl	8003d30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002e52:	2301      	movs	r3, #1
 8002e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002e56:	f001 fe69 	bl	8004b2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002e5a:	f000 fcdf 	bl	800381c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002e5e:	f001 fe33 	bl	8004ac8 <vPortEnterCritical>
 8002e62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e64:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e68:	b25b      	sxtb	r3, r3
 8002e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e6e:	d103      	bne.n	8002e78 <xQueueReceive+0x128>
 8002e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e7a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002e7e:	b25b      	sxtb	r3, r3
 8002e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e84:	d103      	bne.n	8002e8e <xQueueReceive+0x13e>
 8002e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002e8e:	f001 fe4d 	bl	8004b2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e92:	1d3a      	adds	r2, r7, #4
 8002e94:	f107 0310 	add.w	r3, r7, #16
 8002e98:	4611      	mov	r1, r2
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f000 ff5e 	bl	8003d5c <xTaskCheckForTimeOut>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d123      	bne.n	8002eee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ea6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ea8:	f000 f916 	bl	80030d8 <prvIsQueueEmpty>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d017      	beq.n	8002ee2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eb4:	3324      	adds	r3, #36	@ 0x24
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	4611      	mov	r1, r2
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f000 fe82 	bl	8003bc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002ec0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ec2:	f000 f8b7 	bl	8003034 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002ec6:	f000 fcb7 	bl	8003838 <xTaskResumeAll>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d189      	bne.n	8002de4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8002f10 <xQueueReceive+0x1c0>)
 8002ed2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ed6:	601a      	str	r2, [r3, #0]
 8002ed8:	f3bf 8f4f 	dsb	sy
 8002edc:	f3bf 8f6f 	isb	sy
 8002ee0:	e780      	b.n	8002de4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002ee2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ee4:	f000 f8a6 	bl	8003034 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002ee8:	f000 fca6 	bl	8003838 <xTaskResumeAll>
 8002eec:	e77a      	b.n	8002de4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002eee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ef0:	f000 f8a0 	bl	8003034 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002ef4:	f000 fca0 	bl	8003838 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002ef8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002efa:	f000 f8ed 	bl	80030d8 <prvIsQueueEmpty>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f43f af6f 	beq.w	8002de4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002f06:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3730      	adds	r7, #48	@ 0x30
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	e000ed04 	.word	0xe000ed04

08002f14 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002f20:	2300      	movs	r3, #0
 8002f22:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f28:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d10d      	bne.n	8002f4e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d14d      	bne.n	8002fd6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f001 f870 	bl	8004024 <xTaskPriorityDisinherit>
 8002f44:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	609a      	str	r2, [r3, #8]
 8002f4c:	e043      	b.n	8002fd6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d119      	bne.n	8002f88 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6858      	ldr	r0, [r3, #4]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	68b9      	ldr	r1, [r7, #8]
 8002f60:	f002 f8ee 	bl	8005140 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f6c:	441a      	add	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	685a      	ldr	r2, [r3, #4]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d32b      	bcc.n	8002fd6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	605a      	str	r2, [r3, #4]
 8002f86:	e026      	b.n	8002fd6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	68d8      	ldr	r0, [r3, #12]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f90:	461a      	mov	r2, r3
 8002f92:	68b9      	ldr	r1, [r7, #8]
 8002f94:	f002 f8d4 	bl	8005140 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa0:	425b      	negs	r3, r3
 8002fa2:	441a      	add	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	68da      	ldr	r2, [r3, #12]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d207      	bcs.n	8002fc4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fbc:	425b      	negs	r3, r3
 8002fbe:	441a      	add	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d105      	bne.n	8002fd6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d002      	beq.n	8002fd6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1c5a      	adds	r2, r3, #1
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8002fde:	697b      	ldr	r3, [r7, #20]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3718      	adds	r7, #24
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b082      	sub	sp, #8
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d018      	beq.n	800302c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	68da      	ldr	r2, [r3, #12]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003002:	441a      	add	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	68da      	ldr	r2, [r3, #12]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	429a      	cmp	r2, r3
 8003012:	d303      	bcc.n	800301c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	68d9      	ldr	r1, [r3, #12]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003024:	461a      	mov	r2, r3
 8003026:	6838      	ldr	r0, [r7, #0]
 8003028:	f002 f88a 	bl	8005140 <memcpy>
	}
}
 800302c:	bf00      	nop
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800303c:	f001 fd44 	bl	8004ac8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003046:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003048:	e011      	b.n	800306e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304e:	2b00      	cmp	r3, #0
 8003050:	d012      	beq.n	8003078 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	3324      	adds	r3, #36	@ 0x24
 8003056:	4618      	mov	r0, r3
 8003058:	f000 fe06 	bl	8003c68 <xTaskRemoveFromEventList>
 800305c:	4603      	mov	r3, r0
 800305e:	2b00      	cmp	r3, #0
 8003060:	d001      	beq.n	8003066 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003062:	f000 fedf 	bl	8003e24 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003066:	7bfb      	ldrb	r3, [r7, #15]
 8003068:	3b01      	subs	r3, #1
 800306a:	b2db      	uxtb	r3, r3
 800306c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800306e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003072:	2b00      	cmp	r3, #0
 8003074:	dce9      	bgt.n	800304a <prvUnlockQueue+0x16>
 8003076:	e000      	b.n	800307a <prvUnlockQueue+0x46>
					break;
 8003078:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	22ff      	movs	r2, #255	@ 0xff
 800307e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003082:	f001 fd53 	bl	8004b2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003086:	f001 fd1f 	bl	8004ac8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003090:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003092:	e011      	b.n	80030b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	691b      	ldr	r3, [r3, #16]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d012      	beq.n	80030c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	3310      	adds	r3, #16
 80030a0:	4618      	mov	r0, r3
 80030a2:	f000 fde1 	bl	8003c68 <xTaskRemoveFromEventList>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d001      	beq.n	80030b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80030ac:	f000 feba 	bl	8003e24 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80030b0:	7bbb      	ldrb	r3, [r7, #14]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80030b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	dce9      	bgt.n	8003094 <prvUnlockQueue+0x60>
 80030c0:	e000      	b.n	80030c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80030c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	22ff      	movs	r2, #255	@ 0xff
 80030c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80030cc:	f001 fd2e 	bl	8004b2c <vPortExitCritical>
}
 80030d0:	bf00      	nop
 80030d2:	3710      	adds	r7, #16
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}

080030d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80030e0:	f001 fcf2 	bl	8004ac8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d102      	bne.n	80030f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80030ec:	2301      	movs	r3, #1
 80030ee:	60fb      	str	r3, [r7, #12]
 80030f0:	e001      	b.n	80030f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80030f2:	2300      	movs	r3, #0
 80030f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80030f6:	f001 fd19 	bl	8004b2c <vPortExitCritical>

	return xReturn;
 80030fa:	68fb      	ldr	r3, [r7, #12]
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3710      	adds	r7, #16
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800310c:	f001 fcdc 	bl	8004ac8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003118:	429a      	cmp	r2, r3
 800311a:	d102      	bne.n	8003122 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800311c:	2301      	movs	r3, #1
 800311e:	60fb      	str	r3, [r7, #12]
 8003120:	e001      	b.n	8003126 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003122:	2300      	movs	r3, #0
 8003124:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003126:	f001 fd01 	bl	8004b2c <vPortExitCritical>

	return xReturn;
 800312a:	68fb      	ldr	r3, [r7, #12]
}
 800312c:	4618      	mov	r0, r3
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800313e:	2300      	movs	r3, #0
 8003140:	60fb      	str	r3, [r7, #12]
 8003142:	e014      	b.n	800316e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003144:	4a0f      	ldr	r2, [pc, #60]	@ (8003184 <vQueueAddToRegistry+0x50>)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10b      	bne.n	8003168 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003150:	490c      	ldr	r1, [pc, #48]	@ (8003184 <vQueueAddToRegistry+0x50>)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	683a      	ldr	r2, [r7, #0]
 8003156:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800315a:	4a0a      	ldr	r2, [pc, #40]	@ (8003184 <vQueueAddToRegistry+0x50>)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	4413      	add	r3, r2
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003166:	e006      	b.n	8003176 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	3301      	adds	r3, #1
 800316c:	60fb      	str	r3, [r7, #12]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2b07      	cmp	r3, #7
 8003172:	d9e7      	bls.n	8003144 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003174:	bf00      	nop
 8003176:	bf00      	nop
 8003178:	3714      	adds	r7, #20
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	2000079c 	.word	0x2000079c

08003188 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003198:	f001 fc96 	bl	8004ac8 <vPortEnterCritical>
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80031a2:	b25b      	sxtb	r3, r3
 80031a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031a8:	d103      	bne.n	80031b2 <vQueueWaitForMessageRestricted+0x2a>
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031b8:	b25b      	sxtb	r3, r3
 80031ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031be:	d103      	bne.n	80031c8 <vQueueWaitForMessageRestricted+0x40>
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80031c8:	f001 fcb0 	bl	8004b2c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d106      	bne.n	80031e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	3324      	adds	r3, #36	@ 0x24
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	68b9      	ldr	r1, [r7, #8]
 80031dc:	4618      	mov	r0, r3
 80031de:	f000 fd17 	bl	8003c10 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80031e2:	6978      	ldr	r0, [r7, #20]
 80031e4:	f7ff ff26 	bl	8003034 <prvUnlockQueue>
	}
 80031e8:	bf00      	nop
 80031ea:	3718      	adds	r7, #24
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b08e      	sub	sp, #56	@ 0x38
 80031f4:	af04      	add	r7, sp, #16
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	607a      	str	r2, [r7, #4]
 80031fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80031fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10b      	bne.n	800321c <xTaskCreateStatic+0x2c>
	__asm volatile
 8003204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003208:	f383 8811 	msr	BASEPRI, r3
 800320c:	f3bf 8f6f 	isb	sy
 8003210:	f3bf 8f4f 	dsb	sy
 8003214:	623b      	str	r3, [r7, #32]
}
 8003216:	bf00      	nop
 8003218:	bf00      	nop
 800321a:	e7fd      	b.n	8003218 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800321c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800321e:	2b00      	cmp	r3, #0
 8003220:	d10b      	bne.n	800323a <xTaskCreateStatic+0x4a>
	__asm volatile
 8003222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003226:	f383 8811 	msr	BASEPRI, r3
 800322a:	f3bf 8f6f 	isb	sy
 800322e:	f3bf 8f4f 	dsb	sy
 8003232:	61fb      	str	r3, [r7, #28]
}
 8003234:	bf00      	nop
 8003236:	bf00      	nop
 8003238:	e7fd      	b.n	8003236 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800323a:	235c      	movs	r3, #92	@ 0x5c
 800323c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	2b5c      	cmp	r3, #92	@ 0x5c
 8003242:	d00b      	beq.n	800325c <xTaskCreateStatic+0x6c>
	__asm volatile
 8003244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003248:	f383 8811 	msr	BASEPRI, r3
 800324c:	f3bf 8f6f 	isb	sy
 8003250:	f3bf 8f4f 	dsb	sy
 8003254:	61bb      	str	r3, [r7, #24]
}
 8003256:	bf00      	nop
 8003258:	bf00      	nop
 800325a:	e7fd      	b.n	8003258 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800325c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800325e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003260:	2b00      	cmp	r3, #0
 8003262:	d01e      	beq.n	80032a2 <xTaskCreateStatic+0xb2>
 8003264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003266:	2b00      	cmp	r3, #0
 8003268:	d01b      	beq.n	80032a2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800326a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800326c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800326e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003270:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003272:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003276:	2202      	movs	r2, #2
 8003278:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800327c:	2300      	movs	r3, #0
 800327e:	9303      	str	r3, [sp, #12]
 8003280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003282:	9302      	str	r3, [sp, #8]
 8003284:	f107 0314 	add.w	r3, r7, #20
 8003288:	9301      	str	r3, [sp, #4]
 800328a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	68b9      	ldr	r1, [r7, #8]
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f000 f850 	bl	800333a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800329a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800329c:	f000 f8de 	bl	800345c <prvAddNewTaskToReadyList>
 80032a0:	e001      	b.n	80032a6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80032a2:	2300      	movs	r3, #0
 80032a4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80032a6:	697b      	ldr	r3, [r7, #20]
	}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3728      	adds	r7, #40	@ 0x28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b08c      	sub	sp, #48	@ 0x30
 80032b4:	af04      	add	r7, sp, #16
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	603b      	str	r3, [r7, #0]
 80032bc:	4613      	mov	r3, r2
 80032be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80032c0:	88fb      	ldrh	r3, [r7, #6]
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	4618      	mov	r0, r3
 80032c6:	f001 fd21 	bl	8004d0c <pvPortMalloc>
 80032ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00e      	beq.n	80032f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80032d2:	205c      	movs	r0, #92	@ 0x5c
 80032d4:	f001 fd1a 	bl	8004d0c <pvPortMalloc>
 80032d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d003      	beq.n	80032e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	697a      	ldr	r2, [r7, #20]
 80032e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80032e6:	e005      	b.n	80032f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80032e8:	6978      	ldr	r0, [r7, #20]
 80032ea:	f001 fddd 	bl	8004ea8 <vPortFree>
 80032ee:	e001      	b.n	80032f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80032f0:	2300      	movs	r3, #0
 80032f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80032f4:	69fb      	ldr	r3, [r7, #28]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d017      	beq.n	800332a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003302:	88fa      	ldrh	r2, [r7, #6]
 8003304:	2300      	movs	r3, #0
 8003306:	9303      	str	r3, [sp, #12]
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	9302      	str	r3, [sp, #8]
 800330c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800330e:	9301      	str	r3, [sp, #4]
 8003310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	68b9      	ldr	r1, [r7, #8]
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f000 f80e 	bl	800333a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800331e:	69f8      	ldr	r0, [r7, #28]
 8003320:	f000 f89c 	bl	800345c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003324:	2301      	movs	r3, #1
 8003326:	61bb      	str	r3, [r7, #24]
 8003328:	e002      	b.n	8003330 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800332a:	f04f 33ff 	mov.w	r3, #4294967295
 800332e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003330:	69bb      	ldr	r3, [r7, #24]
	}
 8003332:	4618      	mov	r0, r3
 8003334:	3720      	adds	r7, #32
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}

0800333a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800333a:	b580      	push	{r7, lr}
 800333c:	b088      	sub	sp, #32
 800333e:	af00      	add	r7, sp, #0
 8003340:	60f8      	str	r0, [r7, #12]
 8003342:	60b9      	str	r1, [r7, #8]
 8003344:	607a      	str	r2, [r7, #4]
 8003346:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800334a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	461a      	mov	r2, r3
 8003352:	21a5      	movs	r1, #165	@ 0xa5
 8003354:	f001 fec8 	bl	80050e8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800335a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003362:	3b01      	subs	r3, #1
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	4413      	add	r3, r2
 8003368:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800336a:	69bb      	ldr	r3, [r7, #24]
 800336c:	f023 0307 	bic.w	r3, r3, #7
 8003370:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00b      	beq.n	8003394 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800337c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003380:	f383 8811 	msr	BASEPRI, r3
 8003384:	f3bf 8f6f 	isb	sy
 8003388:	f3bf 8f4f 	dsb	sy
 800338c:	617b      	str	r3, [r7, #20]
}
 800338e:	bf00      	nop
 8003390:	bf00      	nop
 8003392:	e7fd      	b.n	8003390 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d01f      	beq.n	80033da <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800339a:	2300      	movs	r3, #0
 800339c:	61fb      	str	r3, [r7, #28]
 800339e:	e012      	b.n	80033c6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80033a0:	68ba      	ldr	r2, [r7, #8]
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	4413      	add	r3, r2
 80033a6:	7819      	ldrb	r1, [r3, #0]
 80033a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	4413      	add	r3, r2
 80033ae:	3334      	adds	r3, #52	@ 0x34
 80033b0:	460a      	mov	r2, r1
 80033b2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	4413      	add	r3, r2
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d006      	beq.n	80033ce <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	3301      	adds	r3, #1
 80033c4:	61fb      	str	r3, [r7, #28]
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	2b0f      	cmp	r3, #15
 80033ca:	d9e9      	bls.n	80033a0 <prvInitialiseNewTask+0x66>
 80033cc:	e000      	b.n	80033d0 <prvInitialiseNewTask+0x96>
			{
				break;
 80033ce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80033d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033d8:	e003      	b.n	80033e2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80033da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80033e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033e4:	2b37      	cmp	r3, #55	@ 0x37
 80033e6:	d901      	bls.n	80033ec <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80033e8:	2337      	movs	r3, #55	@ 0x37
 80033ea:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80033ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80033f0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80033f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80033f6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80033f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033fa:	2200      	movs	r2, #0
 80033fc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80033fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003400:	3304      	adds	r3, #4
 8003402:	4618      	mov	r0, r3
 8003404:	f7ff f966 	bl	80026d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003408:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340a:	3318      	adds	r3, #24
 800340c:	4618      	mov	r0, r3
 800340e:	f7ff f961 	bl	80026d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003414:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003416:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800341a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800341e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003420:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003424:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003426:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800342a:	2200      	movs	r2, #0
 800342c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800342e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003430:	2200      	movs	r2, #0
 8003432:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	68f9      	ldr	r1, [r7, #12]
 800343a:	69b8      	ldr	r0, [r7, #24]
 800343c:	f001 fa10 	bl	8004860 <pxPortInitialiseStack>
 8003440:	4602      	mov	r2, r0
 8003442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003444:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003446:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003448:	2b00      	cmp	r3, #0
 800344a:	d002      	beq.n	8003452 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800344c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800344e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003450:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003452:	bf00      	nop
 8003454:	3720      	adds	r7, #32
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
	...

0800345c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003464:	f001 fb30 	bl	8004ac8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003468:	4b2d      	ldr	r3, [pc, #180]	@ (8003520 <prvAddNewTaskToReadyList+0xc4>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	3301      	adds	r3, #1
 800346e:	4a2c      	ldr	r2, [pc, #176]	@ (8003520 <prvAddNewTaskToReadyList+0xc4>)
 8003470:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003472:	4b2c      	ldr	r3, [pc, #176]	@ (8003524 <prvAddNewTaskToReadyList+0xc8>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d109      	bne.n	800348e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800347a:	4a2a      	ldr	r2, [pc, #168]	@ (8003524 <prvAddNewTaskToReadyList+0xc8>)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003480:	4b27      	ldr	r3, [pc, #156]	@ (8003520 <prvAddNewTaskToReadyList+0xc4>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d110      	bne.n	80034aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003488:	f000 fcf0 	bl	8003e6c <prvInitialiseTaskLists>
 800348c:	e00d      	b.n	80034aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800348e:	4b26      	ldr	r3, [pc, #152]	@ (8003528 <prvAddNewTaskToReadyList+0xcc>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d109      	bne.n	80034aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003496:	4b23      	ldr	r3, [pc, #140]	@ (8003524 <prvAddNewTaskToReadyList+0xc8>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d802      	bhi.n	80034aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80034a4:	4a1f      	ldr	r2, [pc, #124]	@ (8003524 <prvAddNewTaskToReadyList+0xc8>)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80034aa:	4b20      	ldr	r3, [pc, #128]	@ (800352c <prvAddNewTaskToReadyList+0xd0>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	3301      	adds	r3, #1
 80034b0:	4a1e      	ldr	r2, [pc, #120]	@ (800352c <prvAddNewTaskToReadyList+0xd0>)
 80034b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80034b4:	4b1d      	ldr	r3, [pc, #116]	@ (800352c <prvAddNewTaskToReadyList+0xd0>)
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003530 <prvAddNewTaskToReadyList+0xd4>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d903      	bls.n	80034d0 <prvAddNewTaskToReadyList+0x74>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034cc:	4a18      	ldr	r2, [pc, #96]	@ (8003530 <prvAddNewTaskToReadyList+0xd4>)
 80034ce:	6013      	str	r3, [r2, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034d4:	4613      	mov	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	4413      	add	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	4a15      	ldr	r2, [pc, #84]	@ (8003534 <prvAddNewTaskToReadyList+0xd8>)
 80034de:	441a      	add	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3304      	adds	r3, #4
 80034e4:	4619      	mov	r1, r3
 80034e6:	4610      	mov	r0, r2
 80034e8:	f7ff f901 	bl	80026ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80034ec:	f001 fb1e 	bl	8004b2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80034f0:	4b0d      	ldr	r3, [pc, #52]	@ (8003528 <prvAddNewTaskToReadyList+0xcc>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d00e      	beq.n	8003516 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80034f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003524 <prvAddNewTaskToReadyList+0xc8>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003502:	429a      	cmp	r2, r3
 8003504:	d207      	bcs.n	8003516 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003506:	4b0c      	ldr	r3, [pc, #48]	@ (8003538 <prvAddNewTaskToReadyList+0xdc>)
 8003508:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800350c:	601a      	str	r2, [r3, #0]
 800350e:	f3bf 8f4f 	dsb	sy
 8003512:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003516:	bf00      	nop
 8003518:	3708      	adds	r7, #8
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	20000cb0 	.word	0x20000cb0
 8003524:	200007dc 	.word	0x200007dc
 8003528:	20000cbc 	.word	0x20000cbc
 800352c:	20000ccc 	.word	0x20000ccc
 8003530:	20000cb8 	.word	0x20000cb8
 8003534:	200007e0 	.word	0x200007e0
 8003538:	e000ed04 	.word	0xe000ed04

0800353c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003544:	f001 fac0 	bl	8004ac8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d102      	bne.n	8003554 <vTaskSuspend+0x18>
 800354e:	4b30      	ldr	r3, [pc, #192]	@ (8003610 <vTaskSuspend+0xd4>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	e000      	b.n	8003556 <vTaskSuspend+0x1a>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	3304      	adds	r3, #4
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff f923 	bl	80027a8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003566:	2b00      	cmp	r3, #0
 8003568:	d004      	beq.n	8003574 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	3318      	adds	r3, #24
 800356e:	4618      	mov	r0, r3
 8003570:	f7ff f91a 	bl	80027a8 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	3304      	adds	r3, #4
 8003578:	4619      	mov	r1, r3
 800357a:	4826      	ldr	r0, [pc, #152]	@ (8003614 <vTaskSuspend+0xd8>)
 800357c:	f7ff f8b7 	bl	80026ee <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003586:	b2db      	uxtb	r3, r3
 8003588:	2b01      	cmp	r3, #1
 800358a:	d103      	bne.n	8003594 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8003594:	f001 faca 	bl	8004b2c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8003598:	4b1f      	ldr	r3, [pc, #124]	@ (8003618 <vTaskSuspend+0xdc>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d005      	beq.n	80035ac <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80035a0:	f001 fa92 	bl	8004ac8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80035a4:	f000 fd00 	bl	8003fa8 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80035a8:	f001 fac0 	bl	8004b2c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80035ac:	4b18      	ldr	r3, [pc, #96]	@ (8003610 <vTaskSuspend+0xd4>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	68fa      	ldr	r2, [r7, #12]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d128      	bne.n	8003608 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 80035b6:	4b18      	ldr	r3, [pc, #96]	@ (8003618 <vTaskSuspend+0xdc>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d018      	beq.n	80035f0 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80035be:	4b17      	ldr	r3, [pc, #92]	@ (800361c <vTaskSuspend+0xe0>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00b      	beq.n	80035de <vTaskSuspend+0xa2>
	__asm volatile
 80035c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035ca:	f383 8811 	msr	BASEPRI, r3
 80035ce:	f3bf 8f6f 	isb	sy
 80035d2:	f3bf 8f4f 	dsb	sy
 80035d6:	60bb      	str	r3, [r7, #8]
}
 80035d8:	bf00      	nop
 80035da:	bf00      	nop
 80035dc:	e7fd      	b.n	80035da <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 80035de:	4b10      	ldr	r3, [pc, #64]	@ (8003620 <vTaskSuspend+0xe4>)
 80035e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80035e4:	601a      	str	r2, [r3, #0]
 80035e6:	f3bf 8f4f 	dsb	sy
 80035ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80035ee:	e00b      	b.n	8003608 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80035f0:	4b08      	ldr	r3, [pc, #32]	@ (8003614 <vTaskSuspend+0xd8>)
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003624 <vTaskSuspend+0xe8>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d103      	bne.n	8003604 <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 80035fc:	4b04      	ldr	r3, [pc, #16]	@ (8003610 <vTaskSuspend+0xd4>)
 80035fe:	2200      	movs	r2, #0
 8003600:	601a      	str	r2, [r3, #0]
	}
 8003602:	e001      	b.n	8003608 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 8003604:	f000 fa80 	bl	8003b08 <vTaskSwitchContext>
	}
 8003608:	bf00      	nop
 800360a:	3710      	adds	r7, #16
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	200007dc 	.word	0x200007dc
 8003614:	20000c9c 	.word	0x20000c9c
 8003618:	20000cbc 	.word	0x20000cbc
 800361c:	20000cd8 	.word	0x20000cd8
 8003620:	e000ed04 	.word	0xe000ed04
 8003624:	20000cb0 	.word	0x20000cb0

08003628 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8003628:	b480      	push	{r7}
 800362a:	b087      	sub	sp, #28
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8003630:	2300      	movs	r3, #0
 8003632:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d10b      	bne.n	8003656 <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 800363e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003642:	f383 8811 	msr	BASEPRI, r3
 8003646:	f3bf 8f6f 	isb	sy
 800364a:	f3bf 8f4f 	dsb	sy
 800364e:	60fb      	str	r3, [r7, #12]
}
 8003650:	bf00      	nop
 8003652:	bf00      	nop
 8003654:	e7fd      	b.n	8003652 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	695b      	ldr	r3, [r3, #20]
 800365a:	4a0a      	ldr	r2, [pc, #40]	@ (8003684 <prvTaskIsTaskSuspended+0x5c>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d10a      	bne.n	8003676 <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003664:	4a08      	ldr	r2, [pc, #32]	@ (8003688 <prvTaskIsTaskSuspended+0x60>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d005      	beq.n	8003676 <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800366e:	2b00      	cmp	r3, #0
 8003670:	d101      	bne.n	8003676 <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 8003672:	2301      	movs	r3, #1
 8003674:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003676:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8003678:	4618      	mov	r0, r3
 800367a:	371c      	adds	r7, #28
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr
 8003684:	20000c9c 	.word	0x20000c9c
 8003688:	20000c70 	.word	0x20000c70

0800368c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10b      	bne.n	80036b6 <vTaskResume+0x2a>
	__asm volatile
 800369e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036a2:	f383 8811 	msr	BASEPRI, r3
 80036a6:	f3bf 8f6f 	isb	sy
 80036aa:	f3bf 8f4f 	dsb	sy
 80036ae:	60bb      	str	r3, [r7, #8]
}
 80036b0:	bf00      	nop
 80036b2:	bf00      	nop
 80036b4:	e7fd      	b.n	80036b2 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80036b6:	4b21      	ldr	r3, [pc, #132]	@ (800373c <vTaskResume+0xb0>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d038      	beq.n	8003732 <vTaskResume+0xa6>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d035      	beq.n	8003732 <vTaskResume+0xa6>
		{
			taskENTER_CRITICAL();
 80036c6:	f001 f9ff 	bl	8004ac8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80036ca:	68f8      	ldr	r0, [r7, #12]
 80036cc:	f7ff ffac 	bl	8003628 <prvTaskIsTaskSuspended>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d02b      	beq.n	800372e <vTaskResume+0xa2>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	3304      	adds	r3, #4
 80036da:	4618      	mov	r0, r3
 80036dc:	f7ff f864 	bl	80027a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036e4:	4b16      	ldr	r3, [pc, #88]	@ (8003740 <vTaskResume+0xb4>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d903      	bls.n	80036f4 <vTaskResume+0x68>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f0:	4a13      	ldr	r2, [pc, #76]	@ (8003740 <vTaskResume+0xb4>)
 80036f2:	6013      	str	r3, [r2, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036f8:	4613      	mov	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	4413      	add	r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	4a10      	ldr	r2, [pc, #64]	@ (8003744 <vTaskResume+0xb8>)
 8003702:	441a      	add	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	3304      	adds	r3, #4
 8003708:	4619      	mov	r1, r3
 800370a:	4610      	mov	r0, r2
 800370c:	f7fe ffef 	bl	80026ee <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003714:	4b09      	ldr	r3, [pc, #36]	@ (800373c <vTaskResume+0xb0>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800371a:	429a      	cmp	r2, r3
 800371c:	d307      	bcc.n	800372e <vTaskResume+0xa2>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800371e:	4b0a      	ldr	r3, [pc, #40]	@ (8003748 <vTaskResume+0xbc>)
 8003720:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003724:	601a      	str	r2, [r3, #0]
 8003726:	f3bf 8f4f 	dsb	sy
 800372a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800372e:	f001 f9fd 	bl	8004b2c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003732:	bf00      	nop
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	200007dc 	.word	0x200007dc
 8003740:	20000cb8 	.word	0x20000cb8
 8003744:	200007e0 	.word	0x200007e0
 8003748:	e000ed04 	.word	0xe000ed04

0800374c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b08a      	sub	sp, #40	@ 0x28
 8003750:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003752:	2300      	movs	r3, #0
 8003754:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003756:	2300      	movs	r3, #0
 8003758:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800375a:	463a      	mov	r2, r7
 800375c:	1d39      	adds	r1, r7, #4
 800375e:	f107 0308 	add.w	r3, r7, #8
 8003762:	4618      	mov	r0, r3
 8003764:	f7fe ff62 	bl	800262c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003768:	6839      	ldr	r1, [r7, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	68ba      	ldr	r2, [r7, #8]
 800376e:	9202      	str	r2, [sp, #8]
 8003770:	9301      	str	r3, [sp, #4]
 8003772:	2300      	movs	r3, #0
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	2300      	movs	r3, #0
 8003778:	460a      	mov	r2, r1
 800377a:	4922      	ldr	r1, [pc, #136]	@ (8003804 <vTaskStartScheduler+0xb8>)
 800377c:	4822      	ldr	r0, [pc, #136]	@ (8003808 <vTaskStartScheduler+0xbc>)
 800377e:	f7ff fd37 	bl	80031f0 <xTaskCreateStatic>
 8003782:	4603      	mov	r3, r0
 8003784:	4a21      	ldr	r2, [pc, #132]	@ (800380c <vTaskStartScheduler+0xc0>)
 8003786:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003788:	4b20      	ldr	r3, [pc, #128]	@ (800380c <vTaskStartScheduler+0xc0>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d002      	beq.n	8003796 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003790:	2301      	movs	r3, #1
 8003792:	617b      	str	r3, [r7, #20]
 8003794:	e001      	b.n	800379a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003796:	2300      	movs	r3, #0
 8003798:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	2b01      	cmp	r3, #1
 800379e:	d102      	bne.n	80037a6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80037a0:	f000 fd04 	bl	80041ac <xTimerCreateTimerTask>
 80037a4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d116      	bne.n	80037da <vTaskStartScheduler+0x8e>
	__asm volatile
 80037ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037b0:	f383 8811 	msr	BASEPRI, r3
 80037b4:	f3bf 8f6f 	isb	sy
 80037b8:	f3bf 8f4f 	dsb	sy
 80037bc:	613b      	str	r3, [r7, #16]
}
 80037be:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80037c0:	4b13      	ldr	r3, [pc, #76]	@ (8003810 <vTaskStartScheduler+0xc4>)
 80037c2:	f04f 32ff 	mov.w	r2, #4294967295
 80037c6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80037c8:	4b12      	ldr	r3, [pc, #72]	@ (8003814 <vTaskStartScheduler+0xc8>)
 80037ca:	2201      	movs	r2, #1
 80037cc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80037ce:	4b12      	ldr	r3, [pc, #72]	@ (8003818 <vTaskStartScheduler+0xcc>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80037d4:	f001 f8d4 	bl	8004980 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80037d8:	e00f      	b.n	80037fa <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e0:	d10b      	bne.n	80037fa <vTaskStartScheduler+0xae>
	__asm volatile
 80037e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037e6:	f383 8811 	msr	BASEPRI, r3
 80037ea:	f3bf 8f6f 	isb	sy
 80037ee:	f3bf 8f4f 	dsb	sy
 80037f2:	60fb      	str	r3, [r7, #12]
}
 80037f4:	bf00      	nop
 80037f6:	bf00      	nop
 80037f8:	e7fd      	b.n	80037f6 <vTaskStartScheduler+0xaa>
}
 80037fa:	bf00      	nop
 80037fc:	3718      	adds	r7, #24
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	080051b4 	.word	0x080051b4
 8003808:	08003e3d 	.word	0x08003e3d
 800380c:	20000cd4 	.word	0x20000cd4
 8003810:	20000cd0 	.word	0x20000cd0
 8003814:	20000cbc 	.word	0x20000cbc
 8003818:	20000cb4 	.word	0x20000cb4

0800381c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800381c:	b480      	push	{r7}
 800381e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003820:	4b04      	ldr	r3, [pc, #16]	@ (8003834 <vTaskSuspendAll+0x18>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	3301      	adds	r3, #1
 8003826:	4a03      	ldr	r2, [pc, #12]	@ (8003834 <vTaskSuspendAll+0x18>)
 8003828:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800382a:	bf00      	nop
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr
 8003834:	20000cd8 	.word	0x20000cd8

08003838 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800383e:	2300      	movs	r3, #0
 8003840:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003842:	2300      	movs	r3, #0
 8003844:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003846:	4b42      	ldr	r3, [pc, #264]	@ (8003950 <xTaskResumeAll+0x118>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10b      	bne.n	8003866 <xTaskResumeAll+0x2e>
	__asm volatile
 800384e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003852:	f383 8811 	msr	BASEPRI, r3
 8003856:	f3bf 8f6f 	isb	sy
 800385a:	f3bf 8f4f 	dsb	sy
 800385e:	603b      	str	r3, [r7, #0]
}
 8003860:	bf00      	nop
 8003862:	bf00      	nop
 8003864:	e7fd      	b.n	8003862 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003866:	f001 f92f 	bl	8004ac8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800386a:	4b39      	ldr	r3, [pc, #228]	@ (8003950 <xTaskResumeAll+0x118>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	3b01      	subs	r3, #1
 8003870:	4a37      	ldr	r2, [pc, #220]	@ (8003950 <xTaskResumeAll+0x118>)
 8003872:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003874:	4b36      	ldr	r3, [pc, #216]	@ (8003950 <xTaskResumeAll+0x118>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d162      	bne.n	8003942 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800387c:	4b35      	ldr	r3, [pc, #212]	@ (8003954 <xTaskResumeAll+0x11c>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d05e      	beq.n	8003942 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003884:	e02f      	b.n	80038e6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003886:	4b34      	ldr	r3, [pc, #208]	@ (8003958 <xTaskResumeAll+0x120>)
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	3318      	adds	r3, #24
 8003892:	4618      	mov	r0, r3
 8003894:	f7fe ff88 	bl	80027a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	3304      	adds	r3, #4
 800389c:	4618      	mov	r0, r3
 800389e:	f7fe ff83 	bl	80027a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038a6:	4b2d      	ldr	r3, [pc, #180]	@ (800395c <xTaskResumeAll+0x124>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d903      	bls.n	80038b6 <xTaskResumeAll+0x7e>
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b2:	4a2a      	ldr	r2, [pc, #168]	@ (800395c <xTaskResumeAll+0x124>)
 80038b4:	6013      	str	r3, [r2, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038ba:	4613      	mov	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	4413      	add	r3, r2
 80038c0:	009b      	lsls	r3, r3, #2
 80038c2:	4a27      	ldr	r2, [pc, #156]	@ (8003960 <xTaskResumeAll+0x128>)
 80038c4:	441a      	add	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	3304      	adds	r3, #4
 80038ca:	4619      	mov	r1, r3
 80038cc:	4610      	mov	r0, r2
 80038ce:	f7fe ff0e 	bl	80026ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038d6:	4b23      	ldr	r3, [pc, #140]	@ (8003964 <xTaskResumeAll+0x12c>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038dc:	429a      	cmp	r2, r3
 80038de:	d302      	bcc.n	80038e6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80038e0:	4b21      	ldr	r3, [pc, #132]	@ (8003968 <xTaskResumeAll+0x130>)
 80038e2:	2201      	movs	r2, #1
 80038e4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80038e6:	4b1c      	ldr	r3, [pc, #112]	@ (8003958 <xTaskResumeAll+0x120>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1cb      	bne.n	8003886 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d001      	beq.n	80038f8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80038f4:	f000 fb58 	bl	8003fa8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80038f8:	4b1c      	ldr	r3, [pc, #112]	@ (800396c <xTaskResumeAll+0x134>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d010      	beq.n	8003926 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003904:	f000 f846 	bl	8003994 <xTaskIncrementTick>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d002      	beq.n	8003914 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800390e:	4b16      	ldr	r3, [pc, #88]	@ (8003968 <xTaskResumeAll+0x130>)
 8003910:	2201      	movs	r2, #1
 8003912:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	3b01      	subs	r3, #1
 8003918:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1f1      	bne.n	8003904 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003920:	4b12      	ldr	r3, [pc, #72]	@ (800396c <xTaskResumeAll+0x134>)
 8003922:	2200      	movs	r2, #0
 8003924:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003926:	4b10      	ldr	r3, [pc, #64]	@ (8003968 <xTaskResumeAll+0x130>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d009      	beq.n	8003942 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800392e:	2301      	movs	r3, #1
 8003930:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003932:	4b0f      	ldr	r3, [pc, #60]	@ (8003970 <xTaskResumeAll+0x138>)
 8003934:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003938:	601a      	str	r2, [r3, #0]
 800393a:	f3bf 8f4f 	dsb	sy
 800393e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003942:	f001 f8f3 	bl	8004b2c <vPortExitCritical>

	return xAlreadyYielded;
 8003946:	68bb      	ldr	r3, [r7, #8]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	20000cd8 	.word	0x20000cd8
 8003954:	20000cb0 	.word	0x20000cb0
 8003958:	20000c70 	.word	0x20000c70
 800395c:	20000cb8 	.word	0x20000cb8
 8003960:	200007e0 	.word	0x200007e0
 8003964:	200007dc 	.word	0x200007dc
 8003968:	20000cc4 	.word	0x20000cc4
 800396c:	20000cc0 	.word	0x20000cc0
 8003970:	e000ed04 	.word	0xe000ed04

08003974 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800397a:	4b05      	ldr	r3, [pc, #20]	@ (8003990 <xTaskGetTickCount+0x1c>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003980:	687b      	ldr	r3, [r7, #4]
}
 8003982:	4618      	mov	r0, r3
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	20000cb4 	.word	0x20000cb4

08003994 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b086      	sub	sp, #24
 8003998:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800399a:	2300      	movs	r3, #0
 800399c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800399e:	4b4f      	ldr	r3, [pc, #316]	@ (8003adc <xTaskIncrementTick+0x148>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f040 8090 	bne.w	8003ac8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80039a8:	4b4d      	ldr	r3, [pc, #308]	@ (8003ae0 <xTaskIncrementTick+0x14c>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	3301      	adds	r3, #1
 80039ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80039b0:	4a4b      	ldr	r2, [pc, #300]	@ (8003ae0 <xTaskIncrementTick+0x14c>)
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d121      	bne.n	8003a00 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80039bc:	4b49      	ldr	r3, [pc, #292]	@ (8003ae4 <xTaskIncrementTick+0x150>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00b      	beq.n	80039de <xTaskIncrementTick+0x4a>
	__asm volatile
 80039c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039ca:	f383 8811 	msr	BASEPRI, r3
 80039ce:	f3bf 8f6f 	isb	sy
 80039d2:	f3bf 8f4f 	dsb	sy
 80039d6:	603b      	str	r3, [r7, #0]
}
 80039d8:	bf00      	nop
 80039da:	bf00      	nop
 80039dc:	e7fd      	b.n	80039da <xTaskIncrementTick+0x46>
 80039de:	4b41      	ldr	r3, [pc, #260]	@ (8003ae4 <xTaskIncrementTick+0x150>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	60fb      	str	r3, [r7, #12]
 80039e4:	4b40      	ldr	r3, [pc, #256]	@ (8003ae8 <xTaskIncrementTick+0x154>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a3e      	ldr	r2, [pc, #248]	@ (8003ae4 <xTaskIncrementTick+0x150>)
 80039ea:	6013      	str	r3, [r2, #0]
 80039ec:	4a3e      	ldr	r2, [pc, #248]	@ (8003ae8 <xTaskIncrementTick+0x154>)
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6013      	str	r3, [r2, #0]
 80039f2:	4b3e      	ldr	r3, [pc, #248]	@ (8003aec <xTaskIncrementTick+0x158>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	3301      	adds	r3, #1
 80039f8:	4a3c      	ldr	r2, [pc, #240]	@ (8003aec <xTaskIncrementTick+0x158>)
 80039fa:	6013      	str	r3, [r2, #0]
 80039fc:	f000 fad4 	bl	8003fa8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003a00:	4b3b      	ldr	r3, [pc, #236]	@ (8003af0 <xTaskIncrementTick+0x15c>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	693a      	ldr	r2, [r7, #16]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d349      	bcc.n	8003a9e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a0a:	4b36      	ldr	r3, [pc, #216]	@ (8003ae4 <xTaskIncrementTick+0x150>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d104      	bne.n	8003a1e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a14:	4b36      	ldr	r3, [pc, #216]	@ (8003af0 <xTaskIncrementTick+0x15c>)
 8003a16:	f04f 32ff 	mov.w	r2, #4294967295
 8003a1a:	601a      	str	r2, [r3, #0]
					break;
 8003a1c:	e03f      	b.n	8003a9e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a1e:	4b31      	ldr	r3, [pc, #196]	@ (8003ae4 <xTaskIncrementTick+0x150>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d203      	bcs.n	8003a3e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003a36:	4a2e      	ldr	r2, [pc, #184]	@ (8003af0 <xTaskIncrementTick+0x15c>)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003a3c:	e02f      	b.n	8003a9e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	3304      	adds	r3, #4
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fe feb0 	bl	80027a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d004      	beq.n	8003a5a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	3318      	adds	r3, #24
 8003a54:	4618      	mov	r0, r3
 8003a56:	f7fe fea7 	bl	80027a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a5e:	4b25      	ldr	r3, [pc, #148]	@ (8003af4 <xTaskIncrementTick+0x160>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d903      	bls.n	8003a6e <xTaskIncrementTick+0xda>
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a6a:	4a22      	ldr	r2, [pc, #136]	@ (8003af4 <xTaskIncrementTick+0x160>)
 8003a6c:	6013      	str	r3, [r2, #0]
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a72:	4613      	mov	r3, r2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	4413      	add	r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	4a1f      	ldr	r2, [pc, #124]	@ (8003af8 <xTaskIncrementTick+0x164>)
 8003a7c:	441a      	add	r2, r3
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	3304      	adds	r3, #4
 8003a82:	4619      	mov	r1, r3
 8003a84:	4610      	mov	r0, r2
 8003a86:	f7fe fe32 	bl	80026ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8003afc <xTaskIncrementTick+0x168>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a94:	429a      	cmp	r2, r3
 8003a96:	d3b8      	bcc.n	8003a0a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a9c:	e7b5      	b.n	8003a0a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003a9e:	4b17      	ldr	r3, [pc, #92]	@ (8003afc <xTaskIncrementTick+0x168>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003aa4:	4914      	ldr	r1, [pc, #80]	@ (8003af8 <xTaskIncrementTick+0x164>)
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	4413      	add	r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	440b      	add	r3, r1
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d901      	bls.n	8003aba <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003aba:	4b11      	ldr	r3, [pc, #68]	@ (8003b00 <xTaskIncrementTick+0x16c>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d007      	beq.n	8003ad2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	617b      	str	r3, [r7, #20]
 8003ac6:	e004      	b.n	8003ad2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8003b04 <xTaskIncrementTick+0x170>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	3301      	adds	r3, #1
 8003ace:	4a0d      	ldr	r2, [pc, #52]	@ (8003b04 <xTaskIncrementTick+0x170>)
 8003ad0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003ad2:	697b      	ldr	r3, [r7, #20]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3718      	adds	r7, #24
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	20000cd8 	.word	0x20000cd8
 8003ae0:	20000cb4 	.word	0x20000cb4
 8003ae4:	20000c68 	.word	0x20000c68
 8003ae8:	20000c6c 	.word	0x20000c6c
 8003aec:	20000cc8 	.word	0x20000cc8
 8003af0:	20000cd0 	.word	0x20000cd0
 8003af4:	20000cb8 	.word	0x20000cb8
 8003af8:	200007e0 	.word	0x200007e0
 8003afc:	200007dc 	.word	0x200007dc
 8003b00:	20000cc4 	.word	0x20000cc4
 8003b04:	20000cc0 	.word	0x20000cc0

08003b08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b0e:	4b28      	ldr	r3, [pc, #160]	@ (8003bb0 <vTaskSwitchContext+0xa8>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d003      	beq.n	8003b1e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003b16:	4b27      	ldr	r3, [pc, #156]	@ (8003bb4 <vTaskSwitchContext+0xac>)
 8003b18:	2201      	movs	r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003b1c:	e042      	b.n	8003ba4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003b1e:	4b25      	ldr	r3, [pc, #148]	@ (8003bb4 <vTaskSwitchContext+0xac>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b24:	4b24      	ldr	r3, [pc, #144]	@ (8003bb8 <vTaskSwitchContext+0xb0>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	60fb      	str	r3, [r7, #12]
 8003b2a:	e011      	b.n	8003b50 <vTaskSwitchContext+0x48>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d10b      	bne.n	8003b4a <vTaskSwitchContext+0x42>
	__asm volatile
 8003b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b36:	f383 8811 	msr	BASEPRI, r3
 8003b3a:	f3bf 8f6f 	isb	sy
 8003b3e:	f3bf 8f4f 	dsb	sy
 8003b42:	607b      	str	r3, [r7, #4]
}
 8003b44:	bf00      	nop
 8003b46:	bf00      	nop
 8003b48:	e7fd      	b.n	8003b46 <vTaskSwitchContext+0x3e>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	60fb      	str	r3, [r7, #12]
 8003b50:	491a      	ldr	r1, [pc, #104]	@ (8003bbc <vTaskSwitchContext+0xb4>)
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	4613      	mov	r3, r2
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	4413      	add	r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	440b      	add	r3, r1
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0e3      	beq.n	8003b2c <vTaskSwitchContext+0x24>
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	4613      	mov	r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	4413      	add	r3, r2
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	4a13      	ldr	r2, [pc, #76]	@ (8003bbc <vTaskSwitchContext+0xb4>)
 8003b70:	4413      	add	r3, r2
 8003b72:	60bb      	str	r3, [r7, #8]
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	685a      	ldr	r2, [r3, #4]
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	605a      	str	r2, [r3, #4]
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	685a      	ldr	r2, [r3, #4]
 8003b82:	68bb      	ldr	r3, [r7, #8]
 8003b84:	3308      	adds	r3, #8
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d104      	bne.n	8003b94 <vTaskSwitchContext+0x8c>
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	685a      	ldr	r2, [r3, #4]
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	605a      	str	r2, [r3, #4]
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	68db      	ldr	r3, [r3, #12]
 8003b9a:	4a09      	ldr	r2, [pc, #36]	@ (8003bc0 <vTaskSwitchContext+0xb8>)
 8003b9c:	6013      	str	r3, [r2, #0]
 8003b9e:	4a06      	ldr	r2, [pc, #24]	@ (8003bb8 <vTaskSwitchContext+0xb0>)
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6013      	str	r3, [r2, #0]
}
 8003ba4:	bf00      	nop
 8003ba6:	3714      	adds	r7, #20
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr
 8003bb0:	20000cd8 	.word	0x20000cd8
 8003bb4:	20000cc4 	.word	0x20000cc4
 8003bb8:	20000cb8 	.word	0x20000cb8
 8003bbc:	200007e0 	.word	0x200007e0
 8003bc0:	200007dc 	.word	0x200007dc

08003bc4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d10b      	bne.n	8003bec <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd8:	f383 8811 	msr	BASEPRI, r3
 8003bdc:	f3bf 8f6f 	isb	sy
 8003be0:	f3bf 8f4f 	dsb	sy
 8003be4:	60fb      	str	r3, [r7, #12]
}
 8003be6:	bf00      	nop
 8003be8:	bf00      	nop
 8003bea:	e7fd      	b.n	8003be8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003bec:	4b07      	ldr	r3, [pc, #28]	@ (8003c0c <vTaskPlaceOnEventList+0x48>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	3318      	adds	r3, #24
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	6878      	ldr	r0, [r7, #4]
 8003bf6:	f7fe fd9e 	bl	8002736 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003bfa:	2101      	movs	r1, #1
 8003bfc:	6838      	ldr	r0, [r7, #0]
 8003bfe:	f000 fa81 	bl	8004104 <prvAddCurrentTaskToDelayedList>
}
 8003c02:	bf00      	nop
 8003c04:	3710      	adds	r7, #16
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	200007dc 	.word	0x200007dc

08003c10 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10b      	bne.n	8003c3a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c26:	f383 8811 	msr	BASEPRI, r3
 8003c2a:	f3bf 8f6f 	isb	sy
 8003c2e:	f3bf 8f4f 	dsb	sy
 8003c32:	617b      	str	r3, [r7, #20]
}
 8003c34:	bf00      	nop
 8003c36:	bf00      	nop
 8003c38:	e7fd      	b.n	8003c36 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8003c64 <vTaskPlaceOnEventListRestricted+0x54>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	3318      	adds	r3, #24
 8003c40:	4619      	mov	r1, r3
 8003c42:	68f8      	ldr	r0, [r7, #12]
 8003c44:	f7fe fd53 	bl	80026ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d002      	beq.n	8003c54 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c52:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003c54:	6879      	ldr	r1, [r7, #4]
 8003c56:	68b8      	ldr	r0, [r7, #8]
 8003c58:	f000 fa54 	bl	8004104 <prvAddCurrentTaskToDelayedList>
	}
 8003c5c:	bf00      	nop
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	200007dc 	.word	0x200007dc

08003c68 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003c78:	693b      	ldr	r3, [r7, #16]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10b      	bne.n	8003c96 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c82:	f383 8811 	msr	BASEPRI, r3
 8003c86:	f3bf 8f6f 	isb	sy
 8003c8a:	f3bf 8f4f 	dsb	sy
 8003c8e:	60fb      	str	r3, [r7, #12]
}
 8003c90:	bf00      	nop
 8003c92:	bf00      	nop
 8003c94:	e7fd      	b.n	8003c92 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	3318      	adds	r3, #24
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fe fd84 	bl	80027a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ca0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d18 <xTaskRemoveFromEventList+0xb0>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d11d      	bne.n	8003ce4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	3304      	adds	r3, #4
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7fe fd7b 	bl	80027a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cb6:	4b19      	ldr	r3, [pc, #100]	@ (8003d1c <xTaskRemoveFromEventList+0xb4>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d903      	bls.n	8003cc6 <xTaskRemoveFromEventList+0x5e>
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc2:	4a16      	ldr	r2, [pc, #88]	@ (8003d1c <xTaskRemoveFromEventList+0xb4>)
 8003cc4:	6013      	str	r3, [r2, #0]
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cca:	4613      	mov	r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	4413      	add	r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	4a13      	ldr	r2, [pc, #76]	@ (8003d20 <xTaskRemoveFromEventList+0xb8>)
 8003cd4:	441a      	add	r2, r3
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	3304      	adds	r3, #4
 8003cda:	4619      	mov	r1, r3
 8003cdc:	4610      	mov	r0, r2
 8003cde:	f7fe fd06 	bl	80026ee <vListInsertEnd>
 8003ce2:	e005      	b.n	8003cf0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	3318      	adds	r3, #24
 8003ce8:	4619      	mov	r1, r3
 8003cea:	480e      	ldr	r0, [pc, #56]	@ (8003d24 <xTaskRemoveFromEventList+0xbc>)
 8003cec:	f7fe fcff 	bl	80026ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8003d28 <xTaskRemoveFromEventList+0xc0>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d905      	bls.n	8003d0a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003d02:	4b0a      	ldr	r3, [pc, #40]	@ (8003d2c <xTaskRemoveFromEventList+0xc4>)
 8003d04:	2201      	movs	r2, #1
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	e001      	b.n	8003d0e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003d0e:	697b      	ldr	r3, [r7, #20]
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	3718      	adds	r7, #24
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	20000cd8 	.word	0x20000cd8
 8003d1c:	20000cb8 	.word	0x20000cb8
 8003d20:	200007e0 	.word	0x200007e0
 8003d24:	20000c70 	.word	0x20000c70
 8003d28:	200007dc 	.word	0x200007dc
 8003d2c:	20000cc4 	.word	0x20000cc4

08003d30 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003d38:	4b06      	ldr	r3, [pc, #24]	@ (8003d54 <vTaskInternalSetTimeOutState+0x24>)
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003d40:	4b05      	ldr	r3, [pc, #20]	@ (8003d58 <vTaskInternalSetTimeOutState+0x28>)
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	605a      	str	r2, [r3, #4]
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	20000cc8 	.word	0x20000cc8
 8003d58:	20000cb4 	.word	0x20000cb4

08003d5c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b088      	sub	sp, #32
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d10b      	bne.n	8003d84 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d70:	f383 8811 	msr	BASEPRI, r3
 8003d74:	f3bf 8f6f 	isb	sy
 8003d78:	f3bf 8f4f 	dsb	sy
 8003d7c:	613b      	str	r3, [r7, #16]
}
 8003d7e:	bf00      	nop
 8003d80:	bf00      	nop
 8003d82:	e7fd      	b.n	8003d80 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10b      	bne.n	8003da2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d8e:	f383 8811 	msr	BASEPRI, r3
 8003d92:	f3bf 8f6f 	isb	sy
 8003d96:	f3bf 8f4f 	dsb	sy
 8003d9a:	60fb      	str	r3, [r7, #12]
}
 8003d9c:	bf00      	nop
 8003d9e:	bf00      	nop
 8003da0:	e7fd      	b.n	8003d9e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003da2:	f000 fe91 	bl	8004ac8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003da6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e1c <xTaskCheckForTimeOut+0xc0>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dbe:	d102      	bne.n	8003dc6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	61fb      	str	r3, [r7, #28]
 8003dc4:	e023      	b.n	8003e0e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	4b15      	ldr	r3, [pc, #84]	@ (8003e20 <xTaskCheckForTimeOut+0xc4>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d007      	beq.n	8003de2 <xTaskCheckForTimeOut+0x86>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	69ba      	ldr	r2, [r7, #24]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d302      	bcc.n	8003de2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	61fb      	str	r3, [r7, #28]
 8003de0:	e015      	b.n	8003e0e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	697a      	ldr	r2, [r7, #20]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d20b      	bcs.n	8003e04 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	1ad2      	subs	r2, r2, r3
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f7ff ff99 	bl	8003d30 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	61fb      	str	r3, [r7, #28]
 8003e02:	e004      	b.n	8003e0e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	2200      	movs	r2, #0
 8003e08:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003e0e:	f000 fe8d 	bl	8004b2c <vPortExitCritical>

	return xReturn;
 8003e12:	69fb      	ldr	r3, [r7, #28]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3720      	adds	r7, #32
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	20000cb4 	.word	0x20000cb4
 8003e20:	20000cc8 	.word	0x20000cc8

08003e24 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003e28:	4b03      	ldr	r3, [pc, #12]	@ (8003e38 <vTaskMissedYield+0x14>)
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	601a      	str	r2, [r3, #0]
}
 8003e2e:	bf00      	nop
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	20000cc4 	.word	0x20000cc4

08003e3c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003e44:	f000 f852 	bl	8003eec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003e48:	4b06      	ldr	r3, [pc, #24]	@ (8003e64 <prvIdleTask+0x28>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d9f9      	bls.n	8003e44 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003e50:	4b05      	ldr	r3, [pc, #20]	@ (8003e68 <prvIdleTask+0x2c>)
 8003e52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e56:	601a      	str	r2, [r3, #0]
 8003e58:	f3bf 8f4f 	dsb	sy
 8003e5c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003e60:	e7f0      	b.n	8003e44 <prvIdleTask+0x8>
 8003e62:	bf00      	nop
 8003e64:	200007e0 	.word	0x200007e0
 8003e68:	e000ed04 	.word	0xe000ed04

08003e6c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b082      	sub	sp, #8
 8003e70:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e72:	2300      	movs	r3, #0
 8003e74:	607b      	str	r3, [r7, #4]
 8003e76:	e00c      	b.n	8003e92 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	4413      	add	r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4a12      	ldr	r2, [pc, #72]	@ (8003ecc <prvInitialiseTaskLists+0x60>)
 8003e84:	4413      	add	r3, r2
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7fe fc04 	bl	8002694 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	607b      	str	r3, [r7, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b37      	cmp	r3, #55	@ 0x37
 8003e96:	d9ef      	bls.n	8003e78 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003e98:	480d      	ldr	r0, [pc, #52]	@ (8003ed0 <prvInitialiseTaskLists+0x64>)
 8003e9a:	f7fe fbfb 	bl	8002694 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003e9e:	480d      	ldr	r0, [pc, #52]	@ (8003ed4 <prvInitialiseTaskLists+0x68>)
 8003ea0:	f7fe fbf8 	bl	8002694 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003ea4:	480c      	ldr	r0, [pc, #48]	@ (8003ed8 <prvInitialiseTaskLists+0x6c>)
 8003ea6:	f7fe fbf5 	bl	8002694 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003eaa:	480c      	ldr	r0, [pc, #48]	@ (8003edc <prvInitialiseTaskLists+0x70>)
 8003eac:	f7fe fbf2 	bl	8002694 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003eb0:	480b      	ldr	r0, [pc, #44]	@ (8003ee0 <prvInitialiseTaskLists+0x74>)
 8003eb2:	f7fe fbef 	bl	8002694 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee4 <prvInitialiseTaskLists+0x78>)
 8003eb8:	4a05      	ldr	r2, [pc, #20]	@ (8003ed0 <prvInitialiseTaskLists+0x64>)
 8003eba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8003ee8 <prvInitialiseTaskLists+0x7c>)
 8003ebe:	4a05      	ldr	r2, [pc, #20]	@ (8003ed4 <prvInitialiseTaskLists+0x68>)
 8003ec0:	601a      	str	r2, [r3, #0]
}
 8003ec2:	bf00      	nop
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	200007e0 	.word	0x200007e0
 8003ed0:	20000c40 	.word	0x20000c40
 8003ed4:	20000c54 	.word	0x20000c54
 8003ed8:	20000c70 	.word	0x20000c70
 8003edc:	20000c84 	.word	0x20000c84
 8003ee0:	20000c9c 	.word	0x20000c9c
 8003ee4:	20000c68 	.word	0x20000c68
 8003ee8:	20000c6c 	.word	0x20000c6c

08003eec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ef2:	e019      	b.n	8003f28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003ef4:	f000 fde8 	bl	8004ac8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ef8:	4b10      	ldr	r3, [pc, #64]	@ (8003f3c <prvCheckTasksWaitingTermination+0x50>)
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	3304      	adds	r3, #4
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7fe fc4f 	bl	80027a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f40 <prvCheckTasksWaitingTermination+0x54>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	4a0b      	ldr	r2, [pc, #44]	@ (8003f40 <prvCheckTasksWaitingTermination+0x54>)
 8003f12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003f14:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <prvCheckTasksWaitingTermination+0x58>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f44 <prvCheckTasksWaitingTermination+0x58>)
 8003f1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003f1e:	f000 fe05 	bl	8004b2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 f810 	bl	8003f48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003f28:	4b06      	ldr	r3, [pc, #24]	@ (8003f44 <prvCheckTasksWaitingTermination+0x58>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d1e1      	bne.n	8003ef4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003f30:	bf00      	nop
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}
 8003f3a:	bf00      	nop
 8003f3c:	20000c84 	.word	0x20000c84
 8003f40:	20000cb0 	.word	0x20000cb0
 8003f44:	20000c98 	.word	0x20000c98

08003f48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d108      	bne.n	8003f6c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f000 ffa2 	bl	8004ea8 <vPortFree>
				vPortFree( pxTCB );
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f000 ff9f 	bl	8004ea8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003f6a:	e019      	b.n	8003fa0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d103      	bne.n	8003f7e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 ff96 	bl	8004ea8 <vPortFree>
	}
 8003f7c:	e010      	b.n	8003fa0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d00b      	beq.n	8003fa0 <prvDeleteTCB+0x58>
	__asm volatile
 8003f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f8c:	f383 8811 	msr	BASEPRI, r3
 8003f90:	f3bf 8f6f 	isb	sy
 8003f94:	f3bf 8f4f 	dsb	sy
 8003f98:	60fb      	str	r3, [r7, #12]
}
 8003f9a:	bf00      	nop
 8003f9c:	bf00      	nop
 8003f9e:	e7fd      	b.n	8003f9c <prvDeleteTCB+0x54>
	}
 8003fa0:	bf00      	nop
 8003fa2:	3710      	adds	r7, #16
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fae:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe0 <prvResetNextTaskUnblockTime+0x38>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d104      	bne.n	8003fc2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8003fe4 <prvResetNextTaskUnblockTime+0x3c>)
 8003fba:	f04f 32ff 	mov.w	r2, #4294967295
 8003fbe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003fc0:	e008      	b.n	8003fd4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fc2:	4b07      	ldr	r3, [pc, #28]	@ (8003fe0 <prvResetNextTaskUnblockTime+0x38>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	4a04      	ldr	r2, [pc, #16]	@ (8003fe4 <prvResetNextTaskUnblockTime+0x3c>)
 8003fd2:	6013      	str	r3, [r2, #0]
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr
 8003fe0:	20000c68 	.word	0x20000c68
 8003fe4:	20000cd0 	.word	0x20000cd0

08003fe8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003fee:	4b0b      	ldr	r3, [pc, #44]	@ (800401c <xTaskGetSchedulerState+0x34>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d102      	bne.n	8003ffc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	607b      	str	r3, [r7, #4]
 8003ffa:	e008      	b.n	800400e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ffc:	4b08      	ldr	r3, [pc, #32]	@ (8004020 <xTaskGetSchedulerState+0x38>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d102      	bne.n	800400a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004004:	2302      	movs	r3, #2
 8004006:	607b      	str	r3, [r7, #4]
 8004008:	e001      	b.n	800400e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800400a:	2300      	movs	r3, #0
 800400c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800400e:	687b      	ldr	r3, [r7, #4]
	}
 8004010:	4618      	mov	r0, r3
 8004012:	370c      	adds	r7, #12
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr
 800401c:	20000cbc 	.word	0x20000cbc
 8004020:	20000cd8 	.word	0x20000cd8

08004024 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004030:	2300      	movs	r3, #0
 8004032:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d058      	beq.n	80040ec <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800403a:	4b2f      	ldr	r3, [pc, #188]	@ (80040f8 <xTaskPriorityDisinherit+0xd4>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	429a      	cmp	r2, r3
 8004042:	d00b      	beq.n	800405c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004048:	f383 8811 	msr	BASEPRI, r3
 800404c:	f3bf 8f6f 	isb	sy
 8004050:	f3bf 8f4f 	dsb	sy
 8004054:	60fb      	str	r3, [r7, #12]
}
 8004056:	bf00      	nop
 8004058:	bf00      	nop
 800405a:	e7fd      	b.n	8004058 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004060:	2b00      	cmp	r3, #0
 8004062:	d10b      	bne.n	800407c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004068:	f383 8811 	msr	BASEPRI, r3
 800406c:	f3bf 8f6f 	isb	sy
 8004070:	f3bf 8f4f 	dsb	sy
 8004074:	60bb      	str	r3, [r7, #8]
}
 8004076:	bf00      	nop
 8004078:	bf00      	nop
 800407a:	e7fd      	b.n	8004078 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004080:	1e5a      	subs	r2, r3, #1
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800408e:	429a      	cmp	r2, r3
 8004090:	d02c      	beq.n	80040ec <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004096:	2b00      	cmp	r3, #0
 8004098:	d128      	bne.n	80040ec <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	3304      	adds	r3, #4
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fe fb82 	bl	80027a8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040bc:	4b0f      	ldr	r3, [pc, #60]	@ (80040fc <xTaskPriorityDisinherit+0xd8>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d903      	bls.n	80040cc <xTaskPriorityDisinherit+0xa8>
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c8:	4a0c      	ldr	r2, [pc, #48]	@ (80040fc <xTaskPriorityDisinherit+0xd8>)
 80040ca:	6013      	str	r3, [r2, #0]
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040d0:	4613      	mov	r3, r2
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	4413      	add	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	4a09      	ldr	r2, [pc, #36]	@ (8004100 <xTaskPriorityDisinherit+0xdc>)
 80040da:	441a      	add	r2, r3
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	3304      	adds	r3, #4
 80040e0:	4619      	mov	r1, r3
 80040e2:	4610      	mov	r0, r2
 80040e4:	f7fe fb03 	bl	80026ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80040e8:	2301      	movs	r3, #1
 80040ea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80040ec:	697b      	ldr	r3, [r7, #20]
	}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3718      	adds	r7, #24
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	200007dc 	.word	0x200007dc
 80040fc:	20000cb8 	.word	0x20000cb8
 8004100:	200007e0 	.word	0x200007e0

08004104 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800410e:	4b21      	ldr	r3, [pc, #132]	@ (8004194 <prvAddCurrentTaskToDelayedList+0x90>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004114:	4b20      	ldr	r3, [pc, #128]	@ (8004198 <prvAddCurrentTaskToDelayedList+0x94>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	3304      	adds	r3, #4
 800411a:	4618      	mov	r0, r3
 800411c:	f7fe fb44 	bl	80027a8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004126:	d10a      	bne.n	800413e <prvAddCurrentTaskToDelayedList+0x3a>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d007      	beq.n	800413e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800412e:	4b1a      	ldr	r3, [pc, #104]	@ (8004198 <prvAddCurrentTaskToDelayedList+0x94>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	3304      	adds	r3, #4
 8004134:	4619      	mov	r1, r3
 8004136:	4819      	ldr	r0, [pc, #100]	@ (800419c <prvAddCurrentTaskToDelayedList+0x98>)
 8004138:	f7fe fad9 	bl	80026ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800413c:	e026      	b.n	800418c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4413      	add	r3, r2
 8004144:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004146:	4b14      	ldr	r3, [pc, #80]	@ (8004198 <prvAddCurrentTaskToDelayedList+0x94>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68ba      	ldr	r2, [r7, #8]
 800414c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	429a      	cmp	r2, r3
 8004154:	d209      	bcs.n	800416a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004156:	4b12      	ldr	r3, [pc, #72]	@ (80041a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	4b0f      	ldr	r3, [pc, #60]	@ (8004198 <prvAddCurrentTaskToDelayedList+0x94>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	3304      	adds	r3, #4
 8004160:	4619      	mov	r1, r3
 8004162:	4610      	mov	r0, r2
 8004164:	f7fe fae7 	bl	8002736 <vListInsert>
}
 8004168:	e010      	b.n	800418c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800416a:	4b0e      	ldr	r3, [pc, #56]	@ (80041a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	4b0a      	ldr	r3, [pc, #40]	@ (8004198 <prvAddCurrentTaskToDelayedList+0x94>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	3304      	adds	r3, #4
 8004174:	4619      	mov	r1, r3
 8004176:	4610      	mov	r0, r2
 8004178:	f7fe fadd 	bl	8002736 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800417c:	4b0a      	ldr	r3, [pc, #40]	@ (80041a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68ba      	ldr	r2, [r7, #8]
 8004182:	429a      	cmp	r2, r3
 8004184:	d202      	bcs.n	800418c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004186:	4a08      	ldr	r2, [pc, #32]	@ (80041a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	6013      	str	r3, [r2, #0]
}
 800418c:	bf00      	nop
 800418e:	3710      	adds	r7, #16
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}
 8004194:	20000cb4 	.word	0x20000cb4
 8004198:	200007dc 	.word	0x200007dc
 800419c:	20000c9c 	.word	0x20000c9c
 80041a0:	20000c6c 	.word	0x20000c6c
 80041a4:	20000c68 	.word	0x20000c68
 80041a8:	20000cd0 	.word	0x20000cd0

080041ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08a      	sub	sp, #40	@ 0x28
 80041b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80041b2:	2300      	movs	r3, #0
 80041b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80041b6:	f000 fb13 	bl	80047e0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80041ba:	4b1d      	ldr	r3, [pc, #116]	@ (8004230 <xTimerCreateTimerTask+0x84>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d021      	beq.n	8004206 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80041c2:	2300      	movs	r3, #0
 80041c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80041c6:	2300      	movs	r3, #0
 80041c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80041ca:	1d3a      	adds	r2, r7, #4
 80041cc:	f107 0108 	add.w	r1, r7, #8
 80041d0:	f107 030c 	add.w	r3, r7, #12
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7fe fa43 	bl	8002660 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80041da:	6879      	ldr	r1, [r7, #4]
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	9202      	str	r2, [sp, #8]
 80041e2:	9301      	str	r3, [sp, #4]
 80041e4:	2302      	movs	r3, #2
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	2300      	movs	r3, #0
 80041ea:	460a      	mov	r2, r1
 80041ec:	4911      	ldr	r1, [pc, #68]	@ (8004234 <xTimerCreateTimerTask+0x88>)
 80041ee:	4812      	ldr	r0, [pc, #72]	@ (8004238 <xTimerCreateTimerTask+0x8c>)
 80041f0:	f7fe fffe 	bl	80031f0 <xTaskCreateStatic>
 80041f4:	4603      	mov	r3, r0
 80041f6:	4a11      	ldr	r2, [pc, #68]	@ (800423c <xTimerCreateTimerTask+0x90>)
 80041f8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80041fa:	4b10      	ldr	r3, [pc, #64]	@ (800423c <xTimerCreateTimerTask+0x90>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d001      	beq.n	8004206 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004202:	2301      	movs	r3, #1
 8004204:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d10b      	bne.n	8004224 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800420c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004210:	f383 8811 	msr	BASEPRI, r3
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	f3bf 8f4f 	dsb	sy
 800421c:	613b      	str	r3, [r7, #16]
}
 800421e:	bf00      	nop
 8004220:	bf00      	nop
 8004222:	e7fd      	b.n	8004220 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004224:	697b      	ldr	r3, [r7, #20]
}
 8004226:	4618      	mov	r0, r3
 8004228:	3718      	adds	r7, #24
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop
 8004230:	20000d0c 	.word	0x20000d0c
 8004234:	080051bc 	.word	0x080051bc
 8004238:	08004379 	.word	0x08004379
 800423c:	20000d10 	.word	0x20000d10

08004240 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b08a      	sub	sp, #40	@ 0x28
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800424e:	2300      	movs	r3, #0
 8004250:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d10b      	bne.n	8004270 <xTimerGenericCommand+0x30>
	__asm volatile
 8004258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800425c:	f383 8811 	msr	BASEPRI, r3
 8004260:	f3bf 8f6f 	isb	sy
 8004264:	f3bf 8f4f 	dsb	sy
 8004268:	623b      	str	r3, [r7, #32]
}
 800426a:	bf00      	nop
 800426c:	bf00      	nop
 800426e:	e7fd      	b.n	800426c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004270:	4b19      	ldr	r3, [pc, #100]	@ (80042d8 <xTimerGenericCommand+0x98>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d02a      	beq.n	80042ce <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2b05      	cmp	r3, #5
 8004288:	dc18      	bgt.n	80042bc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800428a:	f7ff fead 	bl	8003fe8 <xTaskGetSchedulerState>
 800428e:	4603      	mov	r3, r0
 8004290:	2b02      	cmp	r3, #2
 8004292:	d109      	bne.n	80042a8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004294:	4b10      	ldr	r3, [pc, #64]	@ (80042d8 <xTimerGenericCommand+0x98>)
 8004296:	6818      	ldr	r0, [r3, #0]
 8004298:	f107 0110 	add.w	r1, r7, #16
 800429c:	2300      	movs	r3, #0
 800429e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042a0:	f7fe fbb6 	bl	8002a10 <xQueueGenericSend>
 80042a4:	6278      	str	r0, [r7, #36]	@ 0x24
 80042a6:	e012      	b.n	80042ce <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80042a8:	4b0b      	ldr	r3, [pc, #44]	@ (80042d8 <xTimerGenericCommand+0x98>)
 80042aa:	6818      	ldr	r0, [r3, #0]
 80042ac:	f107 0110 	add.w	r1, r7, #16
 80042b0:	2300      	movs	r3, #0
 80042b2:	2200      	movs	r2, #0
 80042b4:	f7fe fbac 	bl	8002a10 <xQueueGenericSend>
 80042b8:	6278      	str	r0, [r7, #36]	@ 0x24
 80042ba:	e008      	b.n	80042ce <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80042bc:	4b06      	ldr	r3, [pc, #24]	@ (80042d8 <xTimerGenericCommand+0x98>)
 80042be:	6818      	ldr	r0, [r3, #0]
 80042c0:	f107 0110 	add.w	r1, r7, #16
 80042c4:	2300      	movs	r3, #0
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	f7fe fca4 	bl	8002c14 <xQueueGenericSendFromISR>
 80042cc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80042ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3728      	adds	r7, #40	@ 0x28
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	20000d0c 	.word	0x20000d0c

080042dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b088      	sub	sp, #32
 80042e0:	af02      	add	r7, sp, #8
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042e6:	4b23      	ldr	r3, [pc, #140]	@ (8004374 <prvProcessExpiredTimer+0x98>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	3304      	adds	r3, #4
 80042f4:	4618      	mov	r0, r3
 80042f6:	f7fe fa57 	bl	80027a8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004300:	f003 0304 	and.w	r3, r3, #4
 8004304:	2b00      	cmp	r3, #0
 8004306:	d023      	beq.n	8004350 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	699a      	ldr	r2, [r3, #24]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	18d1      	adds	r1, r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	683a      	ldr	r2, [r7, #0]
 8004314:	6978      	ldr	r0, [r7, #20]
 8004316:	f000 f8d5 	bl	80044c4 <prvInsertTimerInActiveList>
 800431a:	4603      	mov	r3, r0
 800431c:	2b00      	cmp	r3, #0
 800431e:	d020      	beq.n	8004362 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004320:	2300      	movs	r3, #0
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	2300      	movs	r3, #0
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	2100      	movs	r1, #0
 800432a:	6978      	ldr	r0, [r7, #20]
 800432c:	f7ff ff88 	bl	8004240 <xTimerGenericCommand>
 8004330:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d114      	bne.n	8004362 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800433c:	f383 8811 	msr	BASEPRI, r3
 8004340:	f3bf 8f6f 	isb	sy
 8004344:	f3bf 8f4f 	dsb	sy
 8004348:	60fb      	str	r3, [r7, #12]
}
 800434a:	bf00      	nop
 800434c:	bf00      	nop
 800434e:	e7fd      	b.n	800434c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004356:	f023 0301 	bic.w	r3, r3, #1
 800435a:	b2da      	uxtb	r2, r3
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	6978      	ldr	r0, [r7, #20]
 8004368:	4798      	blx	r3
}
 800436a:	bf00      	nop
 800436c:	3718      	adds	r7, #24
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	20000d04 	.word	0x20000d04

08004378 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004380:	f107 0308 	add.w	r3, r7, #8
 8004384:	4618      	mov	r0, r3
 8004386:	f000 f859 	bl	800443c <prvGetNextExpireTime>
 800438a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	4619      	mov	r1, r3
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f000 f805 	bl	80043a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004396:	f000 f8d7 	bl	8004548 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800439a:	bf00      	nop
 800439c:	e7f0      	b.n	8004380 <prvTimerTask+0x8>
	...

080043a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80043aa:	f7ff fa37 	bl	800381c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80043ae:	f107 0308 	add.w	r3, r7, #8
 80043b2:	4618      	mov	r0, r3
 80043b4:	f000 f866 	bl	8004484 <prvSampleTimeNow>
 80043b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d130      	bne.n	8004422 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d10a      	bne.n	80043dc <prvProcessTimerOrBlockTask+0x3c>
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d806      	bhi.n	80043dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80043ce:	f7ff fa33 	bl	8003838 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80043d2:	68f9      	ldr	r1, [r7, #12]
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f7ff ff81 	bl	80042dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80043da:	e024      	b.n	8004426 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d008      	beq.n	80043f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80043e2:	4b13      	ldr	r3, [pc, #76]	@ (8004430 <prvProcessTimerOrBlockTask+0x90>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d101      	bne.n	80043f0 <prvProcessTimerOrBlockTask+0x50>
 80043ec:	2301      	movs	r3, #1
 80043ee:	e000      	b.n	80043f2 <prvProcessTimerOrBlockTask+0x52>
 80043f0:	2300      	movs	r3, #0
 80043f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80043f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004434 <prvProcessTimerOrBlockTask+0x94>)
 80043f6:	6818      	ldr	r0, [r3, #0]
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	683a      	ldr	r2, [r7, #0]
 8004400:	4619      	mov	r1, r3
 8004402:	f7fe fec1 	bl	8003188 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004406:	f7ff fa17 	bl	8003838 <xTaskResumeAll>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d10a      	bne.n	8004426 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004410:	4b09      	ldr	r3, [pc, #36]	@ (8004438 <prvProcessTimerOrBlockTask+0x98>)
 8004412:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004416:	601a      	str	r2, [r3, #0]
 8004418:	f3bf 8f4f 	dsb	sy
 800441c:	f3bf 8f6f 	isb	sy
}
 8004420:	e001      	b.n	8004426 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004422:	f7ff fa09 	bl	8003838 <xTaskResumeAll>
}
 8004426:	bf00      	nop
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	20000d08 	.word	0x20000d08
 8004434:	20000d0c 	.word	0x20000d0c
 8004438:	e000ed04 	.word	0xe000ed04

0800443c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004444:	4b0e      	ldr	r3, [pc, #56]	@ (8004480 <prvGetNextExpireTime+0x44>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d101      	bne.n	8004452 <prvGetNextExpireTime+0x16>
 800444e:	2201      	movs	r2, #1
 8004450:	e000      	b.n	8004454 <prvGetNextExpireTime+0x18>
 8004452:	2200      	movs	r2, #0
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d105      	bne.n	800446c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004460:	4b07      	ldr	r3, [pc, #28]	@ (8004480 <prvGetNextExpireTime+0x44>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	60fb      	str	r3, [r7, #12]
 800446a:	e001      	b.n	8004470 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800446c:	2300      	movs	r3, #0
 800446e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004470:	68fb      	ldr	r3, [r7, #12]
}
 8004472:	4618      	mov	r0, r3
 8004474:	3714      	adds	r7, #20
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	20000d04 	.word	0x20000d04

08004484 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800448c:	f7ff fa72 	bl	8003974 <xTaskGetTickCount>
 8004490:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004492:	4b0b      	ldr	r3, [pc, #44]	@ (80044c0 <prvSampleTimeNow+0x3c>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	429a      	cmp	r2, r3
 800449a:	d205      	bcs.n	80044a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800449c:	f000 f93a 	bl	8004714 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	601a      	str	r2, [r3, #0]
 80044a6:	e002      	b.n	80044ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2200      	movs	r2, #0
 80044ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80044ae:	4a04      	ldr	r2, [pc, #16]	@ (80044c0 <prvSampleTimeNow+0x3c>)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80044b4:	68fb      	ldr	r3, [r7, #12]
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	20000d14 	.word	0x20000d14

080044c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b086      	sub	sp, #24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	607a      	str	r2, [r7, #4]
 80044d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80044d2:	2300      	movs	r3, #0
 80044d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	68ba      	ldr	r2, [r7, #8]
 80044da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d812      	bhi.n	8004510 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	1ad2      	subs	r2, r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d302      	bcc.n	80044fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80044f8:	2301      	movs	r3, #1
 80044fa:	617b      	str	r3, [r7, #20]
 80044fc:	e01b      	b.n	8004536 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80044fe:	4b10      	ldr	r3, [pc, #64]	@ (8004540 <prvInsertTimerInActiveList+0x7c>)
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	3304      	adds	r3, #4
 8004506:	4619      	mov	r1, r3
 8004508:	4610      	mov	r0, r2
 800450a:	f7fe f914 	bl	8002736 <vListInsert>
 800450e:	e012      	b.n	8004536 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	429a      	cmp	r2, r3
 8004516:	d206      	bcs.n	8004526 <prvInsertTimerInActiveList+0x62>
 8004518:	68ba      	ldr	r2, [r7, #8]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	429a      	cmp	r2, r3
 800451e:	d302      	bcc.n	8004526 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004520:	2301      	movs	r3, #1
 8004522:	617b      	str	r3, [r7, #20]
 8004524:	e007      	b.n	8004536 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004526:	4b07      	ldr	r3, [pc, #28]	@ (8004544 <prvInsertTimerInActiveList+0x80>)
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	3304      	adds	r3, #4
 800452e:	4619      	mov	r1, r3
 8004530:	4610      	mov	r0, r2
 8004532:	f7fe f900 	bl	8002736 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004536:	697b      	ldr	r3, [r7, #20]
}
 8004538:	4618      	mov	r0, r3
 800453a:	3718      	adds	r7, #24
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	20000d08 	.word	0x20000d08
 8004544:	20000d04 	.word	0x20000d04

08004548 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b08e      	sub	sp, #56	@ 0x38
 800454c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800454e:	e0ce      	b.n	80046ee <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2b00      	cmp	r3, #0
 8004554:	da19      	bge.n	800458a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004556:	1d3b      	adds	r3, r7, #4
 8004558:	3304      	adds	r3, #4
 800455a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800455c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10b      	bne.n	800457a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004566:	f383 8811 	msr	BASEPRI, r3
 800456a:	f3bf 8f6f 	isb	sy
 800456e:	f3bf 8f4f 	dsb	sy
 8004572:	61fb      	str	r3, [r7, #28]
}
 8004574:	bf00      	nop
 8004576:	bf00      	nop
 8004578:	e7fd      	b.n	8004576 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800457a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004580:	6850      	ldr	r0, [r2, #4]
 8004582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004584:	6892      	ldr	r2, [r2, #8]
 8004586:	4611      	mov	r1, r2
 8004588:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	f2c0 80ae 	blt.w	80046ee <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d004      	beq.n	80045a8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800459e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a0:	3304      	adds	r3, #4
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7fe f900 	bl	80027a8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80045a8:	463b      	mov	r3, r7
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7ff ff6a 	bl	8004484 <prvSampleTimeNow>
 80045b0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2b09      	cmp	r3, #9
 80045b6:	f200 8097 	bhi.w	80046e8 <prvProcessReceivedCommands+0x1a0>
 80045ba:	a201      	add	r2, pc, #4	@ (adr r2, 80045c0 <prvProcessReceivedCommands+0x78>)
 80045bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c0:	080045e9 	.word	0x080045e9
 80045c4:	080045e9 	.word	0x080045e9
 80045c8:	080045e9 	.word	0x080045e9
 80045cc:	0800465f 	.word	0x0800465f
 80045d0:	08004673 	.word	0x08004673
 80045d4:	080046bf 	.word	0x080046bf
 80045d8:	080045e9 	.word	0x080045e9
 80045dc:	080045e9 	.word	0x080045e9
 80045e0:	0800465f 	.word	0x0800465f
 80045e4:	08004673 	.word	0x08004673
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80045e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80045ee:	f043 0301 	orr.w	r3, r3, #1
 80045f2:	b2da      	uxtb	r2, r3
 80045f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80045fa:	68ba      	ldr	r2, [r7, #8]
 80045fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045fe:	699b      	ldr	r3, [r3, #24]
 8004600:	18d1      	adds	r1, r2, r3
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004606:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004608:	f7ff ff5c 	bl	80044c4 <prvInsertTimerInActiveList>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d06c      	beq.n	80046ec <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004618:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800461a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004620:	f003 0304 	and.w	r3, r3, #4
 8004624:	2b00      	cmp	r3, #0
 8004626:	d061      	beq.n	80046ec <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	441a      	add	r2, r3
 8004630:	2300      	movs	r3, #0
 8004632:	9300      	str	r3, [sp, #0]
 8004634:	2300      	movs	r3, #0
 8004636:	2100      	movs	r1, #0
 8004638:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800463a:	f7ff fe01 	bl	8004240 <xTimerGenericCommand>
 800463e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004640:	6a3b      	ldr	r3, [r7, #32]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d152      	bne.n	80046ec <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800464a:	f383 8811 	msr	BASEPRI, r3
 800464e:	f3bf 8f6f 	isb	sy
 8004652:	f3bf 8f4f 	dsb	sy
 8004656:	61bb      	str	r3, [r7, #24]
}
 8004658:	bf00      	nop
 800465a:	bf00      	nop
 800465c:	e7fd      	b.n	800465a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800465e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004660:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004664:	f023 0301 	bic.w	r3, r3, #1
 8004668:	b2da      	uxtb	r2, r3
 800466a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800466c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004670:	e03d      	b.n	80046ee <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004674:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004678:	f043 0301 	orr.w	r3, r3, #1
 800467c:	b2da      	uxtb	r2, r3
 800467e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004680:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004688:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800468a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d10b      	bne.n	80046aa <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004696:	f383 8811 	msr	BASEPRI, r3
 800469a:	f3bf 8f6f 	isb	sy
 800469e:	f3bf 8f4f 	dsb	sy
 80046a2:	617b      	str	r3, [r7, #20]
}
 80046a4:	bf00      	nop
 80046a6:	bf00      	nop
 80046a8:	e7fd      	b.n	80046a6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80046aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ac:	699a      	ldr	r2, [r3, #24]
 80046ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b0:	18d1      	adds	r1, r2, r3
 80046b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046b8:	f7ff ff04 	bl	80044c4 <prvInsertTimerInActiveList>
					break;
 80046bc:	e017      	b.n	80046ee <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80046be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d103      	bne.n	80046d4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80046cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046ce:	f000 fbeb 	bl	8004ea8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80046d2:	e00c      	b.n	80046ee <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80046d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80046da:	f023 0301 	bic.w	r3, r3, #1
 80046de:	b2da      	uxtb	r2, r3
 80046e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80046e6:	e002      	b.n	80046ee <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80046e8:	bf00      	nop
 80046ea:	e000      	b.n	80046ee <prvProcessReceivedCommands+0x1a6>
					break;
 80046ec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80046ee:	4b08      	ldr	r3, [pc, #32]	@ (8004710 <prvProcessReceivedCommands+0x1c8>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	1d39      	adds	r1, r7, #4
 80046f4:	2200      	movs	r2, #0
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7fe fb2a 	bl	8002d50 <xQueueReceive>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f47f af26 	bne.w	8004550 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004704:	bf00      	nop
 8004706:	bf00      	nop
 8004708:	3730      	adds	r7, #48	@ 0x30
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	20000d0c 	.word	0x20000d0c

08004714 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b088      	sub	sp, #32
 8004718:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800471a:	e049      	b.n	80047b0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800471c:	4b2e      	ldr	r3, [pc, #184]	@ (80047d8 <prvSwitchTimerLists+0xc4>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004726:	4b2c      	ldr	r3, [pc, #176]	@ (80047d8 <prvSwitchTimerLists+0xc4>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	3304      	adds	r3, #4
 8004734:	4618      	mov	r0, r3
 8004736:	f7fe f837 	bl	80027a8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6a1b      	ldr	r3, [r3, #32]
 800473e:	68f8      	ldr	r0, [r7, #12]
 8004740:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004748:	f003 0304 	and.w	r3, r3, #4
 800474c:	2b00      	cmp	r3, #0
 800474e:	d02f      	beq.n	80047b0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	4413      	add	r3, r2
 8004758:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800475a:	68ba      	ldr	r2, [r7, #8]
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	429a      	cmp	r2, r3
 8004760:	d90e      	bls.n	8004780 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800476e:	4b1a      	ldr	r3, [pc, #104]	@ (80047d8 <prvSwitchTimerLists+0xc4>)
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	3304      	adds	r3, #4
 8004776:	4619      	mov	r1, r3
 8004778:	4610      	mov	r0, r2
 800477a:	f7fd ffdc 	bl	8002736 <vListInsert>
 800477e:	e017      	b.n	80047b0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004780:	2300      	movs	r3, #0
 8004782:	9300      	str	r3, [sp, #0]
 8004784:	2300      	movs	r3, #0
 8004786:	693a      	ldr	r2, [r7, #16]
 8004788:	2100      	movs	r1, #0
 800478a:	68f8      	ldr	r0, [r7, #12]
 800478c:	f7ff fd58 	bl	8004240 <xTimerGenericCommand>
 8004790:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10b      	bne.n	80047b0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479c:	f383 8811 	msr	BASEPRI, r3
 80047a0:	f3bf 8f6f 	isb	sy
 80047a4:	f3bf 8f4f 	dsb	sy
 80047a8:	603b      	str	r3, [r7, #0]
}
 80047aa:	bf00      	nop
 80047ac:	bf00      	nop
 80047ae:	e7fd      	b.n	80047ac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80047b0:	4b09      	ldr	r3, [pc, #36]	@ (80047d8 <prvSwitchTimerLists+0xc4>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d1b0      	bne.n	800471c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80047ba:	4b07      	ldr	r3, [pc, #28]	@ (80047d8 <prvSwitchTimerLists+0xc4>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80047c0:	4b06      	ldr	r3, [pc, #24]	@ (80047dc <prvSwitchTimerLists+0xc8>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a04      	ldr	r2, [pc, #16]	@ (80047d8 <prvSwitchTimerLists+0xc4>)
 80047c6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80047c8:	4a04      	ldr	r2, [pc, #16]	@ (80047dc <prvSwitchTimerLists+0xc8>)
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	6013      	str	r3, [r2, #0]
}
 80047ce:	bf00      	nop
 80047d0:	3718      	adds	r7, #24
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	20000d04 	.word	0x20000d04
 80047dc:	20000d08 	.word	0x20000d08

080047e0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80047e6:	f000 f96f 	bl	8004ac8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80047ea:	4b15      	ldr	r3, [pc, #84]	@ (8004840 <prvCheckForValidListAndQueue+0x60>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d120      	bne.n	8004834 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80047f2:	4814      	ldr	r0, [pc, #80]	@ (8004844 <prvCheckForValidListAndQueue+0x64>)
 80047f4:	f7fd ff4e 	bl	8002694 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80047f8:	4813      	ldr	r0, [pc, #76]	@ (8004848 <prvCheckForValidListAndQueue+0x68>)
 80047fa:	f7fd ff4b 	bl	8002694 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80047fe:	4b13      	ldr	r3, [pc, #76]	@ (800484c <prvCheckForValidListAndQueue+0x6c>)
 8004800:	4a10      	ldr	r2, [pc, #64]	@ (8004844 <prvCheckForValidListAndQueue+0x64>)
 8004802:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004804:	4b12      	ldr	r3, [pc, #72]	@ (8004850 <prvCheckForValidListAndQueue+0x70>)
 8004806:	4a10      	ldr	r2, [pc, #64]	@ (8004848 <prvCheckForValidListAndQueue+0x68>)
 8004808:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800480a:	2300      	movs	r3, #0
 800480c:	9300      	str	r3, [sp, #0]
 800480e:	4b11      	ldr	r3, [pc, #68]	@ (8004854 <prvCheckForValidListAndQueue+0x74>)
 8004810:	4a11      	ldr	r2, [pc, #68]	@ (8004858 <prvCheckForValidListAndQueue+0x78>)
 8004812:	2110      	movs	r1, #16
 8004814:	200a      	movs	r0, #10
 8004816:	f7fe f85b 	bl	80028d0 <xQueueGenericCreateStatic>
 800481a:	4603      	mov	r3, r0
 800481c:	4a08      	ldr	r2, [pc, #32]	@ (8004840 <prvCheckForValidListAndQueue+0x60>)
 800481e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004820:	4b07      	ldr	r3, [pc, #28]	@ (8004840 <prvCheckForValidListAndQueue+0x60>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d005      	beq.n	8004834 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004828:	4b05      	ldr	r3, [pc, #20]	@ (8004840 <prvCheckForValidListAndQueue+0x60>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	490b      	ldr	r1, [pc, #44]	@ (800485c <prvCheckForValidListAndQueue+0x7c>)
 800482e:	4618      	mov	r0, r3
 8004830:	f7fe fc80 	bl	8003134 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004834:	f000 f97a 	bl	8004b2c <vPortExitCritical>
}
 8004838:	bf00      	nop
 800483a:	46bd      	mov	sp, r7
 800483c:	bd80      	pop	{r7, pc}
 800483e:	bf00      	nop
 8004840:	20000d0c 	.word	0x20000d0c
 8004844:	20000cdc 	.word	0x20000cdc
 8004848:	20000cf0 	.word	0x20000cf0
 800484c:	20000d04 	.word	0x20000d04
 8004850:	20000d08 	.word	0x20000d08
 8004854:	20000db8 	.word	0x20000db8
 8004858:	20000d18 	.word	0x20000d18
 800485c:	080051c4 	.word	0x080051c4

08004860 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	3b04      	subs	r3, #4
 8004870:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004878:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	3b04      	subs	r3, #4
 800487e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	f023 0201 	bic.w	r2, r3, #1
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	3b04      	subs	r3, #4
 800488e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004890:	4a0c      	ldr	r2, [pc, #48]	@ (80048c4 <pxPortInitialiseStack+0x64>)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	3b14      	subs	r3, #20
 800489a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	3b04      	subs	r3, #4
 80048a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f06f 0202 	mvn.w	r2, #2
 80048ae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	3b20      	subs	r3, #32
 80048b4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80048b6:	68fb      	ldr	r3, [r7, #12]
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3714      	adds	r7, #20
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr
 80048c4:	080048c9 	.word	0x080048c9

080048c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80048c8:	b480      	push	{r7}
 80048ca:	b085      	sub	sp, #20
 80048cc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80048ce:	2300      	movs	r3, #0
 80048d0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80048d2:	4b13      	ldr	r3, [pc, #76]	@ (8004920 <prvTaskExitError+0x58>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048da:	d00b      	beq.n	80048f4 <prvTaskExitError+0x2c>
	__asm volatile
 80048dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e0:	f383 8811 	msr	BASEPRI, r3
 80048e4:	f3bf 8f6f 	isb	sy
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	60fb      	str	r3, [r7, #12]
}
 80048ee:	bf00      	nop
 80048f0:	bf00      	nop
 80048f2:	e7fd      	b.n	80048f0 <prvTaskExitError+0x28>
	__asm volatile
 80048f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048f8:	f383 8811 	msr	BASEPRI, r3
 80048fc:	f3bf 8f6f 	isb	sy
 8004900:	f3bf 8f4f 	dsb	sy
 8004904:	60bb      	str	r3, [r7, #8]
}
 8004906:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004908:	bf00      	nop
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d0fc      	beq.n	800490a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004910:	bf00      	nop
 8004912:	bf00      	nop
 8004914:	3714      	adds	r7, #20
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	2000000c 	.word	0x2000000c
	...

08004930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004930:	4b07      	ldr	r3, [pc, #28]	@ (8004950 <pxCurrentTCBConst2>)
 8004932:	6819      	ldr	r1, [r3, #0]
 8004934:	6808      	ldr	r0, [r1, #0]
 8004936:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800493a:	f380 8809 	msr	PSP, r0
 800493e:	f3bf 8f6f 	isb	sy
 8004942:	f04f 0000 	mov.w	r0, #0
 8004946:	f380 8811 	msr	BASEPRI, r0
 800494a:	4770      	bx	lr
 800494c:	f3af 8000 	nop.w

08004950 <pxCurrentTCBConst2>:
 8004950:	200007dc 	.word	0x200007dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004954:	bf00      	nop
 8004956:	bf00      	nop

08004958 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004958:	4808      	ldr	r0, [pc, #32]	@ (800497c <prvPortStartFirstTask+0x24>)
 800495a:	6800      	ldr	r0, [r0, #0]
 800495c:	6800      	ldr	r0, [r0, #0]
 800495e:	f380 8808 	msr	MSP, r0
 8004962:	f04f 0000 	mov.w	r0, #0
 8004966:	f380 8814 	msr	CONTROL, r0
 800496a:	b662      	cpsie	i
 800496c:	b661      	cpsie	f
 800496e:	f3bf 8f4f 	dsb	sy
 8004972:	f3bf 8f6f 	isb	sy
 8004976:	df00      	svc	0
 8004978:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800497a:	bf00      	nop
 800497c:	e000ed08 	.word	0xe000ed08

08004980 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b086      	sub	sp, #24
 8004984:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004986:	4b47      	ldr	r3, [pc, #284]	@ (8004aa4 <xPortStartScheduler+0x124>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a47      	ldr	r2, [pc, #284]	@ (8004aa8 <xPortStartScheduler+0x128>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d10b      	bne.n	80049a8 <xPortStartScheduler+0x28>
	__asm volatile
 8004990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004994:	f383 8811 	msr	BASEPRI, r3
 8004998:	f3bf 8f6f 	isb	sy
 800499c:	f3bf 8f4f 	dsb	sy
 80049a0:	60fb      	str	r3, [r7, #12]
}
 80049a2:	bf00      	nop
 80049a4:	bf00      	nop
 80049a6:	e7fd      	b.n	80049a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80049a8:	4b3e      	ldr	r3, [pc, #248]	@ (8004aa4 <xPortStartScheduler+0x124>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a3f      	ldr	r2, [pc, #252]	@ (8004aac <xPortStartScheduler+0x12c>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d10b      	bne.n	80049ca <xPortStartScheduler+0x4a>
	__asm volatile
 80049b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b6:	f383 8811 	msr	BASEPRI, r3
 80049ba:	f3bf 8f6f 	isb	sy
 80049be:	f3bf 8f4f 	dsb	sy
 80049c2:	613b      	str	r3, [r7, #16]
}
 80049c4:	bf00      	nop
 80049c6:	bf00      	nop
 80049c8:	e7fd      	b.n	80049c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80049ca:	4b39      	ldr	r3, [pc, #228]	@ (8004ab0 <xPortStartScheduler+0x130>)
 80049cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	22ff      	movs	r2, #255	@ 0xff
 80049da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	781b      	ldrb	r3, [r3, #0]
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80049e4:	78fb      	ldrb	r3, [r7, #3]
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80049ec:	b2da      	uxtb	r2, r3
 80049ee:	4b31      	ldr	r3, [pc, #196]	@ (8004ab4 <xPortStartScheduler+0x134>)
 80049f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80049f2:	4b31      	ldr	r3, [pc, #196]	@ (8004ab8 <xPortStartScheduler+0x138>)
 80049f4:	2207      	movs	r2, #7
 80049f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80049f8:	e009      	b.n	8004a0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80049fa:	4b2f      	ldr	r3, [pc, #188]	@ (8004ab8 <xPortStartScheduler+0x138>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	3b01      	subs	r3, #1
 8004a00:	4a2d      	ldr	r2, [pc, #180]	@ (8004ab8 <xPortStartScheduler+0x138>)
 8004a02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a04:	78fb      	ldrb	r3, [r7, #3]
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	005b      	lsls	r3, r3, #1
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a0e:	78fb      	ldrb	r3, [r7, #3]
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a16:	2b80      	cmp	r3, #128	@ 0x80
 8004a18:	d0ef      	beq.n	80049fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a1a:	4b27      	ldr	r3, [pc, #156]	@ (8004ab8 <xPortStartScheduler+0x138>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f1c3 0307 	rsb	r3, r3, #7
 8004a22:	2b04      	cmp	r3, #4
 8004a24:	d00b      	beq.n	8004a3e <xPortStartScheduler+0xbe>
	__asm volatile
 8004a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a2a:	f383 8811 	msr	BASEPRI, r3
 8004a2e:	f3bf 8f6f 	isb	sy
 8004a32:	f3bf 8f4f 	dsb	sy
 8004a36:	60bb      	str	r3, [r7, #8]
}
 8004a38:	bf00      	nop
 8004a3a:	bf00      	nop
 8004a3c:	e7fd      	b.n	8004a3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ab8 <xPortStartScheduler+0x138>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	021b      	lsls	r3, r3, #8
 8004a44:	4a1c      	ldr	r2, [pc, #112]	@ (8004ab8 <xPortStartScheduler+0x138>)
 8004a46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a48:	4b1b      	ldr	r3, [pc, #108]	@ (8004ab8 <xPortStartScheduler+0x138>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004a50:	4a19      	ldr	r2, [pc, #100]	@ (8004ab8 <xPortStartScheduler+0x138>)
 8004a52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	b2da      	uxtb	r2, r3
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004a5c:	4b17      	ldr	r3, [pc, #92]	@ (8004abc <xPortStartScheduler+0x13c>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a16      	ldr	r2, [pc, #88]	@ (8004abc <xPortStartScheduler+0x13c>)
 8004a62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004a66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004a68:	4b14      	ldr	r3, [pc, #80]	@ (8004abc <xPortStartScheduler+0x13c>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a13      	ldr	r2, [pc, #76]	@ (8004abc <xPortStartScheduler+0x13c>)
 8004a6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004a72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004a74:	f000 f8da 	bl	8004c2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004a78:	4b11      	ldr	r3, [pc, #68]	@ (8004ac0 <xPortStartScheduler+0x140>)
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004a7e:	f000 f8f9 	bl	8004c74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004a82:	4b10      	ldr	r3, [pc, #64]	@ (8004ac4 <xPortStartScheduler+0x144>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a0f      	ldr	r2, [pc, #60]	@ (8004ac4 <xPortStartScheduler+0x144>)
 8004a88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004a8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004a8e:	f7ff ff63 	bl	8004958 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004a92:	f7ff f839 	bl	8003b08 <vTaskSwitchContext>
	prvTaskExitError();
 8004a96:	f7ff ff17 	bl	80048c8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004a9a:	2300      	movs	r3, #0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3718      	adds	r7, #24
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	e000ed00 	.word	0xe000ed00
 8004aa8:	410fc271 	.word	0x410fc271
 8004aac:	410fc270 	.word	0x410fc270
 8004ab0:	e000e400 	.word	0xe000e400
 8004ab4:	20000e08 	.word	0x20000e08
 8004ab8:	20000e0c 	.word	0x20000e0c
 8004abc:	e000ed20 	.word	0xe000ed20
 8004ac0:	2000000c 	.word	0x2000000c
 8004ac4:	e000ef34 	.word	0xe000ef34

08004ac8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
	__asm volatile
 8004ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad2:	f383 8811 	msr	BASEPRI, r3
 8004ad6:	f3bf 8f6f 	isb	sy
 8004ada:	f3bf 8f4f 	dsb	sy
 8004ade:	607b      	str	r3, [r7, #4]
}
 8004ae0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004ae2:	4b10      	ldr	r3, [pc, #64]	@ (8004b24 <vPortEnterCritical+0x5c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	4a0e      	ldr	r2, [pc, #56]	@ (8004b24 <vPortEnterCritical+0x5c>)
 8004aea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004aec:	4b0d      	ldr	r3, [pc, #52]	@ (8004b24 <vPortEnterCritical+0x5c>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d110      	bne.n	8004b16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004af4:	4b0c      	ldr	r3, [pc, #48]	@ (8004b28 <vPortEnterCritical+0x60>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00b      	beq.n	8004b16 <vPortEnterCritical+0x4e>
	__asm volatile
 8004afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b02:	f383 8811 	msr	BASEPRI, r3
 8004b06:	f3bf 8f6f 	isb	sy
 8004b0a:	f3bf 8f4f 	dsb	sy
 8004b0e:	603b      	str	r3, [r7, #0]
}
 8004b10:	bf00      	nop
 8004b12:	bf00      	nop
 8004b14:	e7fd      	b.n	8004b12 <vPortEnterCritical+0x4a>
	}
}
 8004b16:	bf00      	nop
 8004b18:	370c      	adds	r7, #12
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
 8004b22:	bf00      	nop
 8004b24:	2000000c 	.word	0x2000000c
 8004b28:	e000ed04 	.word	0xe000ed04

08004b2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004b32:	4b12      	ldr	r3, [pc, #72]	@ (8004b7c <vPortExitCritical+0x50>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d10b      	bne.n	8004b52 <vPortExitCritical+0x26>
	__asm volatile
 8004b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b3e:	f383 8811 	msr	BASEPRI, r3
 8004b42:	f3bf 8f6f 	isb	sy
 8004b46:	f3bf 8f4f 	dsb	sy
 8004b4a:	607b      	str	r3, [r7, #4]
}
 8004b4c:	bf00      	nop
 8004b4e:	bf00      	nop
 8004b50:	e7fd      	b.n	8004b4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004b52:	4b0a      	ldr	r3, [pc, #40]	@ (8004b7c <vPortExitCritical+0x50>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	3b01      	subs	r3, #1
 8004b58:	4a08      	ldr	r2, [pc, #32]	@ (8004b7c <vPortExitCritical+0x50>)
 8004b5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004b5c:	4b07      	ldr	r3, [pc, #28]	@ (8004b7c <vPortExitCritical+0x50>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d105      	bne.n	8004b70 <vPortExitCritical+0x44>
 8004b64:	2300      	movs	r3, #0
 8004b66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	f383 8811 	msr	BASEPRI, r3
}
 8004b6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004b70:	bf00      	nop
 8004b72:	370c      	adds	r7, #12
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr
 8004b7c:	2000000c 	.word	0x2000000c

08004b80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004b80:	f3ef 8009 	mrs	r0, PSP
 8004b84:	f3bf 8f6f 	isb	sy
 8004b88:	4b15      	ldr	r3, [pc, #84]	@ (8004be0 <pxCurrentTCBConst>)
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	f01e 0f10 	tst.w	lr, #16
 8004b90:	bf08      	it	eq
 8004b92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004b96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b9a:	6010      	str	r0, [r2, #0]
 8004b9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004ba0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004ba4:	f380 8811 	msr	BASEPRI, r0
 8004ba8:	f3bf 8f4f 	dsb	sy
 8004bac:	f3bf 8f6f 	isb	sy
 8004bb0:	f7fe ffaa 	bl	8003b08 <vTaskSwitchContext>
 8004bb4:	f04f 0000 	mov.w	r0, #0
 8004bb8:	f380 8811 	msr	BASEPRI, r0
 8004bbc:	bc09      	pop	{r0, r3}
 8004bbe:	6819      	ldr	r1, [r3, #0]
 8004bc0:	6808      	ldr	r0, [r1, #0]
 8004bc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bc6:	f01e 0f10 	tst.w	lr, #16
 8004bca:	bf08      	it	eq
 8004bcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004bd0:	f380 8809 	msr	PSP, r0
 8004bd4:	f3bf 8f6f 	isb	sy
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	f3af 8000 	nop.w

08004be0 <pxCurrentTCBConst>:
 8004be0:	200007dc 	.word	0x200007dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004be4:	bf00      	nop
 8004be6:	bf00      	nop

08004be8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
	__asm volatile
 8004bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bf2:	f383 8811 	msr	BASEPRI, r3
 8004bf6:	f3bf 8f6f 	isb	sy
 8004bfa:	f3bf 8f4f 	dsb	sy
 8004bfe:	607b      	str	r3, [r7, #4]
}
 8004c00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c02:	f7fe fec7 	bl	8003994 <xTaskIncrementTick>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c0c:	4b06      	ldr	r3, [pc, #24]	@ (8004c28 <xPortSysTickHandler+0x40>)
 8004c0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c12:	601a      	str	r2, [r3, #0]
 8004c14:	2300      	movs	r3, #0
 8004c16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	f383 8811 	msr	BASEPRI, r3
}
 8004c1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004c20:	bf00      	nop
 8004c22:	3708      	adds	r7, #8
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	e000ed04 	.word	0xe000ed04

08004c2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004c30:	4b0b      	ldr	r3, [pc, #44]	@ (8004c60 <vPortSetupTimerInterrupt+0x34>)
 8004c32:	2200      	movs	r2, #0
 8004c34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004c36:	4b0b      	ldr	r3, [pc, #44]	@ (8004c64 <vPortSetupTimerInterrupt+0x38>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c68 <vPortSetupTimerInterrupt+0x3c>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a0a      	ldr	r2, [pc, #40]	@ (8004c6c <vPortSetupTimerInterrupt+0x40>)
 8004c42:	fba2 2303 	umull	r2, r3, r2, r3
 8004c46:	099b      	lsrs	r3, r3, #6
 8004c48:	4a09      	ldr	r2, [pc, #36]	@ (8004c70 <vPortSetupTimerInterrupt+0x44>)
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004c4e:	4b04      	ldr	r3, [pc, #16]	@ (8004c60 <vPortSetupTimerInterrupt+0x34>)
 8004c50:	2207      	movs	r2, #7
 8004c52:	601a      	str	r2, [r3, #0]
}
 8004c54:	bf00      	nop
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	e000e010 	.word	0xe000e010
 8004c64:	e000e018 	.word	0xe000e018
 8004c68:	20000000 	.word	0x20000000
 8004c6c:	10624dd3 	.word	0x10624dd3
 8004c70:	e000e014 	.word	0xe000e014

08004c74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004c74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004c84 <vPortEnableVFP+0x10>
 8004c78:	6801      	ldr	r1, [r0, #0]
 8004c7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004c7e:	6001      	str	r1, [r0, #0]
 8004c80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004c82:	bf00      	nop
 8004c84:	e000ed88 	.word	0xe000ed88

08004c88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004c88:	b480      	push	{r7}
 8004c8a:	b085      	sub	sp, #20
 8004c8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004c8e:	f3ef 8305 	mrs	r3, IPSR
 8004c92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2b0f      	cmp	r3, #15
 8004c98:	d915      	bls.n	8004cc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004c9a:	4a18      	ldr	r2, [pc, #96]	@ (8004cfc <vPortValidateInterruptPriority+0x74>)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ca4:	4b16      	ldr	r3, [pc, #88]	@ (8004d00 <vPortValidateInterruptPriority+0x78>)
 8004ca6:	781b      	ldrb	r3, [r3, #0]
 8004ca8:	7afa      	ldrb	r2, [r7, #11]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d20b      	bcs.n	8004cc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cb2:	f383 8811 	msr	BASEPRI, r3
 8004cb6:	f3bf 8f6f 	isb	sy
 8004cba:	f3bf 8f4f 	dsb	sy
 8004cbe:	607b      	str	r3, [r7, #4]
}
 8004cc0:	bf00      	nop
 8004cc2:	bf00      	nop
 8004cc4:	e7fd      	b.n	8004cc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8004d04 <vPortValidateInterruptPriority+0x7c>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004cce:	4b0e      	ldr	r3, [pc, #56]	@ (8004d08 <vPortValidateInterruptPriority+0x80>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d90b      	bls.n	8004cee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cda:	f383 8811 	msr	BASEPRI, r3
 8004cde:	f3bf 8f6f 	isb	sy
 8004ce2:	f3bf 8f4f 	dsb	sy
 8004ce6:	603b      	str	r3, [r7, #0]
}
 8004ce8:	bf00      	nop
 8004cea:	bf00      	nop
 8004cec:	e7fd      	b.n	8004cea <vPortValidateInterruptPriority+0x62>
	}
 8004cee:	bf00      	nop
 8004cf0:	3714      	adds	r7, #20
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr
 8004cfa:	bf00      	nop
 8004cfc:	e000e3f0 	.word	0xe000e3f0
 8004d00:	20000e08 	.word	0x20000e08
 8004d04:	e000ed0c 	.word	0xe000ed0c
 8004d08:	20000e0c 	.word	0x20000e0c

08004d0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b08a      	sub	sp, #40	@ 0x28
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004d14:	2300      	movs	r3, #0
 8004d16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004d18:	f7fe fd80 	bl	800381c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004d1c:	4b5c      	ldr	r3, [pc, #368]	@ (8004e90 <pvPortMalloc+0x184>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d101      	bne.n	8004d28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004d24:	f000 f924 	bl	8004f70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004d28:	4b5a      	ldr	r3, [pc, #360]	@ (8004e94 <pvPortMalloc+0x188>)
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	4013      	ands	r3, r2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	f040 8095 	bne.w	8004e60 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d01e      	beq.n	8004d7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004d3c:	2208      	movs	r2, #8
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4413      	add	r3, r2
 8004d42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f003 0307 	and.w	r3, r3, #7
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d015      	beq.n	8004d7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f023 0307 	bic.w	r3, r3, #7
 8004d54:	3308      	adds	r3, #8
 8004d56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f003 0307 	and.w	r3, r3, #7
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00b      	beq.n	8004d7a <pvPortMalloc+0x6e>
	__asm volatile
 8004d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d66:	f383 8811 	msr	BASEPRI, r3
 8004d6a:	f3bf 8f6f 	isb	sy
 8004d6e:	f3bf 8f4f 	dsb	sy
 8004d72:	617b      	str	r3, [r7, #20]
}
 8004d74:	bf00      	nop
 8004d76:	bf00      	nop
 8004d78:	e7fd      	b.n	8004d76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d06f      	beq.n	8004e60 <pvPortMalloc+0x154>
 8004d80:	4b45      	ldr	r3, [pc, #276]	@ (8004e98 <pvPortMalloc+0x18c>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d86a      	bhi.n	8004e60 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004d8a:	4b44      	ldr	r3, [pc, #272]	@ (8004e9c <pvPortMalloc+0x190>)
 8004d8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004d8e:	4b43      	ldr	r3, [pc, #268]	@ (8004e9c <pvPortMalloc+0x190>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d94:	e004      	b.n	8004da0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d903      	bls.n	8004db2 <pvPortMalloc+0xa6>
 8004daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1f1      	bne.n	8004d96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004db2:	4b37      	ldr	r3, [pc, #220]	@ (8004e90 <pvPortMalloc+0x184>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d051      	beq.n	8004e60 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004dbc:	6a3b      	ldr	r3, [r7, #32]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2208      	movs	r2, #8
 8004dc2:	4413      	add	r3, r2
 8004dc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	6a3b      	ldr	r3, [r7, #32]
 8004dcc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	1ad2      	subs	r2, r2, r3
 8004dd6:	2308      	movs	r3, #8
 8004dd8:	005b      	lsls	r3, r3, #1
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d920      	bls.n	8004e20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4413      	add	r3, r2
 8004de4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004de6:	69bb      	ldr	r3, [r7, #24]
 8004de8:	f003 0307 	and.w	r3, r3, #7
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00b      	beq.n	8004e08 <pvPortMalloc+0xfc>
	__asm volatile
 8004df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004df4:	f383 8811 	msr	BASEPRI, r3
 8004df8:	f3bf 8f6f 	isb	sy
 8004dfc:	f3bf 8f4f 	dsb	sy
 8004e00:	613b      	str	r3, [r7, #16]
}
 8004e02:	bf00      	nop
 8004e04:	bf00      	nop
 8004e06:	e7fd      	b.n	8004e04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	1ad2      	subs	r2, r2, r3
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004e1a:	69b8      	ldr	r0, [r7, #24]
 8004e1c:	f000 f90a 	bl	8005034 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004e20:	4b1d      	ldr	r3, [pc, #116]	@ (8004e98 <pvPortMalloc+0x18c>)
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	4a1b      	ldr	r2, [pc, #108]	@ (8004e98 <pvPortMalloc+0x18c>)
 8004e2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8004e98 <pvPortMalloc+0x18c>)
 8004e30:	681a      	ldr	r2, [r3, #0]
 8004e32:	4b1b      	ldr	r3, [pc, #108]	@ (8004ea0 <pvPortMalloc+0x194>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d203      	bcs.n	8004e42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004e3a:	4b17      	ldr	r3, [pc, #92]	@ (8004e98 <pvPortMalloc+0x18c>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a18      	ldr	r2, [pc, #96]	@ (8004ea0 <pvPortMalloc+0x194>)
 8004e40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	4b13      	ldr	r3, [pc, #76]	@ (8004e94 <pvPortMalloc+0x188>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e52:	2200      	movs	r2, #0
 8004e54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004e56:	4b13      	ldr	r3, [pc, #76]	@ (8004ea4 <pvPortMalloc+0x198>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	4a11      	ldr	r2, [pc, #68]	@ (8004ea4 <pvPortMalloc+0x198>)
 8004e5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004e60:	f7fe fcea 	bl	8003838 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	f003 0307 	and.w	r3, r3, #7
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00b      	beq.n	8004e86 <pvPortMalloc+0x17a>
	__asm volatile
 8004e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e72:	f383 8811 	msr	BASEPRI, r3
 8004e76:	f3bf 8f6f 	isb	sy
 8004e7a:	f3bf 8f4f 	dsb	sy
 8004e7e:	60fb      	str	r3, [r7, #12]
}
 8004e80:	bf00      	nop
 8004e82:	bf00      	nop
 8004e84:	e7fd      	b.n	8004e82 <pvPortMalloc+0x176>
	return pvReturn;
 8004e86:	69fb      	ldr	r3, [r7, #28]
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3728      	adds	r7, #40	@ 0x28
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	20004a18 	.word	0x20004a18
 8004e94:	20004a2c 	.word	0x20004a2c
 8004e98:	20004a1c 	.word	0x20004a1c
 8004e9c:	20004a10 	.word	0x20004a10
 8004ea0:	20004a20 	.word	0x20004a20
 8004ea4:	20004a24 	.word	0x20004a24

08004ea8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b086      	sub	sp, #24
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d04f      	beq.n	8004f5a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004eba:	2308      	movs	r3, #8
 8004ebc:	425b      	negs	r3, r3
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	685a      	ldr	r2, [r3, #4]
 8004ecc:	4b25      	ldr	r3, [pc, #148]	@ (8004f64 <vPortFree+0xbc>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d10b      	bne.n	8004eee <vPortFree+0x46>
	__asm volatile
 8004ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eda:	f383 8811 	msr	BASEPRI, r3
 8004ede:	f3bf 8f6f 	isb	sy
 8004ee2:	f3bf 8f4f 	dsb	sy
 8004ee6:	60fb      	str	r3, [r7, #12]
}
 8004ee8:	bf00      	nop
 8004eea:	bf00      	nop
 8004eec:	e7fd      	b.n	8004eea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00b      	beq.n	8004f0e <vPortFree+0x66>
	__asm volatile
 8004ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004efa:	f383 8811 	msr	BASEPRI, r3
 8004efe:	f3bf 8f6f 	isb	sy
 8004f02:	f3bf 8f4f 	dsb	sy
 8004f06:	60bb      	str	r3, [r7, #8]
}
 8004f08:	bf00      	nop
 8004f0a:	bf00      	nop
 8004f0c:	e7fd      	b.n	8004f0a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	685a      	ldr	r2, [r3, #4]
 8004f12:	4b14      	ldr	r3, [pc, #80]	@ (8004f64 <vPortFree+0xbc>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4013      	ands	r3, r2
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d01e      	beq.n	8004f5a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d11a      	bne.n	8004f5a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	685a      	ldr	r2, [r3, #4]
 8004f28:	4b0e      	ldr	r3, [pc, #56]	@ (8004f64 <vPortFree+0xbc>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	43db      	mvns	r3, r3
 8004f2e:	401a      	ands	r2, r3
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004f34:	f7fe fc72 	bl	800381c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	685a      	ldr	r2, [r3, #4]
 8004f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004f68 <vPortFree+0xc0>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4413      	add	r3, r2
 8004f42:	4a09      	ldr	r2, [pc, #36]	@ (8004f68 <vPortFree+0xc0>)
 8004f44:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004f46:	6938      	ldr	r0, [r7, #16]
 8004f48:	f000 f874 	bl	8005034 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004f4c:	4b07      	ldr	r3, [pc, #28]	@ (8004f6c <vPortFree+0xc4>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	3301      	adds	r3, #1
 8004f52:	4a06      	ldr	r2, [pc, #24]	@ (8004f6c <vPortFree+0xc4>)
 8004f54:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004f56:	f7fe fc6f 	bl	8003838 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004f5a:	bf00      	nop
 8004f5c:	3718      	adds	r7, #24
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	20004a2c 	.word	0x20004a2c
 8004f68:	20004a1c 	.word	0x20004a1c
 8004f6c:	20004a28 	.word	0x20004a28

08004f70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004f76:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8004f7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004f7c:	4b27      	ldr	r3, [pc, #156]	@ (800501c <prvHeapInit+0xac>)
 8004f7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f003 0307 	and.w	r3, r3, #7
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00c      	beq.n	8004fa4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	3307      	adds	r3, #7
 8004f8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f023 0307 	bic.w	r3, r3, #7
 8004f96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	4a1f      	ldr	r2, [pc, #124]	@ (800501c <prvHeapInit+0xac>)
 8004fa0:	4413      	add	r3, r2
 8004fa2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8005020 <prvHeapInit+0xb0>)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004fae:	4b1c      	ldr	r3, [pc, #112]	@ (8005020 <prvHeapInit+0xb0>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	68ba      	ldr	r2, [r7, #8]
 8004fb8:	4413      	add	r3, r2
 8004fba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004fbc:	2208      	movs	r2, #8
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	1a9b      	subs	r3, r3, r2
 8004fc2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f023 0307 	bic.w	r3, r3, #7
 8004fca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	4a15      	ldr	r2, [pc, #84]	@ (8005024 <prvHeapInit+0xb4>)
 8004fd0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004fd2:	4b14      	ldr	r3, [pc, #80]	@ (8005024 <prvHeapInit+0xb4>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004fda:	4b12      	ldr	r3, [pc, #72]	@ (8005024 <prvHeapInit+0xb4>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	1ad2      	subs	r2, r2, r3
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8005024 <prvHeapInit+0xb4>)
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	4a0a      	ldr	r2, [pc, #40]	@ (8005028 <prvHeapInit+0xb8>)
 8004ffe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	4a09      	ldr	r2, [pc, #36]	@ (800502c <prvHeapInit+0xbc>)
 8005006:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005008:	4b09      	ldr	r3, [pc, #36]	@ (8005030 <prvHeapInit+0xc0>)
 800500a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800500e:	601a      	str	r2, [r3, #0]
}
 8005010:	bf00      	nop
 8005012:	3714      	adds	r7, #20
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	20000e10 	.word	0x20000e10
 8005020:	20004a10 	.word	0x20004a10
 8005024:	20004a18 	.word	0x20004a18
 8005028:	20004a20 	.word	0x20004a20
 800502c:	20004a1c 	.word	0x20004a1c
 8005030:	20004a2c 	.word	0x20004a2c

08005034 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005034:	b480      	push	{r7}
 8005036:	b085      	sub	sp, #20
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800503c:	4b28      	ldr	r3, [pc, #160]	@ (80050e0 <prvInsertBlockIntoFreeList+0xac>)
 800503e:	60fb      	str	r3, [r7, #12]
 8005040:	e002      	b.n	8005048 <prvInsertBlockIntoFreeList+0x14>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	60fb      	str	r3, [r7, #12]
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	429a      	cmp	r2, r3
 8005050:	d8f7      	bhi.n	8005042 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	4413      	add	r3, r2
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	429a      	cmp	r2, r3
 8005062:	d108      	bne.n	8005076 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	685a      	ldr	r2, [r3, #4]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	441a      	add	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	68ba      	ldr	r2, [r7, #8]
 8005080:	441a      	add	r2, r3
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	429a      	cmp	r2, r3
 8005088:	d118      	bne.n	80050bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	4b15      	ldr	r3, [pc, #84]	@ (80050e4 <prvInsertBlockIntoFreeList+0xb0>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	429a      	cmp	r2, r3
 8005094:	d00d      	beq.n	80050b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	685a      	ldr	r2, [r3, #4]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	441a      	add	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	601a      	str	r2, [r3, #0]
 80050b0:	e008      	b.n	80050c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80050b2:	4b0c      	ldr	r3, [pc, #48]	@ (80050e4 <prvInsertBlockIntoFreeList+0xb0>)
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	601a      	str	r2, [r3, #0]
 80050ba:	e003      	b.n	80050c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d002      	beq.n	80050d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	687a      	ldr	r2, [r7, #4]
 80050d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050d2:	bf00      	nop
 80050d4:	3714      	adds	r7, #20
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	20004a10 	.word	0x20004a10
 80050e4:	20004a18 	.word	0x20004a18

080050e8 <memset>:
 80050e8:	4402      	add	r2, r0
 80050ea:	4603      	mov	r3, r0
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d100      	bne.n	80050f2 <memset+0xa>
 80050f0:	4770      	bx	lr
 80050f2:	f803 1b01 	strb.w	r1, [r3], #1
 80050f6:	e7f9      	b.n	80050ec <memset+0x4>

080050f8 <__libc_init_array>:
 80050f8:	b570      	push	{r4, r5, r6, lr}
 80050fa:	4d0d      	ldr	r5, [pc, #52]	@ (8005130 <__libc_init_array+0x38>)
 80050fc:	4c0d      	ldr	r4, [pc, #52]	@ (8005134 <__libc_init_array+0x3c>)
 80050fe:	1b64      	subs	r4, r4, r5
 8005100:	10a4      	asrs	r4, r4, #2
 8005102:	2600      	movs	r6, #0
 8005104:	42a6      	cmp	r6, r4
 8005106:	d109      	bne.n	800511c <__libc_init_array+0x24>
 8005108:	4d0b      	ldr	r5, [pc, #44]	@ (8005138 <__libc_init_array+0x40>)
 800510a:	4c0c      	ldr	r4, [pc, #48]	@ (800513c <__libc_init_array+0x44>)
 800510c:	f000 f826 	bl	800515c <_init>
 8005110:	1b64      	subs	r4, r4, r5
 8005112:	10a4      	asrs	r4, r4, #2
 8005114:	2600      	movs	r6, #0
 8005116:	42a6      	cmp	r6, r4
 8005118:	d105      	bne.n	8005126 <__libc_init_array+0x2e>
 800511a:	bd70      	pop	{r4, r5, r6, pc}
 800511c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005120:	4798      	blx	r3
 8005122:	3601      	adds	r6, #1
 8005124:	e7ee      	b.n	8005104 <__libc_init_array+0xc>
 8005126:	f855 3b04 	ldr.w	r3, [r5], #4
 800512a:	4798      	blx	r3
 800512c:	3601      	adds	r6, #1
 800512e:	e7f2      	b.n	8005116 <__libc_init_array+0x1e>
 8005130:	080051ec 	.word	0x080051ec
 8005134:	080051ec 	.word	0x080051ec
 8005138:	080051ec 	.word	0x080051ec
 800513c:	080051f0 	.word	0x080051f0

08005140 <memcpy>:
 8005140:	440a      	add	r2, r1
 8005142:	4291      	cmp	r1, r2
 8005144:	f100 33ff 	add.w	r3, r0, #4294967295
 8005148:	d100      	bne.n	800514c <memcpy+0xc>
 800514a:	4770      	bx	lr
 800514c:	b510      	push	{r4, lr}
 800514e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005152:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005156:	4291      	cmp	r1, r2
 8005158:	d1f9      	bne.n	800514e <memcpy+0xe>
 800515a:	bd10      	pop	{r4, pc}

0800515c <_init>:
 800515c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800515e:	bf00      	nop
 8005160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005162:	bc08      	pop	{r3}
 8005164:	469e      	mov	lr, r3
 8005166:	4770      	bx	lr

08005168 <_fini>:
 8005168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800516a:	bf00      	nop
 800516c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800516e:	bc08      	pop	{r3}
 8005170:	469e      	mov	lr, r3
 8005172:	4770      	bx	lr
