
19. Printing statistics.

=== rr_7x7_8 ===

   Number of wires:                 16
   Number of wire bits:            103
   Number of public wires:          16
   Number of public wire bits:     103
   Number of ports:                  3
   Number of port bits:             28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_6                          1
     NR_6_1                          1
     NR_6_6                          1
     customAdder13_6                 1
     customAdder6_0                  1

   Area for cell type \NR_6_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_6_6 is unknown!
   Area for cell type \NR_1_6 is unknown!
   Area for cell type \customAdder13_6 is unknown!
   Area for cell type \customAdder6_0 is unknown!

=== rr_9x9_1 ===

   Number of wires:                 16
   Number of wire bits:            133
   Number of public wires:          16
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             36
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_8                          1
     NR_8_1                          1
     NR_8_8                          1
     customAdder17_8                 1
     customAdder8_0                  1

   Area for cell type \NR_8_8 is unknown!
   Area for cell type \NR_8_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_8 is unknown!
   Area for cell type \customAdder8_0 is unknown!
   Area for cell type \customAdder17_8 is unknown!

=== multiplier16bit_47 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_7_9                          1
     NR_9_7                          1
     customAdder16_0                 1
     customAdder25_8                 1
     rr_7x7_8                        1
     rr_9x9_1                        1

   Area for cell type \NR_7_9 is unknown!
   Area for cell type \NR_9_7 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \customAdder25_8 is unknown!
   Area for cell type \rr_9x9_1 is unknown!
   Area for cell type \rr_7x7_8 is unknown!

=== unsignedBrentKungAdder17bit ===

   Number of wires:                 91
   Number of wire bits:            140
   Number of public wires:          91
   Number of public wire bits:     140
   Number of ports:                  3
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     BitwisePG                      17
     BlackCell                      11
     GrayCell                       16
     XorGate                        16

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder17_8 ===

   Number of wires:                  3
   Number of wire bits:             44
   Number of public wires:           3
   Number of public wire bits:      44
   Number of ports:                  3
   Number of port bits:             44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder17bit      1

   Area for cell type \unsignedBrentKungAdder17bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder6_0 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder13_6 ===

   Number of wires:                  3
   Number of wire bits:             34
   Number of public wires:           3
   Number of public wire bits:      34
   Number of ports:                  3
   Number of port bits:             34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder13bit      1

   Area for cell type \unsignedBrentKungAdder13bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder25_8 ===

   Number of wires:                  3
   Number of wire bits:             68
   Number of public wires:           3
   Number of public wire bits:      68
   Number of ports:                  3
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder25bit      1

   Area for cell type \unsignedBrentKungAdder25bit is unknown!

=== BitwisePG ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\BitwisePG': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder8_0 ===

   Number of wires:                  3
   Number of wire bits:             25
   Number of public wires:           3
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder8bit      1

   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== unsignedBrentKungAdder13bit ===

   Number of wires:                 67
   Number of wire bits:            104
   Number of public wires:          67
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:             40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     BitwisePG                      13
     BlackCell                       7
     GrayCell                       12
     XorGate                        12

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder25bit ===

   Number of wires:                137
   Number of wire bits:            210
   Number of public wires:         137
   Number of public wire bits:     210
   Number of ports:                  3
   Number of port bits:             76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 91
     BitwisePG                      25
     BlackCell                      18
     GrayCell                       24
     XorGate                        24

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== U_SP_9_7 ===

   Number of wires:                 17
   Number of wire bits:             79
   Number of public wires:          17
   Number of public wire bits:      79
   Number of ports:                 17
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     AND2x2_ASAP7_75t_R             63

   Chip area for module '\U_SP_9_7': 5.511240
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_9_7 ===

   Number of wires:                 94
   Number of wire bits:            123
   Number of public wires:          94
   Number of public wire bits:     123
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_9_7                          1
     U_SP_9_7                        1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_9_7 is unknown!
   Area for cell type \U_SP_9_7 is unknown!

=== HalfAdder ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     HAxp5_ASAP7_75t_R               1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\HalfAdder': 1.530900
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_14_14 ===

   Number of wires:                 76
   Number of wire bits:            116
   Number of public wires:          76
   Number of public wire bits:     116
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     A2O1A1Ixp33_ASAP7_75t_R         1
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AO21x1_ASAP7_75t_R              1
     AOI21xp33_ASAP7_75t_R           3
     HAxp5_ASAP7_75t_R               7
     HalfAdder                      14
     INVx1_ASAP7_75t_R              17
     NAND2xp33_ASAP7_75t_R           4
     NOR2xp33_ASAP7_75t_R            6
     O2A1O1Ixp33_ASAP7_75t_R         2
     OAI211xp5_ASAP7_75t_R           1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               2
     XNOR2xp5_ASAP7_75t_R            6

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_14_14': 15.294420
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_6_6 ===

   Number of wires:                 13
   Number of wire bits:             48
   Number of public wires:          13
   Number of public wire bits:      48
   Number of ports:                 13
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     AND2x2_ASAP7_75t_R             36

   Chip area for module '\U_SP_6_6': 3.149280
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_6 ===

   Number of wires:                 59
   Number of wire bits:             80
   Number of public wires:          59
   Number of public wire bits:      80
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_10_10                        1
     DT_6_6                          1
     U_SP_6_6                        1

   Area for cell type \BK_10_10 is unknown!
   Area for cell type \DT_6_6 is unknown!
   Area for cell type \U_SP_6_6 is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     FAx1_ASAP7_75t_R                1
     INVx1_ASAP7_75t_R               2

   Chip area for module '\FullAdder': 1.603800
     of which used for sequential elements: 0.000000 (0.00%)

=== BK_10_10 ===

   Number of wires:                 52
   Number of wire bits:             80
   Number of public wires:          52
   Number of public wire bits:      80
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     A2O1A1O1Ixp25_ASAP7_75t_R       1
     AND2x2_ASAP7_75t_R              1
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R           1
     HAxp5_ASAP7_75t_R               5
     HalfAdder                      10
     INVx1_ASAP7_75t_R              13
     NAND2xp33_ASAP7_75t_R           1
     NOR2xp33_ASAP7_75t_R            4
     O2A1O1Ixp33_ASAP7_75t_R         1
     OAI21xp33_ASAP7_75t_R           2
     OR2x2_ASAP7_75t_R               1
     XNOR2xp5_ASAP7_75t_R            4

   Area for cell type \HalfAdder is unknown!

   Chip area for module '\BK_10_10': 11.328660
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_7_9 ===

   Number of wires:                 17
   Number of wire bits:             79
   Number of public wires:          17
   Number of public wire bits:      79
   Number of ports:                 17
   Number of port bits:             79
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     AND2x2_ASAP7_75t_R             63

   Chip area for module '\U_SP_7_9': 5.511240
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_7_9 ===

   Number of wires:                 94
   Number of wire bits:            123
   Number of public wires:          94
   Number of public wire bits:     123
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_7_9                          1
     U_SP_7_9                        1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_7_9 is unknown!
   Area for cell type \U_SP_7_9 is unknown!

=== DT_9_7 ===

   Number of wires:                 73
   Number of wire bits:            148
   Number of public wires:          73
   Number of public wire bits:     148
   Number of ports:                 17
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     FullAdder                      34
     HalfAdder                       6

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== NR_1_6 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\NR_1_6': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_1 ===

   Number of wires:                  3
   Number of wire bits:             13
   Number of public wires:           3
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     AND2x2_ASAP7_75t_R              6

   Chip area for module '\NR_6_1': 0.524880
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_8_1 ===

   Number of wires:                  3
   Number of wire bits:             17
   Number of public wires:           3
   Number of public wire bits:      17
   Number of ports:                  3
   Number of port bits:             17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     AND2x2_ASAP7_75t_R              8

   Chip area for module '\NR_8_1': 0.699840
     of which used for sequential elements: 0.000000 (0.00%)

=== U_SP_8_8 ===

   Number of wires:                 17
   Number of wire bits:             80
   Number of public wires:          17
   Number of public wire bits:      80
   Number of ports:                 17
   Number of port bits:             80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     AND2x2_ASAP7_75t_R             64

   Chip area for module '\U_SP_8_8': 5.598720
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_8_8 ===

   Number of wires:                 95
   Number of wire bits:            124
   Number of public wires:          95
   Number of public wire bits:     124
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     BK_14_14                        1
     DT_8_8                          1
     U_SP_8_8                        1

   Area for cell type \BK_14_14 is unknown!
   Area for cell type \DT_8_8 is unknown!
   Area for cell type \U_SP_8_8 is unknown!

=== DT_6_6 ===

   Number of wires:                 37
   Number of wire bits:             81
   Number of public wires:          37
   Number of public wire bits:      81
   Number of ports:                 13
   Number of port bits:             57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     FullAdder                      15
     HalfAdder                       5

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_7_9 ===

   Number of wires:                 73
   Number of wire bits:            148
   Number of public wires:          73
   Number of public wire bits:     148
   Number of ports:                 17
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     FullAdder                      34
     HalfAdder                       6

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== DT_8_8 ===

   Number of wires:                 77
   Number of wire bits:            153
   Number of public wires:          77
   Number of public wire bits:     153
   Number of ports:                 17
   Number of port bits:             93
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     FullAdder                      35
     HalfAdder                       7

   Area for cell type \HalfAdder is unknown!
   Area for cell type \FullAdder is unknown!

=== NR_1_8 ===

   Number of wires:                  3
   Number of wire bits:             17
   Number of public wires:           3
   Number of public wire bits:      17
   Number of ports:                  3
   Number of port bits:             17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     AND2x2_ASAP7_75t_R              8

   Chip area for module '\NR_1_8': 0.699840
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   multiplier16bit_47                1
     NR_7_9                          1
       BK_14_14                      1
         HalfAdder                  14
       DT_7_9                        1
         FullAdder                  34
         HalfAdder                   6
       U_SP_7_9                      1
     NR_9_7                          1
       BK_14_14                      1
         HalfAdder                  14
       DT_9_7                        1
         FullAdder                  34
         HalfAdder                   6
       U_SP_9_7                      1
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder25_8                 1
       unsignedBrentKungAdder25bit      1
         BitwisePG                  25
         BlackCell                  18
         GrayCell                   24
         XorGate                    24
     rr_7x7_8                        1
       NR_1_1                        1
       NR_1_6                        1
       NR_6_1                        1
       NR_6_6                        1
         BK_10_10                    1
           HalfAdder                10
         DT_6_6                      1
           FullAdder                15
           HalfAdder                 5
         U_SP_6_6                    1
       customAdder13_6               1
         unsignedBrentKungAdder13bit      1
           BitwisePG                13
           BlackCell                 7
           GrayCell                 12
           XorGate                  12
       customAdder6_0                1
         unsignedBrentKungAdder6bit      1
           BitwisePG                 6
           BlackCell                 2
           GrayCell                  5
           XorGate                   5
     rr_9x9_1                        1
       NR_1_1                        1
       NR_1_8                        1
       NR_8_1                        1
       NR_8_8                        1
         BK_14_14                    1
           HalfAdder                14
         DT_8_8                      1
           FullAdder                35
           HalfAdder                 7
         U_SP_8_8                    1
       customAdder17_8               1
         unsignedBrentKungAdder17bit      1
           BitwisePG                17
           BlackCell                11
           GrayCell                 16
           XorGate                  16
       customAdder8_0                1
         unsignedBrentKungAdder8bit      1
           BitwisePG                 8
           BlackCell                 4
           GrayCell                  7
           XorGate                   7

   Number of wires:               4224
   Number of wire bits:           5914
   Number of public wires:        4224
   Number of public wire bits:    5914
   Number of ports:               2399
   Number of port bits:           3778
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1551
     A2O1A1Ixp33_ASAP7_75t_R         3
     A2O1A1O1Ixp25_ASAP7_75t_R       4
     AND2x2_ASAP7_75t_R            310
     AO21x1_ASAP7_75t_R            135
     AO221x1_ASAP7_75t_R             1
     AOI21xp33_ASAP7_75t_R          10
     FAx1_ASAP7_75t_R              118
     HAxp5_ASAP7_75t_R             187
     INVx1_ASAP7_75t_R             622
     NAND2xp33_ASAP7_75t_R          13
     NOR2xp33_ASAP7_75t_R           22
     O2A1O1Ixp33_ASAP7_75t_R         7
     OAI211xp5_ASAP7_75t_R           3
     OAI21xp33_ASAP7_75t_R           8
     OR2x2_ASAP7_75t_R               7
     XNOR2xp5_ASAP7_75t_R           22
     XOR2xp5_ASAP7_75t_R            79

   Chip area for top module '\multiplier16bit_47': 541.880280
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.37e-04   1.74e-04   9.12e-08   3.11e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.37e-04   1.74e-04   9.12e-08   3.11e-04 100.0%
                          44.2%      55.8%       0.0%
Startpoint: A[9] (input port clocked by clk)
Endpoint: P[30] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  33.36   33.36 ^ A[9] (in)
  36.54   69.90 ^ M2/S0/_44_/Y (AND2x2_ASAP7_75t_R)
  35.07  104.97 ^ M2/S1/U1/_2_/SN (FAx1_ASAP7_75t_R)
  16.62  121.59 v M2/S1/U1/_4_/Y (INVx1_ASAP7_75t_R)
  21.71  143.30 ^ M2/S1/U10/_2_/CON (FAx1_ASAP7_75t_R)
  18.90  162.20 v M2/S1/U10/_3_/Y (INVx1_ASAP7_75t_R)
  24.72  186.92 ^ M2/S1/U23/_2_/CON (FAx1_ASAP7_75t_R)
  16.37  203.29 v M2/S1/U23/_2_/SN (FAx1_ASAP7_75t_R)
  16.88  220.18 ^ M2/S1/U23/_4_/Y (INVx1_ASAP7_75t_R)
  38.89  259.07 v M2/S1/U34/_2_/SN (FAx1_ASAP7_75t_R)
  13.38  272.45 ^ M2/S1/U34/_4_/Y (INVx1_ASAP7_75t_R)
  14.17  286.62 v M2/S2/U7/_2_/CON (HAxp5_ASAP7_75t_R)
  12.47  299.09 ^ M2/S2/U7/_2_/SN (HAxp5_ASAP7_75t_R)
  14.42  313.51 v M2/S2/U7/_4_/Y (INVx1_ASAP7_75t_R)
  22.57  336.07 ^ M2/S2/_53_/Y (NAND2xp33_ASAP7_75t_R)
  22.55  358.63 v M2/S2/_55_/Y (OAI21xp33_ASAP7_75t_R)
  22.36  380.99 ^ M2/S2/_96_/CON (HAxp5_ASAP7_75t_R)
   9.31  390.30 v M2/S2/_97_/Y (INVx1_ASAP7_75t_R)
  17.60  407.89 ^ M2/S2/_76_/Y (NOR2xp33_ASAP7_75t_R)
  23.80  431.70 ^ M2/S2/_77_/Y (XNOR2xp5_ASAP7_75t_R)
  16.35  448.04 v adder1/adder_module/uut10/_2_/CON (HAxp5_ASAP7_75t_R)
  13.08  461.12 ^ adder1/adder_module/uut10/_2_/SN (HAxp5_ASAP7_75t_R)
  15.81  476.93 v adder1/adder_module/uut10/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.84  499.77 v adder1/adder_module/uut21/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  21.64  521.41 v adder1/adder_module/uut26/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.06  549.48 v adder1/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  576.86 v adder1/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  600.80 v adder1/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  17.01  617.81 ^ adder1/adder_module/uut56/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  16.91  634.72 v adder2/adder_module/uut15/_2_/CON (HAxp5_ASAP7_75t_R)
  12.93  647.65 ^ adder2/adder_module/uut15/_2_/SN (HAxp5_ASAP7_75t_R)
  15.67  663.32 v adder2/adder_module/uut15/P\\INVx1_ASAP7_75t_R/Y (INVx1_ASAP7_75t_R)
  22.08  685.40 v adder2/adder_module/uut32/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  706.57 v adder2/adder_module/uut40/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.17  727.73 v adder2/adder_module/uut44/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.09  758.83 v adder2/adder_module/uut46/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.39  790.22 v adder2/adder_module/uut49/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.38  817.60 v adder2/adder_module/uut54/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94  841.55 v adder2/adder_module/uut65/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.76  871.31 ^ adder2/adder_module/uut89/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00  871.31 ^ P[30] (out)
         871.31   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -871.31   data arrival time
---------------------------------------------------------
        9128.69   slack (MET)


