Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9aadf11390e54f6fa1562456d1e0236f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot converter_task6_behav xil_defaultlib.converter_task6 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.converter_task6
Built simulation snapshot converter_task6_behav
