# ğŸ”§ Verilog-HDL Projects Repository

Welcome to my **100 Days RTL Design Challenge** repository!  
This repository contains a comprehensive collection of over 100 Verilog HDL-based digital design implementations ranging from basic gates to advanced system-level modules.

## ğŸ“Œ About the Challenge

This challenge was self-initiated to practice, organize, and master Verilog HDL coding with clean, synthesizable RTL. It includes behavioral, structural, dataflow, and mixed modeling styles, complete with testbenches and simulation support. All projects were coded and simulated using Vivado tool.

## ğŸ› ï¸ Tools Used

- Xilinx Vivado 2024.1

---

## ğŸ“š Project Categories

- Logic Gates & Combinational Circuits
- Adders, Subtractors & Arithmetic Units
- Comparators & Multipliers
- Encoders, Decoders, MUX/DEMUX
- Flip-Flops & Latches
- Counters (Sync/Async, Up/Down, Johnson, Ring)
- Shift Registers (SISO, SIPO, PISO, PIPO)
- Sequence Generators & FSMs
- Memory Elements (ROM, SRAM, FIFO)
- Clock & Frequency Dividers
- Digital Clocks & Timing Circuits
- Voter Machines, ALUs, FSMs
- Special Circuits (PWM, IIR Filter, Baugh-Wooley, etc.)

---

## ğŸ“Š Project Table

| No. | Module Name                                                | HDL Code Link | Testbench Link |
|-----|-------------------------------------------------------------|----------------|----------------|
| 1   | AND Gate Behavioral                                         |                |                |
| 2   | AOI (And-Or-Inverter)                                       |                |                |
| 3   | CMOS Inverter                                               |                |                |
| 4   | CMOS NAND Gate                                              |                |                |
| 5   | CMOS NOR Gate                                               |                |                |
| 6   | Logic Gates                                                 |                |                |
| 7   | SR Latch Using NAND Gates                                   |                |                |
| 8   | SR Latch Using NOR Gates                                    |                |                |
| 9   | Gated D Latch Using NAND Gates                              |                |                |
| 10  | Gated SR Latch Using NAND Gates                             |                |                |
| ... | ...                                                         |                |                |
| 100 | Infinite Impulse Response (IIR) Filter                      |                |                |

---

## ğŸ“¦ Repository Structure

```bash
Verilog-HDL/
â”œâ”€â”€ gates/
â”œâ”€â”€ adders/
â”œâ”€â”€ subtractors/
â”œâ”€â”€ multipliers/
â”œâ”€â”€ counters/
â”œâ”€â”€ fsm/
â”œâ”€â”€ filters/
â”œâ”€â”€ memory/
â”œâ”€â”€ clock_dividers/
â”œâ”€â”€ shift_registers/
â”œâ”€â”€ display_drivers/
â”œâ”€â”€ testbenches/
â””â”€â”€ README.md
