/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [10:0] _06_;
  wire [41:0] _07_;
  wire [19:0] _08_;
  wire [19:0] _09_;
  wire [6:0] _10_;
  wire [21:0] _11_;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [30:0] celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [14:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [41:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [19:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[153] ? in_data[177] : in_data[153];
  assign celloutsig_1_3z = ~celloutsig_1_1z;
  assign celloutsig_0_12z = ~((celloutsig_0_5z | _00_) & (celloutsig_0_4z[0] | _01_));
  assign celloutsig_0_13z = ~((_02_ | celloutsig_0_8z) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_0_14z = celloutsig_0_9z | ~(celloutsig_0_1z);
  assign celloutsig_0_1z = in_data[29] | ~(in_data[49]);
  assign celloutsig_0_18z = celloutsig_0_9z | ~(celloutsig_0_17z);
  assign celloutsig_1_6z = celloutsig_1_2z[20] ^ celloutsig_1_3z;
  assign celloutsig_1_16z = celloutsig_1_0z ^ celloutsig_1_3z;
  assign celloutsig_1_18z = celloutsig_1_6z ^ celloutsig_1_16z;
  assign celloutsig_0_20z = celloutsig_0_6z ^ _04_;
  assign celloutsig_0_28z = celloutsig_0_2z[1] ^ celloutsig_0_23z;
  assign celloutsig_0_31z = { _06_[10:8], _00_, celloutsig_0_2z, celloutsig_0_11z } + { in_data[45:38], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_36z = { celloutsig_0_21z[12:10], celloutsig_0_5z, celloutsig_0_5z, _07_[36], _05_, _07_[34], _06_[10:8], _00_, _07_[29], celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_12z } + { celloutsig_0_31z[9:0], celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_28z };
  assign celloutsig_0_7z = { _08_[19:14], _03_, _08_[12], _01_, _08_[10:9], _07_[36], _05_, _07_[34], _06_[10:8], _00_, _07_[29], celloutsig_0_1z } + { _09_[19], _02_, _09_[17], _08_[19:14], _03_, _08_[12], _01_, _08_[10:9], _09_[5:1], celloutsig_0_5z };
  assign celloutsig_0_24z = celloutsig_0_22z[5:2] + { celloutsig_0_22z[11], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_9z };
  reg [21:0] _28_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _28_ <= 22'h000000;
    else _28_ <= in_data[54:33];
  assign { _11_[21], _09_[19], _02_, _09_[17], _08_[19:14], _03_, _08_[12], _01_, _08_[10:9], _09_[5:1], _11_[1:0] } = _28_;
  reg [7:0] _29_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _29_ <= 8'h00;
    else _29_ <= { _03_, _08_[12], _01_, _08_[10:9], _09_[5:3] };
  assign { _07_[36], _05_, _07_[34], _06_[10:8], _00_, _07_[29] } = _29_;
  reg [6:0] _30_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _30_ <= 7'h00;
    else _30_ <= celloutsig_0_7z[7:1];
  assign { _10_[6], _04_, _10_[4:0] } = _30_;
  assign celloutsig_1_2z = in_data[189:169] & { in_data[143:126], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_22z = { in_data[67:57], celloutsig_0_15z } & { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_9z = { _07_[36], _05_, _07_[34], _06_[10:8], _00_ } >= celloutsig_0_7z[12:6];
  assign celloutsig_0_17z = { celloutsig_0_15z[0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_4z } >= { _02_, _09_[17], _08_[19:14], _03_, _08_[12] };
  assign celloutsig_0_19z = celloutsig_0_2z[2:0] >= { _08_[12], _01_, _08_[10] };
  assign celloutsig_1_19z = { celloutsig_1_2z[13:8], celloutsig_1_9z } > in_data[118:112];
  assign celloutsig_0_5z = { _07_[36], _05_, _07_[34], _06_[10:8], _00_ } <= { _00_, _07_[29], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = { _07_[34], _06_[10:9] } && celloutsig_0_2z[5:3];
  assign celloutsig_0_8z = ! celloutsig_0_7z[8:4];
  assign celloutsig_0_27z = { in_data[83:80], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_4z } % { 1'h1, celloutsig_0_21z[17:16], celloutsig_0_21z[16], celloutsig_0_21z[14:8], celloutsig_0_24z };
  assign celloutsig_0_35z = { celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_12z } !== _09_[3:1];
  assign celloutsig_0_11z = { in_data[66], celloutsig_0_6z, celloutsig_0_4z } !== { celloutsig_0_7z[8:5], celloutsig_0_9z };
  assign celloutsig_1_1z = & in_data[182:180];
  assign celloutsig_1_9z = | in_data[149:139];
  assign celloutsig_0_16z = | { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_12z, _07_[36], _05_, _07_[34], _06_[10:8], _00_, _07_[29] };
  assign celloutsig_0_23z = celloutsig_0_6z & celloutsig_0_1z;
  assign celloutsig_0_4z = celloutsig_0_2z[3:1] >> _06_[10:8];
  assign celloutsig_0_2z = { _01_, _08_[10:9], _09_[5:4], celloutsig_0_1z } >> in_data[83:78];
  assign celloutsig_0_15z = { _06_[10:8], _00_ } - { _08_[15:14], _03_, celloutsig_0_8z };
  assign { celloutsig_0_21z[6], celloutsig_0_21z[16], celloutsig_0_21z[14:7], celloutsig_0_21z[5:0], celloutsig_0_21z[30:17] } = ~ { celloutsig_0_16z, celloutsig_0_11z, _07_[36], _05_, _07_[34], _06_[10:8], _00_, _07_[29], celloutsig_0_2z, _02_, _09_[17], _08_[19:14], _03_, _08_[12], _01_, _08_[10:9], _09_[5] };
  assign _06_[7:0] = { _00_, celloutsig_0_2z, celloutsig_0_11z };
  assign { _07_[41:37], _07_[35], _07_[33:30], _07_[28:0] } = { celloutsig_0_21z[12:10], celloutsig_0_5z, celloutsig_0_5z, _05_, _06_[10:8], _00_, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_12z };
  assign { _08_[13], _08_[11], _08_[8:0] } = { _03_, _01_, _07_[36], _05_, _07_[34], _06_[10:8], _00_, _07_[29], celloutsig_0_1z };
  assign { _09_[18], _09_[16:6], _09_[0] } = { _02_, _08_[19:14], _03_, _08_[12], _01_, _08_[10:9], celloutsig_0_5z };
  assign _10_[5] = _04_;
  assign _11_[20:2] = { _09_[19], _02_, _09_[17], _08_[19:14], _03_, _08_[12], _01_, _08_[10:9], _09_[5:1] };
  assign celloutsig_0_21z[15] = celloutsig_0_21z[16];
  assign { out_data[128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z[36:5] };
endmodule
