The cache instruction has the general form of a MIPS load or store instruction (with the usual register plus 16-bit signed displacement address)&#8212;but where the data register would have been encoded there&#8217;s a 5-bit operation field, which <SPAN class=cloze>[...]</SPAN>