
UART2_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001470  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08001634  08001634  00002634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800165c  0800165c  00003010  2**0
                  CONTENTS
  4 .ARM          00000008  0800165c  0800165c  0000265c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001664  08001664  00003010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001664  08001664  00002664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001668  08001668  00002668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  0800166c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  20000010  0800167c  00003010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  0800167c  00003078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007090  00000000  00000000  00003040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011ee  00000000  00000000  0000a0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005d8  00000000  00000000  0000b2c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000475  00000000  00000000  0000b898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000206e6  00000000  00000000  0000bd0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007149  00000000  00000000  0002c3f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7635  00000000  00000000  0003353c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fab71  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000016f4  00000000  00000000  000fabb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  000fc2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	00000000 	.word	0x00000000
 80001e4:	0800161c 	.word	0x0800161c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000014 	.word	0x20000014
 8000200:	0800161c 	.word	0x0800161c

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <__aeabi_uldivmod>:
 8000214:	b953      	cbnz	r3, 800022c <__aeabi_uldivmod+0x18>
 8000216:	b94a      	cbnz	r2, 800022c <__aeabi_uldivmod+0x18>
 8000218:	2900      	cmp	r1, #0
 800021a:	bf08      	it	eq
 800021c:	2800      	cmpeq	r0, #0
 800021e:	bf1c      	itt	ne
 8000220:	f04f 31ff 	movne.w	r1, #4294967295
 8000224:	f04f 30ff 	movne.w	r0, #4294967295
 8000228:	f000 b96a 	b.w	8000500 <__aeabi_idiv0>
 800022c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000230:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000234:	f000 f806 	bl	8000244 <__udivmoddi4>
 8000238:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr

08000244 <__udivmoddi4>:
 8000244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000248:	9d08      	ldr	r5, [sp, #32]
 800024a:	460c      	mov	r4, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14e      	bne.n	80002ee <__udivmoddi4+0xaa>
 8000250:	4694      	mov	ip, r2
 8000252:	458c      	cmp	ip, r1
 8000254:	4686      	mov	lr, r0
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	d962      	bls.n	8000322 <__udivmoddi4+0xde>
 800025c:	b14a      	cbz	r2, 8000272 <__udivmoddi4+0x2e>
 800025e:	f1c2 0320 	rsb	r3, r2, #32
 8000262:	4091      	lsls	r1, r2
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	fa0c fc02 	lsl.w	ip, ip, r2
 800026c:	4319      	orrs	r1, r3
 800026e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000272:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000276:	fa1f f68c 	uxth.w	r6, ip
 800027a:	fbb1 f4f7 	udiv	r4, r1, r7
 800027e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000282:	fb07 1114 	mls	r1, r7, r4, r1
 8000286:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028a:	fb04 f106 	mul.w	r1, r4, r6
 800028e:	4299      	cmp	r1, r3
 8000290:	d90a      	bls.n	80002a8 <__udivmoddi4+0x64>
 8000292:	eb1c 0303 	adds.w	r3, ip, r3
 8000296:	f104 30ff 	add.w	r0, r4, #4294967295
 800029a:	f080 8112 	bcs.w	80004c2 <__udivmoddi4+0x27e>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 810f 	bls.w	80004c2 <__udivmoddi4+0x27e>
 80002a4:	3c02      	subs	r4, #2
 80002a6:	4463      	add	r3, ip
 80002a8:	1a59      	subs	r1, r3, r1
 80002aa:	fa1f f38e 	uxth.w	r3, lr
 80002ae:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b2:	fb07 1110 	mls	r1, r7, r0, r1
 80002b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002ba:	fb00 f606 	mul.w	r6, r0, r6
 80002be:	429e      	cmp	r6, r3
 80002c0:	d90a      	bls.n	80002d8 <__udivmoddi4+0x94>
 80002c2:	eb1c 0303 	adds.w	r3, ip, r3
 80002c6:	f100 31ff 	add.w	r1, r0, #4294967295
 80002ca:	f080 80fc 	bcs.w	80004c6 <__udivmoddi4+0x282>
 80002ce:	429e      	cmp	r6, r3
 80002d0:	f240 80f9 	bls.w	80004c6 <__udivmoddi4+0x282>
 80002d4:	4463      	add	r3, ip
 80002d6:	3802      	subs	r0, #2
 80002d8:	1b9b      	subs	r3, r3, r6
 80002da:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa6>
 80002e2:	40d3      	lsrs	r3, r2
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xba>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb4>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa6>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x150>
 8000306:	42a3      	cmp	r3, r4
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xcc>
 800030a:	4290      	cmp	r0, r2
 800030c:	f0c0 80f0 	bcc.w	80004f0 <__udivmoddi4+0x2ac>
 8000310:	1a86      	subs	r6, r0, r2
 8000312:	eb64 0303 	sbc.w	r3, r4, r3
 8000316:	2001      	movs	r0, #1
 8000318:	2d00      	cmp	r5, #0
 800031a:	d0e6      	beq.n	80002ea <__udivmoddi4+0xa6>
 800031c:	e9c5 6300 	strd	r6, r3, [r5]
 8000320:	e7e3      	b.n	80002ea <__udivmoddi4+0xa6>
 8000322:	2a00      	cmp	r2, #0
 8000324:	f040 8090 	bne.w	8000448 <__udivmoddi4+0x204>
 8000328:	eba1 040c 	sub.w	r4, r1, ip
 800032c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000330:	fa1f f78c 	uxth.w	r7, ip
 8000334:	2101      	movs	r1, #1
 8000336:	fbb4 f6f8 	udiv	r6, r4, r8
 800033a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033e:	fb08 4416 	mls	r4, r8, r6, r4
 8000342:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000346:	fb07 f006 	mul.w	r0, r7, r6
 800034a:	4298      	cmp	r0, r3
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x11c>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f106 34ff 	add.w	r4, r6, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x11a>
 8000358:	4298      	cmp	r0, r3
 800035a:	f200 80cd 	bhi.w	80004f8 <__udivmoddi4+0x2b4>
 800035e:	4626      	mov	r6, r4
 8000360:	1a1c      	subs	r4, r3, r0
 8000362:	fa1f f38e 	uxth.w	r3, lr
 8000366:	fbb4 f0f8 	udiv	r0, r4, r8
 800036a:	fb08 4410 	mls	r4, r8, r0, r4
 800036e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000372:	fb00 f707 	mul.w	r7, r0, r7
 8000376:	429f      	cmp	r7, r3
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0x148>
 800037a:	eb1c 0303 	adds.w	r3, ip, r3
 800037e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x146>
 8000384:	429f      	cmp	r7, r3
 8000386:	f200 80b0 	bhi.w	80004ea <__udivmoddi4+0x2a6>
 800038a:	4620      	mov	r0, r4
 800038c:	1bdb      	subs	r3, r3, r7
 800038e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x9c>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a4:	fa04 f301 	lsl.w	r3, r4, r1
 80003a8:	ea43 030c 	orr.w	r3, r3, ip
 80003ac:	40f4      	lsrs	r4, r6
 80003ae:	fa00 f801 	lsl.w	r8, r0, r1
 80003b2:	0c38      	lsrs	r0, r7, #16
 80003b4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003b8:	fbb4 fef0 	udiv	lr, r4, r0
 80003bc:	fa1f fc87 	uxth.w	ip, r7
 80003c0:	fb00 441e 	mls	r4, r0, lr, r4
 80003c4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c8:	fb0e f90c 	mul.w	r9, lr, ip
 80003cc:	45a1      	cmp	r9, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d90a      	bls.n	80003ea <__udivmoddi4+0x1a6>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003da:	f080 8084 	bcs.w	80004e6 <__udivmoddi4+0x2a2>
 80003de:	45a1      	cmp	r9, r4
 80003e0:	f240 8081 	bls.w	80004e6 <__udivmoddi4+0x2a2>
 80003e4:	f1ae 0e02 	sub.w	lr, lr, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	eba4 0409 	sub.w	r4, r4, r9
 80003ee:	fa1f f983 	uxth.w	r9, r3
 80003f2:	fbb4 f3f0 	udiv	r3, r4, r0
 80003f6:	fb00 4413 	mls	r4, r0, r3, r4
 80003fa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003fe:	fb03 fc0c 	mul.w	ip, r3, ip
 8000402:	45a4      	cmp	ip, r4
 8000404:	d907      	bls.n	8000416 <__udivmoddi4+0x1d2>
 8000406:	193c      	adds	r4, r7, r4
 8000408:	f103 30ff 	add.w	r0, r3, #4294967295
 800040c:	d267      	bcs.n	80004de <__udivmoddi4+0x29a>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d965      	bls.n	80004de <__udivmoddi4+0x29a>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041a:	fba0 9302 	umull	r9, r3, r0, r2
 800041e:	eba4 040c 	sub.w	r4, r4, ip
 8000422:	429c      	cmp	r4, r3
 8000424:	46ce      	mov	lr, r9
 8000426:	469c      	mov	ip, r3
 8000428:	d351      	bcc.n	80004ce <__udivmoddi4+0x28a>
 800042a:	d04e      	beq.n	80004ca <__udivmoddi4+0x286>
 800042c:	b155      	cbz	r5, 8000444 <__udivmoddi4+0x200>
 800042e:	ebb8 030e 	subs.w	r3, r8, lr
 8000432:	eb64 040c 	sbc.w	r4, r4, ip
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	40cb      	lsrs	r3, r1
 800043c:	431e      	orrs	r6, r3
 800043e:	40cc      	lsrs	r4, r1
 8000440:	e9c5 6400 	strd	r6, r4, [r5]
 8000444:	2100      	movs	r1, #0
 8000446:	e750      	b.n	80002ea <__udivmoddi4+0xa6>
 8000448:	f1c2 0320 	rsb	r3, r2, #32
 800044c:	fa20 f103 	lsr.w	r1, r0, r3
 8000450:	fa0c fc02 	lsl.w	ip, ip, r2
 8000454:	fa24 f303 	lsr.w	r3, r4, r3
 8000458:	4094      	lsls	r4, r2
 800045a:	430c      	orrs	r4, r1
 800045c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000460:	fa00 fe02 	lsl.w	lr, r0, r2
 8000464:	fa1f f78c 	uxth.w	r7, ip
 8000468:	fbb3 f0f8 	udiv	r0, r3, r8
 800046c:	fb08 3110 	mls	r1, r8, r0, r3
 8000470:	0c23      	lsrs	r3, r4, #16
 8000472:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000476:	fb00 f107 	mul.w	r1, r0, r7
 800047a:	4299      	cmp	r1, r3
 800047c:	d908      	bls.n	8000490 <__udivmoddi4+0x24c>
 800047e:	eb1c 0303 	adds.w	r3, ip, r3
 8000482:	f100 36ff 	add.w	r6, r0, #4294967295
 8000486:	d22c      	bcs.n	80004e2 <__udivmoddi4+0x29e>
 8000488:	4299      	cmp	r1, r3
 800048a:	d92a      	bls.n	80004e2 <__udivmoddi4+0x29e>
 800048c:	3802      	subs	r0, #2
 800048e:	4463      	add	r3, ip
 8000490:	1a5b      	subs	r3, r3, r1
 8000492:	b2a4      	uxth	r4, r4
 8000494:	fbb3 f1f8 	udiv	r1, r3, r8
 8000498:	fb08 3311 	mls	r3, r8, r1, r3
 800049c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a0:	fb01 f307 	mul.w	r3, r1, r7
 80004a4:	42a3      	cmp	r3, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x276>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f101 36ff 	add.w	r6, r1, #4294967295
 80004b0:	d213      	bcs.n	80004da <__udivmoddi4+0x296>
 80004b2:	42a3      	cmp	r3, r4
 80004b4:	d911      	bls.n	80004da <__udivmoddi4+0x296>
 80004b6:	3902      	subs	r1, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	1ae4      	subs	r4, r4, r3
 80004bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c0:	e739      	b.n	8000336 <__udivmoddi4+0xf2>
 80004c2:	4604      	mov	r4, r0
 80004c4:	e6f0      	b.n	80002a8 <__udivmoddi4+0x64>
 80004c6:	4608      	mov	r0, r1
 80004c8:	e706      	b.n	80002d8 <__udivmoddi4+0x94>
 80004ca:	45c8      	cmp	r8, r9
 80004cc:	d2ae      	bcs.n	800042c <__udivmoddi4+0x1e8>
 80004ce:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d2:	eb63 0c07 	sbc.w	ip, r3, r7
 80004d6:	3801      	subs	r0, #1
 80004d8:	e7a8      	b.n	800042c <__udivmoddi4+0x1e8>
 80004da:	4631      	mov	r1, r6
 80004dc:	e7ed      	b.n	80004ba <__udivmoddi4+0x276>
 80004de:	4603      	mov	r3, r0
 80004e0:	e799      	b.n	8000416 <__udivmoddi4+0x1d2>
 80004e2:	4630      	mov	r0, r6
 80004e4:	e7d4      	b.n	8000490 <__udivmoddi4+0x24c>
 80004e6:	46d6      	mov	lr, sl
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1a6>
 80004ea:	4463      	add	r3, ip
 80004ec:	3802      	subs	r0, #2
 80004ee:	e74d      	b.n	800038c <__udivmoddi4+0x148>
 80004f0:	4606      	mov	r6, r0
 80004f2:	4623      	mov	r3, r4
 80004f4:	4608      	mov	r0, r1
 80004f6:	e70f      	b.n	8000318 <__udivmoddi4+0xd4>
 80004f8:	3e02      	subs	r6, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	e730      	b.n	8000360 <__udivmoddi4+0x11c>
 80004fe:	bf00      	nop

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <SysTick_Handler>:
 *  Created on: Jan 17, 2025
 *      Author: User
 */

void SysTick_Handler(void) //systick interrupt handler
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000508:	f000 f952 	bl	80007b0 <HAL_IncTick>

	HAL_SYSTICK_IRQHandler();
 800050c:	f000 fa81 	bl	8000a12 <HAL_SYSTICK_IRQHandler>

}
 8000510:	bf00      	nop
 8000512:	bd80      	pop	{r7, pc}

08000514 <main>:
UART_HandleTypeDef huart2;

char* User_data = "The application is running \r\n";

int main(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
	HAL_Init();
 800051a:	f000 f8f7 	bl	800070c <HAL_Init>
	SystemClockConfig();
 800051e:	f000 f81d 	bl	800055c <SystemClockConfig>
	UART2_Init();
 8000522:	f000 f823 	bl	800056c <UART2_Init>

	uint16_t len_data = strlen(User_data);
 8000526:	4b0b      	ldr	r3, [pc, #44]	@ (8000554 <main+0x40>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4618      	mov	r0, r3
 800052c:	f7ff fe6a 	bl	8000204 <strlen>
 8000530:	4603      	mov	r3, r0
 8000532:	80fb      	strh	r3, [r7, #6]

	if (HAL_UART_Transmit(&huart2 , (uint8_t *)User_data , len_data , HAL_MAX_DELAY) != HAL_OK)
 8000534:	4b07      	ldr	r3, [pc, #28]	@ (8000554 <main+0x40>)
 8000536:	6819      	ldr	r1, [r3, #0]
 8000538:	88fa      	ldrh	r2, [r7, #6]
 800053a:	f04f 33ff 	mov.w	r3, #4294967295
 800053e:	4806      	ldr	r0, [pc, #24]	@ (8000558 <main+0x44>)
 8000540:	f000 fc8c 	bl	8000e5c <HAL_UART_Transmit>
 8000544:	4603      	mov	r3, r0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d002      	beq.n	8000550 <main+0x3c>
	{
		Error_handler();
 800054a:	f000 f835 	bl	80005b8 <Error_handler>
	}

	while(1);
 800054e:	bf00      	nop
 8000550:	bf00      	nop
 8000552:	e7fd      	b.n	8000550 <main+0x3c>
 8000554:	20000000 	.word	0x20000000
 8000558:	2000002c 	.word	0x2000002c

0800055c <SystemClockConfig>:

	return 0;
}

void SystemClockConfig(void)
{
 800055c:	b480      	push	{r7}
 800055e:	af00      	add	r7, sp, #0



}
 8000560:	bf00      	nop
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr
	...

0800056c <UART2_Init>:

void UART2_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000570:	4b0f      	ldr	r3, [pc, #60]	@ (80005b0 <UART2_Init+0x44>)
 8000572:	4a10      	ldr	r2, [pc, #64]	@ (80005b4 <UART2_Init+0x48>)
 8000574:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000576:	4b0e      	ldr	r3, [pc, #56]	@ (80005b0 <UART2_Init+0x44>)
 8000578:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800057c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800057e:	4b0c      	ldr	r3, [pc, #48]	@ (80005b0 <UART2_Init+0x44>)
 8000580:	2200      	movs	r2, #0
 8000582:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000584:	4b0a      	ldr	r3, [pc, #40]	@ (80005b0 <UART2_Init+0x44>)
 8000586:	2200      	movs	r2, #0
 8000588:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800058a:	4b09      	ldr	r3, [pc, #36]	@ (80005b0 <UART2_Init+0x44>)
 800058c:	2200      	movs	r2, #0
 800058e:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000590:	4b07      	ldr	r3, [pc, #28]	@ (80005b0 <UART2_Init+0x44>)
 8000592:	2200      	movs	r2, #0
 8000594:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000596:	4b06      	ldr	r3, [pc, #24]	@ (80005b0 <UART2_Init+0x44>)
 8000598:	220c      	movs	r2, #12
 800059a:	615a      	str	r2, [r3, #20]

	if(HAL_UART_Init(&huart2) != HAL_OK)
 800059c:	4804      	ldr	r0, [pc, #16]	@ (80005b0 <UART2_Init+0x44>)
 800059e:	f000 fc0d 	bl	8000dbc <HAL_UART_Init>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d001      	beq.n	80005ac <UART2_Init+0x40>
	{
		//there is a problem
		Error_handler();
 80005a8:	f000 f806 	bl	80005b8 <Error_handler>
	}
}
 80005ac:	bf00      	nop
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	2000002c 	.word	0x2000002c
 80005b4:	40004400 	.word	0x40004400

080005b8 <Error_handler>:

void Error_handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0

	while(1);
 80005bc:	bf00      	nop
 80005be:	e7fd      	b.n	80005bc <Error_handler+0x4>

080005c0 <HAL_MspInit>:

#include "stm32f4xx_hal.h"


void HAL_MspInit(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  //here will do low level processor specific init

	//1- set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005c4:	2003      	movs	r0, #3
 80005c6:	f000 f9e3 	bl	8000990 <HAL_NVIC_SetPriorityGrouping>

	//2- enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x07 << 16; // usg fault , memory fault and bus fault system exceptions
 80005ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000600 <HAL_MspInit+0x40>)
 80005cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005ce:	4a0c      	ldr	r2, [pc, #48]	@ (8000600 <HAL_MspInit+0x40>)
 80005d0:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80005d4:	6253      	str	r3, [r2, #36]	@ 0x24

	//3- configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn , 0 , 0);
 80005d6:	2200      	movs	r2, #0
 80005d8:	2100      	movs	r1, #0
 80005da:	f06f 000b 	mvn.w	r0, #11
 80005de:	f000 f9e2 	bl	80009a6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn , 0 , 0);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2100      	movs	r1, #0
 80005e6:	f06f 000a 	mvn.w	r0, #10
 80005ea:	f000 f9dc 	bl	80009a6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn , 0 , 0);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2100      	movs	r1, #0
 80005f2:	f06f 0009 	mvn.w	r0, #9
 80005f6:	f000 f9d6 	bl	80009a6 <HAL_NVIC_SetPriority>
}
 80005fa:	bf00      	nop
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	e000ed00 	.word	0xe000ed00

08000604 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b08a      	sub	sp, #40	@ 0x28
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_uart;
	//here we are going to do the low level Inits of the USART2 peripheral

	//1- enable the clock for tha USART2 peripheral as well as for GPIOA peripheral
	__HAL_RCC_USART2_CLK_ENABLE();
 800060c:	2300      	movs	r3, #0
 800060e:	613b      	str	r3, [r7, #16]
 8000610:	4b1e      	ldr	r3, [pc, #120]	@ (800068c <HAL_UART_MspInit+0x88>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000614:	4a1d      	ldr	r2, [pc, #116]	@ (800068c <HAL_UART_MspInit+0x88>)
 8000616:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800061a:	6413      	str	r3, [r2, #64]	@ 0x40
 800061c:	4b1b      	ldr	r3, [pc, #108]	@ (800068c <HAL_UART_MspInit+0x88>)
 800061e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000620:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000624:	613b      	str	r3, [r7, #16]
 8000626:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	4b17      	ldr	r3, [pc, #92]	@ (800068c <HAL_UART_MspInit+0x88>)
 800062e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000630:	4a16      	ldr	r2, [pc, #88]	@ (800068c <HAL_UART_MspInit+0x88>)
 8000632:	f043 0301 	orr.w	r3, r3, #1
 8000636:	6313      	str	r3, [r2, #48]	@ 0x30
 8000638:	4b14      	ldr	r3, [pc, #80]	@ (800068c <HAL_UART_MspInit+0x88>)
 800063a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063c:	f003 0301 	and.w	r3, r3, #1
 8000640:	60fb      	str	r3, [r7, #12]
 8000642:	68fb      	ldr	r3, [r7, #12]
	//2- Do the pin muxing configuration
	gpio_uart.Pin = GPIO_PIN_2;
 8000644:	2304      	movs	r3, #4
 8000646:	617b      	str	r3, [r7, #20]
	gpio_uart.Mode = GPIO_MODE_AF_PP;
 8000648:	2302      	movs	r3, #2
 800064a:	61bb      	str	r3, [r7, #24]
	gpio_uart.Pull = GPIO_PULLUP;
 800064c:	2301      	movs	r3, #1
 800064e:	61fb      	str	r3, [r7, #28]
	gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000650:	2300      	movs	r3, #0
 8000652:	623b      	str	r3, [r7, #32]
	gpio_uart.Alternate = GPIO_AF7_USART2; //UART2_Tx
 8000654:	2307      	movs	r3, #7
 8000656:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	4619      	mov	r1, r3
 800065e:	480c      	ldr	r0, [pc, #48]	@ (8000690 <HAL_UART_MspInit+0x8c>)
 8000660:	f000 f9e4 	bl	8000a2c <HAL_GPIO_Init>

	gpio_uart.Pin = GPIO_PIN_3; //UART2_Rx
 8000664:	2308      	movs	r3, #8
 8000666:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000668:	f107 0314 	add.w	r3, r7, #20
 800066c:	4619      	mov	r1, r3
 800066e:	4808      	ldr	r0, [pc, #32]	@ (8000690 <HAL_UART_MspInit+0x8c>)
 8000670:	f000 f9dc 	bl	8000a2c <HAL_GPIO_Init>
	//3- enable the IRQ and set up the priority(NVIC setting)
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000674:	2026      	movs	r0, #38	@ 0x26
 8000676:	f000 f9b2 	bl	80009de <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 800067a:	2200      	movs	r2, #0
 800067c:	210f      	movs	r1, #15
 800067e:	2026      	movs	r0, #38	@ 0x26
 8000680:	f000 f991 	bl	80009a6 <HAL_NVIC_SetPriority>
}
 8000684:	bf00      	nop
 8000686:	3728      	adds	r7, #40	@ 0x28
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	40023800 	.word	0x40023800
 8000690:	40020000 	.word	0x40020000

08000694 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000698:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <SystemInit+0x20>)
 800069a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800069e:	4a05      	ldr	r2, [pc, #20]	@ (80006b4 <SystemInit+0x20>)
 80006a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	e000ed00 	.word	0xe000ed00

080006b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80006b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80006bc:	f7ff ffea 	bl	8000694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80006c0:	480c      	ldr	r0, [pc, #48]	@ (80006f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006c2:	490d      	ldr	r1, [pc, #52]	@ (80006f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006c4:	4a0d      	ldr	r2, [pc, #52]	@ (80006fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006c8:	e002      	b.n	80006d0 <LoopCopyDataInit>

080006ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ce:	3304      	adds	r3, #4

080006d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006d4:	d3f9      	bcc.n	80006ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000700 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006d8:	4c0a      	ldr	r4, [pc, #40]	@ (8000704 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006dc:	e001      	b.n	80006e2 <LoopFillZerobss>

080006de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006e0:	3204      	adds	r2, #4

080006e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006e4:	d3fb      	bcc.n	80006de <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80006e6:	f000 ff75 	bl	80015d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80006ea:	f7ff ff13 	bl	8000514 <main>
  bx  lr    
 80006ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80006f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80006f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006f8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80006fc:	0800166c 	.word	0x0800166c
  ldr r2, =_sbss
 8000700:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000704:	20000078 	.word	0x20000078

08000708 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000708:	e7fe      	b.n	8000708 <ADC_IRQHandler>
	...

0800070c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000710:	4b0e      	ldr	r3, [pc, #56]	@ (800074c <HAL_Init+0x40>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a0d      	ldr	r2, [pc, #52]	@ (800074c <HAL_Init+0x40>)
 8000716:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800071a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800071c:	4b0b      	ldr	r3, [pc, #44]	@ (800074c <HAL_Init+0x40>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a0a      	ldr	r2, [pc, #40]	@ (800074c <HAL_Init+0x40>)
 8000722:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000726:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000728:	4b08      	ldr	r3, [pc, #32]	@ (800074c <HAL_Init+0x40>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a07      	ldr	r2, [pc, #28]	@ (800074c <HAL_Init+0x40>)
 800072e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000732:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000734:	2003      	movs	r0, #3
 8000736:	f000 f92b 	bl	8000990 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800073a:	2000      	movs	r0, #0
 800073c:	f000 f808 	bl	8000750 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000740:	f7ff ff3e 	bl	80005c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000744:	2300      	movs	r3, #0
}
 8000746:	4618      	mov	r0, r3
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023c00 	.word	0x40023c00

08000750 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000758:	4b12      	ldr	r3, [pc, #72]	@ (80007a4 <HAL_InitTick+0x54>)
 800075a:	681a      	ldr	r2, [r3, #0]
 800075c:	4b12      	ldr	r3, [pc, #72]	@ (80007a8 <HAL_InitTick+0x58>)
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	4619      	mov	r1, r3
 8000762:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000766:	fbb3 f3f1 	udiv	r3, r3, r1
 800076a:	fbb2 f3f3 	udiv	r3, r2, r3
 800076e:	4618      	mov	r0, r3
 8000770:	f000 f943 	bl	80009fa <HAL_SYSTICK_Config>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d001      	beq.n	800077e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800077a:	2301      	movs	r3, #1
 800077c:	e00e      	b.n	800079c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	2b0f      	cmp	r3, #15
 8000782:	d80a      	bhi.n	800079a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000784:	2200      	movs	r2, #0
 8000786:	6879      	ldr	r1, [r7, #4]
 8000788:	f04f 30ff 	mov.w	r0, #4294967295
 800078c:	f000 f90b 	bl	80009a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000790:	4a06      	ldr	r2, [pc, #24]	@ (80007ac <HAL_InitTick+0x5c>)
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000796:	2300      	movs	r3, #0
 8000798:	e000      	b.n	800079c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800079a:	2301      	movs	r3, #1
}
 800079c:	4618      	mov	r0, r3
 800079e:	3708      	adds	r7, #8
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	20000004 	.word	0x20000004
 80007a8:	2000000c 	.word	0x2000000c
 80007ac:	20000008 	.word	0x20000008

080007b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007b4:	4b06      	ldr	r3, [pc, #24]	@ (80007d0 <HAL_IncTick+0x20>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	461a      	mov	r2, r3
 80007ba:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <HAL_IncTick+0x24>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4413      	add	r3, r2
 80007c0:	4a04      	ldr	r2, [pc, #16]	@ (80007d4 <HAL_IncTick+0x24>)
 80007c2:	6013      	str	r3, [r2, #0]
}
 80007c4:	bf00      	nop
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	2000000c 	.word	0x2000000c
 80007d4:	20000074 	.word	0x20000074

080007d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  return uwTick;
 80007dc:	4b03      	ldr	r3, [pc, #12]	@ (80007ec <HAL_GetTick+0x14>)
 80007de:	681b      	ldr	r3, [r3, #0]
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	20000074 	.word	0x20000074

080007f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b085      	sub	sp, #20
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	f003 0307 	and.w	r3, r3, #7
 80007fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000800:	4b0c      	ldr	r3, [pc, #48]	@ (8000834 <__NVIC_SetPriorityGrouping+0x44>)
 8000802:	68db      	ldr	r3, [r3, #12]
 8000804:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000806:	68ba      	ldr	r2, [r7, #8]
 8000808:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800080c:	4013      	ands	r3, r2
 800080e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000818:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800081c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000820:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000822:	4a04      	ldr	r2, [pc, #16]	@ (8000834 <__NVIC_SetPriorityGrouping+0x44>)
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	60d3      	str	r3, [r2, #12]
}
 8000828:	bf00      	nop
 800082a:	3714      	adds	r7, #20
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr
 8000834:	e000ed00 	.word	0xe000ed00

08000838 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800083c:	4b04      	ldr	r3, [pc, #16]	@ (8000850 <__NVIC_GetPriorityGrouping+0x18>)
 800083e:	68db      	ldr	r3, [r3, #12]
 8000840:	0a1b      	lsrs	r3, r3, #8
 8000842:	f003 0307 	and.w	r3, r3, #7
}
 8000846:	4618      	mov	r0, r3
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800085e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000862:	2b00      	cmp	r3, #0
 8000864:	db0b      	blt.n	800087e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	f003 021f 	and.w	r2, r3, #31
 800086c:	4907      	ldr	r1, [pc, #28]	@ (800088c <__NVIC_EnableIRQ+0x38>)
 800086e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000872:	095b      	lsrs	r3, r3, #5
 8000874:	2001      	movs	r0, #1
 8000876:	fa00 f202 	lsl.w	r2, r0, r2
 800087a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800087e:	bf00      	nop
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000e100 	.word	0xe000e100

08000890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	6039      	str	r1, [r7, #0]
 800089a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800089c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	db0a      	blt.n	80008ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	490c      	ldr	r1, [pc, #48]	@ (80008dc <__NVIC_SetPriority+0x4c>)
 80008aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ae:	0112      	lsls	r2, r2, #4
 80008b0:	b2d2      	uxtb	r2, r2
 80008b2:	440b      	add	r3, r1
 80008b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008b8:	e00a      	b.n	80008d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	b2da      	uxtb	r2, r3
 80008be:	4908      	ldr	r1, [pc, #32]	@ (80008e0 <__NVIC_SetPriority+0x50>)
 80008c0:	79fb      	ldrb	r3, [r7, #7]
 80008c2:	f003 030f 	and.w	r3, r3, #15
 80008c6:	3b04      	subs	r3, #4
 80008c8:	0112      	lsls	r2, r2, #4
 80008ca:	b2d2      	uxtb	r2, r2
 80008cc:	440b      	add	r3, r1
 80008ce:	761a      	strb	r2, [r3, #24]
}
 80008d0:	bf00      	nop
 80008d2:	370c      	adds	r7, #12
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr
 80008dc:	e000e100 	.word	0xe000e100
 80008e0:	e000ed00 	.word	0xe000ed00

080008e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b089      	sub	sp, #36	@ 0x24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	f003 0307 	and.w	r3, r3, #7
 80008f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008f8:	69fb      	ldr	r3, [r7, #28]
 80008fa:	f1c3 0307 	rsb	r3, r3, #7
 80008fe:	2b04      	cmp	r3, #4
 8000900:	bf28      	it	cs
 8000902:	2304      	movcs	r3, #4
 8000904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	3304      	adds	r3, #4
 800090a:	2b06      	cmp	r3, #6
 800090c:	d902      	bls.n	8000914 <NVIC_EncodePriority+0x30>
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	3b03      	subs	r3, #3
 8000912:	e000      	b.n	8000916 <NVIC_EncodePriority+0x32>
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000918:	f04f 32ff 	mov.w	r2, #4294967295
 800091c:	69bb      	ldr	r3, [r7, #24]
 800091e:	fa02 f303 	lsl.w	r3, r2, r3
 8000922:	43da      	mvns	r2, r3
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	401a      	ands	r2, r3
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800092c:	f04f 31ff 	mov.w	r1, #4294967295
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	fa01 f303 	lsl.w	r3, r1, r3
 8000936:	43d9      	mvns	r1, r3
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800093c:	4313      	orrs	r3, r2
         );
}
 800093e:	4618      	mov	r0, r3
 8000940:	3724      	adds	r7, #36	@ 0x24
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
	...

0800094c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	3b01      	subs	r3, #1
 8000958:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800095c:	d301      	bcc.n	8000962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800095e:	2301      	movs	r3, #1
 8000960:	e00f      	b.n	8000982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000962:	4a0a      	ldr	r2, [pc, #40]	@ (800098c <SysTick_Config+0x40>)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	3b01      	subs	r3, #1
 8000968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800096a:	210f      	movs	r1, #15
 800096c:	f04f 30ff 	mov.w	r0, #4294967295
 8000970:	f7ff ff8e 	bl	8000890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000974:	4b05      	ldr	r3, [pc, #20]	@ (800098c <SysTick_Config+0x40>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800097a:	4b04      	ldr	r3, [pc, #16]	@ (800098c <SysTick_Config+0x40>)
 800097c:	2207      	movs	r2, #7
 800097e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000980:	2300      	movs	r3, #0
}
 8000982:	4618      	mov	r0, r3
 8000984:	3708      	adds	r7, #8
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	e000e010 	.word	0xe000e010

08000990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000998:	6878      	ldr	r0, [r7, #4]
 800099a:	f7ff ff29 	bl	80007f0 <__NVIC_SetPriorityGrouping>
}
 800099e:	bf00      	nop
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b086      	sub	sp, #24
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	4603      	mov	r3, r0
 80009ae:	60b9      	str	r1, [r7, #8]
 80009b0:	607a      	str	r2, [r7, #4]
 80009b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009b8:	f7ff ff3e 	bl	8000838 <__NVIC_GetPriorityGrouping>
 80009bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	68b9      	ldr	r1, [r7, #8]
 80009c2:	6978      	ldr	r0, [r7, #20]
 80009c4:	f7ff ff8e 	bl	80008e4 <NVIC_EncodePriority>
 80009c8:	4602      	mov	r2, r0
 80009ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ce:	4611      	mov	r1, r2
 80009d0:	4618      	mov	r0, r3
 80009d2:	f7ff ff5d 	bl	8000890 <__NVIC_SetPriority>
}
 80009d6:	bf00      	nop
 80009d8:	3718      	adds	r7, #24
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b082      	sub	sp, #8
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	4603      	mov	r3, r0
 80009e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f7ff ff31 	bl	8000854 <__NVIC_EnableIRQ>
}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}

080009fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	b082      	sub	sp, #8
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f7ff ffa2 	bl	800094c <SysTick_Config>
 8000a08:	4603      	mov	r3, r0
}
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000a16:	f000 f802 	bl	8000a1e <HAL_SYSTICK_Callback>
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000a22:	bf00      	nop
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr

08000a2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b089      	sub	sp, #36	@ 0x24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
 8000a34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000a36:	2300      	movs	r3, #0
 8000a38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]
 8000a46:	e165      	b.n	8000d14 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000a48:	2201      	movs	r2, #1
 8000a4a:	69fb      	ldr	r3, [r7, #28]
 8000a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	697a      	ldr	r2, [r7, #20]
 8000a58:	4013      	ands	r3, r2
 8000a5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	f040 8154 	bne.w	8000d0e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f003 0303 	and.w	r3, r3, #3
 8000a6e:	2b01      	cmp	r3, #1
 8000a70:	d005      	beq.n	8000a7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000a7a:	2b02      	cmp	r3, #2
 8000a7c:	d130      	bne.n	8000ae0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	689b      	ldr	r3, [r3, #8]
 8000a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000a84:	69fb      	ldr	r3, [r7, #28]
 8000a86:	005b      	lsls	r3, r3, #1
 8000a88:	2203      	movs	r2, #3
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	43db      	mvns	r3, r3
 8000a90:	69ba      	ldr	r2, [r7, #24]
 8000a92:	4013      	ands	r3, r2
 8000a94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	68da      	ldr	r2, [r3, #12]
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa2:	69ba      	ldr	r2, [r7, #24]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	69ba      	ldr	r2, [r7, #24]
 8000aac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	69fb      	ldr	r3, [r7, #28]
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	43db      	mvns	r3, r3
 8000abe:	69ba      	ldr	r2, [r7, #24]
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	091b      	lsrs	r3, r3, #4
 8000aca:	f003 0201 	and.w	r2, r3, #1
 8000ace:	69fb      	ldr	r3, [r7, #28]
 8000ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad4:	69ba      	ldr	r2, [r7, #24]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	69ba      	ldr	r2, [r7, #24]
 8000ade:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f003 0303 	and.w	r3, r3, #3
 8000ae8:	2b03      	cmp	r3, #3
 8000aea:	d017      	beq.n	8000b1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000af2:	69fb      	ldr	r3, [r7, #28]
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	2203      	movs	r2, #3
 8000af8:	fa02 f303 	lsl.w	r3, r2, r3
 8000afc:	43db      	mvns	r3, r3
 8000afe:	69ba      	ldr	r2, [r7, #24]
 8000b00:	4013      	ands	r3, r2
 8000b02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	689a      	ldr	r2, [r3, #8]
 8000b08:	69fb      	ldr	r3, [r7, #28]
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b10:	69ba      	ldr	r2, [r7, #24]
 8000b12:	4313      	orrs	r3, r2
 8000b14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	69ba      	ldr	r2, [r7, #24]
 8000b1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f003 0303 	and.w	r3, r3, #3
 8000b24:	2b02      	cmp	r3, #2
 8000b26:	d123      	bne.n	8000b70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b28:	69fb      	ldr	r3, [r7, #28]
 8000b2a:	08da      	lsrs	r2, r3, #3
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	3208      	adds	r2, #8
 8000b30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b36:	69fb      	ldr	r3, [r7, #28]
 8000b38:	f003 0307 	and.w	r3, r3, #7
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	220f      	movs	r2, #15
 8000b40:	fa02 f303 	lsl.w	r3, r2, r3
 8000b44:	43db      	mvns	r3, r3
 8000b46:	69ba      	ldr	r2, [r7, #24]
 8000b48:	4013      	ands	r3, r2
 8000b4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	691a      	ldr	r2, [r3, #16]
 8000b50:	69fb      	ldr	r3, [r7, #28]
 8000b52:	f003 0307 	and.w	r3, r3, #7
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5c:	69ba      	ldr	r2, [r7, #24]
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000b62:	69fb      	ldr	r3, [r7, #28]
 8000b64:	08da      	lsrs	r2, r3, #3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	3208      	adds	r2, #8
 8000b6a:	69b9      	ldr	r1, [r7, #24]
 8000b6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b76:	69fb      	ldr	r3, [r7, #28]
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	2203      	movs	r2, #3
 8000b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b80:	43db      	mvns	r3, r3
 8000b82:	69ba      	ldr	r2, [r7, #24]
 8000b84:	4013      	ands	r3, r2
 8000b86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	f003 0203 	and.w	r2, r3, #3
 8000b90:	69fb      	ldr	r3, [r7, #28]
 8000b92:	005b      	lsls	r3, r3, #1
 8000b94:	fa02 f303 	lsl.w	r3, r2, r3
 8000b98:	69ba      	ldr	r2, [r7, #24]
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	69ba      	ldr	r2, [r7, #24]
 8000ba2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	f000 80ae 	beq.w	8000d0e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	60fb      	str	r3, [r7, #12]
 8000bb6:	4b5d      	ldr	r3, [pc, #372]	@ (8000d2c <HAL_GPIO_Init+0x300>)
 8000bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bba:	4a5c      	ldr	r2, [pc, #368]	@ (8000d2c <HAL_GPIO_Init+0x300>)
 8000bbc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bc2:	4b5a      	ldr	r3, [pc, #360]	@ (8000d2c <HAL_GPIO_Init+0x300>)
 8000bc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bca:	60fb      	str	r3, [r7, #12]
 8000bcc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000bce:	4a58      	ldr	r2, [pc, #352]	@ (8000d30 <HAL_GPIO_Init+0x304>)
 8000bd0:	69fb      	ldr	r3, [r7, #28]
 8000bd2:	089b      	lsrs	r3, r3, #2
 8000bd4:	3302      	adds	r3, #2
 8000bd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000bdc:	69fb      	ldr	r3, [r7, #28]
 8000bde:	f003 0303 	and.w	r3, r3, #3
 8000be2:	009b      	lsls	r3, r3, #2
 8000be4:	220f      	movs	r2, #15
 8000be6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bea:	43db      	mvns	r3, r3
 8000bec:	69ba      	ldr	r2, [r7, #24]
 8000bee:	4013      	ands	r3, r2
 8000bf0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4a4f      	ldr	r2, [pc, #316]	@ (8000d34 <HAL_GPIO_Init+0x308>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d025      	beq.n	8000c46 <HAL_GPIO_Init+0x21a>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a4e      	ldr	r2, [pc, #312]	@ (8000d38 <HAL_GPIO_Init+0x30c>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d01f      	beq.n	8000c42 <HAL_GPIO_Init+0x216>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	4a4d      	ldr	r2, [pc, #308]	@ (8000d3c <HAL_GPIO_Init+0x310>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d019      	beq.n	8000c3e <HAL_GPIO_Init+0x212>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4a4c      	ldr	r2, [pc, #304]	@ (8000d40 <HAL_GPIO_Init+0x314>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d013      	beq.n	8000c3a <HAL_GPIO_Init+0x20e>
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a4b      	ldr	r2, [pc, #300]	@ (8000d44 <HAL_GPIO_Init+0x318>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d00d      	beq.n	8000c36 <HAL_GPIO_Init+0x20a>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4a4a      	ldr	r2, [pc, #296]	@ (8000d48 <HAL_GPIO_Init+0x31c>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d007      	beq.n	8000c32 <HAL_GPIO_Init+0x206>
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4a49      	ldr	r2, [pc, #292]	@ (8000d4c <HAL_GPIO_Init+0x320>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d101      	bne.n	8000c2e <HAL_GPIO_Init+0x202>
 8000c2a:	2306      	movs	r3, #6
 8000c2c:	e00c      	b.n	8000c48 <HAL_GPIO_Init+0x21c>
 8000c2e:	2307      	movs	r3, #7
 8000c30:	e00a      	b.n	8000c48 <HAL_GPIO_Init+0x21c>
 8000c32:	2305      	movs	r3, #5
 8000c34:	e008      	b.n	8000c48 <HAL_GPIO_Init+0x21c>
 8000c36:	2304      	movs	r3, #4
 8000c38:	e006      	b.n	8000c48 <HAL_GPIO_Init+0x21c>
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	e004      	b.n	8000c48 <HAL_GPIO_Init+0x21c>
 8000c3e:	2302      	movs	r3, #2
 8000c40:	e002      	b.n	8000c48 <HAL_GPIO_Init+0x21c>
 8000c42:	2301      	movs	r3, #1
 8000c44:	e000      	b.n	8000c48 <HAL_GPIO_Init+0x21c>
 8000c46:	2300      	movs	r3, #0
 8000c48:	69fa      	ldr	r2, [r7, #28]
 8000c4a:	f002 0203 	and.w	r2, r2, #3
 8000c4e:	0092      	lsls	r2, r2, #2
 8000c50:	4093      	lsls	r3, r2
 8000c52:	69ba      	ldr	r2, [r7, #24]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c58:	4935      	ldr	r1, [pc, #212]	@ (8000d30 <HAL_GPIO_Init+0x304>)
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	089b      	lsrs	r3, r3, #2
 8000c5e:	3302      	adds	r3, #2
 8000c60:	69ba      	ldr	r2, [r7, #24]
 8000c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c66:	4b3a      	ldr	r3, [pc, #232]	@ (8000d50 <HAL_GPIO_Init+0x324>)
 8000c68:	689b      	ldr	r3, [r3, #8]
 8000c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	43db      	mvns	r3, r3
 8000c70:	69ba      	ldr	r2, [r7, #24]
 8000c72:	4013      	ands	r3, r2
 8000c74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d003      	beq.n	8000c8a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000c82:	69ba      	ldr	r2, [r7, #24]
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	4313      	orrs	r3, r2
 8000c88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000c8a:	4a31      	ldr	r2, [pc, #196]	@ (8000d50 <HAL_GPIO_Init+0x324>)
 8000c8c:	69bb      	ldr	r3, [r7, #24]
 8000c8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c90:	4b2f      	ldr	r3, [pc, #188]	@ (8000d50 <HAL_GPIO_Init+0x324>)
 8000c92:	68db      	ldr	r3, [r3, #12]
 8000c94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	43db      	mvns	r3, r3
 8000c9a:	69ba      	ldr	r2, [r7, #24]
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d003      	beq.n	8000cb4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000cac:	69ba      	ldr	r2, [r7, #24]
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000cb4:	4a26      	ldr	r2, [pc, #152]	@ (8000d50 <HAL_GPIO_Init+0x324>)
 8000cb6:	69bb      	ldr	r3, [r7, #24]
 8000cb8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000cba:	4b25      	ldr	r3, [pc, #148]	@ (8000d50 <HAL_GPIO_Init+0x324>)
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	43db      	mvns	r3, r3
 8000cc4:	69ba      	ldr	r2, [r7, #24]
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d003      	beq.n	8000cde <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000cd6:	69ba      	ldr	r2, [r7, #24]
 8000cd8:	693b      	ldr	r3, [r7, #16]
 8000cda:	4313      	orrs	r3, r2
 8000cdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000cde:	4a1c      	ldr	r2, [pc, #112]	@ (8000d50 <HAL_GPIO_Init+0x324>)
 8000ce0:	69bb      	ldr	r3, [r7, #24]
 8000ce2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d50 <HAL_GPIO_Init+0x324>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cea:	693b      	ldr	r3, [r7, #16]
 8000cec:	43db      	mvns	r3, r3
 8000cee:	69ba      	ldr	r2, [r7, #24]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d003      	beq.n	8000d08 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000d00:	69ba      	ldr	r2, [r7, #24]
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	4313      	orrs	r3, r2
 8000d06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000d08:	4a11      	ldr	r2, [pc, #68]	@ (8000d50 <HAL_GPIO_Init+0x324>)
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	3301      	adds	r3, #1
 8000d12:	61fb      	str	r3, [r7, #28]
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	2b0f      	cmp	r3, #15
 8000d18:	f67f ae96 	bls.w	8000a48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000d1c:	bf00      	nop
 8000d1e:	bf00      	nop
 8000d20:	3724      	adds	r7, #36	@ 0x24
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	40023800 	.word	0x40023800
 8000d30:	40013800 	.word	0x40013800
 8000d34:	40020000 	.word	0x40020000
 8000d38:	40020400 	.word	0x40020400
 8000d3c:	40020800 	.word	0x40020800
 8000d40:	40020c00 	.word	0x40020c00
 8000d44:	40021000 	.word	0x40021000
 8000d48:	40021400 	.word	0x40021400
 8000d4c:	40021800 	.word	0x40021800
 8000d50:	40013c00 	.word	0x40013c00

08000d54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000d58:	4b03      	ldr	r3, [pc, #12]	@ (8000d68 <HAL_RCC_GetHCLKFreq+0x14>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	20000004 	.word	0x20000004

08000d6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000d70:	f7ff fff0 	bl	8000d54 <HAL_RCC_GetHCLKFreq>
 8000d74:	4602      	mov	r2, r0
 8000d76:	4b05      	ldr	r3, [pc, #20]	@ (8000d8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8000d78:	689b      	ldr	r3, [r3, #8]
 8000d7a:	0a9b      	lsrs	r3, r3, #10
 8000d7c:	f003 0307 	and.w	r3, r3, #7
 8000d80:	4903      	ldr	r1, [pc, #12]	@ (8000d90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000d82:	5ccb      	ldrb	r3, [r1, r3]
 8000d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	40023800 	.word	0x40023800
 8000d90:	08001654 	.word	0x08001654

08000d94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000d98:	f7ff ffdc 	bl	8000d54 <HAL_RCC_GetHCLKFreq>
 8000d9c:	4602      	mov	r2, r0
 8000d9e:	4b05      	ldr	r3, [pc, #20]	@ (8000db4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	0b5b      	lsrs	r3, r3, #13
 8000da4:	f003 0307 	and.w	r3, r3, #7
 8000da8:	4903      	ldr	r1, [pc, #12]	@ (8000db8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000daa:	5ccb      	ldrb	r3, [r1, r3]
 8000dac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	40023800 	.word	0x40023800
 8000db8:	08001654 	.word	0x08001654

08000dbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d101      	bne.n	8000dce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e042      	b.n	8000e54 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d106      	bne.n	8000de8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f7ff fc0e 	bl	8000604 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2224      	movs	r2, #36	@ 0x24
 8000dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	68da      	ldr	r2, [r3, #12]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000dfe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f000 f973 	bl	80010ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	691a      	ldr	r2, [r3, #16]
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8000e14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	695a      	ldr	r2, [r3, #20]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8000e24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	68da      	ldr	r2, [r3, #12]
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000e34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2200      	movs	r2, #0
 8000e3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2220      	movs	r2, #32
 8000e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2220      	movs	r2, #32
 8000e48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8000e52:	2300      	movs	r3, #0
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b08a      	sub	sp, #40	@ 0x28
 8000e60:	af02      	add	r7, sp, #8
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	603b      	str	r3, [r7, #0]
 8000e68:	4613      	mov	r3, r2
 8000e6a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	2b20      	cmp	r3, #32
 8000e7a:	d175      	bne.n	8000f68 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d002      	beq.n	8000e88 <HAL_UART_Transmit+0x2c>
 8000e82:	88fb      	ldrh	r3, [r7, #6]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d101      	bne.n	8000e8c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	e06e      	b.n	8000f6a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	2200      	movs	r2, #0
 8000e90:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	2221      	movs	r2, #33	@ 0x21
 8000e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8000e9a:	f7ff fc9d 	bl	80007d8 <HAL_GetTick>
 8000e9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	88fa      	ldrh	r2, [r7, #6]
 8000ea4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	88fa      	ldrh	r2, [r7, #6]
 8000eaa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	689b      	ldr	r3, [r3, #8]
 8000eb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000eb4:	d108      	bne.n	8000ec8 <HAL_UART_Transmit+0x6c>
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	691b      	ldr	r3, [r3, #16]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d104      	bne.n	8000ec8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8000ec2:	68bb      	ldr	r3, [r7, #8]
 8000ec4:	61bb      	str	r3, [r7, #24]
 8000ec6:	e003      	b.n	8000ed0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8000ed0:	e02e      	b.n	8000f30 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	9300      	str	r3, [sp, #0]
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	2180      	movs	r1, #128	@ 0x80
 8000edc:	68f8      	ldr	r0, [r7, #12]
 8000ede:	f000 f848 	bl	8000f72 <UART_WaitOnFlagUntilTimeout>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d005      	beq.n	8000ef4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	2220      	movs	r2, #32
 8000eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	e03a      	b.n	8000f6a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d10b      	bne.n	8000f12 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8000efa:	69bb      	ldr	r3, [r7, #24]
 8000efc:	881b      	ldrh	r3, [r3, #0]
 8000efe:	461a      	mov	r2, r3
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000f08:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	3302      	adds	r3, #2
 8000f0e:	61bb      	str	r3, [r7, #24]
 8000f10:	e007      	b.n	8000f22 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	781a      	ldrb	r2, [r3, #0]
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8000f26:	b29b      	uxth	r3, r3
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	b29a      	uxth	r2, r3
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8000f34:	b29b      	uxth	r3, r3
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1cb      	bne.n	8000ed2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	2200      	movs	r2, #0
 8000f42:	2140      	movs	r1, #64	@ 0x40
 8000f44:	68f8      	ldr	r0, [r7, #12]
 8000f46:	f000 f814 	bl	8000f72 <UART_WaitOnFlagUntilTimeout>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d005      	beq.n	8000f5c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	2220      	movs	r2, #32
 8000f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	e006      	b.n	8000f6a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	2220      	movs	r2, #32
 8000f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8000f64:	2300      	movs	r3, #0
 8000f66:	e000      	b.n	8000f6a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8000f68:	2302      	movs	r3, #2
  }
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3720      	adds	r7, #32
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b086      	sub	sp, #24
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	60f8      	str	r0, [r7, #12]
 8000f7a:	60b9      	str	r1, [r7, #8]
 8000f7c:	603b      	str	r3, [r7, #0]
 8000f7e:	4613      	mov	r3, r2
 8000f80:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000f82:	e03b      	b.n	8000ffc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8000f84:	6a3b      	ldr	r3, [r7, #32]
 8000f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f8a:	d037      	beq.n	8000ffc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000f8c:	f7ff fc24 	bl	80007d8 <HAL_GetTick>
 8000f90:	4602      	mov	r2, r0
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	6a3a      	ldr	r2, [r7, #32]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d302      	bcc.n	8000fa2 <UART_WaitOnFlagUntilTimeout+0x30>
 8000f9c:	6a3b      	ldr	r3, [r7, #32]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d101      	bne.n	8000fa6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8000fa2:	2303      	movs	r3, #3
 8000fa4:	e03a      	b.n	800101c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	f003 0304 	and.w	r3, r3, #4
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d023      	beq.n	8000ffc <UART_WaitOnFlagUntilTimeout+0x8a>
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	2b80      	cmp	r3, #128	@ 0x80
 8000fb8:	d020      	beq.n	8000ffc <UART_WaitOnFlagUntilTimeout+0x8a>
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	2b40      	cmp	r3, #64	@ 0x40
 8000fbe:	d01d      	beq.n	8000ffc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0308 	and.w	r3, r3, #8
 8000fca:	2b08      	cmp	r3, #8
 8000fcc:	d116      	bne.n	8000ffc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8000fce:	2300      	movs	r3, #0
 8000fd0:	617b      	str	r3, [r7, #20]
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	617b      	str	r3, [r7, #20]
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	617b      	str	r3, [r7, #20]
 8000fe2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8000fe4:	68f8      	ldr	r0, [r7, #12]
 8000fe6:	f000 f81d 	bl	8001024 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	2208      	movs	r2, #8
 8000fee:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e00f      	b.n	800101c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	4013      	ands	r3, r2
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	429a      	cmp	r2, r3
 800100a:	bf0c      	ite	eq
 800100c:	2301      	moveq	r3, #1
 800100e:	2300      	movne	r3, #0
 8001010:	b2db      	uxtb	r3, r3
 8001012:	461a      	mov	r2, r3
 8001014:	79fb      	ldrb	r3, [r7, #7]
 8001016:	429a      	cmp	r2, r3
 8001018:	d0b4      	beq.n	8000f84 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800101a:	2300      	movs	r3, #0
}
 800101c:	4618      	mov	r0, r3
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}

08001024 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001024:	b480      	push	{r7}
 8001026:	b095      	sub	sp, #84	@ 0x54
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	330c      	adds	r3, #12
 8001032:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001036:	e853 3f00 	ldrex	r3, [r3]
 800103a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800103c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800103e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8001042:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	330c      	adds	r3, #12
 800104a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800104c:	643a      	str	r2, [r7, #64]	@ 0x40
 800104e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001050:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001052:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001054:	e841 2300 	strex	r3, r2, [r1]
 8001058:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800105a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800105c:	2b00      	cmp	r3, #0
 800105e:	d1e5      	bne.n	800102c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	3314      	adds	r3, #20
 8001066:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001068:	6a3b      	ldr	r3, [r7, #32]
 800106a:	e853 3f00 	ldrex	r3, [r3]
 800106e:	61fb      	str	r3, [r7, #28]
   return(result);
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	f023 0301 	bic.w	r3, r3, #1
 8001076:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	3314      	adds	r3, #20
 800107e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001080:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001082:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001084:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001086:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001088:	e841 2300 	strex	r3, r2, [r1]
 800108c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800108e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1e5      	bne.n	8001060 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001098:	2b01      	cmp	r3, #1
 800109a:	d119      	bne.n	80010d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	330c      	adds	r3, #12
 80010a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	e853 3f00 	ldrex	r3, [r3]
 80010aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	f023 0310 	bic.w	r3, r3, #16
 80010b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	330c      	adds	r3, #12
 80010ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80010bc:	61ba      	str	r2, [r7, #24]
 80010be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80010c0:	6979      	ldr	r1, [r7, #20]
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	e841 2300 	strex	r3, r2, [r1]
 80010c8:	613b      	str	r3, [r7, #16]
   return(result);
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d1e5      	bne.n	800109c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2220      	movs	r2, #32
 80010d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2200      	movs	r2, #0
 80010dc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80010de:	bf00      	nop
 80010e0:	3754      	adds	r7, #84	@ 0x54
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
	...

080010ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80010ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80010f0:	b0c0      	sub	sp, #256	@ 0x100
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80010f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	691b      	ldr	r3, [r3, #16]
 8001100:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8001104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001108:	68d9      	ldr	r1, [r3, #12]
 800110a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	ea40 0301 	orr.w	r3, r0, r1
 8001114:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	431a      	orrs	r2, r3
 8001124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	431a      	orrs	r2, r3
 800112c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001130:	69db      	ldr	r3, [r3, #28]
 8001132:	4313      	orrs	r3, r2
 8001134:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8001144:	f021 010c 	bic.w	r1, r1, #12
 8001148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001152:	430b      	orrs	r3, r1
 8001154:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001156:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	695b      	ldr	r3, [r3, #20]
 800115e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8001162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001166:	6999      	ldr	r1, [r3, #24]
 8001168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	ea40 0301 	orr.w	r3, r0, r1
 8001172:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	4b8f      	ldr	r3, [pc, #572]	@ (80013b8 <UART_SetConfig+0x2cc>)
 800117c:	429a      	cmp	r2, r3
 800117e:	d005      	beq.n	800118c <UART_SetConfig+0xa0>
 8001180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	4b8d      	ldr	r3, [pc, #564]	@ (80013bc <UART_SetConfig+0x2d0>)
 8001188:	429a      	cmp	r2, r3
 800118a:	d104      	bne.n	8001196 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800118c:	f7ff fe02 	bl	8000d94 <HAL_RCC_GetPCLK2Freq>
 8001190:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001194:	e003      	b.n	800119e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001196:	f7ff fde9 	bl	8000d6c <HAL_RCC_GetPCLK1Freq>
 800119a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800119e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80011a2:	69db      	ldr	r3, [r3, #28]
 80011a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80011a8:	f040 810c 	bne.w	80013c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80011ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80011b0:	2200      	movs	r2, #0
 80011b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80011b6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80011ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80011be:	4622      	mov	r2, r4
 80011c0:	462b      	mov	r3, r5
 80011c2:	1891      	adds	r1, r2, r2
 80011c4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80011c6:	415b      	adcs	r3, r3
 80011c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80011ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80011ce:	4621      	mov	r1, r4
 80011d0:	eb12 0801 	adds.w	r8, r2, r1
 80011d4:	4629      	mov	r1, r5
 80011d6:	eb43 0901 	adc.w	r9, r3, r1
 80011da:	f04f 0200 	mov.w	r2, #0
 80011de:	f04f 0300 	mov.w	r3, #0
 80011e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80011e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011ee:	4690      	mov	r8, r2
 80011f0:	4699      	mov	r9, r3
 80011f2:	4623      	mov	r3, r4
 80011f4:	eb18 0303 	adds.w	r3, r8, r3
 80011f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80011fc:	462b      	mov	r3, r5
 80011fe:	eb49 0303 	adc.w	r3, r9, r3
 8001202:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001206:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001212:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001216:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800121a:	460b      	mov	r3, r1
 800121c:	18db      	adds	r3, r3, r3
 800121e:	653b      	str	r3, [r7, #80]	@ 0x50
 8001220:	4613      	mov	r3, r2
 8001222:	eb42 0303 	adc.w	r3, r2, r3
 8001226:	657b      	str	r3, [r7, #84]	@ 0x54
 8001228:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800122c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001230:	f7fe fff0 	bl	8000214 <__aeabi_uldivmod>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4b61      	ldr	r3, [pc, #388]	@ (80013c0 <UART_SetConfig+0x2d4>)
 800123a:	fba3 2302 	umull	r2, r3, r3, r2
 800123e:	095b      	lsrs	r3, r3, #5
 8001240:	011c      	lsls	r4, r3, #4
 8001242:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001246:	2200      	movs	r2, #0
 8001248:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800124c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001250:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8001254:	4642      	mov	r2, r8
 8001256:	464b      	mov	r3, r9
 8001258:	1891      	adds	r1, r2, r2
 800125a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800125c:	415b      	adcs	r3, r3
 800125e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001260:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001264:	4641      	mov	r1, r8
 8001266:	eb12 0a01 	adds.w	sl, r2, r1
 800126a:	4649      	mov	r1, r9
 800126c:	eb43 0b01 	adc.w	fp, r3, r1
 8001270:	f04f 0200 	mov.w	r2, #0
 8001274:	f04f 0300 	mov.w	r3, #0
 8001278:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800127c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001280:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001284:	4692      	mov	sl, r2
 8001286:	469b      	mov	fp, r3
 8001288:	4643      	mov	r3, r8
 800128a:	eb1a 0303 	adds.w	r3, sl, r3
 800128e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001292:	464b      	mov	r3, r9
 8001294:	eb4b 0303 	adc.w	r3, fp, r3
 8001298:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800129c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80012a8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80012ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80012b0:	460b      	mov	r3, r1
 80012b2:	18db      	adds	r3, r3, r3
 80012b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80012b6:	4613      	mov	r3, r2
 80012b8:	eb42 0303 	adc.w	r3, r2, r3
 80012bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80012be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80012c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80012c6:	f7fe ffa5 	bl	8000214 <__aeabi_uldivmod>
 80012ca:	4602      	mov	r2, r0
 80012cc:	460b      	mov	r3, r1
 80012ce:	4611      	mov	r1, r2
 80012d0:	4b3b      	ldr	r3, [pc, #236]	@ (80013c0 <UART_SetConfig+0x2d4>)
 80012d2:	fba3 2301 	umull	r2, r3, r3, r1
 80012d6:	095b      	lsrs	r3, r3, #5
 80012d8:	2264      	movs	r2, #100	@ 0x64
 80012da:	fb02 f303 	mul.w	r3, r2, r3
 80012de:	1acb      	subs	r3, r1, r3
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80012e6:	4b36      	ldr	r3, [pc, #216]	@ (80013c0 <UART_SetConfig+0x2d4>)
 80012e8:	fba3 2302 	umull	r2, r3, r3, r2
 80012ec:	095b      	lsrs	r3, r3, #5
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80012f4:	441c      	add	r4, r3
 80012f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80012fa:	2200      	movs	r2, #0
 80012fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001300:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001304:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001308:	4642      	mov	r2, r8
 800130a:	464b      	mov	r3, r9
 800130c:	1891      	adds	r1, r2, r2
 800130e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001310:	415b      	adcs	r3, r3
 8001312:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001314:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001318:	4641      	mov	r1, r8
 800131a:	1851      	adds	r1, r2, r1
 800131c:	6339      	str	r1, [r7, #48]	@ 0x30
 800131e:	4649      	mov	r1, r9
 8001320:	414b      	adcs	r3, r1
 8001322:	637b      	str	r3, [r7, #52]	@ 0x34
 8001324:	f04f 0200 	mov.w	r2, #0
 8001328:	f04f 0300 	mov.w	r3, #0
 800132c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001330:	4659      	mov	r1, fp
 8001332:	00cb      	lsls	r3, r1, #3
 8001334:	4651      	mov	r1, sl
 8001336:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800133a:	4651      	mov	r1, sl
 800133c:	00ca      	lsls	r2, r1, #3
 800133e:	4610      	mov	r0, r2
 8001340:	4619      	mov	r1, r3
 8001342:	4603      	mov	r3, r0
 8001344:	4642      	mov	r2, r8
 8001346:	189b      	adds	r3, r3, r2
 8001348:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800134c:	464b      	mov	r3, r9
 800134e:	460a      	mov	r2, r1
 8001350:	eb42 0303 	adc.w	r3, r2, r3
 8001354:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	2200      	movs	r2, #0
 8001360:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001364:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001368:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800136c:	460b      	mov	r3, r1
 800136e:	18db      	adds	r3, r3, r3
 8001370:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001372:	4613      	mov	r3, r2
 8001374:	eb42 0303 	adc.w	r3, r2, r3
 8001378:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800137a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800137e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8001382:	f7fe ff47 	bl	8000214 <__aeabi_uldivmod>
 8001386:	4602      	mov	r2, r0
 8001388:	460b      	mov	r3, r1
 800138a:	4b0d      	ldr	r3, [pc, #52]	@ (80013c0 <UART_SetConfig+0x2d4>)
 800138c:	fba3 1302 	umull	r1, r3, r3, r2
 8001390:	095b      	lsrs	r3, r3, #5
 8001392:	2164      	movs	r1, #100	@ 0x64
 8001394:	fb01 f303 	mul.w	r3, r1, r3
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	00db      	lsls	r3, r3, #3
 800139c:	3332      	adds	r3, #50	@ 0x32
 800139e:	4a08      	ldr	r2, [pc, #32]	@ (80013c0 <UART_SetConfig+0x2d4>)
 80013a0:	fba2 2303 	umull	r2, r3, r2, r3
 80013a4:	095b      	lsrs	r3, r3, #5
 80013a6:	f003 0207 	and.w	r2, r3, #7
 80013aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4422      	add	r2, r4
 80013b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80013b4:	e106      	b.n	80015c4 <UART_SetConfig+0x4d8>
 80013b6:	bf00      	nop
 80013b8:	40011000 	.word	0x40011000
 80013bc:	40011400 	.word	0x40011400
 80013c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80013c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80013c8:	2200      	movs	r2, #0
 80013ca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80013ce:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80013d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80013d6:	4642      	mov	r2, r8
 80013d8:	464b      	mov	r3, r9
 80013da:	1891      	adds	r1, r2, r2
 80013dc:	6239      	str	r1, [r7, #32]
 80013de:	415b      	adcs	r3, r3
 80013e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80013e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80013e6:	4641      	mov	r1, r8
 80013e8:	1854      	adds	r4, r2, r1
 80013ea:	4649      	mov	r1, r9
 80013ec:	eb43 0501 	adc.w	r5, r3, r1
 80013f0:	f04f 0200 	mov.w	r2, #0
 80013f4:	f04f 0300 	mov.w	r3, #0
 80013f8:	00eb      	lsls	r3, r5, #3
 80013fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80013fe:	00e2      	lsls	r2, r4, #3
 8001400:	4614      	mov	r4, r2
 8001402:	461d      	mov	r5, r3
 8001404:	4643      	mov	r3, r8
 8001406:	18e3      	adds	r3, r4, r3
 8001408:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800140c:	464b      	mov	r3, r9
 800140e:	eb45 0303 	adc.w	r3, r5, r3
 8001412:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001422:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001426:	f04f 0200 	mov.w	r2, #0
 800142a:	f04f 0300 	mov.w	r3, #0
 800142e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001432:	4629      	mov	r1, r5
 8001434:	008b      	lsls	r3, r1, #2
 8001436:	4621      	mov	r1, r4
 8001438:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800143c:	4621      	mov	r1, r4
 800143e:	008a      	lsls	r2, r1, #2
 8001440:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8001444:	f7fe fee6 	bl	8000214 <__aeabi_uldivmod>
 8001448:	4602      	mov	r2, r0
 800144a:	460b      	mov	r3, r1
 800144c:	4b60      	ldr	r3, [pc, #384]	@ (80015d0 <UART_SetConfig+0x4e4>)
 800144e:	fba3 2302 	umull	r2, r3, r3, r2
 8001452:	095b      	lsrs	r3, r3, #5
 8001454:	011c      	lsls	r4, r3, #4
 8001456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800145a:	2200      	movs	r2, #0
 800145c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001460:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001464:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8001468:	4642      	mov	r2, r8
 800146a:	464b      	mov	r3, r9
 800146c:	1891      	adds	r1, r2, r2
 800146e:	61b9      	str	r1, [r7, #24]
 8001470:	415b      	adcs	r3, r3
 8001472:	61fb      	str	r3, [r7, #28]
 8001474:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001478:	4641      	mov	r1, r8
 800147a:	1851      	adds	r1, r2, r1
 800147c:	6139      	str	r1, [r7, #16]
 800147e:	4649      	mov	r1, r9
 8001480:	414b      	adcs	r3, r1
 8001482:	617b      	str	r3, [r7, #20]
 8001484:	f04f 0200 	mov.w	r2, #0
 8001488:	f04f 0300 	mov.w	r3, #0
 800148c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001490:	4659      	mov	r1, fp
 8001492:	00cb      	lsls	r3, r1, #3
 8001494:	4651      	mov	r1, sl
 8001496:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800149a:	4651      	mov	r1, sl
 800149c:	00ca      	lsls	r2, r1, #3
 800149e:	4610      	mov	r0, r2
 80014a0:	4619      	mov	r1, r3
 80014a2:	4603      	mov	r3, r0
 80014a4:	4642      	mov	r2, r8
 80014a6:	189b      	adds	r3, r3, r2
 80014a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80014ac:	464b      	mov	r3, r9
 80014ae:	460a      	mov	r2, r1
 80014b0:	eb42 0303 	adc.w	r3, r2, r3
 80014b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80014b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	2200      	movs	r2, #0
 80014c0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80014c2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80014c4:	f04f 0200 	mov.w	r2, #0
 80014c8:	f04f 0300 	mov.w	r3, #0
 80014cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80014d0:	4649      	mov	r1, r9
 80014d2:	008b      	lsls	r3, r1, #2
 80014d4:	4641      	mov	r1, r8
 80014d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80014da:	4641      	mov	r1, r8
 80014dc:	008a      	lsls	r2, r1, #2
 80014de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80014e2:	f7fe fe97 	bl	8000214 <__aeabi_uldivmod>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	4611      	mov	r1, r2
 80014ec:	4b38      	ldr	r3, [pc, #224]	@ (80015d0 <UART_SetConfig+0x4e4>)
 80014ee:	fba3 2301 	umull	r2, r3, r3, r1
 80014f2:	095b      	lsrs	r3, r3, #5
 80014f4:	2264      	movs	r2, #100	@ 0x64
 80014f6:	fb02 f303 	mul.w	r3, r2, r3
 80014fa:	1acb      	subs	r3, r1, r3
 80014fc:	011b      	lsls	r3, r3, #4
 80014fe:	3332      	adds	r3, #50	@ 0x32
 8001500:	4a33      	ldr	r2, [pc, #204]	@ (80015d0 <UART_SetConfig+0x4e4>)
 8001502:	fba2 2303 	umull	r2, r3, r2, r3
 8001506:	095b      	lsrs	r3, r3, #5
 8001508:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800150c:	441c      	add	r4, r3
 800150e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001512:	2200      	movs	r2, #0
 8001514:	673b      	str	r3, [r7, #112]	@ 0x70
 8001516:	677a      	str	r2, [r7, #116]	@ 0x74
 8001518:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800151c:	4642      	mov	r2, r8
 800151e:	464b      	mov	r3, r9
 8001520:	1891      	adds	r1, r2, r2
 8001522:	60b9      	str	r1, [r7, #8]
 8001524:	415b      	adcs	r3, r3
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800152c:	4641      	mov	r1, r8
 800152e:	1851      	adds	r1, r2, r1
 8001530:	6039      	str	r1, [r7, #0]
 8001532:	4649      	mov	r1, r9
 8001534:	414b      	adcs	r3, r1
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	f04f 0200 	mov.w	r2, #0
 800153c:	f04f 0300 	mov.w	r3, #0
 8001540:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001544:	4659      	mov	r1, fp
 8001546:	00cb      	lsls	r3, r1, #3
 8001548:	4651      	mov	r1, sl
 800154a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800154e:	4651      	mov	r1, sl
 8001550:	00ca      	lsls	r2, r1, #3
 8001552:	4610      	mov	r0, r2
 8001554:	4619      	mov	r1, r3
 8001556:	4603      	mov	r3, r0
 8001558:	4642      	mov	r2, r8
 800155a:	189b      	adds	r3, r3, r2
 800155c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800155e:	464b      	mov	r3, r9
 8001560:	460a      	mov	r2, r1
 8001562:	eb42 0303 	adc.w	r3, r2, r3
 8001566:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	2200      	movs	r2, #0
 8001570:	663b      	str	r3, [r7, #96]	@ 0x60
 8001572:	667a      	str	r2, [r7, #100]	@ 0x64
 8001574:	f04f 0200 	mov.w	r2, #0
 8001578:	f04f 0300 	mov.w	r3, #0
 800157c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001580:	4649      	mov	r1, r9
 8001582:	008b      	lsls	r3, r1, #2
 8001584:	4641      	mov	r1, r8
 8001586:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800158a:	4641      	mov	r1, r8
 800158c:	008a      	lsls	r2, r1, #2
 800158e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001592:	f7fe fe3f 	bl	8000214 <__aeabi_uldivmod>
 8001596:	4602      	mov	r2, r0
 8001598:	460b      	mov	r3, r1
 800159a:	4b0d      	ldr	r3, [pc, #52]	@ (80015d0 <UART_SetConfig+0x4e4>)
 800159c:	fba3 1302 	umull	r1, r3, r3, r2
 80015a0:	095b      	lsrs	r3, r3, #5
 80015a2:	2164      	movs	r1, #100	@ 0x64
 80015a4:	fb01 f303 	mul.w	r3, r1, r3
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	011b      	lsls	r3, r3, #4
 80015ac:	3332      	adds	r3, #50	@ 0x32
 80015ae:	4a08      	ldr	r2, [pc, #32]	@ (80015d0 <UART_SetConfig+0x4e4>)
 80015b0:	fba2 2303 	umull	r2, r3, r2, r3
 80015b4:	095b      	lsrs	r3, r3, #5
 80015b6:	f003 020f 	and.w	r2, r3, #15
 80015ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4422      	add	r2, r4
 80015c2:	609a      	str	r2, [r3, #8]
}
 80015c4:	bf00      	nop
 80015c6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80015ca:	46bd      	mov	sp, r7
 80015cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80015d0:	51eb851f 	.word	0x51eb851f

080015d4 <__libc_init_array>:
 80015d4:	b570      	push	{r4, r5, r6, lr}
 80015d6:	4d0d      	ldr	r5, [pc, #52]	@ (800160c <__libc_init_array+0x38>)
 80015d8:	4c0d      	ldr	r4, [pc, #52]	@ (8001610 <__libc_init_array+0x3c>)
 80015da:	1b64      	subs	r4, r4, r5
 80015dc:	10a4      	asrs	r4, r4, #2
 80015de:	2600      	movs	r6, #0
 80015e0:	42a6      	cmp	r6, r4
 80015e2:	d109      	bne.n	80015f8 <__libc_init_array+0x24>
 80015e4:	4d0b      	ldr	r5, [pc, #44]	@ (8001614 <__libc_init_array+0x40>)
 80015e6:	4c0c      	ldr	r4, [pc, #48]	@ (8001618 <__libc_init_array+0x44>)
 80015e8:	f000 f818 	bl	800161c <_init>
 80015ec:	1b64      	subs	r4, r4, r5
 80015ee:	10a4      	asrs	r4, r4, #2
 80015f0:	2600      	movs	r6, #0
 80015f2:	42a6      	cmp	r6, r4
 80015f4:	d105      	bne.n	8001602 <__libc_init_array+0x2e>
 80015f6:	bd70      	pop	{r4, r5, r6, pc}
 80015f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80015fc:	4798      	blx	r3
 80015fe:	3601      	adds	r6, #1
 8001600:	e7ee      	b.n	80015e0 <__libc_init_array+0xc>
 8001602:	f855 3b04 	ldr.w	r3, [r5], #4
 8001606:	4798      	blx	r3
 8001608:	3601      	adds	r6, #1
 800160a:	e7f2      	b.n	80015f2 <__libc_init_array+0x1e>
 800160c:	08001664 	.word	0x08001664
 8001610:	08001664 	.word	0x08001664
 8001614:	08001664 	.word	0x08001664
 8001618:	08001668 	.word	0x08001668

0800161c <_init>:
 800161c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800161e:	bf00      	nop
 8001620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001622:	bc08      	pop	{r3}
 8001624:	469e      	mov	lr, r3
 8001626:	4770      	bx	lr

08001628 <_fini>:
 8001628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800162a:	bf00      	nop
 800162c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800162e:	bc08      	pop	{r3}
 8001630:	469e      	mov	lr, r3
 8001632:	4770      	bx	lr
