<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/ccx_arbc.v.html" target="file-frame">third_party/tests/utd-sv/ccx_arbc.v</a>
time_elapsed: 0.054s
ram usage: 10992 KB
</pre>
<pre class="log">

module ccx_arbc (
	scan_out,
	ccx_dest_data_rdy_x,
	arb_src5_grant_a,
	arb_src4_grant_a,
	arb_src3_grant_a,
	arb_src2_grant_a,
	arb_src1_grant_a,
	arb_src0_grant_a,
	arb_dp_grant_a,
	arb_dp_q0_hold_a,
	arb_dp_qsel0_a,
	arb_dp_qsel1_a,
	arb_dp_shift_x,
	src5_arb_req_q,
	src5_arb_atom_q,
	src4_arb_req_q,
	src4_arb_atom_q,
	src3_arb_req_q,
	src3_arb_atom_q,
	src2_arb_req_q,
	src2_arb_atom_q,
	src1_arb_req_q,
	src1_arb_atom_q,
	src0_arb_req_q,
	src0_arb_atom_q,
	se,
	scan_in,
	reset_l,
	rclk,
	adbginit_l
);
	output arb_src0_grant_a;
	output arb_src1_grant_a;
	output arb_src2_grant_a;
	output arb_src3_grant_a;
	output arb_src4_grant_a;
	output arb_src5_grant_a;
	output ccx_dest_data_rdy_x;
	output scan_out;
	output [5:0] arb_dp_grant_a;
	output [5:0] arb_dp_q0_hold_a;
	output [5:0] arb_dp_qsel0_a;
	output [5:0] arb_dp_qsel1_a;
	output [5:0] arb_dp_shift_x;
	input adbginit_l;
	input rclk;
	input reset_l;
	input scan_in;
	input se;
	input src0_arb_atom_q;
	input src0_arb_req_q;
	input src1_arb_atom_q;
	input src1_arb_req_q;
	input src2_arb_atom_q;
	input src2_arb_req_q;
	input src3_arb_atom_q;
	input src3_arb_req_q;
	input src4_arb_atom_q;
	input src4_arb_req_q;
	input src5_arb_atom_q;
	input src5_arb_req_q;
	wire src6_arb_atom_q;
	wire src6_arb_req_q;
	wire src7_arb_atom_q;
	wire src7_arb_req_q;
	wire stall1_q;
	wire stall2_q;
	wire [1:0] sinka;
	wire [1:0] sinkb;
	wire [1:0] sinkc;
	wire [1:0] sinkd;
	wire [1:0] sinke;
	assign src6_arb_atom_q = 1&#39;b0;
	assign src6_arb_req_q = 1&#39;b0;
	assign src7_arb_atom_q = 1&#39;b0;
	assign src7_arb_req_q = 1&#39;b0;
	assign stall1_q = 1&#39;b0;
	assign stall2_q = 1&#39;b0;
	ccx_arb ccx_arb(
		.arb_dp_grant_a({sinka[0], sinka[1], arb_dp_grant_a[5:0]}),
		.arb_dp_q0_hold_a({sinkb[0], sinkb[1], arb_dp_q0_hold_a[5:0]}),
		.arb_dp_qsel0_a({sinkc[0], sinkc[1], arb_dp_qsel0_a[5:0]}),
		.arb_dp_qsel1_a({sinkd[0], sinkd[1], arb_dp_qsel1_a[5:0]}),
		.arb_dp_shift_x({sinke[0], sinke[1], arb_dp_shift_x[5:0]}),
		.arb_src0_grant_a(arb_src0_grant_a),
		.arb_src1_grant_a(arb_src1_grant_a),
		.arb_src2_grant_a(arb_src2_grant_a),
		.arb_src3_grant_a(arb_src3_grant_a),
		.arb_src4_grant_a(arb_src4_grant_a),
		.arb_src5_grant_a(arb_src5_grant_a),
		.arb_src6_grant_a(),
		.arb_src7_grant_a(),
		.ccx_dest_atom_x(),
		.ccx_dest_data_rdy_x(ccx_dest_data_rdy_x),
		.scan_out(scan_out),
		.adbginit_l(adbginit_l),
		.rclk(rclk),
		.reset_l(reset_l),
		.src0_arb_atom_q(src0_arb_atom_q),
		.src0_arb_req_q(src0_arb_req_q),
		.src1_arb_atom_q(src1_arb_atom_q),
		.src1_arb_req_q(src1_arb_req_q),
		.src2_arb_atom_q(src2_arb_atom_q),
		.src2_arb_req_q(src2_arb_req_q),
		.src3_arb_atom_q(src3_arb_atom_q),
		.src3_arb_req_q(src3_arb_req_q),
		.src4_arb_atom_q(src4_arb_atom_q),
		.src4_arb_req_q(src4_arb_req_q),
		.src5_arb_atom_q(src5_arb_atom_q),
		.src5_arb_req_q(src5_arb_req_q),
		.src6_arb_atom_q(src6_arb_atom_q),
		.src6_arb_req_q(src6_arb_req_q),
		.src7_arb_atom_q(src7_arb_atom_q),
		.src7_arb_req_q(src7_arb_req_q),
		.stall1_q(stall1_q),
		.stall2_q(stall2_q),
		.scan_in(scan_in),
		.se(se)
	);
endmodule

</pre>
</body>