<DOC>
<DOCNO>
EP-0009367
</DOCNO>
<TEXT>
<DATE>
19800402
</DATE>
<IPC-CLASSIFICATIONS>
H01L-29/74 H01L-21/332 H01L-29/743 H01L-29/02 H01L-29/66 H01L-29/744 H01L-21/02 H01L-29/08 <main>H01L-29/08</main> 
</IPC-CLASSIFICATIONS>
<TITLE>
gate turn-off thyristor.
</TITLE>
<APPLICANT>
hitachi ltdjp<sep>hitachi, ltd.  <sep>hitachi, ltd.5-1, marunouchi 1-chomechiyoda-ku, tokyo 100jp<sep>hitachi, ltd.<sep>
</APPLICANT>
<INVENTOR>
nagano takahiro<sep>nakagawa masaru<sep>sakurada shuroku<sep>sanpei isamu<sep>nagano, takahiro<sep>nakagawa, masaru<sep>sakurada, shuroku<sep>sanpei, isamu<sep>nagano, takahiro2693-5 kanesawachohitachi-shijp<sep>nakagawa, masaru1-26 jonancho-3-chomehitachi-shijp<sep>sakurada, shuroku6-2-405 nishinarusawacho-1-chomehitachi-shijp<sep>sanpei, isamu325-17 awano nakagochokitaibaraki-shijp<sep>nagano, takahiro<sep>nakagawa, masaru<sep>sakurada, shuroku <sep>sanpei, isamu  <sep>nagano, takahiro2693-5 kanesawachohitachi-shijp<sep>nakagawa, masaru1-26 jonancho-3-chomehitachi-shijp<sep>sakurada, shuroku6-2-405 nishinarusawacho-1-chomehitachi-shijp<sep>sanpei, isamu325-17 awano nakagochokitaibaraki-shijp<sep>
</INVENTOR>
<ABSTRACT>
a gate turn-off thyristor of a short-circuited emitter  configuration comprises a semiconductor substrate (1) of  a pe-nb-pb-ne four-layer structure, wherein a pe-layer  (2) is short-circuited through a nb-layer (3 and 4) and an  anode (8).  the nb-layer includes heavily doped regions  (3) with which the anode is in ohmic contact with low  resistance.  the pe-layer (2) is at least partly at the area  corresponding to the projection of the ne-layer (6) onto  the surface contacted by the anode (8).  the thickness of  the heavily doped regions (3) is greater than of the pe-layer  (2).  this structure achieves satisfactory gate turn-off charÂ­ acteristics, although the semiconductor substrate is not  doped with a life time killer impurity.  
</ABSTRACT>
</TEXT>
</DOC>
