$date
	Sat May 14 18:21:42 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module control_signals_tb $end
$scope module signals $end
$var wire 6 ! op_code [5:0] $end
$var wire 6 " alu_function [5:0] $end
$var reg 6 # alu_op [5:0] $end
$var reg 1 $ alu_src $end
$var reg 1 % branch $end
$var reg 1 & cs $end
$var reg 1 ' jump $end
$var reg 1 ( jump_reg $end
$var reg 1 ) mem_to_reg $end
$var reg 1 * oe $end
$var reg 1 + reg_dst $end
$var reg 1 , reg_write $end
$var reg 1 - rw $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
b0 #
bx "
bx !
$end
#10
1&
1(
1'
1+
b1000 "
b0 !
#60
1,
b100 #
0(
0'
b100 "
#80
0,
1'
b10 !
#100
b100010 #
1%
b111 !
#120
1,
1$
b100000 #
0%
0'
0+
b1000 !
#140
b101010 #
b1010 !
#160
b100100 #
b1100 !
#180
b100101 #
b1101 !
#200
b100110 #
b1110 !
#220
b100 #
b1111 !
#240
b100000 #
1)
1*
0&
b100011 !
#260
0,
0)
1-
0*
b101011 !
#280
