# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/D_flipflop.v" \
"../../../../project_2.srcs/sources_1/new/D_latch.v" \
"../../../../project_2.srcs/sources_1/new/SR_latch.v" \
"../../../../project_2.srcs/sources_1/new/SR_latch_gated.v" \
"../../../../project_2.srcs/sources_1/new/add_sub_8.v" \
"../../../../project_2.srcs/sources_1/new/adder.v" \
"../../../../project_2.srcs/sources_1/new/adder_8.v" \
"../../../../project_2.srcs/sources_1/new/comp_8.v" \
"../../../../project_2.srcs/sources_1/new/comparator.v" \
"../../../../project_2.srcs/sources_1/new/gcd.v" \
"../../../../project_2.srcs/sources_1/new/ha.v" \
"../../../../project_2.srcs/sources_1/new/modular.v" \
"../../../../project_2.srcs/sources_1/new/mux_2_8bit.v" \
"../../../../project_2.srcs/sources_1/new/pulse_generator.v" \
"../../../../project_2.srcs/sources_1/new/reg_8.v" \
"../../../../project_2.srcs/sources_1/new/register_8.v" \
"../../../../project_2.srcs/sources_1/new/test1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
