$date
	Sun May 04 11:42:59 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DSM_tb $end
$var wire 1 ! signal_out $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$var reg 1 $ signal_in $end
$scope module DUT $end
$var wire 1 % clk $end
$var wire 4 & next_count [3:0] $end
$var wire 1 ' rst_n $end
$var wire 1 ( signal_in $end
$var reg 4 ) count [3:0] $end
$var reg 2 * current_state [1:0] $end
$var reg 2 + next_state [1:0] $end
$var reg 1 , reset_count $end
$var reg 1 - signal_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1,
b0 +
b0 *
b0 )
x(
0'
b0 &
0%
x$
0#
0"
0!
$end
#50
1"
1%
#80
1#
1'
#100
0"
0%
0$
0(
#150
1"
1%
#200
0"
0%
#250
1"
1%
#300
b1 &
b1 +
0,
0"
0%
1$
1(
#350
b10 &
0,
b1 +
b1 )
b1 *
1"
1%
#400
b0 &
1,
b0 +
0"
0%
0$
0(
#450
b0 )
b0 *
1"
1%
#500
b1 &
b1 +
0,
0"
0%
1$
1(
#550
b10 &
0,
b1 +
b1 )
b1 *
1"
1%
#600
0"
0%
#650
0,
b1 +
b11 &
b10 )
1"
1%
#700
b0 &
1,
b0 +
0"
0%
0$
0(
#750
b0 )
b0 *
1"
1%
#800
b1 &
b1 +
0,
0"
0%
1$
1(
#850
b10 &
0,
b1 +
b1 )
b1 *
1"
1%
#900
0"
0%
#950
0,
b1 +
b11 &
b10 )
1"
1%
#1000
0"
0%
#1050
0,
b1 +
b100 &
b11 )
1"
1%
#1100
0"
0%
#1150
0,
b11 +
b101 &
b100 )
1"
1%
#1200
0"
0%
#1250
b0 &
1-
1!
1,
b11 +
b101 )
b11 *
1"
1%
#1300
0"
0%
#1350
1-
1!
b11 +
b0 )
1"
1%
#1400
0"
0%
#1450
1"
1%
#1500
0"
0%
#1550
1"
1%
#1600
0"
0%
#1650
1"
1%
#1700
0"
0%
#1750
1"
1%
#1800
0"
0%
#1850
1"
1%
#1900
0"
0%
#1950
1"
1%
#2000
0"
0%
#2050
1"
1%
#2100
0"
0%
#2150
1"
1%
#2200
0"
0%
#2250
1"
1%
#2300
0"
0%
#2350
1"
1%
#2400
0"
0%
#2450
1"
1%
#2500
0"
0%
#2550
1"
1%
#2600
0"
0%
#2650
1"
1%
#2700
0"
0%
#2750
1"
1%
#2800
0"
0%
#2850
1"
1%
#2900
0"
0%
#2950
1"
1%
#3000
0"
0%
#3050
1"
1%
#3100
0"
0%
#3150
1"
1%
#3200
0"
0%
#3250
1"
1%
#3300
0"
0%
#3350
1"
1%
#3400
0"
0%
